<?xml version="1.0"?>
<!--
////////////////////////////////////////////////////////////////////////////////
# THIS FILE WAS AUTOMATICALLY GENERATED FROM DO NOT EDIT
////////////////////////////////////////////////////////////////////////////////
-->
<!-- Architecture annotation for OpenFPGA framework
     This annotation supports the k6_N10_40nm.xml
     - General purpose logic block
       - K = 6, N = 10, I = 40
       - Single mode
     - Routing architecture
       - L = 4, fc_in = 0.15, fc_out = 0.1
  -->
<openfpga_architecture>
  <technology_library>
    <device_library>
      <device_model name="logic" type="transistor">
        <lib type="industry" corner="TOP_TT" ref="M" path="/openfpga_flow/tech/PTM_45nm/45nm.pm"/>
        <design vdd="0.9" pn_ratio="2"/>
        <pmos name="pch" chan_length="40e-9" min_width="140e-9" variation="logic_transistor_var"/>
        <nmos name="nch" chan_length="40e-9" min_width="140e-9" variation="logic_transistor_var"/>
      </device_model>
      <device_model name="io" type="transistor">
        <lib type="academia" ref="M" path="/openfpga_flow/tech/PTM_45nm/45nm.pm"/>
        <design vdd="2.5" pn_ratio="3"/>
        <pmos name="pch_25" chan_length="270e-9" min_width="320e-9" variation="io_transistor_var"/>
        <nmos name="nch_25" chan_length="270e-9" min_width="320e-9" variation="io_transistor_var"/>
      </device_model>
    </device_library>
    <variation_library>
      <variation name="logic_transistor_var" abs_deviation="0.1" num_sigma="3"/>
      <variation name="io_transistor_var" abs_deviation="0.1" num_sigma="3"/>
    </variation_library>
  </technology_library>
  <circuit_library>
    <circuit_model type="hard_logic" name="clock_inverter" prefix="clock_inverter" verilog_netlist="./SRC/CustomModules/clock_inverter.v">
      <design_technology type="cmos"/>
      <input_buffer exist="false"/>
      <output_buffer exist="false"/>
      <port type="input" prefix="a" size="1"/>
      <port type="input" prefix="scan_mode" lib_name="scan_mode" size="1" is_global="true" default_val="0"/>
      <port type="output" prefix="z" size="1"/>
    </circuit_model>
    <circuit_model type="hard_logic" name="inverter" prefix="inverter" verilog_netlist="./SRC/CustomModules/inverter.v">
      <design_technology type="cmos"/>
      <input_buffer exist="false"/>
      <output_buffer exist="false"/>
      <port type="input" prefix="a" size="1"/>
      <port type="output" prefix="z" size="1"/>
    </circuit_model>
    <circuit_model type="hard_logic" name="logic0" prefix="logic0" verilog_netlist="./SRC/CustomModules/logic0.v">
      <design_technology type="cmos"/>
      <input_buffer exist="false"/>
      <output_buffer exist="false"/>
      <port type="output" prefix="logic0" size="1"/>
    </circuit_model>
    <circuit_model type="hard_logic" name="logic1" prefix="logic1" verilog_netlist="./SRC/CustomModules/logic1.v">
      <design_technology type="cmos"/>
      <input_buffer exist="false"/>
      <output_buffer exist="false"/>
      <port type="output" prefix="logic1" size="1"/>
    </circuit_model>
    <circuit_model type="inv_buf" name="INVD1BWP7D5T16P96CPD" prefix="INVD1BWP7D5T16P96CPD" is_default="true" verilog_netlist="./SRC/sc_verilog/tcbn16ffcllbwp7d5t16p96cpd.v">
      <design_technology type="cmos" topology="inverter" size="1"/>
      <device_technology device_model_name="logic"/>
      <port type="input" prefix="in" lib_name="I" size="1"/>
      <port type="output" prefix="out" lib_name="ZN" size="1"/>
      <delay_matrix type="rise" in_port="in" out_port="out">
        1e-11
      </delay_matrix>
      <delay_matrix type="fall" in_port="in" out_port="out">
        1e-11
      </delay_matrix>
    </circuit_model>
    <circuit_model type="inv_buf" name="BUFFD1BWP7D5T16P96CPD" prefix="BUFFD1BWP7D5T16P96CPD" is_default="false" verilog_netlist="./SRC/sc_verilog/tcbn16ffcllbwp7d5t16p96cpd.v">
      <design_technology type="cmos" topology="buffer" size="1"/>
      <device_technology device_model_name="logic"/>
      <port type="input" prefix="in" lib_name="I" size="1"/>
      <port type="output" prefix="out" lib_name="Z" size="1"/>
      <delay_matrix type="rise" in_port="in" out_port="out">
        1e-11
      </delay_matrix>
      <delay_matrix type="fall" in_port="in" out_port="out">
        1e-11
      </delay_matrix>
    </circuit_model>
    <circuit_model type="inv_buf" name="BUFFD2BWP7D5T16P96CPD" prefix="BUFFD2BWP7D5T16P96CPD" is_default="false" verilog_netlist="./SRC/sc_verilog/tcbn16ffcllbwp7d5t16p96cpd.v">
      <design_technology type="cmos" topology="buffer" size="1"/>
      <device_technology device_model_name="logic"/>
      <port type="input" prefix="in" lib_name="I" size="1"/>
      <port type="output" prefix="out" lib_name="Z" size="1"/>
      <delay_matrix type="rise" in_port="in" out_port="out">
        1e-11
      </delay_matrix>
      <delay_matrix type="fall" in_port="in" out_port="out">
        1e-11
      </delay_matrix>
    </circuit_model>
    <circuit_model type="inv_buf" name="BUFFD4BWP7D5T16P96CPD" prefix="BUFFD4BWP7D5T16P96CPD" is_default="false" verilog_netlist="./SRC/sc_verilog/tcbn16ffcllbwp7d5t16p96cpd.v">
      <design_technology type="cmos" topology="buffer" size="1"/>
      <device_technology device_model_name="logic"/>
      <port type="input" prefix="in" lib_name="I" size="1"/>
      <port type="output" prefix="out" lib_name="Z" size="1"/>
      <delay_matrix type="rise" in_port="in" out_port="out">
        1e-11
      </delay_matrix>
      <delay_matrix type="fall" in_port="in" out_port="out">
        1e-11
      </delay_matrix>
    </circuit_model>
    <circuit_model type="inv_buf" name="BUFFD12BWP7D5T16P96CPD" prefix="BUFFD12BWP7D5T16P96CPD" is_default="false" verilog_netlist="./SRC/sc_verilog/tcbn16ffcllbwp7d5t16p96cpd.v">
      <design_technology type="cmos" topology="buffer" size="1"/>
      <device_technology device_model_name="logic"/>
      <port type="input" prefix="in" lib_name="I" size="1"/>
      <port type="output" prefix="out" lib_name="Z" size="1"/>
      <delay_matrix type="rise" in_port="in" out_port="out">
        1e-11
      </delay_matrix>
      <delay_matrix type="fall" in_port="in" out_port="out">
        1e-11
      </delay_matrix>
    </circuit_model>
    <circuit_model type="inv_buf" name="BUFFD16BWP7D5T16P96CPD" prefix="BUFFD16BWP7D5T16P96CPD" is_default="false" verilog_netlist="./SRC/sc_verilog/tcbn16ffcllbwp7d5t16p96cpd.v">
      <design_technology type="cmos" topology="buffer" size="1"/>
      <device_technology device_model_name="logic"/>
      <port type="input" prefix="in" lib_name="I" size="1"/>
      <port type="output" prefix="out" lib_name="Z" size="1"/>
      <delay_matrix type="rise" in_port="in" out_port="out">
        1e-11
      </delay_matrix>
      <delay_matrix type="fall" in_port="in" out_port="out">
        1e-11
      </delay_matrix>
    </circuit_model>
    <circuit_model type="inv_buf" name="INVD2BWP7D5T16P96CPD" prefix="INVD2BWP7D5T16P96CPD" is_default="false" verilog_netlist="./SRC/sc_verilog/tcbn16ffcllbwp7d5t16p96cpd.v">
      <design_technology type="cmos" topology="buffer" size="1"/>
      <device_technology device_model_name="logic"/>
      <port type="input" prefix="in" lib_name="I" size="1"/>
      <port type="output" prefix="out" lib_name="ZN" size="1"/>
      <delay_matrix type="rise" in_port="in" out_port="out">
        1e-11
      </delay_matrix>
      <delay_matrix type="fall" in_port="in" out_port="out">
        1e-11
      </delay_matrix>
    </circuit_model>
    <circuit_model type="gate" name="MUX2D1BWP7D5T16P96CPD" prefix="MUX2D1BWP7D5T16P96CPD" verilog_netlist="./SRC/sc_verilog/tcbn16ffcllbwp7d5t16p96cpd.v">
      <design_technology type="cmos" topology="MUX2"/>
      <device_technology device_model_name="logic"/>
      <input_buffer exist="false"/>
      <output_buffer exist="false"/>
      <port type="input" prefix="a" lib_name="I1" size="1"/>
      <port type="input" prefix="b" lib_name="I0" size="1"/>
      <port type="input" prefix="s" lib_name="S" size="1"/>
      <port type="output" prefix="out" lib_name="Z" size="1"/>
    </circuit_model>
    <circuit_model type="gate" name="CKMUX2D1BWP7D5T16P96CPD" prefix="CKMUX2D1BWP7D5T16P96CPD" verilog_netlist="./SRC/sc_verilog/tcbn16ffcllbwp7d5t16p96cpd.v">
      <design_technology type="cmos" topology="MUX2"/>
      <device_technology device_model_name="logic"/>
      <input_buffer exist="false"/>
      <output_buffer exist="false"/>
      <port type="input" prefix="a" lib_name="I0" size="1"/>
      <port type="input" prefix="b" lib_name="I1" size="1"/>
      <port type="input" prefix="s" lib_name="S" size="1"/>
      <port type="output" prefix="out" lib_name="Z" size="1"/>
    </circuit_model>
    <circuit_model type="gate" name="OR2D1BWP7D5T16P96CPD" prefix="OR2D1BWP7D5T16P96CPD" is_default="true" verilog_netlist="./SRC/sc_verilog/tcbn16ffcllbwp7d5t16p96cpd.v">
      <design_technology type="cmos" topology="OR"/>
      <device_technology device_model_name="logic"/>
      <input_buffer exist="false"/>
      <output_buffer exist="false"/>
      <port type="input" prefix="a" lib_name="A1" size="1"/>
      <port type="input" prefix="b" lib_name="A2" size="1"/>
      <port type="output" prefix="out" lib_name="Z" size="1"/>
      <delay_matrix type="rise" in_port="a b" out_port="out">
        1e-11 1e-11
      </delay_matrix>
      <delay_matrix type="fall" in_port="a b" out_port="out">
        1e-11 1e-11
      </delay_matrix>
    </circuit_model>
    <circuit_model type="chan_wire" name="chan_segment" prefix="track_seg" is_default="true">
      <design_technology type="cmos"/>
      <input_buffer exist="false"/>
      <output_buffer exist="false"/>
      <port type="input" prefix="in" size="1"/>
      <port type="output" prefix="out" size="1"/>
      <wire_param model_type="pi" R="101" C="22.5e-15" num_level="1"/>
    </circuit_model>
    <circuit_model type="wire" name="direct_interc" prefix="direct_interc" is_default="true">
      <design_technology type="cmos"/>
      <input_buffer exist="false"/>
      <output_buffer exist="false"/>
      <port type="input" prefix="in" size="1"/>
      <port type="output" prefix="out" size="1"/>
      <wire_param model_type="pi" R="0" C="0" num_level="1"/>
      <!-- model_type could be T, res_val cap_val should be defined -->
    </circuit_model>
    <circuit_model type="mux" name="mux_tree" prefix="mux_tree" is_default="true" dump_structural_verilog="true">
      <design_technology type="cmos" structure="tree" add_const_input="false"/>
      <input_buffer exist="false"/>
      <output_buffer exist="true" circuit_model_name="BUFFD4BWP7D5T16P96CPD"/>
      <pass_gate_logic circuit_model_name="MUX2D1BWP7D5T16P96CPD"/>
      <port type="input" prefix="in" size="1"/>
      <port type="output" prefix="out" size="1"/>
      <port type="sram" prefix="sram" size="1" circuit_model_name="RS_CCFF"/>
    </circuit_model>
    <circuit_model type="mux" name="mux_tree_tapbuf" prefix="mux_tree_tapbuf" dump_structural_verilog="true">
      <design_technology type="cmos" structure="tree" add_const_input="false"/>
      <input_buffer exist="false" circuit_model_name="INVD2BWP7D5T16P96CPD"/>
      <output_buffer exist="true" circuit_model_name="BUFFD12BWP7D5T16P96CPD"/>
      <pass_gate_logic circuit_model_name="MUX2D1BWP7D5T16P96CPD"/>
      <port type="input" prefix="in" size="1"/>
      <port type="output" prefix="out" size="1"/>
      <port type="sram" prefix="sram" size="1" circuit_model_name="RS_CCFF"/>
    </circuit_model>
    <circuit_model type="mux" name="mux_tree_clock" prefix="mux_tree_clock" dump_structural_verilog="true">
      <design_technology type="cmos" structure="tree" add_const_input="false"/>
      <input_buffer exist="false" circuit_model_name="INVD2BWP7D5T16P96CPD"/>
      <output_buffer exist="false" circuit_model_name="BUFFD12BWP7D5T16P96CPD"/>
      <pass_gate_logic circuit_model_name="CKMUX2D1BWP7D5T16P96CPD"/>
      <port type="input" prefix="in" size="1"/>
      <port type="output" prefix="out" size="1"/>
      <port type="sram" prefix="sram" size="1" circuit_model_name="RS_CCFF"/>
    </circuit_model>
    <circuit_model type="mux" name="mux_tree_tapbuf_L1SB" prefix="mux_tree_tapbuf_L1SB" dump_structural_verilog="true">
      <design_technology type="cmos" structure="tree" add_const_input="false"/>
      <input_buffer exist="false" circuit_model_name="INVD2BWP7D5T16P96CPD"/>
      <output_buffer exist="true" circuit_model_name="BUFFD12BWP7D5T16P96CPD"/>
      <pass_gate_logic circuit_model_name="MUX2D1BWP7D5T16P96CPD"/>
      <port type="input" prefix="in" size="1"/>
      <port type="output" prefix="out" size="1"/>
      <port type="sram" prefix="sram" size="1" circuit_model_name="RS_CCFF"/>
    </circuit_model>
    <circuit_model type="mux" name="mux_tree_tapbuf_L2SB" prefix="mux_tree_tapbuf_L2SB" dump_structural_verilog="true">
      <design_technology type="cmos" structure="tree" add_const_input="false"/>
      <input_buffer exist="false" circuit_model_name="INVD2BWP7D5T16P96CPD"/>
      <output_buffer exist="true" circuit_model_name="BUFFD12BWP7D5T16P96CPD"/>
      <pass_gate_logic circuit_model_name="MUX2D1BWP7D5T16P96CPD"/>
      <port type="input" prefix="in" size="1"/>
      <port type="output" prefix="out" size="1"/>
      <port type="sram" prefix="sram" size="1" circuit_model_name="RS_CCFF"/>
    </circuit_model>
    <circuit_model type="mux" name="mux_tree_tapbuf_L4SB" prefix="mux_tree_tapbuf_L4SB" dump_structural_verilog="true">
      <design_technology type="cmos" structure="tree" add_const_input="false"/>
      <input_buffer exist="false" circuit_model_name="INVD2BWP7D5T16P96CPD"/>
      <output_buffer exist="true" circuit_model_name="BUFFD12BWP7D5T16P96CPD"/>
      <pass_gate_logic circuit_model_name="MUX2D1BWP7D5T16P96CPD"/>
      <port type="input" prefix="in" size="1"/>
      <port type="output" prefix="out" size="1"/>
      <port type="sram" prefix="sram" size="1" circuit_model_name="RS_CCFF"/>
    </circuit_model>
    <circuit_model type="ff" name="RS_IOFF" prefix="RS_IOFF" is_default="true" verilog_netlist="./SRC/CustomModules/rs_ioff.v">
      <design_technology type="cmos"/>
      <input_buffer exist="true" circuit_model_name="INVD1BWP7D5T16P96CPD"/>
      <output_buffer exist="true" circuit_model_name="INVD1BWP7D5T16P96CPD"/>
      <port type="input" prefix="D" lib_name="D" size="1"/>
      <port type="input" prefix="SI" lib_name="SI" size="1"/>
      <port type="input" prefix="global_reset" lib_name="G_RESET" size="1" is_global="true" default_val="0"/>
      <port type="output" prefix="Q" lib_name="Q" size="1"/>
      <port type="clock" prefix="clk" lib_name="CK" size="1" is_global="false" default_val="0"/>
      <port type="input" prefix="scan_mode" lib_name="SCAN_MODE" size="1" is_global="true" default_val="0"/>
      <port type="input" prefix="scan_enable" lib_name="SCAN_ENABLE" size="1" is_global="true" default_val="0"/>
      <port type="sram" prefix="mode" lib_name="MODE_SEL" size="1" mode_select="true" circuit_model_name="RS_CCFF" default_val="1"/>
    </circuit_model>
    <!--                                                                     -->
    <!--                      Look up table circuit model                    -->
    <!--                                                                     -->
    <circuit_model type="lut" name="frac_lut6" prefix="frac_lut6" dump_structural_verilog="true" is_default="true">
      <design_technology type="cmos" fracturable_lut="true"/>
      <input_buffer exist="false" circuit_model_name="BUFFD2BWP7D5T16P96CPD"/>
      <output_buffer exist="true" circuit_model_name="BUFFD2BWP7D5T16P96CPD"/>
      <lut_input_inverter exist="true" circuit_model_name="INVD2BWP7D5T16P96CPD"/>
      <lut_input_buffer exist="true" circuit_model_name="BUFFD2BWP7D5T16P96CPD"/>
      <lut_intermediate_buffer exist="false" circuit_model_name="BUFFD2BWP7D5T16P96CPD" location_map="-1-1-"/>
      <pass_gate_logic circuit_model_name="MUX2D1BWP7D5T16P96CPD"/>
      <port type="input" prefix="in" size="6" tri_state_map="----11" circuit_model_name="OR2D1BWP7D5T16P96CPD"/>
      <port type="output" prefix="lut4_out" size="4" lut_frac_level="4" lut_output_mask="0,1,2,3"/>
      <port type="output" prefix="lut5_out" size="2" lut_frac_level="5" lut_output_mask="0,1"/>
      <port type="output" prefix="lut6_out" size="1" lut_output_mask="0"/>
      <port type="sram" prefix="sram" size="64"/>
      <port type="sram" prefix="mode" size="2" mode_select="true" circuit_model_name="RS_CCFF" default_val="00"/>
    </circuit_model>
    <!--                                                                     -->
    <!--                       Multi-mode flipflop                           -->
    <!--                                                                     -->
    <circuit_model type="ff" name="MMFF" prefix="MMFF" verilog_netlist="./SRC/CustomModules/rs_ff.v">
      <design_technology type="cmos"/>
      <input_buffer exist="true" circuit_model_name="INVD1BWP7D5T16P96CPD"/>
      <output_buffer exist="true" circuit_model_name="INVD1BWP7D5T16P96CPD"/>
      <port type="input" prefix="D" lib_name="din" size="1"/>
      <port type="input" prefix="SI" lib_name="scan_in" size="1"/>
      <port type="output" prefix="SO" lib_name="scan_out" size="1"/>
      <port type="input" prefix="R" lib_name="reset" size="1"/>
      <port type="input" prefix="E" lib_name="enable" size="1"/>
      <port type="input" prefix="scan_enable" lib_name="scan_enable" size="1" is_global="true" default_val="0"/>
      <port type="input" prefix="global_reset" lib_name="global_reset" size="1" is_global="true" default_val="0"/>
      <port type="output" prefix="Q" lib_name="out" size="1"/>
      <port type="clock" prefix="C" lib_name="clock" size="1" is_global="false" default_val="0"/>
      <port type="input" prefix="scan_mode" lib_name="scan_mode" size="1" is_global="true" default_val="0"/>
      <port type="sram" prefix="mode" size="5" mode_select="true" circuit_model_name="RS_CCFF" default_val="00000"/>
    </circuit_model>
    <!--                                                                     -->
    <!--                      Look up table circuit model                    -->
    <!--                                                                     -->
    <circuit_model type="hard_logic" name="FA_1BIT" prefix="FA_1BIT" verilog_netlist="./SRC/CustomModules/rs_xor_mux2.v">
      <design_technology type="cmos"/>
      <device_technology device_model_name="logic"/>
      <input_buffer exist="false"/>
      <output_buffer exist="false"/>
      <port type="input" prefix="p" lib_name="P" size="1"/>
      <port type="input" prefix="g" lib_name="G" size="1"/>
      <port type="input" prefix="cin" lib_name="CI" size="1"/>
      <port type="output" prefix="sum" lib_name="SUM" size="1"/>
      <port type="output" prefix="cout" lib_name="CO" size="1"/>
      <port type="sram" prefix="mode" size="1" mode_select="true" circuit_model_name="RS_CCFF" default_val="0"/>
    </circuit_model>
    <circuit_model type="ccff" name="RS_CCFF" prefix="RS_CCFF" verilog_netlist="./SRC/CustomModules/rs_ccff.v">
      <design_technology type="cmos"/>
      <input_buffer exist="false"/>
      <output_buffer exist="false"/>
      <port type="input" prefix="config_enable" lib_name="CFG_EN" size="1" is_global="true"/>
      <port type="input" prefix="D" size="1"/>
      <port type="output" prefix="Q" size="1"/>
      <port type="output" prefix="MEMB" size="1"/>
      <port type="output" prefix="MEM" size="1"/>
      <port type="clock" prefix="prog_clock" lib_name="CK" size="1" is_global="true" is_prog="true" is_clock="true"/>
    </circuit_model>
    <!-- RAJ end rs_memory_bank => scan chain -->
    <circuit_model type="iopad" name="RS_PREIO" prefix="RS_PREIO" is_default="true" verilog_netlist="./SRC/CustomModules/rs_preio.v">
      <design_technology type="cmos"/>
      <input_buffer exist="false" circuit_model_name="BUFFD1BWP7D5T16P96CPD"/>
      <output_buffer exist="true" circuit_model_name="BUFFD2BWP7D5T16P96CPD"/>
      <port type="clock" prefix="clk" lib_name="FPGA_CLK" size="1" is_global="false" default_val="0"/>
      <port type="input" prefix="A2F" lib_name="SOC_IN" size="1" is_global="true" is_io="true" is_data_io="true"/>
      <port type="output" prefix="F2A" lib_name="SOC_OUT" size="1" is_global="true" is_io="true" is_data_io="true"/>
      <port type="output" prefix="SOC_CLK" lib_name="SOC_CLK" size="1" is_global="true" is_io="true"/>
      <port type="output" prefix="inpad" lib_name="FPGA_IN" size="1"/>
      <port type="input" prefix="outpad" lib_name="FPGA_OUT" size="1"/>
    </circuit_model>
    <circuit_model type="hard_logic" name="RS_DSP" prefix="RS_DSP" is_default="true" verilog_netlist="./SRC/CustomModules/rs_dsp.v">
      <design_technology type="cmos"/>
      <input_buffer exist="false"/>
      <output_buffer exist="false"/>
      <port type="input" prefix="a_i" size="20"/>
      <port type="input" prefix="acc_fir_i" size="6"/>
      <port type="input" prefix="b_i" size="18"/>
      <port type="output" prefix="z_o" size="38"/>
      <port type="output" prefix="dly_b_o" size="18"/>
      <port type="input" prefix="scan_mode" lib_name="scan_mode" size="1" is_global="true" default_val="0"/>
      <port type="input" prefix="scan_enable" lib_name="scan_en" size="1" is_global="true" default_val="0"/>
      <port type="input" prefix="global_reset" lib_name="greset" size="1" is_global="true" default_val="0"/>
      <port type="input" prefix="lreset" lib_name="reset" size="1"/>
      <port type="input" prefix="feedback" lib_name="feedback" size="3"/>
      <port type="input" prefix="load_acc" lib_name="load_acc" size="1"/>
      <port type="input" prefix="unsigned_a" lib_name="unsigned_a" size="1"/>
      <port type="input" prefix="unsigned_b" lib_name="unsigned_b" size="1"/>
      <port type="input" prefix="saturate_enable" lib_name="saturate_enable" size="1"/>
      <port type="input" prefix="shift_right" lib_name="shift_right" size="6"/>
      <port type="input" prefix="round" lib_name="round" size="1"/>
      <port type="input" prefix="subtract" lib_name="subtract" size="1"/>
      <port type="clock" prefix="clk" lib_name="clock" size="1"/>
      <port type="input" prefix="sc_in" lib_name="scan_i" size="20"/>
      <!--3->12-->
      <port type="output" prefix="sc_out" lib_name="scan_o" size="20"/>
      <!--3->12-->
      <port type="sram" prefix="mode" size="84" mode_select="true" circuit_model_name="RS_CCFF" default_val="000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
    </circuit_model>
    <circuit_model type="hard_logic" name="RS_BRAM" prefix="RS_BRAM" verilog_netlist="./SRC/CustomModules/rs_bram.v">
      <design_technology type="cmos"/>
      <input_buffer exist="false"/>
      <output_buffer exist="false"/>
      <port type="input" prefix="WEN_A1_i" size="1"/>
      <port type="input" prefix="WEN_B1_i" size="1"/>
      <port type="input" prefix="BE_A1_i" size="2"/>
      <port type="input" prefix="BE_B1_i" size="2"/>
      <port type="input" prefix="REN_A1_i" size="1"/>
      <port type="input" prefix="REN_B1_i" size="1"/>
      <port type="clock" prefix="CLK_A1_i" size="1"/>
      <port type="clock" prefix="CLK_B1_i" size="1"/>
      <port type="input" prefix="ADDR_A1_i" size="15"/>
      <port type="input" prefix="ADDR_B1_i" size="15"/>
      <port type="input" prefix="WDATA_A1_i" size="18"/>
      <port type="input" prefix="WDATA_B1_i" size="18"/>
      <port type="output" prefix="RDATA_A1_o" size="18"/>
      <port type="output" prefix="RDATA_B1_o" size="18"/>
      <port type="input" prefix="FLUSH1_i" size="1"/>
      <port type="input" prefix="WEN_A2_i" size="1"/>
      <port type="input" prefix="WEN_B2_i" size="1"/>
      <port type="input" prefix="BE_A2_i" size="2"/>
      <port type="input" prefix="BE_B2_i" size="2"/>
      <port type="input" prefix="REN_A2_i" size="1"/>
      <port type="input" prefix="REN_B2_i" size="1"/>
      <port type="clock" prefix="CLK_A2_i" size="1"/>
      <port type="clock" prefix="CLK_B2_i" size="1"/>
      <port type="input" prefix="ADDR_A2_i" size="14"/>
      <port type="input" prefix="ADDR_B2_i" size="14"/>
      <port type="input" prefix="WDATA_A2_i" size="18"/>
      <port type="input" prefix="WDATA_B2_i" size="18"/>
      <port type="output" prefix="RDATA_A2_o" size="18"/>
      <port type="output" prefix="RDATA_B2_o" size="18"/>
      <port type="input" prefix="FLUSH2_i" size="1"/>
      <port type="input" prefix="RAM_ID_i" size="20"/>
      <port type="input" prefix="PL_INIT_i" size="1"/>
      <port type="input" prefix="PL_ENA_i" size="1"/>
      <port type="input" prefix="PL_REN_i" size="1"/>
      <port type="clock" prefix="PL_CLK_i" size="1"/>
      <port type="input" prefix="PL_WEN_i" size="2"/>
      <port type="input" prefix="PL_ADDR_i" size="32"/>
      <port type="input" prefix="PL_DATA_i" size="36"/>
      <port type="output" prefix="PL_INIT_o" size="1"/>
      <port type="output" prefix="PL_ENA_o" size="1"/>
      <port type="output" prefix="PL_REN_o" size="1"/>
      <port type="output" prefix="PL_CLK_o" size="1"/>
      <port type="output" prefix="PL_WEN_o" size="2"/>
      <port type="output" prefix="PL_ADDR_o" size="32"/>
      <port type="output" prefix="PL_DATA_o" size="36"/>
      <port type="sram" prefix="mode" size="81" mode_select="true" circuit_model_name="RS_CCFF" default_val="000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
      <port type="input" prefix="sc_in" lib_name="SCAN_i" size="44"/>
      <!--6->24-->
      <port type="output" prefix="sc_out" lib_name="SCAN_o" size="44"/>
      <!--6->24-->
      <port type="input" prefix="scan_mode" lib_name="SCAN_MODE_i" size="1" is_global="true" default_val="0"/>
      <port type="input" prefix="scan_enable" lib_name="SCAN_EN_i" size="1" is_global="true" default_val="0"/>
      <port type="input" prefix="global_reset" lib_name="GRESET_i" size="1" is_global="true" default_val="0"/>
      <port type="input" prefix="rwm" lib_name="rwm" size="3" is_global="true" default_val="0"/>
    </circuit_model>
  </circuit_library>
  <configuration_protocol>
    <organization type="scan_chain" circuit_model_name="RS_CCFF" num_regions="6">
    </organization>
  </configuration_protocol>
  <connection_block>
    <switch name="ipin_cblock" circuit_model_name="mux_tree_tapbuf"/>
  </connection_block>
  <switch_block>
    <switch name="L1_mux" circuit_model_name="mux_tree_tapbuf_L1SB"/>
    <switch name="L2_mux" circuit_model_name="mux_tree_tapbuf_L2SB"/>
    <switch name="L4_mux" circuit_model_name="mux_tree_tapbuf_L4SB"/>
  </switch_block>
  <routing_segment>
    <segment name="L0" circuit_model_name="chan_segment"/>
    <segment name="L1" circuit_model_name="chan_segment"/>
    <segment name="L2" circuit_model_name="chan_segment"/>
    <segment name="L4" circuit_model_name="chan_segment"/>
  </routing_segment>
  <direct_connection>
    <direct name="carry_chain" circuit_model_name="direct_interc"/>
    <direct name="cascade_down" circuit_model_name="direct_interc"/>
    <direct name="cascade_up" circuit_model_name="direct_interc"/>
  </direct_connection>
  <!--                                                                       -->
  <!--                          Tile Annotations                             -->
  <!--                                                                       -->
  <tile_annotations>
    <global_port name="clk0" is_clock="true" default_val="0">
      <tile name="clb" port="clk[0:0]" x="-1" y="-1"/>
      <tile name="io_top" port="clk[0:0]" x="-1" y="-1"/>
      <tile name="io_right" port="clk[0:0]" x="-1" y="-1"/>
      <tile name="io_bottom" port="clk[0:0]" x="-1" y="-1"/>
      <tile name="io_left" port="clk[0:0]" x="-1" y="-1"/>
      <tile name="io_right_top" port="clk[0:0]" x="-1" y="-1"/>
      <tile name="io_right_bottom" port="clk[0:0]" x="-1" y="-1"/>
      <tile name="dsp" port="clk[0:0]" x="-1" y="-1"/>
      <tile name="bram" port="clk[0:0]" x="-1" y="-1"/>
    </global_port>
    <global_port name="clk1" is_clock="true" default_val="0">
      <tile name="clb" port="clk[1:1]" x="-1" y="-1"/>
      <tile name="io_top" port="clk[1:1]" x="-1" y="-1"/>
      <tile name="io_right" port="clk[1:1]" x="-1" y="-1"/>
      <tile name="io_bottom" port="clk[1:1]" x="-1" y="-1"/>
      <tile name="io_left" port="clk[1:1]" x="-1" y="-1"/>
      <tile name="io_right_top" port="clk[1:1]" x="-1" y="-1"/>
      <tile name="io_right_bottom" port="clk[1:1]" x="-1" y="-1"/>
      <tile name="dsp" port="clk[1:1]" x="-1" y="-1"/>
      <tile name="bram" port="clk[1:1]" x="-1" y="-1"/>
    </global_port>
    <global_port name="clk2" is_clock="true" default_val="0">
      <tile name="clb" port="clk[2:2]" x="-1" y="-1"/>
      <tile name="io_top" port="clk[2:2]" x="-1" y="-1"/>
      <tile name="io_right" port="clk[2:2]" x="-1" y="-1"/>
      <tile name="io_bottom" port="clk[2:2]" x="-1" y="-1"/>
      <tile name="io_left" port="clk[2:2]" x="-1" y="-1"/>
      <tile name="io_right_top" port="clk[2:2]" x="-1" y="-1"/>
      <tile name="io_right_bottom" port="clk[2:2]" x="-1" y="-1"/>
      <tile name="dsp" port="clk[2:2]" x="-1" y="-1"/>
      <tile name="bram" port="clk[2:2]" x="-1" y="-1"/>
    </global_port>
    <global_port name="clk3" is_clock="true" default_val="0">
      <tile name="clb" port="clk[3:3]" x="-1" y="-1"/>
      <tile name="io_top" port="clk[3:3]" x="-1" y="-1"/>
      <tile name="io_right" port="clk[3:3]" x="-1" y="-1"/>
      <tile name="io_bottom" port="clk[3:3]" x="-1" y="-1"/>
      <tile name="io_left" port="clk[3:3]" x="-1" y="-1"/>
      <tile name="io_right_top" port="clk[3:3]" x="-1" y="-1"/>
      <tile name="io_right_bottom" port="clk[3:3]" x="-1" y="-1"/>
      <tile name="dsp" port="clk[3:3]" x="-1" y="-1"/>
      <tile name="bram" port="clk[3:3]" x="-1" y="-1"/>
    </global_port>
    <global_port name="clk4" is_clock="true" default_val="0">
      <tile name="clb" port="clk[4:4]" x="-1" y="-1"/>
      <tile name="io_top" port="clk[4:4]" x="-1" y="-1"/>
      <tile name="io_right" port="clk[4:4]" x="-1" y="-1"/>
      <tile name="io_bottom" port="clk[4:4]" x="-1" y="-1"/>
      <tile name="io_left" port="clk[4:4]" x="-1" y="-1"/>
      <tile name="io_right_top" port="clk[4:4]" x="-1" y="-1"/>
      <tile name="io_right_bottom" port="clk[4:4]" x="-1" y="-1"/>
      <tile name="dsp" port="clk[4:4]" x="-1" y="-1"/>
      <tile name="bram" port="clk[4:4]" x="-1" y="-1"/>
    </global_port>
    <global_port name="clk5" is_clock="true" default_val="0">
      <tile name="clb" port="clk[5:5]" x="-1" y="-1"/>
      <tile name="io_top" port="clk[5:5]" x="-1" y="-1"/>
      <tile name="io_right" port="clk[5:5]" x="-1" y="-1"/>
      <tile name="io_bottom" port="clk[5:5]" x="-1" y="-1"/>
      <tile name="io_left" port="clk[5:5]" x="-1" y="-1"/>
      <tile name="io_right_top" port="clk[5:5]" x="-1" y="-1"/>
      <tile name="io_right_bottom" port="clk[5:5]" x="-1" y="-1"/>
      <tile name="dsp" port="clk[5:5]" x="-1" y="-1"/>
      <tile name="bram" port="clk[5:5]" x="-1" y="-1"/>
    </global_port>
    <global_port name="clk6" is_clock="true" default_val="0">
      <tile name="clb" port="clk[6:6]" x="-1" y="-1"/>
      <tile name="io_top" port="clk[6:6]" x="-1" y="-1"/>
      <tile name="io_right" port="clk[6:6]" x="-1" y="-1"/>
      <tile name="io_bottom" port="clk[6:6]" x="-1" y="-1"/>
      <tile name="io_left" port="clk[6:6]" x="-1" y="-1"/>
      <tile name="io_right_top" port="clk[6:6]" x="-1" y="-1"/>
      <tile name="io_right_bottom" port="clk[6:6]" x="-1" y="-1"/>
      <tile name="dsp" port="clk[6:6]" x="-1" y="-1"/>
      <tile name="bram" port="clk[6:6]" x="-1" y="-1"/>
    </global_port>
    <global_port name="clk7" is_clock="true" default_val="0">
      <tile name="clb" port="clk[7:7]" x="-1" y="-1"/>
      <tile name="io_top" port="clk[7:7]" x="-1" y="-1"/>
      <tile name="io_right" port="clk[7:7]" x="-1" y="-1"/>
      <tile name="io_bottom" port="clk[7:7]" x="-1" y="-1"/>
      <tile name="io_left" port="clk[7:7]" x="-1" y="-1"/>
      <tile name="io_right_top" port="clk[7:7]" x="-1" y="-1"/>
      <tile name="io_right_bottom" port="clk[7:7]" x="-1" y="-1"/>
      <tile name="dsp" port="clk[7:7]" x="-1" y="-1"/>
      <tile name="bram" port="clk[7:7]" x="-1" y="-1"/>
    </global_port>
    <global_port name="clk8" is_clock="true" default_val="0">
      <tile name="clb" port="clk[8:8]" x="-1" y="-1"/>
      <tile name="io_top" port="clk[8:8]" x="-1" y="-1"/>
      <tile name="io_right" port="clk[8:8]" x="-1" y="-1"/>
      <tile name="io_bottom" port="clk[8:8]" x="-1" y="-1"/>
      <tile name="io_left" port="clk[8:8]" x="-1" y="-1"/>
      <tile name="io_right_top" port="clk[8:8]" x="-1" y="-1"/>
      <tile name="io_right_bottom" port="clk[8:8]" x="-1" y="-1"/>
      <tile name="dsp" port="clk[8:8]" x="-1" y="-1"/>
      <tile name="bram" port="clk[8:8]" x="-1" y="-1"/>
    </global_port>
    <global_port name="clk9" is_clock="true" default_val="0">
      <tile name="clb" port="clk[9:9]" x="-1" y="-1"/>
      <tile name="io_top" port="clk[9:9]" x="-1" y="-1"/>
      <tile name="io_right" port="clk[9:9]" x="-1" y="-1"/>
      <tile name="io_bottom" port="clk[9:9]" x="-1" y="-1"/>
      <tile name="io_left" port="clk[9:9]" x="-1" y="-1"/>
      <tile name="io_right_top" port="clk[9:9]" x="-1" y="-1"/>
      <tile name="io_right_bottom" port="clk[9:9]" x="-1" y="-1"/>
      <tile name="dsp" port="clk[9:9]" x="-1" y="-1"/>
      <tile name="bram" port="clk[9:9]" x="-1" y="-1"/>
    </global_port>
    <global_port name="clk10" is_clock="true" default_val="0">
      <tile name="clb" port="clk[10:10]" x="-1" y="-1"/>
      <tile name="io_top" port="clk[10:10]" x="-1" y="-1"/>
      <tile name="io_right" port="clk[10:10]" x="-1" y="-1"/>
      <tile name="io_bottom" port="clk[10:10]" x="-1" y="-1"/>
      <tile name="io_left" port="clk[10:10]" x="-1" y="-1"/>
      <tile name="io_right_top" port="clk[10:10]" x="-1" y="-1"/>
      <tile name="io_right_bottom" port="clk[10:10]" x="-1" y="-1"/>
      <tile name="dsp" port="clk[10:10]" x="-1" y="-1"/>
      <tile name="bram" port="clk[10:10]" x="-1" y="-1"/>
    </global_port>
    <global_port name="clk11" is_clock="true" default_val="0">
      <tile name="clb" port="clk[11:11]" x="-1" y="-1"/>
      <tile name="io_top" port="clk[11:11]" x="-1" y="-1"/>
      <tile name="io_right" port="clk[11:11]" x="-1" y="-1"/>
      <tile name="io_bottom" port="clk[11:11]" x="-1" y="-1"/>
      <tile name="io_left" port="clk[11:11]" x="-1" y="-1"/>
      <tile name="io_right_top" port="clk[11:11]" x="-1" y="-1"/>
      <tile name="io_right_bottom" port="clk[11:11]" x="-1" y="-1"/>
      <tile name="dsp" port="clk[11:11]" x="-1" y="-1"/>
      <tile name="bram" port="clk[11:11]" x="-1" y="-1"/>
    </global_port>
    <global_port name="clk12" is_clock="true" default_val="0">
      <tile name="clb" port="clk[12:12]" x="-1" y="-1"/>
      <tile name="io_top" port="clk[12:12]" x="-1" y="-1"/>
      <tile name="io_right" port="clk[12:12]" x="-1" y="-1"/>
      <tile name="io_bottom" port="clk[12:12]" x="-1" y="-1"/>
      <tile name="io_left" port="clk[12:12]" x="-1" y="-1"/>
      <tile name="io_right_top" port="clk[12:12]" x="-1" y="-1"/>
      <tile name="io_right_bottom" port="clk[12:12]" x="-1" y="-1"/>
      <tile name="dsp" port="clk[12:12]" x="-1" y="-1"/>
      <tile name="bram" port="clk[12:12]" x="-1" y="-1"/>
    </global_port>
    <global_port name="clk13" is_clock="true" default_val="0">
      <tile name="clb" port="clk[13:13]" x="-1" y="-1"/>
      <tile name="io_top" port="clk[13:13]" x="-1" y="-1"/>
      <tile name="io_right" port="clk[13:13]" x="-1" y="-1"/>
      <tile name="io_bottom" port="clk[13:13]" x="-1" y="-1"/>
      <tile name="io_left" port="clk[13:13]" x="-1" y="-1"/>
      <tile name="io_right_top" port="clk[13:13]" x="-1" y="-1"/>
      <tile name="io_right_bottom" port="clk[13:13]" x="-1" y="-1"/>
      <tile name="dsp" port="clk[13:13]" x="-1" y="-1"/>
      <tile name="bram" port="clk[13:13]" x="-1" y="-1"/>
    </global_port>
    <global_port name="clk14" is_clock="true" default_val="0">
      <tile name="clb" port="clk[14:14]" x="-1" y="-1"/>
      <tile name="io_top" port="clk[14:14]" x="-1" y="-1"/>
      <tile name="io_right" port="clk[14:14]" x="-1" y="-1"/>
      <tile name="io_bottom" port="clk[14:14]" x="-1" y="-1"/>
      <tile name="io_left" port="clk[14:14]" x="-1" y="-1"/>
      <tile name="io_right_top" port="clk[14:14]" x="-1" y="-1"/>
      <tile name="io_right_bottom" port="clk[14:14]" x="-1" y="-1"/>
      <tile name="dsp" port="clk[14:14]" x="-1" y="-1"/>
      <tile name="bram" port="clk[14:14]" x="-1" y="-1"/>
    </global_port>
    <global_port name="clk15" is_clock="true" default_val="0">
      <tile name="clb" port="clk[15:15]" x="-1" y="-1"/>
      <tile name="io_top" port="clk[15:15]" x="-1" y="-1"/>
      <tile name="io_right" port="clk[15:15]" x="-1" y="-1"/>
      <tile name="io_bottom" port="clk[15:15]" x="-1" y="-1"/>
      <tile name="io_left" port="clk[15:15]" x="-1" y="-1"/>
      <tile name="io_right_top" port="clk[15:15]" x="-1" y="-1"/>
      <tile name="io_right_bottom" port="clk[15:15]" x="-1" y="-1"/>
      <tile name="dsp" port="clk[15:15]" x="-1" y="-1"/>
      <tile name="bram" port="clk[15:15]" x="-1" y="-1"/>
    </global_port>
  </tile_annotations>
  <!--                           End Tile Annotations                        -->
  <pb_type_annotations>
    <!--                                                                       -->
    <!--                 IO block pb_type annotations                          -->
    <!--                                                                       -->
    <pb_type name="io" physical_mode_name="physical"/>
    <!-- Specifying clock mux to use -->
    <pb_type name="io">
      <interconnect name="clks" circuit_model_name="mux_tree_clock"/>
    </pb_type>
    <pb_type name="io[physical].iopad.pad" circuit_model_name="RS_PREIO" mode_bits=""/>
    <pb_type name="io[physical].iopad.ff" circuit_model_name="RS_IOFF" mode_bits="1"/>
    <pb_type name="io[io_input].io_input.inpad" physical_pb_type_name="io[physical].iopad.pad" mode_bits=""/>
    <pb_type name="io[io_output].io_output.outpad" physical_pb_type_name="io[physical].iopad.pad" mode_bits=""/>
    <pb_type name="io[io_input].io_input.ff[DFF].DFF" physical_pb_type_name="io[physical].iopad.ff" physical_pb_type_index_offset="1" mode_bits="1">
      <port name="C" physical_mode_port="clk"/>
    </pb_type>
    <pb_type name="io[io_input].io_input.ff[DFFN].DFFN" physical_pb_type_name="io[physical].iopad.ff" physical_pb_type_index_offset="1" mode_bits="0">
      <port name="C" physical_mode_port="clk"/>
    </pb_type>
    <pb_type name="io[io_output].io_output.ff[DFF].DFF" physical_pb_type_name="io[physical].iopad.ff" physical_pb_type_index_offset="0" mode_bits="1">
      <port name="C" physical_mode_port="clk"/>
    </pb_type>
    <pb_type name="io[io_output].io_output.ff[DFFN].DFFN" physical_pb_type_name="io[physical].iopad.ff" physical_pb_type_index_offset="0" mode_bits="0">
      <port name="C" physical_mode_port="clk"/>
    </pb_type>
    <pb_type name="io_corner" physical_mode_name="physical"/>
    <!-- Specifying clock mux to use -->
    <pb_type name="io_corner">
      <interconnect name="clks" circuit_model_name="mux_tree_clock"/>
    </pb_type>
    <pb_type name="io_corner[physical].iopad.pad" circuit_model_name="RS_PREIO" mode_bits=""/>
    <pb_type name="io_corner[physical].iopad.ff" circuit_model_name="RS_IOFF" mode_bits="1"/>
    <pb_type name="io_corner[io_input].io_input.inpad" physical_pb_type_name="io_corner[physical].iopad.pad" mode_bits=""/>
    <pb_type name="io_corner[io_output].io_output.outpad" physical_pb_type_name="io_corner[physical].iopad.pad" mode_bits=""/>
    <pb_type name="io_corner[io_input].io_input.ff[DFF].DFF" physical_pb_type_name="io_corner[physical].iopad.ff" physical_pb_type_index_offset="1" mode_bits="1">
      <port name="C" physical_mode_port="clk"/>
    </pb_type>
    <pb_type name="io_corner[io_input].io_input.ff[DFFN].DFFN" physical_pb_type_name="io_corner[physical].iopad.ff" physical_pb_type_index_offset="1" mode_bits="0">
      <port name="C" physical_mode_port="clk"/>
    </pb_type>
    <pb_type name="io_corner[io_output].io_output.ff[DFF].DFF" physical_pb_type_name="io_corner[physical].iopad.ff" physical_pb_type_index_offset="0" mode_bits="1">
      <port name="C" physical_mode_port="clk"/>
    </pb_type>
    <pb_type name="io_corner[io_output].io_output.ff[DFFN].DFFN" physical_pb_type_name="io_corner[physical].iopad.ff" physical_pb_type_index_offset="0" mode_bits="0">
      <port name="C" physical_mode_port="clk"/>
    </pb_type>
    <!--                                                                       -->
    <!--           Complex logic block pb_type annotations                     -->
    <!--                                                                       -->
    <!-- Specifying clock mux to use -->
    <pb_type name="clb">
      <interconnect name="clock_muxes" circuit_model_name="mux_tree_clock"/>
    </pb_type>
    <!-- Specifying phyical pb_type mode -->
    <pb_type name="clb.fle_wrapper.comb_block.lut_block.frac_lut.mux_wrap" physical_mode_name="physical"/>
    <pb_type name="clb.fle_wrapper.comb_block.fa_2bit_block" physical_mode_name="physical"/>
    <pb_type name="clb.fle_wrapper.ff_wrap.ff_half" physical_mode_name="physical"/>
    <!-- pb_type mapping  -->
    <pb_type name="clb.fle_wrapper.comb_block.lut_block.frac_lut.mux_wrap[physical].frac_lut6" circuit_model_name="frac_lut6" mode_bits="00"/>
    <pb_type name="clb.fle_wrapper.ff_wrap.ff_half[physical].flop_quad.MMFF" circuit_model_name="MMFF" mode_bits="00000"/>
    <pb_type name="clb.fle_wrapper.comb_block.fa_2bit_block[physical].fa_2bit_phy.fa_1bit" circuit_model_name="FA_1BIT" mode_bits="1"/>
    <!-- binding look up table operating modes -->
    <!-- LUT6 -->
    <pb_type name="clb.fle_wrapper.comb_block.lut_block.frac_lut.mux_wrap[lut6_mode].lut6" physical_pb_type_name="clb.fle_wrapper.comb_block.lut_block.frac_lut.mux_wrap[physical].frac_lut6" mode_bits="00">
      <port name="in" physical_mode_port="in[0:5]"/>
      <port name="out" physical_mode_port="lut6_out"/>
    </pb_type>
    <!-- LUT5 -->
    <pb_type name="clb.fle_wrapper.comb_block.lut_block.frac_lut.mux_wrap[lut5_mode].lut5" physical_pb_type_name="clb.fle_wrapper.comb_block.lut_block.frac_lut.mux_wrap[physical].frac_lut6" physical_pb_type_index_factor="0.50" mode_bits="00">
      <port name="in" physical_mode_port="in[0:4]"/>
      <port name="out" physical_mode_port="lut5_out[0:0]" physical_mode_pin_rotate_offset="1"/>
    </pb_type>
    <!-- LUT4 -->
    <pb_type name="clb.fle_wrapper.comb_block.lut_block.frac_lut.mux_wrap[lut4_mode].lut4" physical_pb_type_name="clb.fle_wrapper.comb_block.lut_block.frac_lut.mux_wrap[physical].frac_lut6" physical_pb_type_index_factor="0.25" mode_bits="00">
      <port name="in" physical_mode_port="in[0:3]"/>
      <port name="out" physical_mode_port="lut4_out[0:0]" physical_mode_pin_rotate_offset="1"/>
    </pb_type>
    <!-- binding adder operating modes -->
    <pb_type name="clb.fle_wrapper.comb_block.fa_2bit_block[fa_2bit_mode].fa_2bit.fa_1bit" physical_pb_type_name="clb.fle_wrapper.comb_block.fa_2bit_block[physical].fa_2bit_phy.fa_1bit" mode_bits="1"/>
    <!-- binding flipflop operating modes -->
    <!-- posedge flop modes -->
    <pb_type name="clb.fle_wrapper.ff_wrap.ff_half[posedge_flop_flop_mode].flop_quad[flop_no_reset_no_enable].DFF" physical_pb_type_name="clb.fle_wrapper.ff_wrap.ff_half[physical].flop_quad.MMFF" mode_bits="01100"/>
    <pb_type name="clb.fle_wrapper.ff_wrap.ff_half[posedge_flop_flop_mode].flop_quad[no_reset_sync_enable].DFFE" physical_pb_type_name="clb.fle_wrapper.ff_wrap.ff_half[physical].flop_quad.MMFF" mode_bits="01000"/>
    <pb_type name="clb.fle_wrapper.ff_wrap.ff_half[posedge_flop_flop_mode].flop_quad[sync_reset_sync_enable].SDFFRE" physical_pb_type_name="clb.fle_wrapper.ff_wrap.ff_half[physical].flop_quad.MMFF" mode_bits="00000"/>
    <pb_type name="clb.fle_wrapper.ff_wrap.ff_half[posedge_flop_flop_mode].flop_quad[async_reset_sync_enable].DFFRE" physical_pb_type_name="clb.fle_wrapper.ff_wrap.ff_half[physical].flop_quad.MMFF" mode_bits="10000"/>
    <pb_type name="clb.fle_wrapper.ff_wrap.ff_half[posedge_flop_flop_mode].flop_quad[sync_reset_no_enable].SDFF" physical_pb_type_name="clb.fle_wrapper.ff_wrap.ff_half[physical].flop_quad.MMFF" mode_bits="00100"/>
    <pb_type name="clb.fle_wrapper.ff_wrap.ff_half[posedge_flop_flop_mode].flop_quad[async_reset_no_enable].DFFR" physical_pb_type_name="clb.fle_wrapper.ff_wrap.ff_half[physical].flop_quad.MMFF" mode_bits="10100"/>
    <!-- negedge flop modes -->
    <pb_type name="clb.fle_wrapper.ff_wrap.ff_half[negedge_flop_flop_mode].flop_quad[flop_no_reset_no_enable].DFFN" physical_pb_type_name="clb.fle_wrapper.ff_wrap.ff_half[physical].flop_quad.MMFF" mode_bits="01110"/>
    <pb_type name="clb.fle_wrapper.ff_wrap.ff_half[negedge_flop_flop_mode].flop_quad[no_reset_sync_enable].DFFNE" physical_pb_type_name="clb.fle_wrapper.ff_wrap.ff_half[physical].flop_quad.MMFF" mode_bits="01010"/>
    <pb_type name="clb.fle_wrapper.ff_wrap.ff_half[negedge_flop_flop_mode].flop_quad[sync_reset_sync_enable].SDFFNRE" physical_pb_type_name="clb.fle_wrapper.ff_wrap.ff_half[physical].flop_quad.MMFF" mode_bits="00010"/>
    <pb_type name="clb.fle_wrapper.ff_wrap.ff_half[negedge_flop_flop_mode].flop_quad[async_reset_sync_enable].DFFNRE" physical_pb_type_name="clb.fle_wrapper.ff_wrap.ff_half[physical].flop_quad.MMFF" mode_bits="10010"/>
    <pb_type name="clb.fle_wrapper.ff_wrap.ff_half[negedge_flop_flop_mode].flop_quad[sync_reset_no_enable].SDFFN" physical_pb_type_name="clb.fle_wrapper.ff_wrap.ff_half[physical].flop_quad.MMFF" mode_bits="00110"/>
    <pb_type name="clb.fle_wrapper.ff_wrap.ff_half[negedge_flop_flop_mode].flop_quad[async_reset_no_enable].DFFNR" physical_pb_type_name="clb.fle_wrapper.ff_wrap.ff_half[physical].flop_quad.MMFF" mode_bits="10110"/>
    <!-- posedge latch modes -->
    <pb_type name="clb.fle_wrapper.ff_wrap.ff_half[posedge_flop_latch_mode].flop_quad[flop_no_reset_no_enable].LATCH" physical_pb_type_name="clb.fle_wrapper.ff_wrap.ff_half[physical].flop_quad.MMFF" mode_bits="00001">
      <port name="G" physical_mode_port="C"/>
    </pb_type>
    <pb_type name="clb.fle_wrapper.ff_wrap.ff_half[posedge_flop_latch_mode].flop_quad[async_reset_no_enable].LATCHR" physical_pb_type_name="clb.fle_wrapper.ff_wrap.ff_half[physical].flop_quad.MMFF" mode_bits="01001">
      <port name="G" physical_mode_port="C"/>
    </pb_type>
    <!-- negedge latch modes -->
    <pb_type name="clb.fle_wrapper.ff_wrap.ff_half[negedge_flop_latch_mode].flop_quad[flop_no_reset_no_enable].LATCHN" physical_pb_type_name="clb.fle_wrapper.ff_wrap.ff_half[physical].flop_quad.MMFF" mode_bits="00011">
      <port name="G" physical_mode_port="C"/>
    </pb_type>
    <pb_type name="clb.fle_wrapper.ff_wrap.ff_half[negedge_flop_latch_mode].flop_quad[async_reset_no_enable].LATCHNR" physical_pb_type_name="clb.fle_wrapper.ff_wrap.ff_half[physical].flop_quad.MMFF" mode_bits="01011">
      <port name="G" physical_mode_port="C"/>
    </pb_type>
    <!--                                                                       -->
    <!--                 DSP pb_type annotations                               -->
    <!--                                                                       -->
    <pb_type name="dsp.dsp_rtl" physical_mode_name="physical"/>
    <pb_type name="dsp.dsp_rtl[physical].dsp_phy" circuit_model_name="RS_DSP" mode_bits="000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
    <pb_type name="dsp.opt.logic0" circuit_model_name="logic0"/>
    <pb_type name="dsp.opt.logic1" circuit_model_name="logic1"/>
    <pb_type name="dsp.sr_opt.sr_inv" circuit_model_name="inverter"/>
    <pb_type name="dsp.clk_opt.clk_inv" circuit_model_name="clock_inverter"/>
    <pb_type name="dsp.z_pad" circuit_model_name="logic0"/>
    <!-- Specifying clock mux to use -->
    <pb_type name="dsp">
      <interconnect name="dsp_clk_mux" circuit_model_name="mux_tree_clock"/>
    </pb_type>
    <pb_type name="dsp.dsp_rtl[RS_DSP].RS_DSP" physical_pb_type_name="dsp.dsp_rtl[physical].dsp_phy" mode_bits="000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
      <port name="a" physical_mode_port="a_i"/>
      <port name="b" physical_mode_port="b_i"/>
      <port name="z" physical_mode_port="z_o"/>
      <port name="lreset" physical_mode_port="lreset"/>
      <port name="acc_fir" physical_mode_port="acc_fir_i"/>
      <port name="dly_b" physical_mode_port="dly_b_o"/>
      <port name="feedback" physical_mode_port="feedback"/>
      <port name="load_acc" physical_mode_port="load_acc"/>
      <port name="unsigned_a" physical_mode_port="unsigned_a"/>
      <port name="unsigned_b" physical_mode_port="unsigned_b"/>
      <port name="saturate" physical_mode_port="saturate_enable"/>
      <port name="shift_right" physical_mode_port="shift_right"/>
      <port name="round" physical_mode_port="round"/>
      <port name="subtract" physical_mode_port="subtract"/>
      <port name="clk" physical_mode_port="clk"/>
    </pb_type>
    <pb_type name="dsp.dsp_rtl[RS_DSP_MULT].RS_DSP_MULT" physical_pb_type_name="dsp.dsp_rtl[physical].dsp_phy" mode_bits="000000000000000000000000000000000000000000000000000000000000000000000000000000000000">
      <port name="a" physical_mode_port="a_i"/>
      <port name="b" physical_mode_port="b_i"/>
      <port name="z" physical_mode_port="z_o"/>
      <port name="lreset" physical_mode_port="lreset"/>
      <port name="acc_fir" physical_mode_port="acc_fir_i"/>
      <port name="dly_b" physical_mode_port="dly_b_o"/>
      <port name="feedback" physical_mode_port="feedback"/>
      <port name="load_acc" physical_mode_port="load_acc"/>
      <port name="unsigned_a" physical_mode_port="unsigned_a"/>
      <port name="unsigned_b" physical_mode_port="unsigned_b"/>
      <port name="saturate" physical_mode_port="saturate_enable"/>
      <port name="shift_right" physical_mode_port="shift_right"/>
      <port name="round" physical_mode_port="round"/>
      <port name="subtract" physical_mode_port="subtract"/>
      <port name="clk" physical_mode_port="clk"/>
    </pb_type>
    <pb_type name="dsp.dsp_rtl[RS_DSP_MULT_REGIN].RS_DSP_MULT_REGIN" physical_pb_type_name="dsp.dsp_rtl[physical].dsp_phy" mode_bits="000000000000000000000000000000000000000000000000000000000000000000000000000000000001">
      <port name="a" physical_mode_port="a_i"/>
      <port name="b" physical_mode_port="b_i"/>
      <port name="z" physical_mode_port="z_o"/>
      <port name="lreset" physical_mode_port="lreset"/>
      <port name="acc_fir" physical_mode_port="acc_fir_i"/>
      <port name="dly_b" physical_mode_port="dly_b_o"/>
      <port name="feedback" physical_mode_port="feedback"/>
      <port name="load_acc" physical_mode_port="load_acc"/>
      <port name="unsigned_a" physical_mode_port="unsigned_a"/>
      <port name="unsigned_b" physical_mode_port="unsigned_b"/>
      <port name="saturate" physical_mode_port="saturate_enable"/>
      <port name="shift_right" physical_mode_port="shift_right"/>
      <port name="round" physical_mode_port="round"/>
      <port name="subtract" physical_mode_port="subtract"/>
      <port name="clk" physical_mode_port="clk"/>
    </pb_type>
    <pb_type name="dsp.dsp_rtl[RS_DSP_MULT_REGOUT].RS_DSP_MULT_REGOUT" physical_pb_type_name="dsp.dsp_rtl[physical].dsp_phy" mode_bits="000000000000000000000000000000000000000000000000000000000000000000000000000000000010">
      <port name="a" physical_mode_port="a_i"/>
      <port name="b" physical_mode_port="b_i"/>
      <port name="z" physical_mode_port="z_o"/>
      <port name="lreset" physical_mode_port="lreset"/>
      <port name="acc_fir" physical_mode_port="acc_fir_i"/>
      <port name="dly_b" physical_mode_port="dly_b_o"/>
      <port name="feedback" physical_mode_port="feedback"/>
      <port name="load_acc" physical_mode_port="load_acc"/>
      <port name="unsigned_a" physical_mode_port="unsigned_a"/>
      <port name="unsigned_b" physical_mode_port="unsigned_b"/>
      <port name="saturate" physical_mode_port="saturate_enable"/>
      <port name="shift_right" physical_mode_port="shift_right"/>
      <port name="round" physical_mode_port="round"/>
      <port name="subtract" physical_mode_port="subtract"/>
      <port name="clk" physical_mode_port="clk"/>
    </pb_type>
    <pb_type name="dsp.dsp_rtl[RS_DSP_MULT_REGIN_REGOUT].RS_DSP_MULT_REGIN_REGOUT" physical_pb_type_name="dsp.dsp_rtl[physical].dsp_phy" mode_bits="000000000000000000000000000000000000000000000000000000000000000000000000000000000011">
      <port name="a" physical_mode_port="a_i"/>
      <port name="b" physical_mode_port="b_i"/>
      <port name="z" physical_mode_port="z_o"/>
      <port name="lreset" physical_mode_port="lreset"/>
      <port name="acc_fir" physical_mode_port="acc_fir_i"/>
      <port name="dly_b" physical_mode_port="dly_b_o"/>
      <port name="feedback" physical_mode_port="feedback"/>
      <port name="load_acc" physical_mode_port="load_acc"/>
      <port name="unsigned_a" physical_mode_port="unsigned_a"/>
      <port name="unsigned_b" physical_mode_port="unsigned_b"/>
      <port name="saturate" physical_mode_port="saturate_enable"/>
      <port name="shift_right" physical_mode_port="shift_right"/>
      <port name="round" physical_mode_port="round"/>
      <port name="subtract" physical_mode_port="subtract"/>
      <port name="clk" physical_mode_port="clk"/>
    </pb_type>
    <pb_type name="dsp.dsp_rtl[RS_DSP_MULTACC].RS_DSP_MULTACC" physical_pb_type_name="dsp.dsp_rtl[physical].dsp_phy" mode_bits="000000000000000000000000000000000000000000000000000000000000000000000000000000001000">
      <port name="a" physical_mode_port="a_i"/>
      <port name="b" physical_mode_port="b_i"/>
      <port name="z" physical_mode_port="z_o"/>
      <port name="lreset" physical_mode_port="lreset"/>
      <port name="acc_fir" physical_mode_port="acc_fir_i"/>
      <port name="dly_b" physical_mode_port="dly_b_o"/>
      <port name="feedback" physical_mode_port="feedback"/>
      <port name="load_acc" physical_mode_port="load_acc"/>
      <port name="unsigned_a" physical_mode_port="unsigned_a"/>
      <port name="unsigned_b" physical_mode_port="unsigned_b"/>
      <port name="saturate" physical_mode_port="saturate_enable"/>
      <port name="shift_right" physical_mode_port="shift_right"/>
      <port name="round" physical_mode_port="round"/>
      <port name="subtract" physical_mode_port="subtract"/>
      <port name="clk" physical_mode_port="clk"/>
    </pb_type>
    <pb_type name="dsp.dsp_rtl[RS_DSP_MULTACC_REGIN].RS_DSP_MULTACC_REGIN" physical_pb_type_name="dsp.dsp_rtl[physical].dsp_phy" mode_bits="000000000000000000000000000000000000000000000000000000000000000000000000000000001001">
      <port name="a" physical_mode_port="a_i"/>
      <port name="b" physical_mode_port="b_i"/>
      <port name="z" physical_mode_port="z_o"/>
      <port name="lreset" physical_mode_port="lreset"/>
      <port name="acc_fir" physical_mode_port="acc_fir_i"/>
      <port name="dly_b" physical_mode_port="dly_b_o"/>
      <port name="feedback" physical_mode_port="feedback"/>
      <port name="load_acc" physical_mode_port="load_acc"/>
      <port name="unsigned_a" physical_mode_port="unsigned_a"/>
      <port name="unsigned_b" physical_mode_port="unsigned_b"/>
      <port name="saturate" physical_mode_port="saturate_enable"/>
      <port name="shift_right" physical_mode_port="shift_right"/>
      <port name="round" physical_mode_port="round"/>
      <port name="subtract" physical_mode_port="subtract"/>
      <port name="clk" physical_mode_port="clk"/>
    </pb_type>
    <pb_type name="dsp.dsp_rtl[RS_DSP_MULTACC_REGOUT].RS_DSP_MULTACC_REGOUT" physical_pb_type_name="dsp.dsp_rtl[physical].dsp_phy" mode_bits="000000000000000000000000000000000000000000000000000000000000000000000000000000001010">
      <port name="a" physical_mode_port="a_i"/>
      <port name="b" physical_mode_port="b_i"/>
      <port name="z" physical_mode_port="z_o"/>
      <port name="lreset" physical_mode_port="lreset"/>
      <port name="acc_fir" physical_mode_port="acc_fir_i"/>
      <port name="dly_b" physical_mode_port="dly_b_o"/>
      <port name="feedback" physical_mode_port="feedback"/>
      <port name="load_acc" physical_mode_port="load_acc"/>
      <port name="unsigned_a" physical_mode_port="unsigned_a"/>
      <port name="unsigned_b" physical_mode_port="unsigned_b"/>
      <port name="saturate" physical_mode_port="saturate_enable"/>
      <port name="shift_right" physical_mode_port="shift_right"/>
      <port name="round" physical_mode_port="round"/>
      <port name="subtract" physical_mode_port="subtract"/>
      <port name="clk" physical_mode_port="clk"/>
    </pb_type>
    <pb_type name="dsp.dsp_rtl[RS_DSP_MULTACC_REGIN_REGOUT].RS_DSP_MULTACC_REGIN_REGOUT" physical_pb_type_name="dsp.dsp_rtl[physical].dsp_phy" mode_bits="000000000000000000000000000000000000000000000000000000000000000000000000000000001011">
      <port name="a" physical_mode_port="a_i"/>
      <port name="b" physical_mode_port="b_i"/>
      <port name="z" physical_mode_port="z_o"/>
      <port name="lreset" physical_mode_port="lreset"/>
      <port name="acc_fir" physical_mode_port="acc_fir_i"/>
      <port name="dly_b" physical_mode_port="dly_b_o"/>
      <port name="feedback" physical_mode_port="feedback"/>
      <port name="load_acc" physical_mode_port="load_acc"/>
      <port name="unsigned_a" physical_mode_port="unsigned_a"/>
      <port name="unsigned_b" physical_mode_port="unsigned_b"/>
      <port name="saturate" physical_mode_port="saturate_enable"/>
      <port name="shift_right" physical_mode_port="shift_right"/>
      <port name="round" physical_mode_port="round"/>
      <port name="subtract" physical_mode_port="subtract"/>
      <port name="clk" physical_mode_port="clk"/>
    </pb_type>
    <pb_type name="dsp.dsp_rtl[RS_DSP_MULTADD].RS_DSP_MULTADD" physical_pb_type_name="dsp.dsp_rtl[physical].dsp_phy" mode_bits="000000000000000000000000000000000000000000000000000000000000000000000000000000000100">
      <port name="a" physical_mode_port="a_i"/>
      <port name="b" physical_mode_port="b_i"/>
      <port name="z" physical_mode_port="z_o"/>
      <port name="lreset" physical_mode_port="lreset"/>
      <port name="acc_fir" physical_mode_port="acc_fir_i"/>
      <port name="dly_b" physical_mode_port="dly_b_o"/>
      <port name="feedback" physical_mode_port="feedback"/>
      <port name="load_acc" physical_mode_port="load_acc"/>
      <port name="unsigned_a" physical_mode_port="unsigned_a"/>
      <port name="unsigned_b" physical_mode_port="unsigned_b"/>
      <port name="saturate" physical_mode_port="saturate_enable"/>
      <port name="shift_right" physical_mode_port="shift_right"/>
      <port name="round" physical_mode_port="round"/>
      <port name="subtract" physical_mode_port="subtract"/>
      <port name="clk" physical_mode_port="clk"/>
    </pb_type>
    <pb_type name="dsp.dsp_rtl[RS_DSP_MULTADD_REGIN].RS_DSP_MULTADD_REGIN" physical_pb_type_name="dsp.dsp_rtl[physical].dsp_phy" mode_bits="000000000000000000000000000000000000000000000000000000000000000000000000000000000101">
      <port name="a" physical_mode_port="a_i"/>
      <port name="b" physical_mode_port="b_i"/>
      <port name="z" physical_mode_port="z_o"/>
      <port name="lreset" physical_mode_port="lreset"/>
      <port name="acc_fir" physical_mode_port="acc_fir_i"/>
      <port name="dly_b" physical_mode_port="dly_b_o"/>
      <port name="feedback" physical_mode_port="feedback"/>
      <port name="load_acc" physical_mode_port="load_acc"/>
      <port name="unsigned_a" physical_mode_port="unsigned_a"/>
      <port name="unsigned_b" physical_mode_port="unsigned_b"/>
      <port name="saturate" physical_mode_port="saturate_enable"/>
      <port name="shift_right" physical_mode_port="shift_right"/>
      <port name="round" physical_mode_port="round"/>
      <port name="subtract" physical_mode_port="subtract"/>
      <port name="clk" physical_mode_port="clk"/>
    </pb_type>
    <pb_type name="dsp.dsp_rtl[RS_DSP_MULTADD_REGOUT].RS_DSP_MULTADD_REGOUT" physical_pb_type_name="dsp.dsp_rtl[physical].dsp_phy" mode_bits="000000000000000000000000000000000000000000000000000000000000000000000000000000000110">
      <port name="a" physical_mode_port="a_i"/>
      <port name="b" physical_mode_port="b_i"/>
      <port name="z" physical_mode_port="z_o"/>
      <port name="lreset" physical_mode_port="lreset"/>
      <port name="acc_fir" physical_mode_port="acc_fir_i"/>
      <port name="dly_b" physical_mode_port="dly_b_o"/>
      <port name="feedback" physical_mode_port="feedback"/>
      <port name="load_acc" physical_mode_port="load_acc"/>
      <port name="unsigned_a" physical_mode_port="unsigned_a"/>
      <port name="unsigned_b" physical_mode_port="unsigned_b"/>
      <port name="saturate" physical_mode_port="saturate_enable"/>
      <port name="shift_right" physical_mode_port="shift_right"/>
      <port name="round" physical_mode_port="round"/>
      <port name="subtract" physical_mode_port="subtract"/>
      <port name="clk" physical_mode_port="clk"/>
    </pb_type>
    <pb_type name="dsp.dsp_rtl[RS_DSP_MULTADD_REGIN_REGOUT].RS_DSP_MULTADD_REGIN_REGOUT" physical_pb_type_name="dsp.dsp_rtl[physical].dsp_phy" mode_bits="000000000000000000000000000000000000000000000000000000000000000000000000000000000111">
      <port name="a" physical_mode_port="a_i"/>
      <port name="b" physical_mode_port="b_i"/>
      <port name="z" physical_mode_port="z_o"/>
      <port name="lreset" physical_mode_port="lreset"/>
      <port name="acc_fir" physical_mode_port="acc_fir_i"/>
      <port name="dly_b" physical_mode_port="dly_b_o"/>
      <port name="feedback" physical_mode_port="feedback"/>
      <port name="load_acc" physical_mode_port="load_acc"/>
      <port name="unsigned_a" physical_mode_port="unsigned_a"/>
      <port name="unsigned_b" physical_mode_port="unsigned_b"/>
      <port name="saturate" physical_mode_port="saturate_enable"/>
      <port name="shift_right" physical_mode_port="shift_right"/>
      <port name="round" physical_mode_port="round"/>
      <port name="subtract" physical_mode_port="subtract"/>
      <port name="clk" physical_mode_port="clk"/>
    </pb_type>
    <!--                                                                       -->
    <!--                 BRAM pb_type annotations                              -->
    <!--                                                                       -->
    <pb_type name="bram.bram_rtl" physical_mode_name="physical"/>
    <pb_type name="bram.ff_wrap.ff_group" physical_mode_name="physical"/>
    <pb_type name="bram.ff_wrap.ff_group[physical].flop_group.MMFF" circuit_model_name="MMFF" mode_bits="00000"/>
    <!-- Specifying clock mux to use -->
    <pb_type name="bram">
      <interconnect name="bram_clk_in" circuit_model_name="mux_tree_clock"/>
    </pb_type>
    <pb_type name="bram.bram_rtl[physical].bram_phy" circuit_model_name="RS_BRAM" mode_bits="000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
    <pb_type name="bram.bram_rtl[RS_TDP36K].RS_TDP36K" physical_pb_type_name="bram.bram_rtl[physical].bram_phy" mode_bits="000000000000000000000000000000000000000000000000000000000000000000000000000000000">
      <port name="WDATA_A1" physical_mode_port="WDATA_A1_i"/>
      <port name="WDATA_A2" physical_mode_port="WDATA_A2_i"/>
      <port name="RDATA_A1" physical_mode_port="RDATA_A1_o"/>
      <port name="RDATA_A2" physical_mode_port="RDATA_A2_o"/>
      <port name="ADDR_A1" physical_mode_port="ADDR_A1_i"/>
      <port name="ADDR_A2" physical_mode_port="ADDR_A2_i"/>
      <port name="CLK_A1" physical_mode_port="CLK_A1_i"/>
      <port name="CLK_A2" physical_mode_port="CLK_A2_i"/>
      <port name="REN_A1" physical_mode_port="REN_A1_i"/>
      <port name="REN_A2" physical_mode_port="REN_A2_i"/>
      <port name="WEN_A1" physical_mode_port="WEN_A1_i"/>
      <port name="WEN_A2" physical_mode_port="WEN_A2_i"/>
      <port name="BE_A1" physical_mode_port="BE_A1_i"/>
      <port name="BE_A2" physical_mode_port="BE_A2_i"/>
      <port name="FLUSH1" physical_mode_port="FLUSH1_i"/>
      <port name="WDATA_B1" physical_mode_port="WDATA_B1_i"/>
      <port name="WDATA_B2" physical_mode_port="WDATA_B2_i"/>
      <port name="RDATA_B1" physical_mode_port="RDATA_B1_o"/>
      <port name="RDATA_B2" physical_mode_port="RDATA_B2_o"/>
      <port name="ADDR_B1" physical_mode_port="ADDR_B1_i"/>
      <port name="ADDR_B2" physical_mode_port="ADDR_B2_i"/>
      <port name="CLK_B1" physical_mode_port="CLK_B1_i"/>
      <port name="CLK_B2" physical_mode_port="CLK_B2_i"/>
      <port name="REN_B1" physical_mode_port="REN_B1_i"/>
      <port name="REN_B2" physical_mode_port="REN_B2_i"/>
      <port name="WEN_B1" physical_mode_port="WEN_B1_i"/>
      <port name="WEN_B2" physical_mode_port="WEN_B2_i"/>
      <port name="BE_B1" physical_mode_port="BE_B1_i"/>
      <port name="BE_B2" physical_mode_port="BE_B2_i"/>
      <port name="FLUSH2" physical_mode_port="FLUSH2_i"/>
    </pb_type>
    <pb_type name="bram[default].sr_opt[default].sr_inv" circuit_model_name="inverter"/>
    <pb_type name="bram[default].flush_opt[default].logic0" circuit_model_name="logic0"/>
    <pb_type name="bram[default].flush_opt[default].logic1" circuit_model_name="logic1"/>
    <pb_type name="bram[default].clk_opt[default].clk_inv" circuit_model_name="clock_inverter"/>
    <!-- binding flipflop operating modes -->
    <!-- posedge flop modes -->
    <pb_type name="bram.ff_wrap.ff_group[posedge_flop_flop_mode].flop_group[flop_no_reset_no_enable].DFF" physical_pb_type_name="bram.ff_wrap.ff_group[physical].flop_group.MMFF" mode_bits="01100"/>
    <pb_type name="bram.ff_wrap.ff_group[posedge_flop_flop_mode].flop_group[no_reset_sync_enable].DFFE" physical_pb_type_name="bram.ff_wrap.ff_group[physical].flop_group.MMFF" mode_bits="01000"/>
    <pb_type name="bram.ff_wrap.ff_group[posedge_flop_flop_mode].flop_group[sync_reset_sync_enable].SDFFRE" physical_pb_type_name="bram.ff_wrap.ff_group[physical].flop_group.MMFF" mode_bits="00000"/>
    <pb_type name="bram.ff_wrap.ff_group[posedge_flop_flop_mode].flop_group[async_reset_sync_enable].DFFRE" physical_pb_type_name="bram.ff_wrap.ff_group[physical].flop_group.MMFF" mode_bits="10000"/>
    <pb_type name="bram.ff_wrap.ff_group[posedge_flop_flop_mode].flop_group[sync_reset_no_enable].SDFF" physical_pb_type_name="bram.ff_wrap.ff_group[physical].flop_group.MMFF" mode_bits="00100"/>
    <pb_type name="bram.ff_wrap.ff_group[posedge_flop_flop_mode].flop_group[async_reset_no_enable].DFFR" physical_pb_type_name="bram.ff_wrap.ff_group[physical].flop_group.MMFF" mode_bits="10100"/>
    <!-- negedge flop modes -->
    <pb_type name="bram.ff_wrap.ff_group[negedge_flop_flop_mode].flop_group[flop_no_reset_no_enable].DFFN" physical_pb_type_name="bram.ff_wrap.ff_group[physical].flop_group.MMFF" mode_bits="01110"/>
    <pb_type name="bram.ff_wrap.ff_group[negedge_flop_flop_mode].flop_group[no_reset_sync_enable].DFFNE" physical_pb_type_name="bram.ff_wrap.ff_group[physical].flop_group.MMFF" mode_bits="01010"/>
    <pb_type name="bram.ff_wrap.ff_group[negedge_flop_flop_mode].flop_group[sync_reset_sync_enable].SDFFNRE" physical_pb_type_name="bram.ff_wrap.ff_group[physical].flop_group.MMFF" mode_bits="00010"/>
    <pb_type name="bram.ff_wrap.ff_group[negedge_flop_flop_mode].flop_group[async_reset_sync_enable].DFFNRE" physical_pb_type_name="bram.ff_wrap.ff_group[physical].flop_group.MMFF" mode_bits="10010"/>
    <pb_type name="bram.ff_wrap.ff_group[negedge_flop_flop_mode].flop_group[sync_reset_no_enable].SDFFN" physical_pb_type_name="bram.ff_wrap.ff_group[physical].flop_group.MMFF" mode_bits="00110"/>
    <pb_type name="bram.ff_wrap.ff_group[negedge_flop_flop_mode].flop_group[async_reset_no_enable].DFFNR" physical_pb_type_name="bram.ff_wrap.ff_group[physical].flop_group.MMFF" mode_bits="10110"/>
    <!-- posedge latch modes -->
    <pb_type name="bram.ff_wrap.ff_group[posedge_flop_latch_mode].flop_group[flop_no_reset_no_enable].LATCH" physical_pb_type_name="bram.ff_wrap.ff_group[physical].flop_group.MMFF" mode_bits="00001">
      <port name="G" physical_mode_port="C"/>
    </pb_type>
    <pb_type name="bram.ff_wrap.ff_group[posedge_flop_latch_mode].flop_group[async_reset_no_enable].LATCHR" physical_pb_type_name="bram.ff_wrap.ff_group[physical].flop_group.MMFF" mode_bits="01001">
      <port name="G" physical_mode_port="C"/>
    </pb_type>
    <!-- negedge latch modes -->
    <pb_type name="bram.ff_wrap.ff_group[negedge_flop_latch_mode].flop_group[flop_no_reset_no_enable].LATCHN" physical_pb_type_name="bram.ff_wrap.ff_group[physical].flop_group.MMFF" mode_bits="00011">
      <port name="G" physical_mode_port="C"/>
    </pb_type>
    <pb_type name="bram.ff_wrap.ff_group[negedge_flop_latch_mode].flop_group[async_reset_no_enable].LATCHNR" physical_pb_type_name="bram.ff_wrap.ff_group[physical].flop_group.MMFF" mode_bits="01011">
      <port name="G" physical_mode_port="C"/>
    </pb_type>
  </pb_type_annotations>
</openfpga_architecture>
