/// Auto-generated bit field definitions for SDRAMC
/// Family: same70
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::same70::sdramc {

using namespace alloy::hal::bitfields;

// ============================================================================
// SDRAMC Bit Field Definitions
// ============================================================================

/// MR - SDRAMC Mode Register
namespace mr {
/// SDRAMC Command Mode
/// Position: 0, Width: 3
using MODE = BitField<0, 3>;
constexpr uint32_t MODE_Pos = 0;
constexpr uint32_t MODE_Msk = MODE::mask;
/// Enumerated values for MODE
namespace mode {
constexpr uint32_t NORMAL = 0;
constexpr uint32_t NOP = 1;
constexpr uint32_t ALLBANKS_PRECHARGE = 2;
constexpr uint32_t LOAD_MODEREG = 3;
constexpr uint32_t AUTO_REFRESH = 4;
constexpr uint32_t EXT_LOAD_MODEREG = 5;
constexpr uint32_t DEEP_POWERDOWN = 6;
}  // namespace mode

}  // namespace mr

/// TR - SDRAMC Refresh Timer Register
namespace tr {
/// SDRAMC Refresh Timer Count
/// Position: 0, Width: 12
using COUNT = BitField<0, 12>;
constexpr uint32_t COUNT_Pos = 0;
constexpr uint32_t COUNT_Msk = COUNT::mask;

}  // namespace tr

/// CR - SDRAMC Configuration Register
namespace cr {
/// Number of Column Bits
/// Position: 0, Width: 2
using NC = BitField<0, 2>;
constexpr uint32_t NC_Pos = 0;
constexpr uint32_t NC_Msk = NC::mask;
/// Enumerated values for NC
namespace nc {
constexpr uint32_t COL8 = 0;
constexpr uint32_t COL9 = 1;
constexpr uint32_t COL10 = 2;
constexpr uint32_t COL11 = 3;
}  // namespace nc

/// Number of Row Bits
/// Position: 2, Width: 2
using NR = BitField<2, 2>;
constexpr uint32_t NR_Pos = 2;
constexpr uint32_t NR_Msk = NR::mask;
/// Enumerated values for NR
namespace nr {
constexpr uint32_t ROW11 = 0;
constexpr uint32_t ROW12 = 1;
constexpr uint32_t ROW13 = 2;
}  // namespace nr

/// Number of Banks
/// Position: 4, Width: 1
using NB = BitField<4, 1>;
constexpr uint32_t NB_Pos = 4;
constexpr uint32_t NB_Msk = NB::mask;
/// Enumerated values for NB
namespace nb {
constexpr uint32_t BANK2 = 0;
constexpr uint32_t BANK4 = 1;
}  // namespace nb

/// CAS Latency
/// Position: 5, Width: 2
using CAS = BitField<5, 2>;
constexpr uint32_t CAS_Pos = 5;
constexpr uint32_t CAS_Msk = CAS::mask;
/// Enumerated values for CAS
namespace cas {
constexpr uint32_t LATENCY1 = 1;
constexpr uint32_t LATENCY2 = 2;
constexpr uint32_t LATENCY3 = 3;
}  // namespace cas

/// Data Bus Width
/// Position: 7, Width: 1
using DBW = BitField<7, 1>;
constexpr uint32_t DBW_Pos = 7;
constexpr uint32_t DBW_Msk = DBW::mask;

/// Write Recovery Delay
/// Position: 8, Width: 4
using TWR = BitField<8, 4>;
constexpr uint32_t TWR_Pos = 8;
constexpr uint32_t TWR_Msk = TWR::mask;

/// Row Cycle Delay and Row Refresh Cycle
/// Position: 12, Width: 4
using TRC_TRFC = BitField<12, 4>;
constexpr uint32_t TRC_TRFC_Pos = 12;
constexpr uint32_t TRC_TRFC_Msk = TRC_TRFC::mask;

/// Row Precharge Delay
/// Position: 16, Width: 4
using TRP = BitField<16, 4>;
constexpr uint32_t TRP_Pos = 16;
constexpr uint32_t TRP_Msk = TRP::mask;

/// Row to Column Delay
/// Position: 20, Width: 4
using TRCD = BitField<20, 4>;
constexpr uint32_t TRCD_Pos = 20;
constexpr uint32_t TRCD_Msk = TRCD::mask;

/// Active to Precharge Delay
/// Position: 24, Width: 4
using TRAS = BitField<24, 4>;
constexpr uint32_t TRAS_Pos = 24;
constexpr uint32_t TRAS_Msk = TRAS::mask;

/// Exit Self-Refresh to Active Delay
/// Position: 28, Width: 4
using TXSR = BitField<28, 4>;
constexpr uint32_t TXSR_Pos = 28;
constexpr uint32_t TXSR_Msk = TXSR::mask;

}  // namespace cr

/// LPR - SDRAMC Low Power Register
namespace lpr {
/// Low-power Configuration Bits
/// Position: 0, Width: 2
using LPCB = BitField<0, 2>;
constexpr uint32_t LPCB_Pos = 0;
constexpr uint32_t LPCB_Msk = LPCB::mask;
/// Enumerated values for LPCB
namespace lpcb {
constexpr uint32_t DISABLED = 0;
constexpr uint32_t SELF_REFRESH = 1;
constexpr uint32_t POWER_DOWN = 2;
constexpr uint32_t DEEP_POWER_DOWN = 3;
}  // namespace lpcb

/// Partial Array Self-refresh (only for low-power SDRAM)
/// Position: 4, Width: 3
using PASR = BitField<4, 3>;
constexpr uint32_t PASR_Pos = 4;
constexpr uint32_t PASR_Msk = PASR::mask;

/// Temperature Compensated Self-Refresh (only for low-power SDRAM)
/// Position: 8, Width: 2
using TCSR = BitField<8, 2>;
constexpr uint32_t TCSR_Pos = 8;
constexpr uint32_t TCSR_Msk = TCSR::mask;

/// Drive Strength (only for low-power SDRAM)
/// Position: 10, Width: 2
using DS = BitField<10, 2>;
constexpr uint32_t DS_Pos = 10;
constexpr uint32_t DS_Msk = DS::mask;

/// Time to Define When Low-power Mode Is Enabled
/// Position: 12, Width: 2
using TIMEOUT = BitField<12, 2>;
constexpr uint32_t TIMEOUT_Pos = 12;
constexpr uint32_t TIMEOUT_Msk = TIMEOUT::mask;
/// Enumerated values for TIMEOUT
namespace timeout {
constexpr uint32_t LP_LAST_XFER = 0;
constexpr uint32_t LP_LAST_XFER_64 = 1;
constexpr uint32_t LP_LAST_XFER_128 = 2;
}  // namespace timeout

}  // namespace lpr

/// IER - SDRAMC Interrupt Enable Register
namespace ier {
/// Refresh Error Interrupt Enable
/// Position: 0, Width: 1
using RES = BitField<0, 1>;
constexpr uint32_t RES_Pos = 0;
constexpr uint32_t RES_Msk = RES::mask;

}  // namespace ier

/// IDR - SDRAMC Interrupt Disable Register
namespace idr {
/// Refresh Error Interrupt Disable
/// Position: 0, Width: 1
using RES = BitField<0, 1>;
constexpr uint32_t RES_Pos = 0;
constexpr uint32_t RES_Msk = RES::mask;

}  // namespace idr

/// IMR - SDRAMC Interrupt Mask Register
namespace imr {
/// Refresh Error Interrupt Mask
/// Position: 0, Width: 1
using RES = BitField<0, 1>;
constexpr uint32_t RES_Pos = 0;
constexpr uint32_t RES_Msk = RES::mask;

}  // namespace imr

/// ISR - SDRAMC Interrupt Status Register
namespace isr {
/// Refresh Error Status (cleared on read)
/// Position: 0, Width: 1
using RES = BitField<0, 1>;
constexpr uint32_t RES_Pos = 0;
constexpr uint32_t RES_Msk = RES::mask;

}  // namespace isr

/// MDR - SDRAMC Memory Device Register
namespace mdr {
/// Memory Device Type
/// Position: 0, Width: 2
using MD = BitField<0, 2>;
constexpr uint32_t MD_Pos = 0;
constexpr uint32_t MD_Msk = MD::mask;
/// Enumerated values for MD
namespace md {
constexpr uint32_t SDRAM = 0;
constexpr uint32_t LPSDRAM = 1;
}  // namespace md

}  // namespace mdr

/// CFR1 - SDRAMC Configuration Register 1
namespace cfr1 {
/// Load Mode Register Command to Active or Refresh Command
/// Position: 0, Width: 4
using TMRD = BitField<0, 4>;
constexpr uint32_t TMRD_Pos = 0;
constexpr uint32_t TMRD_Msk = TMRD::mask;

/// Support Unaligned Access
/// Position: 8, Width: 1
using UNAL = BitField<8, 1>;
constexpr uint32_t UNAL_Pos = 8;
constexpr uint32_t UNAL_Msk = UNAL::mask;
/// Enumerated values for UNAL
namespace unal {
constexpr uint32_t UNSUPPORTED = 0;
constexpr uint32_t SUPPORTED = 1;
}  // namespace unal

}  // namespace cfr1

/// OCMS - SDRAMC OCMS Register
namespace ocms {
/// SDRAM Memory Controller Scrambling Enable
/// Position: 0, Width: 1
using SDR_SE = BitField<0, 1>;
constexpr uint32_t SDR_SE_Pos = 0;
constexpr uint32_t SDR_SE_Msk = SDR_SE::mask;

}  // namespace ocms

/// OCMS_KEY1 - SDRAMC OCMS KEY1 Register
namespace ocms_key1 {
/// Off-chip Memory Scrambling (OCMS) Key Part 1
/// Position: 0, Width: 32
using KEY1 = BitField<0, 32>;
constexpr uint32_t KEY1_Pos = 0;
constexpr uint32_t KEY1_Msk = KEY1::mask;

}  // namespace ocms_key1

/// OCMS_KEY2 - SDRAMC OCMS KEY2 Register
namespace ocms_key2 {
/// Off-chip Memory Scrambling (OCMS) Key Part 2
/// Position: 0, Width: 32
using KEY2 = BitField<0, 32>;
constexpr uint32_t KEY2_Pos = 0;
constexpr uint32_t KEY2_Msk = KEY2::mask;

}  // namespace ocms_key2

}  // namespace alloy::hal::atmel::same70::sdramc
