#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri Dec  1 08:28:26 2017
# Process ID: 5884
# Current directory: C:/Users/user/Desktop/Final_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4636 C:\Users\user\Desktop\Final_Project\Final_Project.xpr
# Log file: C:/Users/user/Desktop/Final_Project/vivado.log
# Journal file: C:/Users/user/Desktop/Final_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Desktop/Final_Project/Final_Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 830.332 ; gain = 88.340
update_compile_order -fileset sources_1
close [ open C:/Users/user/Desktop/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v w ]
add_files C:/Users/user/Desktop/Final_Project/Final_Project.srcs/sources_1/new/ram16x8s.v
update_compile_order -fileset sources_1
close [ open C:/Users/user/Desktop/Final_Project/Final_Project.srcs/sources_1/new/mar.v w ]
add_files C:/Users/user/Desktop/Final_Project/Final_Project.srcs/sources_1/new/mar.v
update_compile_order -fileset sources_1
close [ open C:/Users/user/Desktop/Final_Project/Final_Project.srcs/sources_1/new/counter.v w ]
add_files C:/Users/user/Desktop/Final_Project/Final_Project.srcs/sources_1/new/counter.v
update_compile_order -fileset sources_1
set_property top counter [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-3
Top: counter
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 912.000 ; gain = 45.730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/user/Desktop/Final_Project/Final_Project.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-638] synthesizing module 'D_ff' [C:/Users/user/Desktop/Final_Project/Final_Project.srcs/sources_1/new/D_ff.v:23]
INFO: [Synth 8-256] done synthesizing module 'D_ff' (1#1) [C:/Users/user/Desktop/Final_Project/Final_Project.srcs/sources_1/new/D_ff.v:23]
WARNING: [Synth 8-350] instance 'd0' of module 'D_ff' requires 5 connections, but only 4 given [C:/Users/user/Desktop/Final_Project/Final_Project.srcs/sources_1/new/counter.v:43]
WARNING: [Synth 8-350] instance 'd1' of module 'D_ff' requires 5 connections, but only 4 given [C:/Users/user/Desktop/Final_Project/Final_Project.srcs/sources_1/new/counter.v:45]
WARNING: [Synth 8-350] instance 'd2' of module 'D_ff' requires 5 connections, but only 4 given [C:/Users/user/Desktop/Final_Project/Final_Project.srcs/sources_1/new/counter.v:47]
WARNING: [Synth 8-350] instance 'd3' of module 'D_ff' requires 5 connections, but only 4 given [C:/Users/user/Desktop/Final_Project/Final_Project.srcs/sources_1/new/counter.v:49]
INFO: [Synth 8-256] done synthesizing module 'counter' (2#1) [C:/Users/user/Desktop/Final_Project/Final_Project.srcs/sources_1/new/counter.v:23]
WARNING: [Synth 8-3331] design counter has unconnected port CLR
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 943.574 ; gain = 77.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 943.574 ; gain = 77.305
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1266.578 ; gain = 400.309
8 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1266.578 ; gain = 400.309
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1269.918 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/user/Desktop/Final_Project/Final_Project.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-638] synthesizing module 'D_ff' [C:/Users/user/Desktop/Final_Project/Final_Project.srcs/sources_1/new/D_ff.v:23]
INFO: [Synth 8-256] done synthesizing module 'D_ff' (1#1) [C:/Users/user/Desktop/Final_Project/Final_Project.srcs/sources_1/new/D_ff.v:23]
WARNING: [Synth 8-350] instance 'd0' of module 'D_ff' requires 5 connections, but only 4 given [C:/Users/user/Desktop/Final_Project/Final_Project.srcs/sources_1/new/counter.v:52]
WARNING: [Synth 8-350] instance 'd1' of module 'D_ff' requires 5 connections, but only 4 given [C:/Users/user/Desktop/Final_Project/Final_Project.srcs/sources_1/new/counter.v:54]
WARNING: [Synth 8-350] instance 'd2' of module 'D_ff' requires 5 connections, but only 4 given [C:/Users/user/Desktop/Final_Project/Final_Project.srcs/sources_1/new/counter.v:56]
WARNING: [Synth 8-350] instance 'd3' of module 'D_ff' requires 5 connections, but only 4 given [C:/Users/user/Desktop/Final_Project/Final_Project.srcs/sources_1/new/counter.v:58]
INFO: [Synth 8-256] done synthesizing module 'counter' (2#1) [C:/Users/user/Desktop/Final_Project/Final_Project.srcs/sources_1/new/counter.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1269.918 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1269.918 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1276.652 ; gain = 6.734
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 10:39:41 2017...
