m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Fluxy/Documents/Code/VHDL-Codebase/NCO_8/nco8/simulation/modelsim
Enco8
Z1 w1724664787
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z4 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z7 8C:/Users/Fluxy/Documents/Code/VHDL-Codebase/NCO_8/nco8/nco.vhd
Z8 FC:/Users/Fluxy/Documents/Code/VHDL-Codebase/NCO_8/nco8/nco.vhd
l0
L6 1
V725OJOH9`GQ^C;0_O;cn32
!s100 T:[n?kY1z^BZ<L<1T3;UL2
Z9 OV;C;2020.1;71
31
Z10 !s110 1724680650
!i10b 1
Z11 !s108 1724680650.000000
Z12 !s90 -reportprogress|300|-93|-work|work|C:/Users/Fluxy/Documents/Code/VHDL-Codebase/NCO_8/nco8/nco.vhd|
Z13 !s107 C:/Users/Fluxy/Documents/Code/VHDL-Codebase/NCO_8/nco8/nco.vhd|
!i113 1
Z14 o-93 -work work
Z15 tExplicit 1 CvgOpt 0
Artl
R2
R3
R4
R5
R6
DEx4 work 4 nco8 0 22 725OJOH9`GQ^C;0_O;cn32
!i122 0
l280
L15 279
V`9[FMjfFEVR;ZGENWzb2c0
!s100 2j?e4KffJO00XXKIahO_O3
R9
31
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Etb_nco
Z16 w1724680559
R4
R5
R6
!i122 1
R0
Z17 8C:/Users/Fluxy/Documents/Code/VHDL-Codebase/NCO_8/nco8/tb_nco.vhd
Z18 FC:/Users/Fluxy/Documents/Code/VHDL-Codebase/NCO_8/nco8/tb_nco.vhd
l0
L5 1
V^:ieT5hU7F^91Mc@hX<z62
!s100 J;4HW3P5X0e?RJ[3P9^o]2
R9
31
R10
!i10b 1
R11
Z19 !s90 -reportprogress|300|-93|-work|work|C:/Users/Fluxy/Documents/Code/VHDL-Codebase/NCO_8/nco8/tb_nco.vhd|
!s107 C:/Users/Fluxy/Documents/Code/VHDL-Codebase/NCO_8/nco8/tb_nco.vhd|
!i113 1
R14
R15
Abehavior
R4
R5
R6
DEx4 work 6 tb_nco 0 22 ^:ieT5hU7F^91Mc@hX<z62
!i122 1
l30
L9 59
VHlCHfD9@zi>HE47`=CBj30
!s100 CnPE4k1BJB^6k5L8Fho^70
R9
31
R10
!i10b 1
R11
R19
Z20 !s107 C:/Users/Fluxy/Documents/Code/VHDL-Codebase/NCO_8/nco8/tb_nco.vhd|
!i113 1
R14
R15
