# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -Lf /home/ecegrid/a/ece337/Course_Prod/IP_Libs/Lab_IP_Lib/Vsim -L /home/ecegrid/a/ece337/Course_Prod/Cell_Libs/AMI_05/vhdl_work -L /home/ecegrid/a/ece337/Class0.5u/GOLD_LIB "+no_glitch_msg" -coverage -voptargs="+acc" -i -t ps source_work.tb_SHAcomputationalBlock 
# Start time: 12:43:25 on Nov 29,2016
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.tb_SHAcomputationalBlock(fast)
# Loading work.SHAcomputationalBlock(fast)
# Loading work.compressionCounter(fast)
# Loading work.counter(fast)
# Loading work.expansionCounter(fast)
# Loading work.counter(fast__1)
# Loading work.expansionSHA(fast)
# Loading work.compressionSHA(fast)
add wave *
run 500 ms
# ** Error: Test case 1: SHA computation did not complete in allotted time
#    Time: 2080 ns  Scope: tb_SHAcomputationalBlock.sendMsg File: source/tb_SHAcomputationalBlock.sv Line: 51
# ** Error: Test case 1: SHA output did not match expected output
#    Time: 2080 ns  Scope: tb_SHAcomputationalBlock.sendMsg File: source/tb_SHAcomputationalBlock.sv Line: 53
# End time: 12:47:38 on Nov 29,2016, Elapsed time: 0:04:13
# Errors: 0, Warnings: 0
