%FILES%
opt/
opt/intelFPGA/
opt/intelFPGA/20.1/
opt/intelFPGA/20.1/quartus/
opt/intelFPGA/20.1/quartus/common/
opt/intelFPGA/20.1/quartus/common/devinfo/
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_arm_meab.dxf
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_common_block.dxf
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_cuda_clkbuf.dxf
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_cuda_dsp.dxf
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_cuda_lab.dxf
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_cuda_le.dxf
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_cuda_pll.dxf
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_cycloneii_dsp_ape.dxf
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_cycloneiii_ram.dxf
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_yeager_global_routing.dxf
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_yeager_local_routing.dxf
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_yeager_ncfg.dxf
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_yeager_pll_block.dxf
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zb_io.dxf
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zb_io_group.dxf
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zb_periph_blocks.dxf
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-6_1200mv_0c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-6_1200mv_100c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-6_1200mv_125c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-6_1200mv_85c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-6_1200mv_n40c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-7_1200mv_0c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-7_1200mv_100c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-7_1200mv_125c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-7_1200mv_85c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-7_1200mv_n40c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-8_1200mv_0c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-8_1200mv_85c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-ff_1200mv_0c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-ff_1200mv_n40c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-ii_1200mv_0c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-ii_1200mv_100c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-ii_1200mv_125c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-ii_1200mv_85c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-ii_1200mv_n40c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-m_1200mv_0c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-m_1200mv_n40c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-ss_1200mv_0c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-ss_1200mv_85c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-tt_1200mv_0c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-tt_1200mv_100c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-tt_1200mv_125c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-tt_1200mv_85c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback-tt_1200mv_n40c_nlspcdata.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback.pll
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_aiot_ff_0c_fast.sin
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_aiot_ff_n40c_fast.sin
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_aiot_ff_n55c_fast.sin
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_aiot_ii_0c_slow.sin
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_aiot_ii_100c_slow.sin
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_aiot_ii_125c_slow.sin
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_aiot_ii_85c_slow.sin
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_aiot_ii_n40c_slow.sin
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_aiot_ii_n55c_slow.sin
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_aiot_ss_0c_slow.sin
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_aiot_ss_100c_slow.sin
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_aiot_ss_125c_slow.sin
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_aiot_ss_85c_slow.sin
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_aiot_ss_n40c_slow.sin
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_aiot_ss_n55c_slow.sin
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_aiot_tt_0c_slow.sin
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_aiot_tt_100c_slow.sin
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_aiot_tt_125c_slow.sin
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_aiot_tt_25c_nom.sin
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_aiot_tt_85c_nom.sin
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_aiot_tt_85c_slow.sin
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_aiot_tt_n40c_slow.sin
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_aiot_tt_n55c_slow.sin
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_bandwidth.pll
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_basic.pll
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_blkrba.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_devices.pll
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_info_counts.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_io_sim_cache.ff_0c_fast.hsd
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_io_sim_cache.ff_n40c_fast.hsd
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_io_sim_cache.ii_0c_slow.hsd
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_io_sim_cache.ii_100c_slow.hsd
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_io_sim_cache.ii_125c_slow.hsd
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_io_sim_cache.ii_85c_slow.hsd
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_io_sim_cache.ii_n40c_slow.hsd
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_io_sim_cache.ss_0c_slow.hsd
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_io_sim_cache.ss_100c_slow.hsd
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_io_sim_cache.ss_125c_slow.hsd
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_io_sim_cache.ss_85c_slow.hsd
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_io_sim_cache.ss_n40c_slow.hsd
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_io_sim_cache.tt_0c_slow.hsd
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_io_sim_cache.tt_100c_slow.hsd
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_io_sim_cache.tt_125c_slow.hsd
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_io_sim_cache.tt_85c_slow.hsd
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_io_sim_cache.tt_n40c_slow.hsd
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_jspice_circuits.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_jspice_ff_0c.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_jspice_ff_n40c.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_jspice_ff_n55c.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_jspice_ii_0c.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_jspice_ii_100c.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_jspice_ii_125c.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_jspice_ii_85c.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_jspice_ii_n40c.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_jspice_ii_n55c.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_jspice_ss_0c.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_jspice_ss_100c.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_jspice_ss_125c.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_jspice_ss_85c.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_jspice_ss_n40c.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_jspice_ss_n55c.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_jspice_tt_0c.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_jspice_tt_100c.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_jspice_tt_125c.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_jspice_tt_25c.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_jspice_tt_85c.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_jspice_tt_n40c.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_jspice_tt_n55c.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_lei.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_mtbf_constants.sin
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_pad.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_physical_io_rules.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_pwr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/ddb_zippleback_rsi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/db_zb16_non_vr_analogfbga256_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/db_zb16_non_vr_analogfbga484_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/db_zb16_non_vr_analogufbga324_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/db_zb16_non_vr_cpld_vfbga256_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/db_zb16_non_vr_cpld_vfbga484_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/db_zb16_non_vr_cpld_vufbga324_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/db_zb16_non_vr_flash_vfbga256_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/db_zb16_vr_analog_veqfp144_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/db_zb16_vr_analog_vufbga169_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/db_zb16_vr_analog_vufbga324b_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/db_zb16_vr_cpld_veqfp144_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/db_zb16_vr_cpld_vufbga169_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/db_zb16_vr_cpld_vufbga324b_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/db_zb16_vr_flash_vufbga169_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/db_zb16_vr_flash_vybga180_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-6_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-6_1200mv_0c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-6_1200mv_100c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-6_1200mv_100c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-6_1200mv_125c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-6_1200mv_125c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-6_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-6_1200mv_85c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-6_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-6_1200mv_n40c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-7_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-7_1200mv_0c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-7_1200mv_100c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-7_1200mv_100c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-7_1200mv_125c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-7_1200mv_125c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-7_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-7_1200mv_85c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-7_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-7_1200mv_n40c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-8_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-8_1200mv_0c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-8_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-8_1200mv_85c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-ff_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-ff_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-ii_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-ii_1200mv_100c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-ii_1200mv_125c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-ii_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-ii_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-m_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-m_1200mv_0c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-m_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-m_1200mv_n40c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-ss_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-ss_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-tt_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-tt_1200mv_100c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-tt_1200mv_125c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-tt_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog-tt_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog.pll
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog_asm.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog_asmdb.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog_asmdb_dirt.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog_crosstalk.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog_gid_database.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog_icname.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog_pad.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog_place.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog_routing.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analog_timing.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analogfbga256_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analogfbga484_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_analogufbga324_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_cpld_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_cpld_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_cpld_vfbga256_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_cpld_vfbga484_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_cpld_vufbga324_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_flash_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_flash_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_non_vr_flash_vfbga256_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_vr_analog_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_vr_analog_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_vr_analog_veqfp144_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_vr_analog_vufbga169_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_vr_analog_vufbga324b_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_vr_cpld_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_vr_cpld_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_vr_cpld_veqfp144_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_vr_cpld_vufbga169_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_vr_cpld_vufbga324b_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_vr_flash_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_vr_flash_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_vr_flash_vufbga169_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb16_non_vr_analog/ddb_zb16_vr_flash_vybga180_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/db_zb25_non_vr_analogfbga256_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/db_zb25_non_vr_analogfbga484_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/db_zb25_non_vr_analogfbga672_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/db_zb25_non_vr_cpld_vfbga256_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/db_zb25_non_vr_cpld_vfbga484_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/db_zb25_non_vr_flash_vfbga256_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/db_zb25_vr_analog_veqfp144_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/db_zb25_vr_cpld_veqfp144_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/db_zb25_vr_flash_veqfp144_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-6_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-6_1200mv_0c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-6_1200mv_100c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-6_1200mv_100c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-6_1200mv_125c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-6_1200mv_125c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-6_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-6_1200mv_85c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-6_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-6_1200mv_n40c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-7_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-7_1200mv_0c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-7_1200mv_100c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-7_1200mv_100c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-7_1200mv_125c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-7_1200mv_125c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-7_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-7_1200mv_85c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-7_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-7_1200mv_n40c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-8_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-8_1200mv_0c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-8_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-8_1200mv_85c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-ff_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-ff_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-ii_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-ii_1200mv_100c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-ii_1200mv_125c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-ii_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-ii_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-m_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-m_1200mv_0c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-m_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-m_1200mv_n40c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-ss_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-ss_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-tt_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-tt_1200mv_100c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-tt_1200mv_125c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-tt_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog-tt_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog.pll
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog_asm.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog_asmdb.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog_asmdb_dirt.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog_crosstalk.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog_gid_database.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog_icname.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog_pad.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog_place.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog_routing.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analog_timing.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analogfbga256_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analogfbga484_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_analogfbga672_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_cpld_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_cpld_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_cpld_vfbga256_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_cpld_vfbga484_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_flash_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_flash_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_non_vr_flash_vfbga256_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_vr_analog_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_vr_analog_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_vr_analog_veqfp144_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_vr_cpld_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_vr_cpld_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_vr_cpld_veqfp144_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_vr_flash_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_vr_flash_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb25_non_vr_analog/ddb_zb25_vr_flash_veqfp144_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/db_zb1_vr_cpld_veqfp144_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/db_zb1_vr_cpld_vmbga153_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/db_zb1_vr_cpld_vufbga169_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/db_zb2_non_vr_cpldufbga324_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/db_zb2_non_vr_cpldvbga36_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/db_zb2_vr_cpld_veqfp144_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/db_zb2_vr_cpld_vmbga153_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/db_zb2_vr_cpld_vufbga169_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb1_non_vr_cpld_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb1_vr_cpld_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb1_vr_cpld_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb1_vr_cpld_veqfp144_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb1_vr_cpld_vmbga153_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb1_vr_cpld_vufbga169_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-6_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-6_1200mv_0c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-6_1200mv_100c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-6_1200mv_100c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-6_1200mv_125c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-6_1200mv_125c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-6_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-6_1200mv_85c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-6_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-6_1200mv_n40c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-7_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-7_1200mv_0c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-7_1200mv_100c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-7_1200mv_100c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-7_1200mv_125c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-7_1200mv_125c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-7_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-7_1200mv_85c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-7_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-7_1200mv_n40c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-8_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-8_1200mv_0c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-8_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-8_1200mv_85c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-ff_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-ff_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-ii_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-ii_1200mv_100c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-ii_1200mv_125c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-ii_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-ii_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-m_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-m_1200mv_0c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-m_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-m_1200mv_n40c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-ss_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-ss_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-tt_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-tt_1200mv_100c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-tt_1200mv_125c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-tt_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld-tt_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld.pll
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld_asm.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld_asmdb.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld_asmdb_dirt.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld_crosstalk.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld_gid_database.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld_icname.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld_pad.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld_place.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld_routing.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpld_timing.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpldufbga324_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_non_vr_cpldvbga36_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_vr_cpld_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_vr_cpld_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_vr_cpld_veqfp144_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_vr_cpld_vmbga153_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb2_non_vr_cpld/ddb_zb2_vr_cpld_vufbga169_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/db_zb40_non_vr_analog_vfbga256_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/db_zb40_non_vr_analog_vfbga484_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/db_zb40_non_vr_analog_vfbga672_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/db_zb40_non_vr_cpld_vfbga256_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/db_zb40_non_vr_cpld_vfbga484_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/db_zb40_non_vr_cpld_vfbga672_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/db_zb40_non_vr_dice_vfbga484_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/db_zb40_non_vr_dice_vfbga672_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/db_zb40_non_vr_flash_vfbga256_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/db_zb40_vr_analog_veqfp144_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/db_zb40_vr_cpld_veqfp144_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/db_zb40_vr_flash_veqfp144_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/db_zb50_non_vr_analogfbga256_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/db_zb50_non_vr_analogfbga484_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/db_zb50_non_vr_analogfbga672_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/db_zb50_non_vr_cpld_vfbga256_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/db_zb50_non_vr_cpld_vfbga484_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/db_zb50_non_vr_cpld_vfbga672_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/db_zb50_non_vr_dice_vfbga484_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/db_zb50_non_vr_dice_vfbga672_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/db_zb50_non_vr_flash_vfbga256_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/db_zb50_vr_analog_veqfp144_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/db_zb50_vr_cpld_veqfp144_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/db_zb50_vr_flash_veqfp144_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb40_non_vr_analog_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb40_non_vr_analog_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb40_non_vr_analog_vfbga256_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb40_non_vr_analog_vfbga484_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb40_non_vr_analog_vfbga672_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb40_non_vr_cpld_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb40_non_vr_cpld_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb40_non_vr_cpld_vfbga256_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb40_non_vr_cpld_vfbga484_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb40_non_vr_cpld_vfbga672_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb40_non_vr_dice_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb40_non_vr_dice_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb40_non_vr_dice_vfbga484_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb40_non_vr_dice_vfbga672_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb40_non_vr_flash_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb40_non_vr_flash_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb40_non_vr_flash_vfbga256_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb40_vr_analog_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb40_vr_analog_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb40_vr_analog_veqfp144_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb40_vr_cpld_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb40_vr_cpld_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb40_vr_cpld_veqfp144_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb40_vr_flash_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb40_vr_flash_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb40_vr_flash_veqfp144_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-6_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-6_1200mv_0c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-6_1200mv_100c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-6_1200mv_100c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-6_1200mv_125c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-6_1200mv_125c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-6_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-6_1200mv_85c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-6_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-6_1200mv_n40c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-7_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-7_1200mv_0c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-7_1200mv_100c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-7_1200mv_100c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-7_1200mv_125c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-7_1200mv_125c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-7_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-7_1200mv_85c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-7_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-7_1200mv_n40c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-8_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-8_1200mv_0c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-8_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-8_1200mv_85c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-ff_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-ff_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-ii_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-ii_1200mv_100c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-ii_1200mv_125c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-ii_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-ii_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-m_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-m_1200mv_0c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-m_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-m_1200mv_n40c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-ss_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-ss_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-tt_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-tt_1200mv_100c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-tt_1200mv_125c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-tt_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog-tt_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog.pll
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog_asm.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog_asmdb.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog_asmdb_dirt.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog_crosstalk.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog_gid_database.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog_icname.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog_pad.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog_place.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog_routing.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analog_timing.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analogfbga256_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analogfbga484_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_analogfbga672_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_cpld_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_cpld_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_cpld_vfbga256_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_cpld_vfbga484_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_cpld_vfbga672_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_dice_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_dice_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_dice_vfbga484_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_dice_vfbga672_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_flash_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_flash_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_non_vr_flash_vfbga256_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_vr_analog_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_vr_analog_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_vr_analog_veqfp144_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_vr_cpld_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_vr_cpld_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_vr_cpld_veqfp144_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_vr_flash_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_vr_flash_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb50_non_vr_analog/ddb_zb50_vr_flash_veqfp144_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb2_vr_cpld_v2ufbga324b_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb4_non_vr_analog_vfbga256_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb4_non_vr_analog_vufbga324_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb4_non_vr_cpld_vfbga256_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb4_non_vr_cpld_vufbga324_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb4_non_vr_flash_vfbga256_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb4_vr_analog_veqfp144_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb4_vr_analog_vmbga153_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb4_vr_analog_vufbga169_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb4_vr_analog_vufbga324b_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb4_vr_cpld_veqfp144_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb4_vr_cpld_vmbga153_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb4_vr_cpld_vufbga169_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb4_vr_cpld_vufbga324b_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb4_vr_flash_vufbga169_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb8_non_vr_analogfbga256_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb8_non_vr_analogfbga484_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb8_non_vr_analogufbga324_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb8_non_vr_cpld_vfbga256_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb8_non_vr_cpld_vfbga484_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb8_non_vr_cpld_vufbga324_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb8_non_vr_cpld_vvbga81_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb8_non_vr_flash_vfbga256_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb8_non_vr_flash_vvbga81_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb8_vr_analog_veqfp144_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb8_vr_analog_vmbga153_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb8_vr_analog_vufbga169_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb8_vr_analog_vufbga324b_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb8_vr_cpld_veqfp144_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb8_vr_cpld_vmbga153_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb8_vr_cpld_vufbga169_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb8_vr_cpld_vufbga324b_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/db_zb8_vr_flash_vufbga169_parasitic.db
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb2_vr_cpld_v2_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb2_vr_cpld_v2_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb2_vr_cpld_v2ufbga324b_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb4_non_vr_analog_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb4_non_vr_analog_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb4_non_vr_analog_vfbga256_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb4_non_vr_analog_vufbga324_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb4_non_vr_cpld_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb4_non_vr_cpld_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb4_non_vr_cpld_vfbga256_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb4_non_vr_cpld_vufbga324_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb4_non_vr_flash_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb4_non_vr_flash_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb4_non_vr_flash_vfbga256_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb4_vr_analog_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb4_vr_analog_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb4_vr_analog_veqfp144_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb4_vr_analog_vmbga153_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb4_vr_analog_vufbga169_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb4_vr_analog_vufbga324b_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb4_vr_cpld_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb4_vr_cpld_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb4_vr_cpld_veqfp144_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb4_vr_cpld_vmbga153_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb4_vr_cpld_vufbga169_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb4_vr_cpld_vufbga324b_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb4_vr_flash_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb4_vr_flash_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb4_vr_flash_vufbga169_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-6_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-6_1200mv_0c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-6_1200mv_100c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-6_1200mv_100c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-6_1200mv_125c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-6_1200mv_125c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-6_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-6_1200mv_85c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-6_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-6_1200mv_n40c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-7_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-7_1200mv_0c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-7_1200mv_100c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-7_1200mv_100c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-7_1200mv_125c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-7_1200mv_125c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-7_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-7_1200mv_85c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-7_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-7_1200mv_n40c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-8_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-8_1200mv_0c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-8_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-8_1200mv_85c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-ff_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-ff_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-ii_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-ii_1200mv_100c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-ii_1200mv_125c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-ii_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-ii_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-m_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-m_1200mv_0c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-m_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-m_1200mv_n40c_fdi.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-ss_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-ss_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-tt_1200mv_0c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-tt_1200mv_100c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-tt_1200mv_125c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-tt_1200mv_85c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog-tt_1200mv_n40c.dmf.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog.pll
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_asm.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_asmdb.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_asmdb_dirt.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_crosstalk.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_gid_database.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_icname.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_pad.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_place.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_routing.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analog_timing.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analogfbga256_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analogfbga484_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_analogufbga324_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_cpld_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_cpld_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_cpld_vfbga256_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_cpld_vfbga484_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_cpld_vufbga324_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_cpld_vvbga81_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_flash_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_flash_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_flash_vfbga256_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_non_vr_flash_vvbga81_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_vr_analog_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_vr_analog_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_vr_analog_veqfp144_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_vr_analog_vmbga153_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_vr_analog_vufbga169_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_vr_analog_vufbga324b_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_vr_cpld_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_vr_cpld_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_vr_cpld_veqfp144_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_vr_cpld_vmbga153_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_vr_cpld_vufbga169_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_vr_cpld_vufbga324b_pkg.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_vr_flash_v_hdr.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_vr_flash_v_part_info.ddb
opt/intelFPGA/20.1/quartus/common/devinfo/55nm/zb8_non_vr_analog/ddb_zb8_vr_flash_vufbga169_pkg.ddb
