/* SPDX-License-Identifier: MIT
 *
 * Copyright 2016-2018 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_DDR_MISC_CH0_REGS_H_
#define ASIC_REG_DDR_MISC_CH0_REGS_H_

/*
 *****************************************
 *   DDR_MISC_CH0 (Prototype: DDR_MISC)
 *****************************************
 */

#define mmDDR_MISC_CH0_PHY_ACCESS                                    0x648100

#define mmDDR_MISC_CH0_AXI_SUPP                                      0x648104

#define mmDDR_MISC_CH0_POWER_SAVE                                    0x648108

#define mmDDR_MISC_CH0_PHY_MODES                                     0x64810C

#define mmDDR_MISC_CH0_SCRUB_START                                   0x648110

#define mmDDR_MISC_CH0_SCRUB_END                                     0x648114

#define mmDDR_MISC_CH0_STATUS                                        0x648118

#define mmDDR_MISC_CH0_MPR_RD_VALID                                  0x64811C

#define mmDDR_MISC_CH0_MPR_RD_DATA_C0_0                              0x648120

#define mmDDR_MISC_CH0_MPR_RD_DATA_C0_1                              0x648124

#define mmDDR_MISC_CH0_MPR_RD_DATA_C0_2                              0x648128

#define mmDDR_MISC_CH0_MPR_RD_DATA_C0_3                              0x64812C

#define mmDDR_MISC_CH0_MPR_RD_DATA_C0_4                              0x648130

#define mmDDR_MISC_CH0_MPR_RD_DATA_C0_5                              0x648134

#define mmDDR_MISC_CH0_MPR_RD_DATA_C0_6                              0x648138

#define mmDDR_MISC_CH0_MPR_RD_DATA_C0_7                              0x64813C

#define mmDDR_MISC_CH0_MPR_RD_DATA_C0_8                              0x648140

#define mmDDR_MISC_CH0_MPR_RD_DATA_C1_0                              0x648144

#define mmDDR_MISC_CH0_MPR_RD_DATA_C1_1                              0x648148

#define mmDDR_MISC_CH0_MPR_RD_DATA_C1_2                              0x64814C

#define mmDDR_MISC_CH0_MPR_RD_DATA_C1_3                              0x648150

#define mmDDR_MISC_CH0_MPR_RD_DATA_C1_4                              0x648154

#define mmDDR_MISC_CH0_MPR_RD_DATA_C1_5                              0x648158

#define mmDDR_MISC_CH0_MPR_RD_DATA_C1_6                              0x64815C

#define mmDDR_MISC_CH0_MPR_RD_DATA_C1_7                              0x648160

#define mmDDR_MISC_CH0_MPR_RD_DATA_C1_8                              0x648164

#define mmDDR_MISC_CH0_CFG_DONE                                      0x648200

#endif /* ASIC_REG_DDR_MISC_CH0_REGS_H_ */
