Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 11 17:07:22 2018
| Host         : Aspire running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pong_bd_wrapper_control_sets_placed.rpt
| Design       : pong_bd_wrapper
| Device       : xc7z010
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    84 |
| Unused register locations in slices containing registers |   162 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            6 |
|      4 |            3 |
|      6 |            2 |
|      8 |           16 |
|     10 |            3 |
|     12 |            2 |
|     14 |            4 |
|    16+ |           48 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             382 |           72 |
| No           | No                    | Yes                    |              72 |           19 |
| No           | Yes                   | No                     |             294 |           55 |
| Yes          | No                    | No                     |             972 |          147 |
| Yes          | No                    | Yes                    |             630 |          159 |
| Yes          | Yes                   | No                     |             184 |           44 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                                                                         Enable Signal                                                                         |                                                             Set/Reset Signal                                                            | Slice Load Count | Bel Load Count |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | pong_bd_i/pong_vga_regs_0/U0/s_axi_wready_r_i_2_n_0                                                                                     |                1 |              2 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_y_ball_r[15]_i_1_n_0                                                                                              | pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2_n_0                                                                                    |                1 |              2 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_reg_score_position_score_left_x_r[15]_i_1_n_0                                                                                  | pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2_n_0                                                                                    |                1 |              2 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r[31]_i_1_n_0                                                                                                        | pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2_n_0                                                                                    |                1 |              2 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_reg_score_number_score_number_right_r[15]_i_1_n_0                                                                              | pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2_n_0                                                                                    |                1 |              2 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_reg_y_paddle_y_paddle_right_r[15]_i_1_n_0                                                                                      | pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2_n_0                                                                                    |                1 |              2 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | pong_bd_i/pong_vga_regs_0/U0/s_axi_awready_r_i_2_n_0                                                                                    |                2 |              4 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2_n_0                                                                        |                1 |              4 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                         |                1 |              4 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r                                                                                                                  | pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2_n_0                                                                        |                3 |              6 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_axi_awready_r                                                                                                                  | pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2_n_0                                                                                    |                1 |              6 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | pong_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[28]                    |                2 |              8 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | pong_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              8 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_1_n_0                                                                                              | pong_bd_i/pong_vga_regs_0/U0/s_axi_awready_r_i_2_n_0                                                                                    |                1 |              8 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    | pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              8 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              8 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                1 |              8 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                               | pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                2 |              8 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                4 |              8 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                     | pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              8 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | pong_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                          |                1 |              8 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                          |                3 |              8 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0             |                4 |              8 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0             |                4 |              8 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_1_n_0                                                                                              | pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2_n_0                                                                        |                3 |              8 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                               | pong_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                2 |              8 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | pong_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                2 |              8 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | pong_bd_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                1 |             10 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | pong_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                3 |             10 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                3 |             10 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2_n_0                                                                                    |                4 |             12 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | pong_bd_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |             12 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_reg_y_paddle_y_paddle_right_r[15]_i_1_n_0                                                                                      | pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2_n_0                                                                        |                4 |             14 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_reg_score_number_score_number_right_r[15]_i_1_n_0                                                                              | pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2_n_0                                                                        |                4 |             14 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_y_ball_r[15]_i_1_n_0                                                                                              | pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2_n_0                                                                        |                5 |             14 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_reg_score_position_score_left_x_r[15]_i_1_n_0                                                                                  | pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2_n_0                                                                        |                2 |             14 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | pong_bd_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst                                                                                        |                2 |             16 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_reg_score_position_score_right_x_r[15]_i_1_n_0                                                                                 | pong_bd_i/pong_vga_regs_0/U0/s_axi_awready_r_i_2_n_0                                                                                    |                2 |             16 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_reg_score_position_score_left_x_r[7]_i_1_n_0                                                                                   | pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2_n_0                                                                                    |                2 |             16 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_reg_score_position_score_right_x_r[7]_i_1_n_0                                                                                  | pong_bd_i/pong_vga_regs_0/U0/s_axi_awready_r_i_2_n_0                                                                                    |                4 |             16 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_reg_y_paddle_y_paddle_right_r[7]_i_1_n_0                                                                                       | pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2_n_0                                                                                    |                3 |             16 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_y_ball_r[7]_i_1_n_0                                                                                               | pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2_n_0                                                                                    |                5 |             16 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_reg_y_paddle_y_paddle_left_r[15]_i_1_n_0                                                                                       | pong_bd_i/pong_vga_regs_0/U0/s_axi_awready_r_i_2_n_0                                                                                    |                4 |             16 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_reg_score_number_score_number_left_r[15]_i_1_n_0                                                                               | pong_bd_i/pong_vga_regs_0/U0/s_axi_awready_r_i_2_n_0                                                                                    |                5 |             16 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[7]_i_1_n_0                                                                                               | pong_bd_i/pong_vga_regs_0/U0/s_axi_awready_r_i_2_n_0                                                                                    |                6 |             16 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_reg_score_number_score_number_right_r[7]_i_1_n_0                                                                               | pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2_n_0                                                                                    |                2 |             16 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_reg_score_number_score_number_left_r[7]_i_1_n_0                                                                                | pong_bd_i/pong_vga_regs_0/U0/s_axi_awready_r_i_2_n_0                                                                                    |                5 |             16 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_reg_y_paddle_y_paddle_left_r[7]_i_1_n_0                                                                                        | pong_bd_i/pong_vga_regs_0/U0/s_axi_awready_r_i_2_n_0                                                                                    |                4 |             16 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |             16 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/vga_controller_0/U0/Y[9]_i_1_n_0                                                                                                                    | pong_bd_i/vga_controller_0/U0/X[10]_i_3_n_0                                                                                             |                8 |             20 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/vga_controller_0/U0/X[10]_i_1_n_0                                                                                                                   | pong_bd_i/vga_controller_0/U0/X[10]_i_3_n_0                                                                                             |                4 |             22 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]         |                                                                                                                                         |                6 |             24 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                         |                8 |             24 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                         |                2 |             24 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                         |                2 |             24 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                         |                4 |             26 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                4 |             26 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                         |                2 |             28 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                         |                2 |             28 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_axi_wready_r                                                                                                                   | pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2_n_0                                                                                    |                7 |             28 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                         |                9 |             30 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                         |                3 |             32 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/image_source_0/U0/red[4]_i_1_n_0                                                                                                                    |                                                                                                                                         |                4 |             32 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | pong_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                8 |             40 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | pong_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                9 |             40 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    |                                                                                                                                         |               10 |             42 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                     |                                                                                                                                         |               10 |             42 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_axi_wready_r                                                                                                                   | pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2_n_0                                                                        |               15 |             44 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | pong_bd_i/vga_controller_0/U0/X[10]_i_3_n_0                                                                                             |               11 |             50 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_axi_awready_r                                                                                                                  | pong_bd_i/pong_vga_regs_0/U0/s_axi_awready_r_i_2_n_0                                                                                    |                8 |             58 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r                                                                                                                  | pong_bd_i/pong_vga_regs_0/U0/s_axi_arready_r_i_2_n_0                                                                                    |                7 |             58 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/s_axi_rdata_r[31]_i_1_n_0                                                                                                        | pong_bd_i/pong_vga_regs_0/U0/s_axi_wready_r_i_2_n_0                                                                                     |               16 |             64 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |               16 |             64 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/pong_vga_regs_0/U0/v_rdata_r[31]_i_1_n_0                                                                                                            | pong_bd_i/pong_vga_regs_0/U0/s_reg_pos_ball_x_ball_r[15]_i_2_n_0                                                                        |               24 |             66 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                         |                9 |             68 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                         |               19 |             70 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                         |                9 |             94 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                         |               12 |             94 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                         |               11 |            104 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                         |               14 |            104 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                              |                                                                                                                                         |               14 |            104 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 | pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                              |                                                                                                                                         |               13 |            104 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | pong_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               19 |            122 |
|  pong_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               |                                                                                                                                         |               73 |            384 |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


