# JSilicon: RTL-to-GDS Design Flow Tutorial

[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](https://opensource.org/licenses/MIT)
[![Technology: FreePDK45](https://img.shields.io/badge/Technology-FreePDK45-blue.svg)](https://github.com/baichen318/FreePDK45)
[![Tool: Cadence](https://img.shields.io/badge/Tool-Cadence-red.svg)](https://www.cadence.com/)

---

## ğŸ“š ëª©ì°¨

1. [í”„ë¡œì íŠ¸ ì†Œê°œ](#-í”„ë¡œì íŠ¸-ì†Œê°œ)
2. [í•™ìŠµ ëª©í‘œ](#-í•™ìŠµ-ëª©í‘œ)
3. [ì„¤ê³„ ê°œìš”](#-ì„¤ê³„-ê°œìš”)
4. [í™˜ê²½ ì¤€ë¹„](#-í™˜ê²½-ì¤€ë¹„)
5. [RTL-to-GDS í”Œë¡œìš°](#-rtl-to-gds-í”Œë¡œìš°)
6. [ìƒì„¸ ì‹¤ìŠµ ê°€ì´ë“œ](#-ìƒì„¸-ì‹¤ìŠµ-ê°€ì´ë“œ)
7. [ê²°ê³¼ ë¶„ì„](#-ê²°ê³¼-ë¶„ì„)
8. [ë¬¸ì œ í•´ê²°](#-ë¬¸ì œ-í•´ê²°)
9. [ì°¸ê³  ìë£Œ](#-ì°¸ê³ -ìë£Œ)

---

## ğŸ“ í”„ë¡œì íŠ¸ ì†Œê°œ

**JSilicon**ì€ **RTL-to-GDS (Register Transfer Level to Graphic Data System)** ë””ì§€í„¸ IC ì„¤ê³„ í”Œë¡œìš°ë¥¼ ì§ì ‘ ê²½í—˜í•  ìˆ˜ ìˆë„ë¡ ë§Œë“  êµìœ¡ìš© í”„ë¡œì„¸ì„œ í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤.

- âœ… **ì‹¤ë¬´ ë„êµ¬ ì‚¬ìš©**: Cadence Genus, Innovus ë“± ì‹¤ì œ ì‚°ì—…ì—ì„œ ì‚¬ìš©í•˜ëŠ” EDA íˆ´ ê²½í—˜
- âœ… **ì™„ì „í•œ í”Œë¡œìš°**: RTL ì‘ì„±ë¶€í„° ìµœì¢… Layoutê¹Œì§€ ì „ì²´ ê³¼ì • í•™ìŠµ
- âœ… **ì˜¤í”ˆì†ŒìŠ¤ PDK**: FreePDK45ë¥¼ ì‚¬ìš©í•˜ì—¬ ëˆ„êµ¬ë‚˜ ì ‘ê·¼ ê°€ëŠ¥
- âœ… **ë‹¨ê³„ë³„ í•™ìŠµ**: ê° ë‹¨ê³„ë§ˆë‹¤ ëª…í™•í•œ ì…ì¶œë ¥ê³¼ ê²€ì¦ ë°©ë²• ì œì‹œ

### ì„¤ê³„ ì‚¬ì–‘

| í•­ëª© | ì‚¬ì–‘ |
|------|------|
| **ì•„í‚¤í…ì²˜** | 8-bit í”„ë¡œì„¸ì„œ |
| **í´ë¡ ì£¼íŒŒìˆ˜** | 12 MHz (ê²€í† ê²°ê³¼ 200MHz - 5ns period) |
| **ê³µì • ê¸°ìˆ ** | FreePDK45 (45nm) |
| **ëª¨ë“ˆ ìˆ˜** | 8ê°œ (ALU, FSM, Instruction, PC, Register File, Switch, UART, Top) |
| **ê²Œì´íŠ¸ ìˆ˜** | ~595 cells (í•©ì„± í›„) |
| **ë©´ì ** | ~2958 umÂ² |

---

## ğŸ¯ í•™ìŠµ ëª©í‘œ

ì´ íŠœí† ë¦¬ì–¼ì„ ì™„ë£Œí•˜ë©´ ë‹¤ìŒì„ ë°°ìš¸ ìˆ˜ ìˆìŠµë‹ˆë‹¤:

### 1. RTL ì„¤ê³„ ì´í•´
- Verilogë¡œ ì‘ì„±ëœ ë””ì§€í„¸ íšŒë¡œ êµ¬ì¡° ë¶„ì„
- ê° ëª¨ë“ˆì˜ ê¸°ëŠ¥ê³¼ ì¸í„°í˜ì´ìŠ¤ ì´í•´
- ê³„ì¸µì  ì„¤ê³„ ë°©ë²•ë¡ 

### 2. ë…¼ë¦¬ í•©ì„± (Logic Synthesis)
- RTLì„ ê²Œì´íŠ¸ ìˆ˜ì¤€ìœ¼ë¡œ ë³€í™˜í•˜ëŠ” ê³¼ì •
- íƒ€ì´ë° ì œì•½ ì¡°ê±´ (SDC) ì‘ì„±
- ë©´ì , ì†ë„, ì „ë ¥ íŠ¸ë ˆì´ë“œì˜¤í”„

### 3. ë°°ì¹˜ ë° ë°°ì„  (Place & Route)
- Floorplanning ê°œë…
- í‘œì¤€ ì…€ ë°°ì¹˜ ìµœì í™”
- í´ë¡ íŠ¸ë¦¬ í•©ì„± (CTS)
- ì „ì—­/ìƒì„¸ ë°°ì„ 

### 4. íƒ€ì´ë° ê²€ì¦
- Setup/Hold íƒ€ì´ë° ë¶„ì„
- Critical Path ë¶„ì„
- Timing Slack í•´ì„

### 5. ë¬¼ë¦¬ì  ê²€ì¦
- Design Rule Check (DRC)
- Layout vs Schematic (LVS)
- ê¸°ìƒ ì„±ë¶„ ì¶”ì¶œ

---

## ğŸ”§ ì„¤ê³„ ê°œìš”

### JSilicon í”„ë¡œì„¸ì„œ ì•„í‚¤í…ì²˜

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              tt_um_Jsilicon (Top)               â”‚
â”‚                                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚
â”‚  â”‚   PC    â”‚  â”‚  INST   â”‚  â”‚ REGFILE  â”‚       â”‚
â”‚  â”‚ (8-bit) â”‚â†’ â”‚ Decoder â”‚â†’ â”‚ (8 regs) â”‚       â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚
â”‚       â†“            â†“             â†“              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚
â”‚  â”‚          FSM (Control)          â”‚           â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚
â”‚       â†“            â†“             â†“              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚
â”‚  â”‚   ALU   â”‚  â”‚ SWITCH  â”‚  â”‚  UART   â”‚        â”‚
â”‚  â”‚ (8-bit) â”‚  â”‚  (I/O)  â”‚  â”‚ (Serial)â”‚        â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚
â”‚                                                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ì£¼ìš” ëª¨ë“ˆ ì„¤ëª…

| ëª¨ë“ˆ | íŒŒì¼ | ê¸°ëŠ¥ | í¬ê¸° |
|------|------|------|------|
| **PC** | `pc.v` | Program Counter - ë‹¤ìŒ ì‹¤í–‰í•  ëª…ë ¹ì–´ ì£¼ì†Œ ê´€ë¦¬ | ~50 lines |
| **INST** | `inst.v` | Instruction Decoder - ëª…ë ¹ì–´ í•´ì„ ë° ì œì–´ ì‹ í˜¸ ìƒì„± | ~80 lines |
| **REGFILE** | `regfile.v` | Register File - 8ê°œì˜ 8-bit ë²”ìš© ë ˆì§€ìŠ¤í„° | ~60 lines |
| **ALU** | `alu.v` | Arithmetic Logic Unit - ì‚°ìˆ /ë…¼ë¦¬ ì—°ì‚° ìˆ˜í–‰ | ~100 lines |
| **FSM** | `fsm.v` | Finite State Machine - í”„ë¡œì„¸ì„œ ìƒíƒœ ì œì–´ | ~120 lines |
| **SWITCH** | `switch.v` | Switch Interface - ì™¸ë¶€ ì…ë ¥ ì²˜ë¦¬ | ~40 lines |
| **UART** | `uart.v` | UART Controller - ì‹œë¦¬ì–¼ í†µì‹  | ~150 lines |
| **JSILICON** | `jsilicon.v` | Top Module - ëª¨ë“  ëª¨ë“ˆ í†µí•© | ~200 lines |

---

## ğŸ› ï¸ í™˜ê²½ ì¤€ë¹„

### 1. í•„ìˆ˜ ì†Œí”„íŠ¸ì›¨ì–´

#### EDA Tools (êµìœ¡ê¸°ê´€ ë¼ì´ì„ ìŠ¤ í•„ìš”)

| íˆ´ | ìš©ë„ | ìµœì†Œ ë²„ì „ |
|-----|------|-----------|
| **Cadence Genus** | ë…¼ë¦¬ í•©ì„± | 21.1 ì´ìƒ |
| **Cadence Innovus** | ë°°ì¹˜ ë° ë°°ì„  | 21.1 ì´ìƒ |
| **Synopsys VCS** (ì„ íƒ) | RTL ì‹œë®¬ë ˆì´ì…˜ | 2020 ì´ìƒ |
| **Verdi** (ì„ íƒ) | íŒŒí˜• ë¶„ì„ | 2020 ì´ìƒ |

#### PDK (Process Design Kit)

- **FreePDK45**: ì˜¤í”ˆì†ŒìŠ¤ 45nm PDK
  - GitHub: [baichen318/FreePDK45](https://github.com/baichen318/FreePDK45)
  - í¬í•¨: Liberty (.lib), LEF (.lef), Technology files

### 2. ì‹œìŠ¤í…œ ìš”êµ¬ì‚¬í•­

```yaml
OS: Linux (CentOS 7, Ubuntu 18.04+, RHEL 7+)
CPU: 4 cores ì´ìƒ (ê¶Œì¥: 8 cores)
RAM: 16 GB ì´ìƒ (ê¶Œì¥: 32 GB)
Disk: 50 GB ì—¬ìœ  ê³µê°„
```

### 3. ë””ë ‰í† ë¦¬ êµ¬ì¡°

```bash
JSilicon2/
â”œâ”€â”€ src/                    # RTL ì†ŒìŠ¤ íŒŒì¼
â”‚   â”œâ”€â”€ alu.v
â”‚   â”œâ”€â”€ fsm.v
â”‚   â”œâ”€â”€ inst.v
â”‚   â”œâ”€â”€ pc.v
â”‚   â”œâ”€â”€ regfile.v
â”‚   â”œâ”€â”€ switch.v
â”‚   â”œâ”€â”€ uart.v
â”‚   â””â”€â”€ jsilicon.v
â”œâ”€â”€ sim/                    # ì‹œë®¬ë ˆì´ì…˜ í…ŒìŠ¤íŠ¸ë²¤ì¹˜
â”œâ”€â”€ constraints/            # íƒ€ì´ë° ì œì•½ ì¡°ê±´
â”‚   â””â”€â”€ jsilicon.sdc
â”œâ”€â”€ tech/                   # ê¸°ìˆ  íŒŒì¼
â”‚   â”œâ”€â”€ lib/               # Liberty íŒŒì¼
â”‚   â”‚   â””â”€â”€ gscl45nm.lib
â”‚   â””â”€â”€ lef/               # LEF íŒŒì¼
â”‚       â””â”€â”€ gscl45nm.lef
â”œâ”€â”€ scripts/               # ì‹¤í–‰ ìŠ¤í¬ë¦½íŠ¸
â”‚   â”œâ”€â”€ genus/            # í•©ì„± ìŠ¤í¬ë¦½íŠ¸
â”‚   â””â”€â”€ innovus/          # P&R ìŠ¤í¬ë¦½íŠ¸
â”œâ”€â”€ work/                  # ì‘ì—… ë””ë ‰í† ë¦¬
â”‚   â”œâ”€â”€ synthesis/        # í•©ì„± ì‘ì—… ê³µê°„
â”‚   â””â”€â”€ pnr/              # P&R ì‘ì—… ê³µê°„
â”œâ”€â”€ results/               # ì¶œë ¥ ê²°ê³¼
â”‚   â”œâ”€â”€ netlist/          # ë„¤íŠ¸ë¦¬ìŠ¤íŠ¸
â”‚   â”œâ”€â”€ def/              # DEF ë ˆì´ì•„ì›ƒ
â”‚   â””â”€â”€ gds/              # GDS íŒŒì¼
â””â”€â”€ reports/               # ë¶„ì„ ë¦¬í¬íŠ¸
    â”œâ”€â”€ synthesis/        # í•©ì„± ë¦¬í¬íŠ¸
    â””â”€â”€ pnr/              # P&R ë¦¬í¬íŠ¸
```

---

## ğŸš€ RTL-to-GDS í”Œë¡œìš°

### ì „ì²´ í”Œë¡œìš° ë‹¤ì´ì–´ê·¸ë¨

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  RTL Design â”‚  â† Verilog ì½”ë“œ ì‘ì„±
â”‚   (src/)    â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
       â”‚
       â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Simulation  â”‚  â† ê¸°ëŠ¥ ê²€ì¦ (VCS/Xcelium)
â”‚  (optional) â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
       â”‚
       â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Synthesis  â”‚  â† RTL â†’ Gate-level (Genus)
â”‚   (Genus)   â”‚    - Technology mapping
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜    - Optimization
       â”‚           - Timing check
       â†“
   [Netlist]      â† Gate-level netlist (.v)
   [Reports]      â† Area, Timing, Power
       â”‚
       â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Floorplan   â”‚  â† Die size, aspect ratio
â”‚  (Innovus)  â”‚    - Power planning
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜    - Pin placement
       â”‚
       â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Placement  â”‚  â† Standard cell placement
â”‚  (Innovus)  â”‚    - Global placement
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜    - Detailed placement
       â”‚
       â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚     CTS     â”‚  â† Clock Tree Synthesis
â”‚  (Innovus)  â”‚    - Clock distribution
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜    - Skew optimization
       â”‚
       â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   Routing   â”‚  â† Global + Detailed routing
â”‚  (Innovus)  â”‚    - Metal layer assignment
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜    - Via insertion
       â”‚
       â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚Optimization â”‚  â† Post-route optimization
â”‚  (Innovus)  â”‚    - Timing fix
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜    - SI fix
       â”‚
       â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚Verification â”‚  â† DRC, LVS, Timing
â”‚  (Innovus)  â”‚    - Physical verification
â”‚  (Pegasus)  â”‚    - Extraction
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜    
       â”‚
       â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  GDS Output â”‚  â† Final layout
â”‚   (.gds)    â”‚    Ready for fabrication
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ê° ë‹¨ê³„ë³„ ì†Œìš” ì‹œê°„ (ì˜ˆìƒ)

| ë‹¨ê³„ | ì†Œìš” ì‹œê°„ | ë‚œì´ë„ |
|------|-----------|--------|
| í™˜ê²½ ì„¤ì • | 30ë¶„ | â­â­ |
| RTL ë¶„ì„ | 1ì‹œê°„ | â­â­â­ |
| í•©ì„± (Synthesis) | 5-10ë¶„ | â­â­â­â­ |
| ë°°ì¹˜ë°°ì„  (P&R) | 10-15ë¶„ | â­â­â­â­â­ |
| ê²€ì¦ | 10-20ë¶„ | â­â­â­â­ |
| **ì „ì²´** | **2-3ì‹œê°„** | - |

---

## ğŸ“– ìƒì„¸ ì‹¤ìŠµ ê°€ì´ë“œ

```
vi ~/.cshrc

setenv PATH /tools/cadence/XCELIUMMAIN2409/tools/bin:${PATH}
setenv PATH /home/student001/miniconda3/bin:${PATH}
setenv PATH /tools/cadence/DDI231/GENUS231/bin:${PATH}
setenv PATH /tools/cadence/DDI231/INNOVUS231/bin:${PATH}
```

### Step 0: í”„ë¡œì íŠ¸ ì„¤ì •

#### 0-1. ì €ì¥ì†Œ í´ë¡ 

```bash
# GitHubì—ì„œ í”„ë¡œì íŠ¸ ë‹¤ìš´ë¡œë“œ
git clone https://github.com/YOUR_USERNAME/JSilicon2.git
cd JSilicon2

# ë˜ëŠ” ZIP ë‹¤ìš´ë¡œë“œ
wget https://github.com/YOUR_USERNAME/JSilicon2/archive/main.zip
unzip main.zip
cd JSilicon2-main
```

#### 0-2. FreePDK45 ì„¤ì¹˜

```bash
# FreePDK45 ë‹¤ìš´ë¡œë“œ
cd ~
git clone https://github.com/baichen318/FreePDK45.git
cd FreePDK45

# ë˜ëŠ” ZIP ë‹¤ìš´ë¡œë“œ
wget https://github.com/baichen318/FreePDK45/archive/main.zip
unzip main.zip
mv FreePDK45-main FreePDK45
```

#### 0-3. ê¸°ìˆ  íŒŒì¼ ë³µì‚¬

```bash
cd ~/JSilicon2

# ë””ë ‰í† ë¦¬ ìƒì„±
mkdir -p tech/lib tech/lef

# Liberty íŒŒì¼ ë³µì‚¬
cp ~/FreePDK45/FreePDK45/osu_soc/lib/files/gscl45nm.lib tech/lib/

# LEF íŒŒì¼ ë³µì‚¬
cp ~/FreePDK45/FreePDK45/osu_soc/lib/files/gscl45nm.lef tech/lef/

# í™•ì¸
ls -lh tech/lib/
ls -lh tech/lef/
```

**ì˜ˆìƒ ì¶œë ¥:**
```
tech/lef/gscl45nm.lef  (ì˜ˆìƒ í¬ê¸° : ~64 KB)
tech/lib/gscl45nm.lib  (ì˜ˆìƒ í¬ê¸° : ~257 KB)
```

* LEF (.lef)      â† ë¬¼ë¦¬ì  ì •ë³´ (ë ˆì´ì•„ì›ƒ)
* Liberty (.lib)  â† íƒ€ì´ë°, ì „ë ¥ (ë…¼ë¦¬ì )

* ë‘ íŒŒì¼ì˜ ê´€ê³„

| í•­ëª© | LEF | LIB |
|:----:|:----:|:----:| 
| ìš©ë„ | Physical Design | Logic Synthesis & STA|
| ì •ë³´ | ì…€ í¬ê¸°, í•€ ìœ„ì¹˜, ê¸ˆì†ì¸µ | íƒ€ì´ë°, ì „ë ¥, ë…¼ë¦¬ ê¸°ëŠ¥|
| íˆ´| Innovus, ICC2 | Genus, DC, PrimeTime| 

* ì›Œí¬í”Œë¡œìš°:
  * Synthesis: LIBë¡œ ë…¼ë¦¬ ìµœì í™” â†’ netlist ìƒì„±
  * P&R: LEFë¡œ ë¬¼ë¦¬ ë°°ì¹˜/ë°°ì„ 
  * STA: LIBë¡œ íƒ€ì´ë° ê²€ì¦

#### * gscl45nm.lef (Library Exchange Format)
* LEF íŒŒì¼ì€ ë¬¼ë¦¬ì  ë ˆì´ì•„ì›ƒ ì •ë³´ë¥¼ ë‹´ê³  ìˆìŠµë‹ˆë‹¤. Place & Route íˆ´ì—ì„œ ì‚¬ìš©ë©ë‹ˆë‹¤.
* ğŸ“Œ Metal Layer ì˜ˆì‹œ (metal1)
```lef
  LAYER metal1
  TYPE ROUTING ;
  DIRECTION HORIZONTAL ;
  PITCH 0.19 ;
  WIDTH 0.065 ;
  SPACING 0.065 ;
  RESISTANCE RPERSQ 0.38 ;
END metal1
```

* ì„¤ëª…:
  * TYPE ROUTING: ë°°ì„ ìš© ë ˆì´ì–´
  * DIRECTION HORIZONTAL: metal1ì€ ìˆ˜í‰ ë°©í–¥ ìš°ì„  ë°°ì„ 
  * PITCH 0.19 Âµm: ì¸ì ‘ íŠ¸ë™ ê°„ê²©
  * WIDTH 0.065 Âµm: ìµœì†Œ ë°°ì„  í­
  * SPACING 0.065 Âµm: ìµœì†Œ ë°°ì„  ê°„ê²© (DRC ê·œì¹™)
  * RESISTANCE 0.38 Î©/â–¡: Sheet resistance (IR drop ê³„ì‚°ìš©)

* ğŸ“Œ Standard Cell ì˜ˆì‹œ (AND2X1)
```lef
MACRO AND2X1
  CLASS CORE ;
  SIZE 1.14 BY 2.47 ;
  SYMMETRY X Y ;
  PIN A
    DIRECTION INPUT ;
    PORT
      LAYER metal1 ;
        RECT 0.1475 1.2275 0.2825 1.3625 ;
    END
  END A
  PIN Y
    DIRECTION OUTPUT ;
    ...
END AND2X1
```

* ì„¤ëª…:
   * SIZE 1.14 Ã— 2.47 Âµm: ì…€ì˜ ë¬¼ë¦¬ì  í¬ê¸°
   * SYMMETRY X Y: ì¢Œìš°/ìƒí•˜ ëŒ€ì¹­ ê°€ëŠ¥ (placement ìµœì í™”)
   * PIN A RECT: ì…ë ¥ í•€ Aì˜ metal1 ìƒì˜ ì¢Œí‘œ (Âµm)
   * Place & Route ì‹œ ì´ ì¢Œí‘œë¡œ netì„ ì—°ê²°í•©ë‹ˆë‹¤

#### * gscl45nm.lib (Liberty Format)
* LIB íŒŒì¼ì€ íƒ€ì´ë°, ì „ë ¥, ê¸°ëŠ¥ ì •ë³´ë¥¼ ë‹´ê³  ìˆìŠµë‹ˆë‹¤. Synthesisì™€ STAì—ì„œ ì‚¬ìš©ë©ë‹ˆë‹¤.
* ğŸ“Œ ë¼ì´ë¸ŒëŸ¬ë¦¬ ê³µí†µ ì •ë³´
```lib
  ertylibrary(gscl45nm) {
  time_unit : "1ns";
  voltage_unit : "1V";
  nom_voltage : 1.1;
  nom_temperature : 27;
  
  operating_conditions ( typical ) {
     process : 1;
     voltage : 1.1;
     temperature : 27;
  }
```

* ì„¤ëª…:
  * nominal voltage 1.1V, 27Â°C ì¡°ê±´
  * typical corner (TT) ê¸°ì¤€ characterization

* ğŸ“Œ Cell íƒ€ì´ë° ì˜ˆì‹œ (AND2X1)
```lib
  ertycell (AND2X1) {
  area : 2.346500;
  cell_leakage_power : 15.6059;
  
  pin(A) {
    direction : input;
    capacitance : 0.00229149;  /* pF */
  }
  
  pin(Y) {
    direction : output;
    max_capacitance : 0.137429;
    function : "(A B)";
    
    timing() {
      related_pin : "A";
      cell_rise(delay_template_6x6) {
        index_1 ("0.1, 0.5, 1.2, 3, 4, 5");      /* input slew */
        index_2 ("0.06, 0.24, 0.48, 0.9, 1.2, 1.8"); /* load cap */
        values (
          "0.335, 0.333, 0.278, ...",  /* ns */
          ...
        );
      }
    }
  }
}
```

* ì„¤ëª…:
  * area: ì…€ ë©´ì  (ÂµmÂ²)
  * leakage_power: ì •ì  ì†Œë¹„ ì „ë ¥ (nW)
  * capacitance: ì…ë ¥ í•€ ë¶€í•˜ (pF) - fanout ê³„ì‚°ì— ì‚¬ìš©
  * function: Boolean ë…¼ë¦¬ì‹ Y = A & B
  * cell_rise: 6Ã—6 lookup table
      * index_1: ì…ë ¥ slew (ns)
      * index_2: ì¶œí•˜ ë¶€í•˜ (pF)
      * values: ì „íŒŒ ì§€ì—° ì‹œê°„ (ns)
      * ì˜ˆ: input slew 0.1ns, load 0.06pF â†’ delay 0.335ns

#### 0-4. í™˜ê²½ ë³€ìˆ˜ ì„¤ì •

```csh
[student001@gjchamber ~/JSilicon2]$ vi ~/JSilicon2/setup_env.sh
```

```csh
#!/bin/csh
###############################################################################
# JSilicon2 í™˜ê²½ ì„¤ì • íŒŒì¼ (C Shell / tcsh ìš©)
# Cadence Tools Environment Setup for C Shell
###############################################################################

#==============================================================================
# 1. Cadence íˆ´ ê²½ë¡œ ì„¤ì •
#==============================================================================
# âš ï¸ ì¤‘ìš”: ì‹¤ì œ í™˜ê²½ì— ë§ê²Œ ì•„ë˜ ê²½ë¡œë¥¼ ìˆ˜ì •í•˜ì„¸ìš”!

setenv CADENCE_ROOT /tools/cadence/DDI231

#==============================================================================
# 2. Genus (ë…¼ë¦¬ í•©ì„± íˆ´)
#==============================================================================
setenv GENUS_HOME ${CADENCE_ROOT}/GENUS231

# ë‹¤ë¥¸ ë²„ì „ ì˜ˆì‹œ:
# setenv GENUS_HOME ${CADENCE_ROOT}/GENUS221
# setenv GENUS_HOME ${CADENCE_ROOT}/GENUS201

#==============================================================================
# 3. Innovus (P&R íˆ´)
#==============================================================================
setenv INNOVUS_HOME ${CADENCE_ROOT}/INNOVUS231

# ë‹¤ë¥¸ ë²„ì „ ì˜ˆì‹œ:
# setenv INNOVUS_HOME ${CADENCE_ROOT}/INNOVUS221
# setenv INNOVUS_HOME ${CADENCE_ROOT}/INNOVUS201

#==============================================================================
# 4. PATH í™˜ê²½ ë³€ìˆ˜ ì¶”ê°€
#==============================================================================
setenv PATH ${GENUS_HOME}/bin:${INNOVUS_HOME}/bin:${PATH}

#==============================================================================
# 5. ë¼ì´ì„ ìŠ¤ ì„œë²„ ì„¤ì •
#==============================================================================
# âš ï¸ ì¤‘ìš”: ì‹¤ì œ ë¼ì´ì„ ìŠ¤ ì„œë²„ ì •ë³´ë¡œ ìˆ˜ì •í•˜ì„¸ìš”!

setenv CDS_LIC_FILE 5280@license.gjchamber.ac.kr

# ì—¬ëŸ¬ ë¼ì´ì„ ìŠ¤ ì„œë²„:
# setenv CDS_LIC_FILE 5280@server1.edu:5280@server2.edu

#==============================================================================
# 6. OA_HOME ì œê±°
#==============================================================================
unsetenv OA_HOME

#==============================================================================
# 7. í”„ë¡œì íŠ¸ ë£¨íŠ¸
#==============================================================================
setenv JSILICON_ROOT ${HOME}/JSilicon2

#==============================================================================
# 8. í™•ì¸ ë©”ì‹œì§€
#==============================================================================
echo ""
echo "=========================================="
echo " JSilicon2 í™˜ê²½ ì„¤ì • ì™„ë£Œ (C Shell)"
echo "=========================================="
echo "  CADENCE_ROOT: ${CADENCE_ROOT}"
echo "  GENUS:        ${GENUS_HOME}"
echo "  INNOVUS:      ${INNOVUS_HOME}"
echo "  PROJECT:      ${JSILICON_ROOT}"
echo "  LICENSE:      ${CDS_LIC_FILE}"
echo "=========================================="
echo ""

#==============================================================================
# 9. íˆ´ ì¡´ì¬ í™•ì¸
#==============================================================================
if ( -d ${GENUS_HOME} ) then
    echo "âœ“ Genus found at ${GENUS_HOME}"
    if ( -x ${GENUS_HOME}/bin/genus ) then
        echo "  âœ“ genus executable found"
    else
        echo "  âš  genus executable not found"
    endif
else
    echo "âœ— Genus NOT found at ${GENUS_HOME}"
    echo "  â†’ ê²½ë¡œë¥¼ í™•ì¸í•˜ê³  ìˆ˜ì •í•˜ì„¸ìš”!"
endif

if ( -d ${INNOVUS_HOME} ) then
    echo "âœ“ Innovus found at ${INNOVUS_HOME}"
    if ( -x ${INNOVUS_HOME}/bin/innovus ) then
        echo "  âœ“ innovus executable found"
    else
        echo "  âš  innovus executable not found"
    endif
else
    echo "âœ— Innovus NOT found at ${INNOVUS_HOME}"
    echo "  â†’ ê²½ë¡œë¥¼ í™•ì¸í•˜ê³  ìˆ˜ì •í•˜ì„¸ìš”!"
endif

echo ""
echo "ì‚¬ìš© ë°©ë²•:"
echo "  1. í™˜ê²½ ë¡œë“œ:  source ~/JSilicon2/setup_env.csh"
echo "  2. Genus ì‹¤í–‰: genus"
echo "  3. Innovus ì‹¤í–‰: innovus"
echo ""

###############################################################################
# End of setup_env.csh
###############################################################################
```

**í™˜ê²½ ë³€ìˆ˜ í™•ì¸:**
```csh
[student001@gjchamber ~/JSilicon2]$ chmod +x ~/JSilicon2/setup_env.sh
[student001@gjchamber ~/JSilicon2]$ ~/JSilicon2/setup_env.sh

==========================================
 JSilicon2 í™˜ê²½ ì„¤ì • ì™„ë£Œ (C Shell)
==========================================
  CADENCE_ROOT: /tools/cadence/DDI231
  GENUS:        /tools/cadence/DDI231/GENUS231
  INNOVUS:      /tools/cadence/DDI231/INNOVUS231
  PROJECT:      /home/student001/JSilicon2
  LICENSE:      5280@license.gjchamber.ac.kr
==========================================

âœ“ Genus found at /tools/cadence/DDI231/GENUS231
  âœ“ genus executable found
âœ“ Innovus found at /tools/cadence/DDI231/INNOVUS231
  âœ“ innovus executable found

ì‚¬ìš© ë°©ë²•:
  1. í™˜ê²½ ë¡œë“œ:  source ~/JSilicon2/setup_env.csh
  2. Genus ì‹¤í–‰: genus
  3. Innovus ì‹¤í–‰: innovus
```

#### 0-5. ë””ë ‰í† ë¦¬ êµ¬ì¡° ìƒì„±

```csh
cd ~/JSilicon2

# ìë™ ìƒì„± ìŠ¤í¬ë¦½íŠ¸
mkdir -p {work/{synthesis,pnr,sta},results/{netlist,def,gds,timing},reports/{synthesis,pnr,sta},constraints}
```


```
# í™•ì¸ìš© í”„ë¡œê·¸ë¨ ë§Œë“¤ê¸° : Centos tree ì„¤ì¹˜ë¥¼ ëª»í•´ì„œ(Admin ê³„ì • í•„ìš”)
vi tree.sh
```

```
#!/bin/bash

# tree ëª…ë ¹ì–´ì™€ ìœ ì‚¬í•œ ê¸°ëŠ¥ì„ í•˜ëŠ” ìŠ¤í¬ë¦½íŠ¸
# ì‚¬ìš©ë²•: ./tree.sh [ë””ë ‰í† ë¦¬] [ê¹Šì´]

# ìƒ‰ìƒ ì •ì˜
COLOR_DIR='\033[1;34m'      # íŒŒë€ìƒ‰ (ë””ë ‰í† ë¦¬)
COLOR_EXEC='\033[1;32m'     # ì´ˆë¡ìƒ‰ (ì‹¤í–‰íŒŒì¼)
COLOR_LINK='\033[1;36m'     # ì²­ë¡ìƒ‰ (ì‹¬ë³¼ë¦­ ë§í¬)
COLOR_RESET='\033[0m'       # ìƒ‰ìƒ ë¦¬ì…‹

# ì „ì—­ ë³€ìˆ˜
total_dirs=0
total_files=0
declare -A visited_inodes  # ë°©ë¬¸í•œ inode ì¶”ì  (ìˆœí™˜ ì°¸ì¡° ë°©ì§€)

# íŒŒì¼ íƒ€ì…ì— ë”°ë¥¸ ìƒ‰ìƒ ë°˜í™˜
get_color() {
    local path="$1"
    
    if [ -L "$path" ]; then
        echo -e "${COLOR_LINK}"
    elif [ -d "$path" ]; then
        echo -e "${COLOR_DIR}"
    elif [ -x "$path" ]; then
        echo -e "${COLOR_EXEC}"
    else
        echo -e "${COLOR_RESET}"
    fi
}

# ë””ë ‰í† ë¦¬ íŠ¸ë¦¬ ì¶œë ¥ í•¨ìˆ˜
print_tree() {
    local dir="$1"
    local prefix="$2"
    local max_depth="$3"
    local current_depth="$4"
    
    # ìµœëŒ€ ê¹Šì´ ì²´í¬
    if [ -n "$max_depth" ] && [ "$current_depth" -ge "$max_depth" ]; then
        return
    fi
    
    # ë””ë ‰í† ë¦¬ ì ‘ê·¼ ê¶Œí•œ ì²´í¬
    if [ ! -r "$dir" ]; then
        echo "${prefix}[ê¶Œí•œ ì—†ìŒ]"
        return
    fi
    
    # inode ê°€ì ¸ì˜¤ê¸° (ìˆœí™˜ ì°¸ì¡° ë°©ì§€)
    local inode=$(stat -c '%i' "$dir" 2>/dev/null)
    if [ -n "$inode" ] && [ -n "${visited_inodes[$inode]}" ]; then
        return  # ì´ë¯¸ ë°©ë¬¸í•œ ë””ë ‰í† ë¦¬
    fi
    visited_inodes[$inode]=1
    
    # íŒŒì¼ ëª©ë¡ ê°€ì ¸ì˜¤ê¸° (ìˆ¨ê¹€ íŒŒì¼ í¬í•¨)
    local items=()
    while IFS= read -r -d '' item; do
        items+=("$(basename "$item")")
    done < <(find "$dir" -mindepth 1 -maxdepth 1 -print0 2>/dev/null | sort -z)
    
    local count=${#items[@]}
    
    # ê° í•­ëª© ì²˜ë¦¬
    for ((i=0; i<count; i++)); do
        local item="${items[$i]}"
        local path="$dir/$item"
        local is_last=false
        
        # ë§ˆì§€ë§‰ í•­ëª©ì¸ì§€ í™•ì¸
        if [ $i -eq $((count-1)) ]; then
            is_last=true
        fi
        
        # íŠ¸ë¦¬ êµ¬ì¡° ë¬¸ì
        if $is_last; then
            local branch="â””â”€â”€ "
            local extension="    "
        else
            local branch="â”œâ”€â”€ "
            local extension="â”‚   "
        fi
        
        # ìƒ‰ìƒ ì ìš©
        local color=$(get_color "$path")
        
        # ì‹¬ë³¼ë¦­ ë§í¬ ì²˜ë¦¬
        if [ -L "$path" ]; then
            local target=$(readlink "$path")
            echo -e "${prefix}${branch}${color}${item}${COLOR_RESET} -> ${target}"
            ((total_files++))
        # ë””ë ‰í† ë¦¬ ì²˜ë¦¬
        elif [ -d "$path" ]; then
            echo -e "${prefix}${branch}${color}${item}/${COLOR_RESET}"
            ((total_dirs++))
            # ì¬ê·€ í˜¸ì¶œ
            print_tree "$path" "${prefix}${extension}" "$max_depth" $((current_depth+1))
        # ì¼ë°˜ íŒŒì¼ ì²˜ë¦¬
        else
            echo -e "${prefix}${branch}${color}${item}${COLOR_RESET}"
            ((total_files++))
        fi
    done
}

# ì‚¬ìš©ë²• ì¶œë ¥
usage() {
    echo "ì‚¬ìš©ë²•: $0 [ë””ë ‰í† ë¦¬] [ì˜µì…˜]"
    echo ""
    echo "ì˜µì…˜:"
    echo "  -L [ê¹Šì´]    ìµœëŒ€ ë””ë ‰í† ë¦¬ ê¹Šì´ ì§€ì •"
    echo "  -d           ë””ë ‰í† ë¦¬ë§Œ í‘œì‹œ"
    echo "  -a           ìˆ¨ê¹€ íŒŒì¼ í¬í•¨ (ê¸°ë³¸ê°’)"
    echo "  -h, --help   ë„ì›€ë§ í‘œì‹œ"
    echo ""
    echo "ì˜ˆì œ:"
    echo "  $0                    # í˜„ì¬ ë””ë ‰í† ë¦¬"
    echo "  $0 /home/user         # íŠ¹ì • ë””ë ‰í† ë¦¬"
    echo "  $0 /home/user -L 2    # ê¹Šì´ 2ê¹Œì§€ë§Œ"
    exit 1
}

# ë©”ì¸ ì‹¤í–‰ ë¶€ë¶„
main() {
    local target_dir="."
    local max_depth=""
    local dir_only=false
    
    # ì¸ì íŒŒì‹±
    while [ $# -gt 0 ]; do
        case "$1" in
            -h|--help)
                usage
                ;;
            -L)
                shift
                max_depth="$1"
                if ! [[ "$max_depth" =~ ^[0-9]+$ ]]; then
                    echo "ì˜¤ë¥˜: ê¹Šì´ëŠ” ìˆ«ìì—¬ì•¼ í•©ë‹ˆë‹¤."
                    exit 1
                fi
                ;;
            -d)
                dir_only=true
                ;;
            -a)
                # ì´ë¯¸ ê¸°ë³¸ê°’ì´ë¯€ë¡œ ë¬´ì‹œ
                ;;
            -*)
                echo "ì•Œ ìˆ˜ ì—†ëŠ” ì˜µì…˜: $1"
                usage
                ;;
            *)
                target_dir="$1"
                ;;
        esac
        shift
    done
    
    # ë””ë ‰í† ë¦¬ ì¡´ì¬ í™•ì¸
    if [ ! -d "$target_dir" ]; then
        echo "ì˜¤ë¥˜: '$target_dir'ëŠ” ë””ë ‰í† ë¦¬ê°€ ì•„ë‹™ë‹ˆë‹¤."
        exit 1
    fi
    
    # ì ˆëŒ€ ê²½ë¡œë¡œ ë³€í™˜
    target_dir=$(cd "$target_dir" && pwd)
    
    # ë£¨íŠ¸ ë””ë ‰í† ë¦¬ ì¶œë ¥
    echo -e "${COLOR_DIR}${target_dir}/${COLOR_RESET}"
    
    # íŠ¸ë¦¬ ì¶œë ¥
    print_tree "$target_dir" "" "$max_depth" 0
    
    # í†µê³„ ì¶œë ¥
    echo ""
    echo "$total_dirs directories, $total_files files"
}

# ìŠ¤í¬ë¦½íŠ¸ ì‹¤í–‰
main "$@"
```

```
# í™•ì¸
[student001@gjchamber ~]$ ./tree.sh JSilicon2
/home/student001/JSilicon2/
â”œâ”€â”€ constraints/
â”œâ”€â”€ reports/
â”‚   â”œâ”€â”€ pnr/
â”‚   â”œâ”€â”€ sta/
â”‚   â”œâ”€â”€ sta/
â”‚   â””â”€â”€ synthesis/
â”‚   â”œâ”€â”€ sta/
â”‚   â””â”€â”€ synthesis/
â”œâ”€â”€ sim/
â”‚   â”œâ”€â”€ tb_alu.v
â”‚   â”œâ”€â”€ tb_decoder.v
â”‚   â”œâ”€â”€ tb_fsm.v
â”‚   â”œâ”€â”€ tb_jsilicon_top.v
â”‚   â”œâ”€â”€ tb_pc.v
â”‚   â”œâ”€â”€ tb_reg.v
â”‚   â”œâ”€â”€ tb_switch.v
â”‚   â””â”€â”€ tb_uart.v

9 directories, 8 files

```

---

### Step 1: RTL ì½”ë“œ ë¶„ì„

#### 1-1. RTL íŒŒì¼ í™•ì¸

```csh
cd ~/JSilicon2/src

# íŒŒì¼ ëª©ë¡ ë° í¬ê¸°
ls -lh *.v

# ê° íŒŒì¼ì˜ ëª¨ë“ˆëª… í™•ì¸
foreach f (*.v)
    echo "=== $f ==="
    grep "^module" $f
    echo ""
end
```

**ì¶œë ¥:**
```
[student001@gjchamber src]$ foreach f (*.v)
foreach?     echo "=== $f ==="
foreach?     grep "^module" $f
foreach?     echo ""
foreach? end
=== alu.v ===
module ALU(

=== fsm.v ===
module FSM (

=== inst.v ===
module DECODER (

=== jsilicon.v ===
module tt_um_Jsilicon(

=== pc.v ===
module PC (

=== regfile.v ===
module REG (

=== switch.v ===
module SWITCH (

=== uart.v ===
module UART_TX(

```

#### 1-2. Top ëª¨ë“ˆ ë¶„ì„

```csh
# Top ëª¨ë“ˆ ì¸í„°í˜ì´ìŠ¤ í™•ì¸
cd ~/JSilicon2/

cat src/jsilicon.v | grep -A 20 "module tt_um_Jsilicon"

module tt_um_Jsilicon(
    // Tinytapeout ìš”êµ¬ ë³€ìˆ˜ëª…ìœ¼ë¡œ ìˆ˜ì •
    input wire clk,
    input wire rst_n,

    // ì‚¬ìš©ì ì…ë ¥ ê¸°ëŠ¥ ì¶”ê°€
    input wire [7:0] ui_in,
    input wire [7:0] uio_in,

    // Enable Input ì¶”ê°€
    input wire ena,

    // ì¶œë ¥í•€ ì¬ì§€ì •
    output wire [7:0] uio_oe,

    // ì‚¬ìš©ì ì¶œë ¥ ì¶”ê°€
    output wire [7:0] uo_out,
    output wire [7:0] uio_out
    );

    // ì´ˆê¸°í™” ë™ê¸°í™”

```

**ì£¼ìš” í¬íŠ¸:**
- `clk`: í´ë¡ ì…ë ¥
- `rst_n`: ë¦¬ì…‹ ì‹ í˜¸ (active-low)
- `ui_in[7:0]`: ì™¸ë¶€ ì…ë ¥
- `uo_out[7:0]`: ì™¸ë¶€ ì¶œë ¥
- ê¸°íƒ€ ì œì–´ ì‹ í˜¸

#### 1-3. ëª¨ë“ˆ ê³„ì¸µ êµ¬ì¡° í™•ì¸

```
vi dishi
```

```
#!/bin/csh
###############################################################################
# JSilicon ëª¨ë“ˆ ì™„ì „ ë¶„ì„ (ê°„ë‹¨ ë²„ì „)
# analyze_modules.csh
###############################################################################

set SRC_DIR = "src"

if ( ! -d $SRC_DIR ) then
    echo "Error: src directory not found"
    exit 1
endif

echo "=========================================="
echo " JSilicon ëª¨ë“ˆ ë¶„ì„"
echo "=========================================="
echo ""

# 1. ëª¨ë“  .v íŒŒì¼ ëª©ë¡
echo "1. Verilog íŒŒì¼ ëª©ë¡:"
echo ""
set files = `find $SRC_DIR -name "*.v" -type f | sort`
set count = 1
foreach file ( $files )
    echo "  [$count] `basename $file`"
    @ count++
end

echo ""
echo "ì´ $#files ê°œ íŒŒì¼"
echo ""

# 2. ê° íŒŒì¼ì˜ ëª¨ë“ˆëª…ê³¼ ì¸ìŠ¤í„´ìŠ¤
echo "=========================================="
echo "2. ëª¨ë“ˆë³„ ìƒì„¸ ì •ë³´"
echo "=========================================="
echo ""

foreach file ( $files )
    set module = `grep "^module" $file | head -1 | awk '{print $2}' | sed 's/(.*$//'`
    if ( "$module" != "" ) then
        echo "íŒŒì¼: `basename $file`"
        echo "ëª¨ë“ˆ: $module"
        
        # ì¸ìŠ¤í„´ìŠ¤ ì°¾ê¸°
        set inst_count = `grep -c '_inst *(' $file`
        if ( $inst_count > 0 ) then
            echo "ì¸ìŠ¤í„´ìŠ¤ ($inst_count):"
            grep "_inst *(" $file | sed 's/^[ \t]*//' | awk '{printf "  - %-20s <- %s\n", $2, $1}' | sed 's/(.*$//'
        else
            echo "ì¸ìŠ¤í„´ìŠ¤: ì—†ìŒ (Leaf ëª¨ë“ˆ)"
        endif
        echo ""
    endif
end

# 3. Top ëª¨ë“ˆì˜ ê³„ì¸µ êµ¬ì¡°
echo "=========================================="
echo "3. Top ëª¨ë“ˆ ê³„ì¸µ êµ¬ì¡°"
echo "=========================================="
echo ""

# Top íŒŒì¼ ì°¾ê¸°
set top_file = ""
foreach file ( $files )
    set basename = `basename $file`
    if ( "$basename" =~ *top* || "$basename" =~ *jsilicon* || "$basename" =~ *tt_um* ) then
        set top_file = $file
        break
    endif
end

if ( "$top_file" == "" ) then
    set top_file = $files[1]
endif

set top_module = `grep "^module" $top_file | head -1 | awk '{print $2}' | sed 's/(.*$//'`

echo "$top_module (Top)"
echo ""

# Level 1 ì¸ìŠ¤í„´ìŠ¤
echo "Level 1 ì¸ìŠ¤í„´ìŠ¤:"
grep "_inst *(" $top_file | sed 's/^[ \t]*//' | awk '{printf "  â”œâ”€â”€ %-20s <- %s\n", $2, $1}' | sed 's/($//' | sed '$ s/â”œâ”€â”€/â””â”€â”€/'

echo ""

# ê° Level 1 ëª¨ë“ˆì˜ í•˜ìœ„ í™•ì¸
echo "Level 2+ ì¸ìŠ¤í„´ìŠ¤:"
echo ""

set level1_modules = `grep "_inst *(" $top_file | awk '{print $1}'`

foreach l1_module ( $level1_modules )
    # í•´ë‹¹ ëª¨ë“ˆ íŒŒì¼ ì°¾ê¸°
    set module_file = ""
    foreach file ( $files )
        set check_module = `grep "^module $l1_module" $file`
        if ( "$check_module" != "" ) then
            set module_file = $file
            break
        endif
    end
    
    if ( "$module_file" != "" ) then
        set sub_inst_count = `grep -c '_inst *(' $module_file`
        if ( $sub_inst_count > 0 ) then
            echo "  $l1_module ì˜ í•˜ìœ„ ì¸ìŠ¤í„´ìŠ¤:"
            grep "_inst *(" $module_file | sed 's/^[ \t]*//' | awk '{printf "    â”œâ”€â”€ %-20s <- %s\n", $2, $1}' | sed 's/($//' | sed '$ s/â”œâ”€â”€/â””â”€â”€/'
            echo ""
        endif
    endif
end

echo "=========================================="
```


**ê³„ì¸µ êµ¬ì¡°:**
* _instë¥¼ ì°¾ì•„ì„œ ê³„ì¸¡ì„ í™•ì¸í•˜ê¸° ë•Œë¬¸ì— ì¼ë¶€ ì½”ë“œì—ì„œ ìˆ˜ì •ì´ í•„ìš”.
   * jsilicon.v
   * fsm.v

```
[student001@gjchamber ~/JSilicon2]$ ./dishi
==========================================
 JSilicon ëª¨ë“ˆ ë¶„ì„
==========================================

1. Verilog íŒŒì¼ ëª©ë¡:

  [1] alu.v
  [2] fsm.v
  [3] inst.v
  [4] jsilicon.v
  [5] pc.v
  [6] regfile.v
  [7] switch.v
  [8] uart.v

ì´ 8 ê°œ íŒŒì¼

==========================================
2. ëª¨ë“ˆë³„ ìƒì„¸ ì •ë³´
==========================================

íŒŒì¼: alu.v
ëª¨ë“ˆ: ALU
ì¸ìŠ¤í„´ìŠ¤: ì—†ìŒ (Leaf ëª¨ë“ˆ)

íŒŒì¼: fsm.v
ëª¨ë“ˆ: FSM
ì¸ìŠ¤í„´ìŠ¤ (2):
  - alu_inst             <- ALU
  - uart_inst

íŒŒì¼: inst.v
ëª¨ë“ˆ: DECODER
ì¸ìŠ¤í„´ìŠ¤: ì—†ìŒ (Leaf ëª¨ë“ˆ)

íŒŒì¼: jsilicon.v
ëª¨ë“ˆ: tt_um_Jsilicon
ì¸ìŠ¤í„´ìŠ¤ (5):
  - pc_inst              <- PC
  - dec_inst             <- DECODER
  - reg_inst             <- REG
  - switch_inst          <- SWITCH
  - core_inst            <- FSM

íŒŒì¼: pc.v
ëª¨ë“ˆ: PC
ì¸ìŠ¤í„´ìŠ¤: ì—†ìŒ (Leaf ëª¨ë“ˆ)

íŒŒì¼: regfile.v
ëª¨ë“ˆ: REG
ì¸ìŠ¤í„´ìŠ¤: ì—†ìŒ (Leaf ëª¨ë“ˆ)

íŒŒì¼: switch.v
ëª¨ë“ˆ: SWITCH
ì¸ìŠ¤í„´ìŠ¤: ì—†ìŒ (Leaf ëª¨ë“ˆ)

íŒŒì¼: uart.v
ëª¨ë“ˆ: UART_TX
ì¸ìŠ¤í„´ìŠ¤: ì—†ìŒ (Leaf ëª¨ë“ˆ)

==========================================
3. Top ëª¨ë“ˆ ê³„ì¸µ êµ¬ì¡°
==========================================

tt_um_Jsilicon (Top)

Level 1 ì¸ìŠ¤í„´ìŠ¤:
  â”œâ”€â”€ pc_inst              <- PC
  â”œâ”€â”€ dec_inst             <- DECODER
  â”œâ”€â”€ reg_inst             <- REG
  â”œâ”€â”€ switch_inst          <- SWITCH
  â””â”€â”€ core_inst            <- FSM

Level 2+ ì¸ìŠ¤í„´ìŠ¤:

  FSM ì˜ í•˜ìœ„ ì¸ìŠ¤í„´ìŠ¤:
    â”œâ”€â”€ alu_inst             <- ALU
    â””â”€â”€ uart_inst(           <- UART_TX

==========================================
```

#### 1-4. RTL ì½”ë“œ ë¦¬ë·° í¬ì¸íŠ¸

**í™•ì¸ ì‚¬í•­:**
- [ ] ëª¨ë“  ì…ë ¥ í¬íŠ¸ê°€ ì‚¬ìš©ë˜ëŠ”ê°€?
- [ ] ì¶œë ¥ í¬íŠ¸ì— í•­ìƒ ê°’ì´ í• ë‹¹ë˜ëŠ”ê°€?
- [ ] ì¡°í•© ë…¼ë¦¬ì— latchê°€ ìƒì„±ë˜ì§€ ì•ŠëŠ”ê°€?
- [ ] í´ë¡ê³¼ ë¦¬ì…‹ì´ ì˜¬ë°”ë¥´ê²Œ ì—°ê²°ë˜ì—ˆëŠ”ê°€?
- [ ] íƒ€ì´ë° ìœ„ë°˜ ê°€ëŠ¥ì„±ì´ ìˆëŠ” ê¸´ ê²½ë¡œê°€ ìˆëŠ”ê°€?

---

### Step 2: íƒ€ì´ë° ì œì•½ ì¡°ê±´ ì‘ì„±

#### 2-1. SDC íŒŒì¼ ìƒì„±

```
cd ~/JSilicon2/constraints
```

```
vi jsilicon.sdc
```

* SDC (Synopsys Design Constraints) íŒŒì¼ ìƒì„± : Cadenceë„ ë™ì¼í•¨

```csh
###############################################################################
# JSilicon Timing Constraints
# Target: 200 MHz (5ns period)
###############################################################################

# Create clock
create_clock -name clk -period 5.0 [get_ports clk]

# Clock uncertainty (jitter + skew)
set_clock_uncertainty 0.5 [get_clocks clk]

# Clock transition
set_clock_transition 0.1 [get_clocks clk]

# Input delays (relative to clock)
set_input_delay -clock clk -max 1.5 [all_inputs]
set_input_delay -clock clk -min 0.5 [all_inputs]

# Output delays
set_output_delay -clock clk -max 1.5 [all_outputs]
set_output_delay -clock clk -min 0.5 [all_outputs]

# Remove clock from delay calculation
remove_input_delay clk
remove_output_delay clk

# Set driving cell (standard cell buffer)
set_driving_cell -lib_cell BUFX2 [all_inputs]

# Set load capacitance (approximate wire load)
set_load 0.05 [all_outputs]

# False paths (if any)
# set_false_path -from [get_ports rst_n] -to [all_registers]

# Multi-cycle paths (if any)
# set_multicycle_path 2 -from [get_pins uart_inst/*] -to [get_pins regfile_inst/*]

###############################################################################
# End of constraints
###############################################################################

# í™•ì¸
cat jsilicon.sdc
```

#### 2-2. SDC íŒŒì¼ ì„¤ëª…

| ì œì•½ ì¡°ê±´ | ê°’ | ì˜ë¯¸ |
|-----------|-----|------|
| `create_clock` | 5.0ns | 200MHz í´ë¡ ìƒì„± |
| `set_clock_uncertainty` | 0.5ns | í´ë¡ ë¶ˆí™•ì‹¤ì„± (ì§€í„°+ìŠ¤í) |
| `set_input_delay` | 1.5ns (max) | ì…ë ¥ ì‹ í˜¸ ë„ì°© ì‹œê°„ |
| `set_output_delay` | 1.5ns (max) | ì¶œë ¥ ì‹ í˜¸ ìš”êµ¬ ì‹œê°„ |

**íƒ€ì´ë° ë§ˆì§„ ê³„ì‚°:**
```
Clock Period:        5.0 ns
- Uncertainty:      -0.5 ns
- Input Delay:      -1.5 ns
- Output Delay:     -1.5 ns
------------------------
Available Time:      1.5 ns (for logic delay)
```

---

### Step 3: ë…¼ë¦¬ í•©ì„± (Synthesis with Genus)

#### 3-1. í•©ì„± ìŠ¤í¬ë¦½íŠ¸ ìƒì„±

* ë¼ì´ì„¼ìŠ¤ í™•ì¸

```
printenv | egrep 'CDS|LM_LICENSE'
```

* ì‹¤í–‰ ê²°ê³¼

```
CDS_LIC_FILE=5280@10.10.20.247
LM_LICENSE_FILE=5280@10.10.20.247
CDS_LIC_ONLY=1
CDS_ROOT=/tools/cadence
CDS_INST_DIR=/tools/cadence/IC618
CDSHOME=/tools/cadence/IC618
CDS_Netlisting_Mode=Analog
CDS_AUTO_64BIT_ALL=
CDS_PALETTE_TYPE=MultiAssistance
```

```
mkdir ~/JSilicon2/scripts
cd ~/JSilicon2/scripts
mkdir -p genus
```

* Genus í•©ì„± ìŠ¤í¬ë¦½íŠ¸

```
vi genus/synthesis.tcl
```

```
###############################################################################
# Genus Synthesis Script for JSilicon
# FreePDK45 Technology
###############################################################################

puts "========================================="
puts "JSilicon Synthesis - FreePDK45"
puts "========================================="
puts ""

# Project paths
set project_root [file normalize ../../]
set tech_lib $project_root/tech/lib/gscl45nm.lib
set tech_lef $project_root/tech/lef/gscl45nm.lef
set src_dir $project_root/src

puts "Project root: $project_root"
puts "Library: $tech_lib"
puts "LEF: $tech_lef"
puts ""

# Read timing library
puts "Reading timing library..."
read_libs $tech_lib

# Read physical library (LEF)
puts "Reading LEF file..."
read_physical -lef $tech_lef

# Read RTL files
puts "Reading RTL files..."
set_db init_hdl_search_path $src_dir

read_hdl -sv {
    alu.v
    fsm.v
    inst.v
    pc.v
    regfile.v
    switch.v
    uart.v
    jsilicon.v
}

# Elaborate design
puts "Elaborating design..."
elaborate tt_um_Jsilicon

# Read constraints
puts "Reading SDC constraints..."
read_sdc $project_root/constraints/jsilicon.sdc

# Set synthesis effort
puts "Setting synthesis options..."
set_db syn_generic_effort medium
set_db syn_map_effort medium
set_db syn_opt_effort medium
set_db syn_global_effort medium

# Generic synthesis
puts "========================================="
puts "Phase 1: Generic Synthesis"
puts "========================================="
syn_generic

# Technology mapping
puts "========================================="
puts "Phase 2: Technology Mapping"
puts "========================================="
syn_map

# Optimization
puts "========================================="
puts "Phase 3: Optimization"
puts "========================================="
syn_opt

# Generate reports
puts "========================================="
puts "Generating Reports"
puts "========================================="

set report_dir $project_root/reports/synthesis
file mkdir $report_dir

redirect $report_dir/area.rpt {report_area}
redirect $report_dir/gates.rpt {report_gates}
redirect $report_dir/power.rpt {report_power}
redirect $report_dir/timing.rpt {report_timing -nworst 10}
redirect $report_dir/qor.rpt {report_qor}

puts "Reports generated in: $report_dir"
puts ""

# Write outputs
puts "========================================="
puts "Writing Output Files"
puts "========================================="

set netlist_dir $project_root/results/netlist
set work_dir $project_root/work/synthesis

file mkdir $netlist_dir
file mkdir $work_dir

write_hdl > $netlist_dir/tt_um_Jsilicon_synth.v
write_sdc > $work_dir/tt_um_Jsilicon_synth.sdc
write_sdf -timescale ns > $project_root/results/timing/tt_um_Jsilicon_synth.sdf
write_db $work_dir/tt_um_Jsilicon_synth.db

puts ""
puts "========================================="
puts "SYNTHESIS COMPLETE!"
puts "========================================="
puts ""
puts "Output Files:"
puts "  Netlist: $netlist_dir/tt_um_Jsilicon_synth.v"
puts "  SDF:     $project_root/results/timing/tt_um_Jsilicon_synth.sdf"
puts ""
puts "Reports:"
puts "  $report_dir/qor.rpt"
puts "  $report_dir/timing.rpt"
puts ""

exit
```

```
chmod +x genus/synthesis.tcl
```

#### 3-2. í•©ì„± ì‹¤í–‰

```
cd ~/JSilicon2/work/synthesis

# Genus ì‹¤í–‰
genus -f ../../scripts/genus/synthesis.tcl |& tee synthesis.log
```

**ì‹¤í–‰ ê³¼ì •:**
```
1. Library loading        [~20ì´ˆ]
2. RTL reading            [~10ì´ˆ]
3. Elaboration            [~5ì´ˆ]
4. Generic synthesis      [~30ì´ˆ]
5. Technology mapping     [~40ì´ˆ]
6. Optimization           [~30ì´ˆ]
7. Report generation      [~10ì´ˆ]
------------------------
Total: ~2-3ë¶„
```

#### 3-3. í•©ì„± ê²°ê³¼ í™•ì¸

```
cd ~/JSilicon2

# ìƒì„±ëœ íŒŒì¼ í™•ì¸
echo "=== Generated Files ==="
ls -lh results/netlist/tt_um_Jsilicon_synth.v
ls -lh work/synthesis/tt_um_Jsilicon_synth.db

# QoR ë¦¬í¬íŠ¸ í™•ì¸
echo ""
echo "=== QoR Summary ==="
cat reports/synthesis/qor.rpt | tail -50
```

```
=== QoR Summary ===
[student001@gjchamber ~/JSilicon2]$ cat reports/synthesis/qor.rpt | tail -50
  Generated by:           Genus(TM) Synthesis Solution 23.13-s073_1
  Generated on:           Nov 18 2025  07:22:45 am
  Module:                 tt_um_Jsilicon
  Operating conditions:   typical
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

Clock Period
-------------
clk   5000.0


  Cost    Critical         Violating
 Group   Path Slack  TNS     Paths
-------------------------------------
clk             2.9   0.0          0
default    No paths   0.0
-------------------------------------
Total                 0.0          0

Instance Count
--------------
Leaf Instance Count             669
Physical Instance count           0
Sequential Instance Count        42
Combinational Instance Count    627
Hierarchical Instance Count       2

Area
----
Cell Area                          1982.793
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    1982.793
Net Area                           1319.789
Total Area (Cell+Physical+Net)     3302.582

Max Fanout                         42 (clk)
Min Fanout                         0 (n_4)
Average Fanout                     1.8
Terms to net ratio                 2.8428
Terms to instance ratio            3.0807
Runtime                            122.600606 seconds
Elapsed Runtime                    141 seconds
Genus peak memory usage            1982.35
Innovus peak memory usage          no_value
Hostname                           localhost

```

**ì£¼ìš” í™•ì¸ í•­ëª©:**

```
# 1. íƒ€ì´ë° í™•ì¸
grep -A 10 "Timing" reports/synthesis/qor.rpt

# ì¶œë ¥:
# Timing
# --------
# 
# Clock Period
# -------------
# clk   5000.0
# 
# 
#  Cost    Critical         Violating
# Group   Path Slack  TNS     Paths
# -------------------------------------


# 2. ë©´ì  í™•ì¸
grep -A 5 "Area" reports/synthesis/qor.rpt

# ì¶œë ¥:
#  Area mode:              physical library
#============================================================
#
#Timing
#--------
#
#--
#Area
#----
#Cell Area                          1982.793
#Physical Cell Area                 0.000
#Total Cell Area (Cell+Physical)    1982.793
#Net Area                           1319.789
#Total Area (Cell+Physical+Net)     3302.582
#
#Max Fanout                         42 (clk)
#Min Fanout                         0 (n_4)
#Average Fanout                     1.8
#Terms to net ratio                 2.8428


# 3. ê²Œì´íŠ¸ ìˆ˜ í™•ì¸
cat reports/synthesis/gates.rpt | head -20

# ì¶œë ¥:
# ============================================================
#   Generated by:           Genus(TM) Synthesis Solution 23.13-s073_1
#   Generated on:           Nov 18 2025  07:22:45 am
#   Module:                 tt_um_Jsilicon
#   Technology libraries:   gscl45nm
#                           physical_cells
#                           gscl45nm
#                           physical_cells
#   Operating conditions:   typical
#   Interconnect mode:      global
#   Area mode:              physical library
# ============================================================
# 
# 
#   Gate    Instances    Area     Library
# ------------------------------------------
# AND2X2           84   197.106    gscl45nm
# AOI21X1          14    32.851    gscl45nm
# AOI22X1          10    28.158    gscl45nm
# BUFX2            73   137.036    gscl45nm

```

#### 3-4. íƒ€ì´ë° ë¶„ì„

```
# ìƒìœ„ 10ê°œ Critical Path í™•ì¸
cat reports/synthesis/timing.rpt | head -100
```

```

============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.13-s073_1
  Generated on:           Nov 18 2025  07:22:45 am
  Module:                 tt_um_Jsilicon
  Operating conditions:   typical
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (3 ps) Setup Check with Pin core_inst_uart_inst/data_reg_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) uio_in[4]
          Clock: (R) clk
       Endpoint: (R) core_inst_uart_inst/data_reg_reg[0]/D
          Clock: (R) clk

                     Capture       Launch
        Clock Edge:+    5000            0
        Drv Adjust:+       0           16
       Src Latency:+       0            0
       Net Latency:+       0 (I)        0 (I)
           Arrival:=    5000           16

             Setup:-    1438
       Uncertainty:-     500
     Required Time:=    3062
      Launch Clock:-      16
       Input Delay:-    1500
         Data Path:-    1544
             Slack:=       3

Exceptions/Constraints:
  input_delay             1500            jsilicon.sdc_line_16_12_1

#---------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location
#---------------------------------------------------------------------------------------------------------------------
  uio_in[4]                                    -       -     R     (arrival)      2  9.8    23     0    1516    (-,-)
  g2013/Y                                      -       A->Y  F     INVX2          9 34.8    40    48    1563    (-,-)
  g1991__6161/Y                                -       B->Y  R     NAND2X1        1  4.7    45    30    1594    (-,-)
  drc_bufs20986/Y                              -       A->Y  R     BUFX2         12 64.2   155   132    1726    (-,-)
  core_inst_alu_inst_rem_39_73_g20534__4319/YC -       B->YC R     FAX1           1  5.2    33    74    1800    (-,-)
  core_inst_alu_inst_rem_39_73_g20530__2398/Y  -       C->Y  F     OAI21X1        1  5.4    18    25    1824    (-,-)
  g20831/Y                                     -       A->Y  R     NOR2X1         1  4.7    35    39    1863    (-,-)
  g20767/Y                                     -       A->Y  R     BUFX2          2  8.6    24    45    1908    (-,-)
  g21054/Y                                     -       B->Y  R     AND2X2         3 12.3    32    48    1956    (-,-)
  drc_bufs20844/Y                              -       A->Y  F     INVX1          1  5.1    19    28    1984    (-,-)
  core_inst_alu_inst_rem_39_73_g20477__1666/Y  -       B->Y  R     NAND2X1        1  4.7    46    23    2008    (-,-)
  g20795/Y                                     -       A->Y  R     BUFX2          2  8.4    25    45    2053    (-,-)
  core_inst_alu_inst_rem_39_73_g20447__9315/Y  -       B->Y  F     NAND2X1        1  4.7    27    23    2076    (-,-)
  drc_bufs20854/Y                              -       A->Y  F     BUFX2          1  5.8    10    40    2116    (-,-)
  core_inst_alu_inst_rem_39_73_g20422__8246/Y  -       A->Y  R     OAI21X1        4 17.2   112    90    2207    (-,-)
  g20803/Y                                     -       A->Y  F     INVX1          2  9.3    26    58    2265    (-,-)
  core_inst_alu_inst_rem_39_73_g20402__3680/Y  -       B->Y  F     AND2X2         3 13.2    17    53    2318    (-,-)
  core_inst_alu_inst_rem_39_73_g20383__2346/Y  -       B->Y  R     OAI21X1        2  8.7    72    62    2380    (-,-)
  core_inst_alu_inst_rem_39_73_g20373__9315/Y  -       B->Y  R     AND2X2         2  9.8    29    47    2427    (-,-)
  core_inst_alu_inst_rem_39_73_g20372/Y        -       A->Y  F     INVX2          4 21.8    30    38    2465    (-,-)
  core_inst_alu_inst_rem_39_73_g20370__4733/Y  -       A->Y  F     OR2X2          2  9.4    25    49    2514    (-,-)
  core_inst_alu_inst_rem_39_73_g20333__6260/Y  -       C->Y  R     NAND3X1        1  4.7    48    41    2555    (-,-)
  drc_bufs21070/Y                              -       A->Y  R     BUFX2          1  5.0    18    40    2595    (-,-)
  core_inst_alu_inst_rem_39_73_g20319__6161/Y  -       A->Y  R     AND2X2         1  5.2    17    38    2633    (-,-)
  core_inst_alu_inst_rem_39_73_g20317__4733/Y  -       C->Y  F     OAI21X1        2  9.8    25    27    2660    (-,-)
  core_inst_alu_inst_rem_39_73_g20308__7098/Y  -       A->Y  F     OR2X2          4 17.7    30    57    2718    (-,-)
  core_inst_alu_inst_rem_39_73_g20291__2398/Y  -       A->Y  R     AOI21X1        1  4.7    39    49    2767    (-,-)
  drc_bufs20863/Y                              -       A->Y  R     BUFX2          1  5.5    17    40    2807    (-,-)
  core_inst_alu_inst_rem_39_73_g20283__9945/Y  -       A->Y  R     OR2X2          1  5.9    20    44    2850    (-,-)
  g21052/Y                                     -       B->Y  F     AOI21X1        1  5.9    26    33    2884    (-,-)
  g3/Y                                         -       A->Y  R     INVX2          3 61.9   144   106    2990    (-,-)
  core_inst_uart_inst/g2965__3680/Y            -       A->Y  F     MUX2X1         1  4.7    22    56    3045    (-,-)
  core_inst_uart_inst/g2960/Y                  -       A->Y  R     INVX1          1  5.0     0    14    3059    (-,-)
  core_inst_uart_inst/data_reg_reg[0]/D        -       -     R     DFFPOSX1       1    -     -     0    3060    (-,-)
#---------------------------------------------------------------------------------------------------------------------



Path 2: MET (4 ps) Setup Check with Pin core_inst_uart_inst/data_reg_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) uio_in[4]
          Clock: (R) clk
       Endpoint: (R) core_inst_uart_inst/data_reg_reg[0]/D
          Clock: (R) clk

                     Capture       Launch
        Clock Edge:+    5000            0
        Drv Adjust:+       0           16
       Src Latency:+       0            0
       Net Latency:+       0 (I)        0 (I)
           Arrival:=    5000           16

             Setup:-    1438
       Uncertainty:-     500
     Required Time:=    3062
      Launch Clock:-      16
       Input Delay:-    1500
         Data Path:-    1543
             Slack:=       4

Exceptions/Constraints:
```

**íƒ€ì´ë° ë¦¬í¬íŠ¸ í•´ì„:**

```
Startpoint: regfile_inst/regs_reg[0][0]  â† ì‹œì‘ì  (FF)
Endpoint:   alu_inst/result_reg[7]       â† ëì  (FF)
Path Type: max                            â† Setup ì²´í¬

Clock Period: 5.000 ns
Data Arrival Time: 4.783 ns               â† ì‹¤ì œ ì§€ì—°
Data Required Time: 5.000 ns              â† ìš”êµ¬ ì‹œê°„
-----------------------------------
Slack: 0.217 ns                           â† ì—¬ìœ  ì‹œê°„ (ì–‘ìˆ˜!)

Path:
  regfile_inst/regs_reg[0][0] (FF) 
  â†’ alu_inst/add_logic (ADDER)
  â†’ alu_inst/result_reg[7] (FF)
```

**íƒ€ì´ë° ìœ„ë°˜ ì‹œ ì¡°ì¹˜:**
- Slack < 0 â†’ íƒ€ì´ë° ìœ„ë°˜!
- í•´ê²° ë°©ë²•:
  1. Clock period ì¦ê°€ (ì£¼íŒŒìˆ˜ ë‚®ì¶¤)
  2. Optimization effort ì¦ê°€
  3. RTL ì½”ë“œ ìµœì í™” (íŒŒì´í”„ë¼ì¸ ì¶”ê°€ ë“±)

---

### Step 4: ë°°ì¹˜ ë° ë°°ì„  (Place & Route with Innovus)

#### 4-1. MMMC ì„¤ì • íŒŒì¼ ìƒì„±

```
cd ~/JSilicon2/scripts
mkdir -p innovus
```

```
# MMMC (Multi-Mode Multi-Corner) ì„¤ì •
vi innovus/mmmc.tcl
```


~~###############################################################################~~
~~# MMMC Setup for JSilicon~~
~~###############################################################################~~

~~set project_root [file normalize ../../]~~
~~set tech_lib $project_root/tech/lib/gscl45nm.lib~~
~~set sdc_file $project_root/work/synthesis/tt_um_Jsilicon_synth.sdc~~

~~# Library set~~
~~create_library_set -name LIB_TYPICAL \~~
~~    -timing $tech_lib~~

~~# RC corner~~
~~create_rc_corner -name RC_TYPICAL \~~
~~    -temperature 27~~

~~# Delay corner~~
~~create_delay_corner -name DELAY_TYPICAL \~~
~~    -library_set LIB_TYPICAL \~~
~~    -rc_corner RC_TYPICAL~~

~~# Constraint mode~~
~~create_constraint_mode -name CONSTRAINTS \~~
~~    -sdc_files $sdc_file~~

~~# Analysis view~~
~~create_analysis_view -name VIEW_TYPICAL \~~
~~    -constraint_mode CONSTRAINTS \~~
~~    -delay_corner DELAY_TYPICAL~~

~~# Set analysis view~~
~~set_analysis_view -setup VIEW_TYPICAL -hold VIEW_TYPICAL~~

~~puts "MMMC setup complete"~~


* Final

```
###############################################################################
# MMMC Setup for JSilicon (MMMC-1 ë°©ì‹)
# File: scripts/innovus/mmmc.tcl
###############################################################################

set project_root [file normalize ../../]
set tech_lib $project_root/tech/lib/gscl45nm.lib
set sdc_file $project_root/work/synthesis/tt_um_Jsilicon_synth.sdc

puts "=========================================="
puts "MMMC Configuration (MMMC-1)"
puts "=========================================="
puts "Tech Library: $tech_lib"
puts "SDC File: $sdc_file"
puts ""

# Check if files exist
if { ![file exists $tech_lib] } {
    puts "ERROR: Technology library not found: $tech_lib"
    exit 1
}

if { ![file exists $sdc_file] } {
    puts "WARNING: SDC file not found: $sdc_file"
    puts "  Will use inline timing constraints instead"
    set sdc_file ""
}

# MMMC-1 ë°©ì‹: library_set ê¸°ë°˜
puts "Creating library set..."
create_library_set -name LIB_TYPICAL \
    -timing $tech_lib

puts "Creating RC corner..."
create_rc_corner -name RC_TYPICAL \
    -temperature 27

puts "Creating delay corner..."
create_delay_corner -name DELAY_TYPICAL \
    -library_set LIB_TYPICAL \
    -rc_corner RC_TYPICAL

puts "Creating constraint mode..."
if { $sdc_file != "" } {
    create_constraint_mode -name CONSTRAINTS \
        -sdc_files $sdc_file
} else {
    create_constraint_mode -name CONSTRAINTS \
        -sdc_files {}
}

puts "Creating analysis view..."
create_analysis_view -name VIEW_TYPICAL \
    -constraint_mode CONSTRAINTS \
    -delay_corner DELAY_TYPICAL

puts "Setting analysis view..."
set_analysis_view -setup VIEW_TYPICAL -hold VIEW_TYPICAL

puts ""
puts "âœ“ MMMC setup complete"
puts "=========================================="
puts ""
```

#### 4-2. P&R ìŠ¤í¬ë¦½íŠ¸ ìƒì„±

```
# Innovus P&R ìŠ¤í¬ë¦½íŠ¸
vi innovus/pnr_flow.tcl
```


~~###############################################################################~~
~~# Innovus P&R Flow for JSilicon~~
~~###############################################################################~~

~~puts "========================================="~~
~~puts "JSilicon P&R Flow - FreePDK45"~~
~~puts "========================================="~~
~~puts ""~~

~~# Project paths~~
~~set project_root [file normalize ../../]~~
~~set init_mmmc_file $project_root/scripts/innovus/mmmc.tcl~~
~~set init_lef_file $project_root/tech/lef/gscl45nm.lef~~
~~set init_verilog $project_root/results/netlist/tt_um_Jsilicon_synth.v~~
~~set init_top_cell tt_um_Jsilicon~~

~~puts "Initializing design..."~~
~~init_design~~

~~# Floorplan~~
~~puts "========================================="~~
~~puts "Step 1: Floorplan"~~
~~puts "========================================="~~
~~floorPlan -r 1.0 0.70 10.0 10.0 10.0 10.0~~

~~puts "Floorplan created"~~
~~puts "  Die area: [dbGet top.fPlan.box]"~~
~~puts ""~~

~~# Power planning~~
~~puts "========================================="~~
~~puts "Step 2: Power Planning"~~
~~puts "========================================="~~
~~catch {addRing -nets {VDD VSS} -width 2.0 -spacing 1.0 -layer metal1}~~

~~# Placement~~
~~puts "========================================="~~
~~puts "Step 3: Placement"~~
~~puts "========================================="~~
~~place_design~~

~~saveDesign $project_root/work/pnr/jsilicon_placed.enc~~

~~# Pre-CTS optimization~~
~~optDesign -preCTS~~

~~# CTS~~
~~puts "========================================="~~
~~puts "Step 4: Clock Tree Synthesis"~~
~~puts "========================================="~~
~~create_ccopt_clock_tree_spec~~
~~ccopt_design~~

~~saveDesign $project_root/work/pnr/jsilicon_cts.enc~~

~~# Post-CTS optimization~~
~~optDesign -postCTS~~

~~# Routing~~
~~puts "========================================="~~
~~puts "Step 5: Routing"~~
~~puts "========================================="~~
~~routeDesign~~

~~# Post-route optimization~~
~~puts "========================================="~~
~~puts "Step 6: Post-Route Optimization"~~
~~puts "========================================="~~
~~optDesign -postRoute~~

~~# Reports~~
~~puts "========================================="~~
~~puts "Generating Reports"~~
~~puts "========================================="~~

~~set report_dir $project_root/reports/pnr~~
~~file mkdir $report_dir~~

~~report_timing -max_paths 10 > $report_dir/timing_final.rpt~~
~~report_power > $report_dir/power_final.rpt~~
~~report_area > $report_dir/area_final.rpt~~
~~summaryReport -outfile $report_dir/summary.rpt~~

~~# Write outputs~~
~~set result_dir $project_root/results~~
~~defOut -floorplan -netlist -routing $result_dir/def/tt_um_Jsilicon.def~~
~~saveNetlist $result_dir/netlist/tt_um_Jsilicon_final.v~~
~~saveDesign $project_root/work/pnr/jsilicon_final.enc~~

~~puts ""~~
~~puts "========================================="~~
~~puts "P&R COMPLETE!"~~
~~puts "========================================="~~
~~puts ""~~

~~exit~~


### Final (scripts/innovus/pnr_flow.tcl)

```
###############################################################################
# Innovus P&R Flow for JSilicon (init_design ë°©ì‹)
# File: scripts/innovus/pnr_flow.tcl
###############################################################################

set DESIGN_NAME "tt_um_Jsilicon"

puts "=========================================="
puts "JSilicon P&R Flow - FreePDK45 (gscl45nm)"
puts "Design: $DESIGN_NAME"
puts "=========================================="
puts ""

# Project paths
set project_root [file normalize ../../]

###############################################################################
# init_design ì˜µì…˜ ì„¤ì •
###############################################################################
puts "Setting up init_design options..."

set init_lef_file $project_root/tech/lef/gscl45nm.lef
set init_verilog $project_root/results/netlist/${DESIGN_NAME}_synth.v
set init_top_cell $DESIGN_NAME
set init_pwr_net vdd
set init_gnd_net gnd

# MMMC íŒŒì¼
set init_mmmc_file $project_root/scripts/innovus/mmmc.tcl

# Check files
if { ![file exists $init_lef_file] } {
    puts "ERROR: LEF file not found: $init_lef_file"
    exit 1
}

if { ![file exists $init_verilog] } {
    puts "ERROR: Netlist not found: $init_verilog"
    exit 1
}

if { ![file exists $init_mmmc_file] } {
    puts "ERROR: MMMC file not found: $init_mmmc_file"
    exit 1
}

puts "  âœ“ LEF: $init_lef_file"
puts "  âœ“ Netlist: $init_verilog"
puts "  âœ“ MMMC: $init_mmmc_file"
puts ""

###############################################################################
# Design ì´ˆê¸°í™” (init_designì´ ëª¨ë“  ê²ƒì„ ì²˜ë¦¬)
###############################################################################
puts "Initializing design with init_design..."
puts "(This will load LEF, MMMC, and netlist together)"
puts ""

init_design

puts ""
puts "  âœ“ Design initialized successfully"
puts "  âœ“ Top module: $init_top_cell"
puts ""

###############################################################################
# Step 1: Floorplan
###############################################################################
puts "=========================================="
puts "Step 1: Floorplan"
puts "=========================================="

floorPlan -r 1.0 0.70 10.0 10.0 10.0 10.0

puts "  âœ“ Floorplan created"
puts "    Die area: [dbGet top.fPlan.box]"

# I/O pin assignment - ìë™ ë°°ì¹˜
catch {
    # ëª¨ë“  I/Oë¥¼ ê°€ì¥ìë¦¬ì— ê· ë“± ë¶„ë°°
    editPin -fixOverlap 1 -unit MICRON -spreadType start -spreadDirection clockwise -pin [dbGet top.terms.name -e]
}

puts "  âœ“ I/O pins assigned"
puts ""

###############################################################################
# Step 2: Power Planning
###############################################################################
puts "=========================================="
puts "Step 2: Power Planning"
puts "=========================================="

globalNetConnect vdd -type pgpin -pin vdd -inst * -override
globalNetConnect gnd -type pgpin -pin gnd -inst * -override
globalNetConnect vdd -type tiehi -inst *
globalNetConnect gnd -type tielo -inst *

puts "  âœ“ Global nets connected"

catch {
    addRing -nets {vdd gnd} -type core_rings \
        -layer {metal9 metal10} \
        -width 2.0 -spacing 1.0 -offset 5.0
}
puts "  âœ“ Power rings added"

catch {
    addStripe -nets {vdd gnd} \
        -layer metal8 \
        -direction vertical \
        -width 1.0 -spacing 10.0 -number_of_sets 3
}
puts "  âœ“ Power stripes added"

sroute -connect {corePin} -nets {vdd gnd}
puts "  âœ“ Power routing completed"
puts ""

###############################################################################
# Step 3: Placement
# (íƒ€ì´ë° ì œì•½ì€ SDC íŒŒì¼ì—ì„œ ì´ë¯¸ ë¡œë“œë¨)
###############################################################################
puts "=========================================="
puts "Step 3: Placement"
puts "=========================================="

setPlaceMode -congEffort high -timingDriven true
place_design

puts "  âœ“ Placement completed"

saveDesign $project_root/work/pnr/jsilicon_placed.enc
puts "  âœ“ Checkpoint saved: jsilicon_placed.enc"
puts ""

###############################################################################
# Step 4: Pre-CTS Optimization
###############################################################################
puts "=========================================="
puts "Step 4: Pre-CTS Optimization"
puts "=========================================="

optDesign -preCTS

puts "  âœ“ Pre-CTS optimization done"
puts ""

###############################################################################
# Step 5: Clock Tree Synthesis (Simplified)
###############################################################################
puts "=========================================="
puts "Step 5: Clock Tree Synthesis"
puts "=========================================="

# CTS ì„¤ì • - gscl45nm ë¼ì´ë¸ŒëŸ¬ë¦¬ìš©
puts "  Configuring CTS for gscl45nm library..."

# ì‚¬ìš© ê°€ëŠ¥í•œ ë²„í¼ ì§€ì •
set_ccopt_property buffer_cells {BUFX2 BUFX4}
set_ccopt_property inverter_cells {INVX1 INVX2 INVX4}

# í´ë½ íŠ¸ë¦¬ ì‹œë„
catch {
    # ê°„ë‹¨í•œ CTS ì‹œë„
    create_ccopt_clock_tree_spec -immediate
    ccopt_design
    puts "  âœ“ Clock tree built"
} result

if { $result != 0 } {
    puts "  âš  CTS skipped (library limitations)"
    puts "  â†’ Proceeding with direct clock routing"
}

saveDesign $project_root/work/pnr/jsilicon_cts.enc
puts "  âœ“ Checkpoint saved: jsilicon_cts.enc"
puts ""

###############################################################################
# Step 6: Post-CTS Optimization
###############################################################################
puts "=========================================="
puts "Step 6: Post-CTS Optimization"
puts "=========================================="

optDesign -postCTS

puts "  âœ“ Post-CTS optimization done"
puts ""

###############################################################################
# Step 7: Routing
###############################################################################
puts "=========================================="
puts "Step 7: Routing"
puts "=========================================="

setNanoRouteMode -drouteFixAntenna true
setNanoRouteMode -droutePostRouteSwapVia true

routeDesign

puts "  âœ“ Routing completed"
puts ""

###############################################################################
# Step 8: Post-Route Optimization
###############################################################################
puts "=========================================="
puts "Step 8: Post-Route Optimization"
puts "=========================================="

# AAE-SI ìµœì í™” ë¹„í™œì„±í™” (OCV ëª¨ë“œ í•„ìš”)
setOptMode -addInstancePrefix POSTROUTE

# Post-route ìµœì í™” (ê°„ë‹¨í•œ ëª¨ë“œ)
catch {
    optDesign -postRoute
} result

if { $result != 0 } {
    puts "  âš  Advanced optimization skipped"
    puts "  â†’ Basic post-route cleanup performed"
}

puts "  âœ“ Post-route optimization done"
puts ""

###############################################################################
# Step 9: Filler Cells
###############################################################################
puts "=========================================="
puts "Step 9: Adding Filler Cells"
puts "=========================================="

setFillerMode -corePrefix FILL -core "FILL*"
addFiller

puts "  âœ“ Filler cells added"
puts ""

###############################################################################
# Step 10: Verification
###############################################################################
puts "=========================================="
puts "Step 10: Design Verification"
puts "=========================================="

set report_dir $project_root/reports/pnr
file mkdir $report_dir

verifyGeometry -report $report_dir/geometry.rpt
puts "  âœ“ Geometry check completed"

verifyConnectivity -report $report_dir/connectivity.rpt
puts "  âœ“ Connectivity check completed"
puts ""

###############################################################################
# Step 11: Report Generation
###############################################################################
puts "=========================================="
puts "Step 11: Generating Reports"
puts "=========================================="

# Setup timing (max delay)
report_timing -max_paths 10 -nworst 1 -late \
    > $report_dir/timing_setup.rpt
puts "  âœ“ Setup timing report"

# Hold timing (min delay)
report_timing -max_paths 10 -nworst 1 -early \
    > $report_dir/timing_hold.rpt
puts "  âœ“ Hold timing report"

# Timing summary
report_timing -late > $report_dir/timing_summary.rpt
puts "  âœ“ Timing summary"

# Power report
report_power > $report_dir/power_final.rpt
puts "  âœ“ Power report"

# Area report
report_area > $report_dir/area_final.rpt
puts "  âœ“ Area report"

# Constraint violations
report_constraint -all_violators > $report_dir/violations.rpt
puts "  âœ“ Violations report"

# Summary report
summaryReport -outfile $report_dir/summary.rpt
puts "  âœ“ Summary report"
puts ""

###############################################################################
# Step 12: Write Outputs
###############################################################################
puts "=========================================="
puts "Step 12: Writing Output Files"
puts "=========================================="

set result_dir $project_root/results
file mkdir $result_dir/def

defOut -floorplan -netlist -routing $result_dir/def/${DESIGN_NAME}.def
puts "  âœ“ DEF: $result_dir/def/${DESIGN_NAME}.def"

saveNetlist $result_dir/netlist/${DESIGN_NAME}_final.v
puts "  âœ“ Netlist: $result_dir/netlist/${DESIGN_NAME}_final.v"

saveDesign $project_root/work/pnr/jsilicon_final.enc
puts "  âœ“ Database: work/pnr/jsilicon_final.enc"
puts ""

###############################################################################
# Summary
###############################################################################
puts ""
puts "=========================================="
puts "âœ“âœ“âœ“ P&R FLOW COMPLETED SUCCESSFULLY! âœ“âœ“âœ“"
puts "=========================================="
puts ""
puts "Output Files:"
puts "  DEF:      results/def/${DESIGN_NAME}.def"
puts "  Netlist:  results/netlist/${DESIGN_NAME}_final.v"
puts "  Database: work/pnr/jsilicon_final.enc"
puts ""
puts "Reports:"
puts "  reports/pnr/timing_summary.rpt"
puts "  reports/pnr/timing_setup.rpt"
puts "  reports/pnr/timing_hold.rpt"
puts "  reports/pnr/power_final.rpt"
puts "  reports/pnr/area_final.rpt"
puts "  reports/pnr/summary.rpt"
puts ""
puts "Checkpoints:"
puts "  work/pnr/jsilicon_placed.enc"
puts "  work/pnr/jsilicon_cts.enc"
puts "  work/pnr/jsilicon_final.enc"
puts ""
puts "Next Steps:"
puts "  1. Check timing: cat reports/pnr/timing_summary.rpt"
puts "  2. Check violations: cat reports/pnr/violations.rpt"
puts ""
puts "=========================================="
puts ""

exit
```

```
chmod +x innovus/pnr_flow.tcl
```

#### 4-3. P&R ì‹¤í–‰

```
cd ~/JSilicon2/work/pnr

# Innovus ì‹¤í–‰
innovus -init ../../scripts/innovus/pnr_flow.tcl |& tee pnr.log

```

```
==========================================
âœ“âœ“âœ“ P&R FLOW COMPLETED SUCCESSFULLY! âœ“âœ“âœ“
==========================================

Output Files:
  DEF:      results/def/tt_um_Jsilicon.def
  Netlist:  results/netlist/tt_um_Jsilicon_final.v
  Database: work/pnr/jsilicon_final.enc

Reports:
  reports/pnr/timing_summary.rpt
  reports/pnr/timing_setup.rpt
  reports/pnr/timing_hold.rpt
  reports/pnr/power_final.rpt
  reports/pnr/area_final.rpt
  reports/pnr/summary.rpt

Checkpoints:
  work/pnr/jsilicon_placed.enc
  work/pnr/jsilicon_cts.enc
  work/pnr/jsilicon_final.enc

Next Steps:
  1. Check timing: cat reports/pnr/timing_summary.rpt
  2. Check violations: cat reports/pnr/violations.rpt

==========================================


*** Memory Usage v#2 (Current mem = 2848.219M, initial mem = 831.172M) ***
*** Message Summary: 278 warning(s), 11 error(s)

--- Ending "Innovus" (totcpu=0:01:10, real=0:02:22, mem=2848.2M) ---

```

```
cd ~/JSilicon2/work/pnr
innovus
restoreDesign jsilicon_final.enc.dat tt_um_Jsilicon
fit
```

<img width="1032" height="897" alt="001" src="https://github.com/user-attachments/assets/82f700c2-bdd3-45c4-afac-fcb39ca6c160" />
<br>
<img width="1920" height="1080" alt="003" src="https://github.com/user-attachments/assets/a58dc74e-7208-4bc8-bd2e-96ce0ef20382" />
<br>
<img width="1920" height="1080" alt="004" src="https://github.com/user-attachments/assets/0f817212-d79d-481e-ab0c-996b869e6fbd" />
<br>
<img width="1920" height="1080" alt="005" src="https://github.com/user-attachments/assets/d665323f-2970-492e-87f1-4259925566fe" />
<br>

**ì‹¤í–‰ ê³¼ì • (ì˜ˆìƒ 10-15ë¶„):**
```
1. Design initialization [~1ë¶„]
2. Floorplanning         [~30ì´ˆ]
3. Placement             [~3ë¶„]
4. CTS                   [~2ë¶„]
5. Routing               [~5ë¶„]
6. Optimization          [~3ë¶„]
7. Report generation     [~30ì´ˆ]
```

#### 4-4. P&R ê²°ê³¼ í™•ì¸

```
cd ~/JSilicon2

# ìƒì„±ëœ íŒŒì¼
echo "=== Generated Files ==="
ls -lh results/def/tt_um_Jsilicon.def
ls -lh results/netlist/tt_um_Jsilicon_final.v

# Summary ë¦¬í¬íŠ¸
echo ""
echo "=== P&R Summary ==="
cat reports/pnr/summary.rpt
```

* DEF íŒŒì¼ì´ë€?
   * DEF (Design Exchange Format) íŒŒì¼ì€ ë¬¼ë¦¬ì  ë°°ì¹˜ ì •ë³´ë¥¼ ë‹´ê³  ìˆëŠ” íŒŒì¼ì…ë‹ˆë‹¤.

* ì£¼ìš” ë‚´ìš©
   * ì…€ ë°°ì¹˜ (Placement): ê° í‘œì¤€ ì…€ì˜ x, y ì¢Œí‘œ
   * ë¼ìš°íŒ… (Routing): ê¸ˆì† ë°°ì„  ì •ë³´
   * í•€ ìœ„ì¹˜: I/O í•€ì˜ ë¬¼ë¦¬ì  ìœ„ì¹˜
   * ë‹¤ì´ í¬ê¸°: ì¹©ì˜ ì‹¤ì œ ë¬¼ë¦¬ì  í¬ê¸°
   * ì „ì›/ê·¸ë¼ìš´ë“œ ë„¤íŠ¸ì›Œí¬: Power grid ì •ë³´


**ì£¼ìš” ë©”íŠ¸ë¦­:**

```
cd ~/JSilicon2

# 1. íƒ€ì´ë°
cat reports/pnr/timing_summary.rpt

# 2. ë©´ì 
cat reports/pnr/area_final.rpt

# 3. ì „ë ¥
head -30 reports/pnr/power_final.rpt
grep -i "total" reports/pnr/power_final.rpt

# 4. Violations
head -20 reports/pnr/violations.rpt
wc -l reports/pnr/violations.rpt

# 5. Summary (ì „ì²´)
less reports/pnr/summary.rpt

# 6. Geometry/Connectivity
cat reports/pnr/geometry.rpt
cat reports/pnr/connectivity.rpt

## ğŸ“ ìƒì„±ëœ ë¦¬í¬íŠ¸ íŒŒì¼ë“¤
reports/pnr/
â”œâ”€â”€ timing_summary.rpt    (4.5 KB)  - íƒ€ì´ë° ìš”ì•½
â”œâ”€â”€ timing_setup.rpt      (40 KB)   - Setup íƒ€ì´ë° ìƒì„¸
â”œâ”€â”€ timing_hold.rpt       (17 KB)   - Hold íƒ€ì´ë° ìƒì„¸
â”œâ”€â”€ area_final.rpt        (368 B)   - ë©´ì  ë¦¬í¬íŠ¸
â”œâ”€â”€ power_final.rpt       (7.8 KB)  - ì „ë ¥ ë¦¬í¬íŠ¸
â”œâ”€â”€ violations.rpt        (9.9 KB)  - Constraint violations
â”œâ”€â”€ geometry.rpt          (488 B)   - DRC ì²´í¬
â”œâ”€â”€ connectivity.rpt      (2.7 KB)  - ì—°ê²°ì„± ì²´í¬
â””â”€â”€ summary.rpt           (22 KB)   - ì „ì²´ ìš”ì•½
```

* quick_check.csh

```
################################################################################
# JSilicon P&R ê²°ê³¼ í™•ì¸ ê°€ì´ë“œ
# reports/pnr/ ë””ë ‰í† ë¦¬ì˜ ë¦¬í¬íŠ¸ ë¶„ì„
################################################################################

cd ~/JSilicon2

################################################################################
# 1. íƒ€ì´ë° ê²°ê³¼ í™•ì¸
################################################################################

echo "=========================================="
echo "1. íƒ€ì´ë° ê²°ê³¼"
echo "=========================================="

# 1-1. Timing Summary (ì „ì²´ ìš”ì•½)
echo ""
echo "=== Timing Summary (ì „ì²´) ==="
cat reports/pnr/timing_summary.rpt

# 1-2. Setup Timing (ìµœì•…ì˜ ê²½ë¡œ 10ê°œ)
echo ""
echo "=== Setup Timing (Critical Paths) ==="
head -50 reports/pnr/timing_setup.rpt

# 1-3. Hold Timing (ìµœì•…ì˜ ê²½ë¡œ 10ê°œ)
echo ""
echo "=== Hold Timing (Critical Paths) ==="
head -50 reports/pnr/timing_hold.rpt

# 1-4. Summary íŒŒì¼ì—ì„œ íƒ€ì´ë° ì •ë³´
echo ""
echo "=== Summary - Timing Section ==="
grep -A 20 "Timing" reports/pnr/summary.rpt

# WNS/TNS í™•ì¸
echo ""
echo "=== WNS/TNS (Worst/Total Negative Slack) ==="
grep -E "WNS|TNS|Slack" reports/pnr/summary.rpt

################################################################################
# 2. ë©´ì  ê²°ê³¼ í™•ì¸
################################################################################

echo ""
echo "=========================================="
echo "2. ë©´ì  ê²°ê³¼"
echo "=========================================="

# 2-1. Area Report (ìƒì„¸)
echo ""
echo "=== Area Report ==="
cat reports/pnr/area_final.rpt

# 2-2. Summaryì—ì„œ ë©´ì  ì •ë³´
echo ""
echo "=== Summary - Design Area ==="
grep -A 10 "Design Area" reports/pnr/summary.rpt

# 2-3. Cell Count
echo ""
echo "=== Cell Statistics ==="
grep -A 10 "Instance" reports/pnr/summary.rpt

# 2-4. Utilization
echo ""
echo "=== Core Utilization ==="
grep -i "utilization" reports/pnr/summary.rpt

################################################################################
# 3. ì „ë ¥ ê²°ê³¼ í™•ì¸
################################################################################

echo ""
echo "=========================================="
echo "3. ì „ë ¥ ê²°ê³¼"
echo "=========================================="

# 3-1. Power Summary
echo ""
echo "=== Power Summary ==="
head -30 reports/pnr/power_final.rpt

# 3-2. Total Power
echo ""
echo "=== Total Power ==="
grep -A 5 -i "total power" reports/pnr/power_final.rpt

# 3-3. Power by hierarchy
echo ""
echo "=== Power Breakdown ==="
grep -A 20 "Internal" reports/pnr/power_final.rpt

################################################################################
# 4. Violations í™•ì¸
################################################################################

echo ""
echo "=========================================="
echo "4. Constraint Violations"
echo "=========================================="

# 4-1. Violation ê°œìˆ˜ í™•ì¸
echo ""
echo "=== Violation Count ==="
wc -l reports/pnr/violations.rpt

# 4-2. Violations ë‚´ìš©
echo ""
echo "=== Violations (ì²« 30ì¤„) ==="
head -30 reports/pnr/violations.rpt

# 4-3. Setup/Hold Violations
echo ""
echo "=== Timing Violations ==="
grep -i "violated" reports/pnr/violations.rpt

################################################################################
# 5. Geometry & Connectivity í™•ì¸
################################################################################

echo ""
echo "=========================================="
echo "5. Physical Verification"
echo "=========================================="

# 5-1. Geometry Check
echo ""
echo "=== Geometry Violations ==="
cat reports/pnr/geometry.rpt

# 5-2. Connectivity Check
echo ""
echo "=== Connectivity Issues ==="
cat reports/pnr/connectivity.rpt

################################################################################
# 6. Summary Report (ì „ì²´ ê°œìš”)
################################################################################

echo ""
echo "=========================================="
echo "6. Overall Summary"
echo "=========================================="

# 6-1. Summary íŒŒì¼ ì „ì²´ (ì£¼ìš” ì„¹ì…˜ë§Œ)
echo ""
echo "=== Design Statistics ==="
grep -A 5 "Design Statistics" reports/pnr/summary.rpt

echo ""
echo "=== Instance Count ==="
grep -A 10 "Instance" reports/pnr/summary.rpt

echo ""
echo "=== Net Statistics ==="
grep -A 10 "Net" reports/pnr/summary.rpt

################################################################################
# 7. í•œëˆˆì— ë³´ê¸° (ìš”ì•½)
################################################################################

echo ""
echo "=========================================="
echo "7. í•µì‹¬ ê²°ê³¼ ìš”ì•½"
echo "=========================================="

echo ""
echo "íƒ€ì´ë°:"
echo "--------"
grep -E "setup|hold|WNS|TNS" reports/pnr/timing_summary.rpt | head -10

echo ""
echo "ë©´ì :"
echo "-----"
grep -A 3 "Total area" reports/pnr/area_final.rpt

echo ""
echo "ì „ë ¥:"
echo "-----"
grep "Total" reports/pnr/power_final.rpt | head -5

echo ""
echo "Violations:"
echo "-----------"
set viol_lines = `wc -l < reports/pnr/violations.rpt`
if ( $viol_lines > 1 ) then
    echo "âš  Found violations: $viol_lines"
else
    echo "âœ“ No violations"
endif

echo ""
echo "=========================================="

################################################################################
# ê°„ë‹¨ ë²„ì „ (ë¹ ë¥¸ í™•ì¸ìš©)
################################################################################

# ì•„ë˜ ëª…ë ¹ì–´ë“¤ì„ ê°œë³„ì ìœ¼ë¡œ ì‚¬ìš© ê°€ëŠ¥:

# íƒ€ì´ë°ë§Œ ë¹ ë¥´ê²Œ í™•ì¸
# cat reports/pnr/timing_summary.rpt

# ë©´ì ë§Œ ë¹ ë¥´ê²Œ í™•ì¸
# cat reports/pnr/area_final.rpt

# ì „ë ¥ë§Œ ë¹ ë¥´ê²Œ í™•ì¸
# head -20 reports/pnr/power_final.rpt

# Summary ì „ì²´ í™•ì¸
# less reports/pnr/summary.rpt

################################################################################
# grep í™œìš© ì˜ˆì œ
################################################################################

# Setup timingë§Œ
# grep -A 30 "Setup" reports/pnr/timing_summary.rpt

# Hold timingë§Œ
# grep -A 30 "Hold" reports/pnr/timing_summary.rpt

# íŠ¹ì • net ê²€ìƒ‰
# grep "clk" reports/pnr/timing_setup.rpt

# ì „ë ¥ì—ì„œ leakageë§Œ
# grep -i "leakage" reports/pnr/power_final.rpt

# Summaryì—ì„œ íŠ¹ì • ì„¹ì…˜
# grep -A 20 "Instance Count" reports/pnr/summary.rpt
```

---

### Step 5: ê²°ê³¼ ë¶„ì„ ë° ê²€ì¦

* ğŸ“‹ ëª©ì°¨
- [P&R ê²°ê³¼ ë¶„ì„](#pr-ê²°ê³¼-ë¶„ì„)
  - [1. íƒ€ì´ë° ë¶„ì„](#1-íƒ€ì´ë°-ë¶„ì„)
  - [2. ë©´ì  ë¶„ì„](#2-ë©´ì -ë¶„ì„)
  - [3. ì „ë ¥ ë¶„ì„](#3-ì „ë ¥-ë¶„ì„)
  - [4. Violations ë¶„ì„](#4-violations-ë¶„ì„)
  - [5. Physical Verification](#5-physical-verification)
- [ë””ë ‰í† ë¦¬ êµ¬ì¡°](#ë””ë ‰í† ë¦¬-êµ¬ì¡°)
- [ì‹¤í–‰ ë°©ë²•](#ì‹¤í–‰-ë°©ë²•)

---

#### ì‚¬ìš© ë„êµ¬
- **Synthesis**: Cadence Genus
- **Place & Route**: Cadence Innovus 23.13
- **Technology**: FreePDK45 (gscl45nm)
---

#### ë””ìì¸ ìŠ¤í™

#### ì¹© ì‚¬ì–‘
| í•­ëª© | ê°’ |
|------|-----|
| **Technology** | FreePDK45 (45nm) |
| **Die Size** | 74.86 Ã— 72.01 Î¼mÂ² |
| **Core Size** | 54.72 Ã— 51.87 Î¼mÂ² |
| **Total Area** | 1,828.86 Î¼mÂ² |
| **Cell Count** | 587 cells |
| **Utilization** | 64.4% |

#### í´ëŸ­ ì‚¬ì–‘
| í•­ëª© | ê°’ |
|------|-----|
| **Target Clock** | 200 MHz (5.0 ns) |
| **Clock Uncertainty** | 0.5 ns |

---

#### P&R ê²°ê³¼ ë¶„ì„

##### 5.1. íƒ€ì´ë° ë¶„ì„

###### ğŸ”´ Setup Timing (ìµœëŒ€ ë™ì‘ ì£¼íŒŒìˆ˜)

**Status**: âš ï¸ **VIOLATED** (ìµœì í™” í•„ìš”)

```
Worst Negative Slack (WNS): -0.011 ns
Critical Path: uio_in[4] â†’ core_inst_uart_inst/data_reg_reg[1]/D
```

**Critical Path ìƒì„¸**:
- **Start Point**: `uio_in[4]` (ì…ë ¥ í¬íŠ¸)
- **End Point**: `core_inst_uart_inst/data_reg_reg[1]/D` (UART ë°ì´í„° ë ˆì§€ìŠ¤í„°)
- **Path Delay**: 3.090 ns
- **Required Time**: 3.079 ns
- **Slack**: -0.011 ns (11 ps ìœ„ë°˜)

**íƒ€ì´ë° ë¶„ì„**:
```
Clock Rise Edge:              0.000 ns
+ Input Delay:                1.500 ns
+ Logic Delay:                1.590 ns (26 stages)
--------------------------------
Total Arrival Time:           3.090 ns

Clock Period:                 5.000 ns
- Setup Time:                 1.421 ns
- Uncertainty:                0.500 ns
--------------------------------
Required Time:                3.079 ns

Setup Slack:                 -0.011 ns âŒ
```

**Critical Path Breakdown** (ì£¼ìš” ê²Œì´íŠ¸):
1. `uio_in[4]` â†’ INVX2 (58 ps)
2. NAND2X1 (170 ps)
3. INVX8 (55 ps)
4. ALU ì—°ì‚° ê²½ë¡œ (ë‹¤ìˆ˜ì˜ AND/OR/XOR gates)
5. MUX2X1 (99 ps)
6. INVX1 (16 ps)
7. `data_reg_reg[1]` (DFFPOSX1)

**ê°œì„  ë°©ì•ˆ**:
- âœ… ì…ë ¥ ì§€ì—° ê°ì†Œ (í˜„ì¬ 1.5ns â†’ 1.0nsë¡œ ì¡°ì •)
- âœ… ALU ê²½ë¡œ íŒŒì´í”„ë¼ì¸ ì¶”ê°€
- âœ… í´ëŸ­ ì£¼íŒŒìˆ˜ í•˜í–¥ ì¡°ì • (200MHz â†’ 150MHz)
- âœ… ê²Œì´íŠ¸ í¬ê¸° ì¦ê°€ (INVX1 â†’ INVX2/INVX4)

###### ğŸ”´ Hold Timing (ìµœì†Œ ì§€ì—°)

**Status**: âš ï¸ **VIOLATED** (ë²„í¼ ì‚½ì… í•„ìš”)

```
Worst Hold Slack: -0.395 ns
Critical Path: core_inst_uart_inst/clock_count_reg[12]/Q â†’ /D
```

**Hold Path ìƒì„¸**:
- **Start Point**: `clock_count_reg[12]/Q` (UART í´ëŸ­ ì¹´ìš´í„°)
- **End Point**: `clock_count_reg[12]/D` (ë™ì¼ ë ˆì§€ìŠ¤í„°)
- **Path Delay**: 0.151 ns
- **Required Time**: 0.546 ns
- **Hold Slack**: -0.395 ns (395 ps ìœ„ë°˜)

**í™€ë“œ íƒ€ì„ ë¶„ì„**:
```
Clock Rise Edge:              0.000 ns
+ Clock Network Latency:      0.000 ns (Ideal)
--------------------------------
Beginpoint Arrival:           0.000 ns

DFFSR CLKâ†’Q:                  0.086 ns
+ HAX1 (Half Adder):          0.065 ns
--------------------------------
Arrival Time:                 0.151 ns

Hold Time:                    0.046 ns
+ Uncertainty:                0.500 ns
--------------------------------
Required Time:                0.546 ns

Hold Slack:                  -0.395 ns âŒ
```

**ê°œì„  ë°©ì•ˆ**:
- âœ… ì§€ì—° ì…€(Delay Cell) ì‚½ì…
- âœ… ë²„í¼ ì²´ì¸ ì¶”ê°€ (BUFX2/BUFX4)
- âœ… í´ëŸ­ íŠ¸ë¦¬ ìµœì í™” (CTS ì¬ì‹¤í–‰)

#### ğŸ“Š íƒ€ì´ë° ìš”ì•½

| Timing Check | WNS | TNS | Status |
|-------------|-----|-----|--------|
| Setup (Max) | -0.011 ns | - | âš ï¸ VIOLATED |
| Hold (Min) | -0.395 ns | - | âš ï¸ VIOLATED |

**ë‹¬ì„± ê°€ëŠ¥í•œ ìµœëŒ€ ì£¼íŒŒìˆ˜**:
```
Current Target: 200 MHz (5.0 ns)
Achievable:     ~162 MHz (6.17 ns)
  = 1 / (5.0ns + 0.011ns + margin)
```

* 1. WNS (Worst Negative Slack)
   * ìµœì•…ì˜ ìŒìˆ˜ ì—¬ìœ  ì‹œê°„
```
WNS = Required Time - Arrival Time
    = 3.079 ns - 3.090 ns  
    = -0.011 ns âŒ
```

* ì˜ë¯¸:
   * ê°€ì¥ ë‚˜ìœ(worst) íƒ€ì´ë° ìœ„ë°˜ ê²½ë¡œì˜ slack ê°’
   * ìŒìˆ˜ = íƒ€ì´ë° ìœ„ë°˜ (ì‹ í˜¸ê°€ ë„ˆë¬´ ëŠ¦ê²Œ ë„ì°©)
   * ì–‘ìˆ˜ = íƒ€ì´ë° ë§Œì¡± (ì‹ í˜¸ê°€ ì œì‹œê°„ì— ë„ì°©)

* ì§€ê¸ˆì˜ ê²½ìš°:

```
-0.011 ns = -11 ps ìœ„ë°˜
ì‹ í˜¸ê°€ 11 í”¼ì½”ì´ˆ ëŠ¦ê²Œ ë„ì°©í•¨
200MHzì—ì„œëŠ” ë™ì‘ ë¶ˆê°€ëŠ¥!
```

* 2. TNS (Total Negative Slack)
  * ì „ì²´ ìŒìˆ˜ ì—¬ìœ  ì‹œê°„ì˜ í•©
  * TNS = Î£(ëª¨ë“  ìŒìˆ˜ slack ê°’)

* ì˜ë¯¸: 
  * ìœ„ë°˜ëœ ëª¨ë“  ê²½ë¡œì˜ slackì„ í•©ì‚°
  * ì„¤ê³„ ì „ì²´ì˜ íƒ€ì´ë° ìœ„ë°˜ ì‹¬ê°ë„ í‰ê°€
  * ì—¬ê¸°ì„œëŠ” TNSë¥¼ ê³„ì‚°í•˜ì§€ ì•ŠìŒ

ğŸ“Š íƒ€ì´ë° ìœ„ë°˜ ì‹¬ê°ë„ ë¶„ë¥˜

| WNS ë²”ìœ„| ì‹¬ê°ë„| ì¡°ì¹˜| 
|:----:|:----:|:----:|
| > 0 ns | âœ… ì•ˆì „ | íƒ€ì´ë° ë§Œì¡±| 
| 0 ~ -0.05 ns| âš ï¸ ê²½ë¯¸| ì•½ê°„ì˜ ìµœì í™” í•„ìš”| 
| -0.05 ~ -0.2 ns| ğŸ”¶ ë³´í†µ| êµ¬ì¡°ì  ìˆ˜ì • í•„ìš”| 
| < -0.2 ns| ğŸ”´ ì‹¬ê°| ì„¤ê³„ ì¬ê²€í†  í•„ìš”| 
  * Setup WNS: -0.011 ns â†’ âš ï¸ ê²½ë¯¸í•œ ìœ„ë°˜
  * Hold WNS: -0.395 ns â†’ ğŸ”´ ì‹¬ê°í•œ ìœ„ë°˜!

---

##### 5.2. ë©´ì  ë¶„ì„

###### ğŸ“ ì¹© ë©´ì 

| êµ¬ë¶„ | í¬ê¸° (Î¼mÂ²) | ë¹„ìœ¨ |
|------|-----------|------|
| **Die Area** | 5,389.57 (74.86 Ã— 72.01) | 100% |
| **Core Area** | 2,838.33 (54.72 Ã— 51.87) | 52.7% |
| **Std Cell Area** | 1,828.86 | 33.9% |
| **Utilization** | - | 64.4% |

**ë©´ì  ê³„ì‚°**:
```
Die Area        = 74.86 Ã— 72.01 = 5,389.57 Î¼mÂ²
Core Area       = 54.72 Ã— 51.87 = 2,838.33 Î¼mÂ²
Std Cell Area   = 1,828.86 Î¼mÂ²
Core Margin     = 10.07 Î¼m (ê° ë©´)

Utilization = Std Cell Area / Core Area
            = 1,828.86 / 2,838.33
            = 64.4%
```

###### ğŸ“¦ ëª¨ë“ˆë³„ ë©´ì 

| Module | Instances | Area (Î¼mÂ²) | ë¹„ìœ¨ |
|--------|-----------|-----------|------|
| **Total** | 587 | 1,828.86 | 100% |
| UART_TX | 162 | 623.70 | 34.1% |
| DECODER | 1 | 10.33 | 0.6% |
| Others | 424 | 1,194.83 | 65.3% |

#### ğŸ”§ ì…€ íƒ€ì…ë³„ ë¶„í¬

| Cell Type | Count | Area (Î¼mÂ²) | í‰ê·  (Î¼mÂ²) |
|-----------|-------|-----------|-----------|
| **AND2X2** | 84 | 197.11 | 2.35 |
| **INVX2** | 85 | 119.67 | 1.41 |
| **FAX1** (Full Adder) | 19 | 169.42 | 8.92 |
| **HAX1** (Half Adder) | 15 | 77.43 | 5.16 |
| **INVX1** | 51 | 71.80 | 1.41 |
| **DFFSR** (Flip-Flop) | 34 | 351.04 | 10.33 |
| **AOI21X1** | 14 | 32.85 | 2.35 |
| **AOI22X1** | 10 | 28.16 | 2.82 |
| **DFFPOSX1** | 8 | 52.56 | 6.57 |
| **Others** | 267 | - | - |

**ì…€ ë¶„í¬ ë¶„ì„**:
- **ì¡°í•© ë…¼ë¦¬**: 70.3% (AND, OR, INV, AOI, XOR ë“±)
- **ìˆœì°¨ ë…¼ë¦¬**: 29.7% (DFF, DFFSR)
- **ì‚°ìˆ  ì—°ì‚°**: 14.5% (FAX1, HAX1 - Adder cells)

---

##### 5.3. ì „ë ¥ ë¶„ì„

###### âš¡ ì „ë ¥ ì†Œëª¨ ìš”ì•½

| êµ¬ë¶„ | ì „ë ¥ (mW) | ë¹„ìœ¨ |
|------|----------|------|
| **Internal Power** | 0.399 | 71.0% |
| **Switching Power** | 0.150 | 26.7% |
| **Leakage Power** | 0.013 | 2.3% |
| **Total Power** | **0.561 mW** | 100% |

**í´ëŸ­ ì£¼íŒŒìˆ˜**: 200 MHz  
**ì „ì› ì „ì••**: 1.1V

###### ğŸ“Š ì „ë ¥ ë¶„í¬ ìƒì„¸

**ë¸”ë¡ë³„ ì „ë ¥ ì†Œëª¨**:

| Block Type | Internal | Switching | Leakage | Total | ë¹„ìœ¨ |
|-----------|----------|-----------|---------|-------|------|
| **Sequential** | 0.256 mW | 0.012 mW | 0.004 mW | 0.272 mW | 48.4% |
| **Combinational** | 0.143 mW | 0.137 mW | 0.009 mW | 0.289 mW | 51.6% |
| **Clock** | 0 mW | 0 mW | 0 mW | 0 mW | 0% |

**ì „ë ¥ ë¶„ì„**:
```
Internal Power (Dynamic):
  - Sequential Logic:      0.256 mW (45.6%)
  - Combinational Logic:   0.143 mW (25.4%)

Switching Power:           0.150 mW (26.7%)
  - Data Switching:        0.137 mW
  - Clock Tree:            0.012 mW

Leakage Power:            0.013 mW (2.3%)
  - 45nm ê³µì • íŠ¹ì„±ìƒ ë‚®ì€ ëˆ„ì„¤ ì „ë¥˜
```

###### ğŸ”‹ ì „ë ¥ íš¨ìœ¨

| í•­ëª© | ê°’ |
|------|-----|
| **Power Density** | 0.104 mW/mmÂ² |
| **Energy per Cycle** | 2.81 pJ/cycle |
| **Power/Gate** | 0.96 Î¼W/gate |

**ê³„ì‚°**:
```
Power Density = Total Power / Die Area
              = 0.561 mW / 5,389.57 Î¼mÂ²
              = 0.104 mW/mmÂ²

Energy/Cycle  = Total Power / Frequency
              = 0.561 mW / 200 MHz
              = 2.81 pJ/cycle
```

###### ğŸŒŸ ìµœëŒ€ ì „ë ¥ ì†Œëª¨ ì¸ìŠ¤í„´ìŠ¤

```
Highest Average Power: 
  - core_inst_uart_inst/tx_reg (DFFSR): 8.68 Î¼W

Highest Leakage Power:
  - core_inst_uart_inst/tx_reg (DFFSR): 108.6 nW
```

---

##### 5.4. Violations ë¶„ì„

###### âš ï¸ Constraint Violations ìš”ì•½

**Total Violations**: 126 lines

**ì£¼ìš” ìœ„ë°˜ ì‚¬í•­**:

###### Setup Timing Violations (2ê±´)
```
1. core_inst_uart_inst/data_reg_reg[1]/D
   - Slack: -0.011 ns
   - Path: uio_in[4] â†’ UART data register

2. core_inst_uart_inst/data_reg_reg[2]/D
   - Slack: -0.010 ns
   - Path: Similar to above
```

**ì›ì¸ ë¶„ì„**:
- UART ëª¨ë“ˆì˜ ë°ì´í„° ê²½ë¡œê°€ ê¸´ ì¡°í•© ë…¼ë¦¬ë¥¼ í¬í•¨
- ì…ë ¥ ì§€ì—°(1.5ns)ì´ ê³¼ë„í•˜ê²Œ ì„¤ì •ë¨
- ALU ì—°ì‚° ê²½ë¡œ ìµœì í™” ë¶€ì¡±

##### Hold Timing Violations (ë‹¤ìˆ˜)
```
ì£¼ìš” ìœ„ë°˜:
- UART clock_count_reg ì²´ì¸
- Slack: -0.395 ns ~ -0.393 ns
```

**ì›ì¸ ë¶„ì„**:
- í´ëŸ­ íŠ¸ë¦¬ê°€ êµ¬ì¶•ë˜ì§€ ì•ŠìŒ (Ideal clock ì‚¬ìš©)
- ë ˆì§€ìŠ¤í„° ê°„ ê²½ë¡œê°€ ë„ˆë¬´ ì§§ìŒ (Half Adder ë‹¨ì¼ ë‹¨ê³„)
- ë²„í¼ ì‚½ì… í•„ìš”

###### ğŸ“‹ Violation ì¹´í…Œê³ ë¦¬

| Check Type | Count | Status |
|-----------|-------|--------|
| **max_delay/setup** | 2 | VIOLATED |
| **min_delay/hold** | ë‹¤ìˆ˜ | VIOLATED |
| **clock_period** | 0 | PASS |
| **skew** | 0 | PASS |
| **pulse_width** | 0 | PASS |

#### ğŸ”§ í•´ê²° ë°©ì•ˆ

**Setup Violations**:
1. âœ… í´ëŸ­ ì£¼íŒŒìˆ˜ í•˜í–¥ (200MHz â†’ 150MHz)
2. âœ… ì…ë ¥ ì§€ì—° ì¬ì¡°ì • (1.5ns â†’ 1.0ns)
3. âœ… ì¡°í•© ë…¼ë¦¬ íŒŒì´í”„ë¼ì´ë‹
4. âœ… ê²Œì´íŠ¸ ì‚¬ì´ì§• ìµœì í™”

**Hold Violations**:
1. âœ… CTS (Clock Tree Synthesis) ì¬ì‹¤í–‰
2. âœ… ì§€ì—° ì…€ ì‚½ì…
3. âœ… ë²„í¼ ì²´ì¸ ì¶”ê°€
4. âœ… `optDesign -postRoute -hold` ì‹¤í–‰

---

##### 5.5. Physical Verification

###### âœ… Geometry Check (DRC)

**Status**: âœ… **PASS** - No violations

```
DRC Summary:
  - Cells:      0 violations
  - SameNet:    0 violations
  - Wiring:     0 violations
  - Antenna:    0 violations
  - Short:      0 violations
  - Overlap:    0 violations

Result: No DRC violations were found âœ“
```

**ì˜ë¯¸**: 
- ëª¨ë“  ë ˆì´ì•„ì›ƒì´ FreePDK45 Design Ruleì„ ì¤€ìˆ˜
- Metal spacing, width, via ê·œì¹™ ë§Œì¡±
- ì œì¡° ê°€ëŠ¥í•œ ë ˆì´ì•„ì›ƒ

###### âš ï¸ Connectivity Check

**Status**: âš ï¸ **27 Issues** (Minor - Dangling Wires)

**ë°œê²¬ëœ ë¬¸ì œ**:
```
Power Net (vdd): 14 dangling wires
Ground Net (gnd): 13 dangling wires

Total: 27 dangling wire segments
```

**Dangling Wire ìœ„ì¹˜**:

**VDD Net** (14ê°œ):
```
Metal1 Layer (11ê°œ):
  - (64.790, 10.070) ~ (64.790, 59.470)
  - ê· ë“± ê°„ê²© (ì•½ 4.94 Î¼m)

Metal8 Layer (3ê°œ):
  - (53.290, 61.940)
  - (31.930, 61.940)
  - (10.570, 61.940)
```

**GND Net** (13ê°œ):
```
Metal1 Layer (10ê°œ):
  - (10.070, 12.540) ~ (10.070, 61.940)
  
Metal8 Layer (3ê°œ):
  - (64.290, 10.070)
  - (42.930, 10.070)
  - (21.570, 10.070)
```

**ì›ì¸ ë¶„ì„**:
- Power stripeì™€ core ê²½ê³„ ê°„ ì—°ê²° ëˆ„ë½
- Power ringì˜ ì¼ë¶€ ì„¸ê·¸ë¨¼íŠ¸ ë¯¸ì—°ê²°
- Standard cell row ëë‹¨ ì—°ê²° ë¬¸ì œ

**ì˜í–¥**:
- ğŸŸ¡ **Minor Issue**: ê¸°ëŠ¥ì—ëŠ” ì˜í–¥ ì—†ìŒ
- ì¼ë¶€ ì „ì› ê²½ë¡œ redundancy ê°ì†Œ
- IR dropì— ì•½ê°„ì˜ ì˜í–¥ ê°€ëŠ¥

**í•´ê²° ë°©ì•ˆ**:
```tcl
# Innovusì—ì„œ ìˆ˜ì •
editPowerVia -add_vias 1 -orthogonal_only 1
verifyConnectivity -type special
```

###### ğŸ“Š Physical Summary

| Check | Result | Details |
|-------|--------|---------|
| **DRC** | âœ… PASS | 0 violations |
| **LVS** | - | Not performed |
| **Connectivity** | âš ï¸ 27 issues | Dangling wires (non-critical) |
| **Antenna** | âœ… PASS | No violations |

---

###### ğŸ“ ë””ë ‰í† ë¦¬ êµ¬ì¡°

```
JSilicon2/
â”œâ”€â”€ tech/                          # Technology files
â”‚   â”œâ”€â”€ lef/
â”‚   â”‚   â””â”€â”€ gscl45nm.lef          # LEF (45nm)
â”‚   â””â”€â”€ lib/
â”‚       â””â”€â”€ gscl45nm.lib          # Liberty (45nm)
â”‚
â”œâ”€â”€ rtl/                           # RTL source files
â”‚   â”œâ”€â”€ tt_um_Jsilicon.v          # Top module
â”‚   â”œâ”€â”€ core.v                    # Core logic
â”‚   â”œâ”€â”€ alu.v                     # ALU
â”‚   â”œâ”€â”€ uart_tx.v                 # UART transmitter
â”‚   â””â”€â”€ decoder.v                 # Instruction decoder
â”‚
â”œâ”€â”€ scripts/                       # TCL scripts
â”‚   â”œâ”€â”€ genus/
â”‚   â”‚   â””â”€â”€ synthesis.tcl         # Synthesis script
â”‚   â””â”€â”€ innovus/
â”‚       â”œâ”€â”€ pnr_flow.tcl          # P&R main flow
â”‚       â””â”€â”€ mmmc.tcl              # MMMC setup
â”‚
â”œâ”€â”€ work/                          # Working directory
â”‚   â”œâ”€â”€ synthesis/                # Synthesis outputs
â”‚   â””â”€â”€ pnr/                      # P&R database
â”‚       â”œâ”€â”€ jsilicon_placed.enc   # After placement
â”‚       â”œâ”€â”€ jsilicon_cts.enc      # After CTS
â”‚       â””â”€â”€ jsilicon_final.enc    # Final design
â”‚
â”œâ”€â”€ results/                       # Final outputs
â”‚   â”œâ”€â”€ netlist/
â”‚   â”‚   â”œâ”€â”€ tt_um_Jsilicon_synth.v      # Post-synthesis netlist
â”‚   â”‚   â””â”€â”€ tt_um_Jsilicon_final.v      # Post-P&R netlist
â”‚   â””â”€â”€ def/
â”‚       â””â”€â”€ tt_um_Jsilicon.def          # Final DEF
â”‚
â””â”€â”€ reports/                       # Reports
    â”œâ”€â”€ synthesis/
    â”‚   â”œâ”€â”€ area.rpt
    â”‚   â”œâ”€â”€ power.rpt
    â”‚   â””â”€â”€ timing.rpt
    â””â”€â”€ pnr/
        â”œâ”€â”€ timing_summary.rpt    # íƒ€ì´ë° ìš”ì•½
        â”œâ”€â”€ timing_setup.rpt      # Setup ìƒì„¸
        â”œâ”€â”€ timing_hold.rpt       # Hold ìƒì„¸
        â”œâ”€â”€ area_final.rpt        # ë©´ì 
        â”œâ”€â”€ power_final.rpt       # ì „ë ¥
        â”œâ”€â”€ violations.rpt        # Violations
        â”œâ”€â”€ geometry.rpt          # DRC
        â”œâ”€â”€ connectivity.rpt      # ì—°ê²°ì„±
        â””â”€â”€ summary.rpt           # ì „ì²´ ìš”ì•½
```

---

##### ğŸ“Š ì„±ëŠ¥ ìš”ì•½

| í•­ëª© | íƒ€ê²Ÿ | ì‹¤ì œ | Status |
|------|------|------|--------|
| **í´ëŸ­ ì£¼íŒŒìˆ˜** | 200 MHz | ~162 MHz | âš ï¸ |
| **ì „ë ¥ ì†Œëª¨** | < 1 mW | 0.561 mW | âœ… |
| **ë©´ì ** | < 0.01 mmÂ² | 0.0054 mmÂ² | âœ… |
| **ì…€ ìˆ˜** | - | 587 cells | - |
| **Setup Timing** | 0 violations | 2 violations | âš ï¸ |
| **Hold Timing** | 0 violations | ë‹¤ìˆ˜ | âš ï¸ |
| **DRC** | 0 violations | 0 violations | âœ… |

---

##### ğŸ”„ ê°œì„  ì‚¬í•­

###### ìš°ì„ ìˆœìœ„ 1 (Critical)
- [ ] Setup timing violation í•´ê²°
  - í´ëŸ­ ì£¼íŒŒìˆ˜ ì¡°ì •: 200MHz â†’ 150MHz
  - ì…ë ¥ ì§€ì—° ì¬ì„¤ì •: 1.5ns â†’ 1.0ns
  
- [ ] Hold timing violation í•´ê²°
  - CTS ì¬ì‹¤í–‰ (í˜„ì¬ ideal clock ì‚¬ìš©)
  - ì§€ì—° ì…€ ì‚½ì…

###### ìš°ì„ ìˆœìœ„ 2 (Important)
- [ ] Power grid dangling wire ìˆ˜ì •
  - Power stripe ì—°ê²° ë³´ê°•
  - Via ì¶”ê°€

###### ìš°ì„ ìˆœìœ„ 3 (Nice to have)
- [ ] ë©´ì  ìµœì í™”
  - Utilization 64% â†’ 70% ì¦ê°€ ê°€ëŠ¥
  
- [ ] ì „ë ¥ ìµœì í™”
  - Clock gating ì¶”ê°€
  - Multi-Vt cell í™œìš©

---

##### ğŸ“š GDS ìƒì„± ë‹¨ê³„ë³„ ìˆ˜ë™ ì‹¤í–‰

###### Step 1: íƒ€ì´ë° ìµœì í™” (í•„ìˆ˜)
```csh
cd ~/JSilicon2/work/pnr
innovus
```

```tcl
# ë””ìì¸ ë³µì›
restoreDesign jsilicon_final.enc.dat tt_um_Jsilicon

# íƒ€ì´ë° ìµœì í™”
setOptMode -effort high
setOptMode -usefulSkew true
setOptMode -fixHoldAllowSetupTnsDegrade false

optDesign -postRoute -setup
optDesign -postRoute -hold
optDesign -postRoute -drv

# í™•ì¸
report_timing -late -max_paths 5
report_timing -early -max_paths 5

# ì €ì¥
saveDesign jsilicon_final_opt.enc

exit
```

###### Step 2: LVS ê²€ì¦
```csh
cd ~/JSilicon2/work/pnr
innovus -init ../../scripts/innovus/run_lvs.tcl

# ê²°ê³¼ í™•ì¸
cat ../../results/lvs/lvs_summary.rpt
```

```
#!/bin/tcsh
###############################################################################
# LVS (Layout vs Schematic) Check Script
# File: scripts/innovus/run_lvs.tcl
###############################################################################

set DESIGN_NAME "tt_um_Jsilicon"
set project_root [file normalize ../../]

puts "=========================================="
puts "LVS (Layout vs Schematic) Check"
puts "Design: $DESIGN_NAME"
puts "=========================================="
puts ""

###############################################################################
# 1. ë””ìì¸ ë³µì›
###############################################################################

puts "1. Loading design..."

# ìµœì í™”ëœ ë””ìì¸ ìš°ì„ , ì—†ìœ¼ë©´ final ì‚¬ìš©
if { [file exists jsilicon_optimized.enc.dat] } {
    restoreDesign jsilicon_optimized.enc.dat $DESIGN_NAME
    puts "  âœ“ Loaded: jsilicon_optimized.enc.dat"
} elseif { [file exists jsilicon_final.enc.dat] } {
    restoreDesign jsilicon_final.enc.dat $DESIGN_NAME
    puts "  âœ“ Loaded: jsilicon_final.enc.dat"
} else {
    puts "  âœ— Error: No design database found!"
    exit 1
}

fit
puts ""

###############################################################################
# 2. ë””ë ‰í† ë¦¬ ì¤€ë¹„
###############################################################################

set lvs_dir $project_root/results/lvs
file mkdir $lvs_dir

puts "2. LVS directory: $lvs_dir"
puts ""

###############################################################################
# 3. Layout Netlist ì¶”ì¶œ
###############################################################################

puts "=========================================="
puts "3. Extracting Layout Netlist"
puts "=========================================="

# SPICE netlist ì¶”ì¶œ
set layout_netlist $lvs_dir/layout_extracted.sp

puts "  Extracting to: $layout_netlist"

saveNetlist -excludeLeafCell \
    -includePhysicalInst \
    -includePowerGround \
    $layout_netlist

puts "  âœ“ Layout netlist extracted"
puts ""

# Verilog netlistë„ ì¶”ì¶œ
set layout_verilog $lvs_dir/layout_extracted.v

saveNetlist $layout_verilog

puts "  âœ“ Verilog netlist: $layout_verilog"
puts ""

###############################################################################
# 4. Source Netlist í™•ì¸
###############################################################################

puts "=========================================="
puts "4. Source Netlist"
puts "=========================================="

set source_netlist $project_root/results/netlist/tt_um_Jsilicon_final.v

if { [file exists $source_netlist] } {
    puts "  âœ“ Source: $source_netlist"
} else {
    puts "  âš  Warning: Final netlist not found"
    set source_netlist $project_root/results/netlist/tt_um_Jsilicon_synth.v
    if { [file exists $source_netlist] } {
        puts "  âœ“ Using synthesis netlist: $source_netlist"
    } else {
        puts "  âœ— Error: No source netlist found!"
        exit 1
    }
}
puts ""

###############################################################################
# 5. ì¸ìŠ¤í„´ìŠ¤ ì¹´ìš´íŠ¸ ë¹„êµ
###############################################################################

puts "=========================================="
puts "5. Instance Count Comparison"
puts "=========================================="

# Layout ì¸ìŠ¤í„´ìŠ¤ ê°œìˆ˜
set layout_insts [llength [dbGet top.insts]]
puts "  Layout instances:  $layout_insts cells"

# Source netlist íŒŒì‹± (ê°„ë‹¨ ì¶”ì •)
catch {
    set fp [open $source_netlist r]
    set content [read $fp]
    close $fp
    
    # Verilog instance íŒ¨í„´ ë§¤ì¹­
    set inst_count 0
    foreach line [split $content "\n"] {
        if {[regexp {^\s*[A-Z][A-Z0-9_]+\s+[a-z_]} $line]} {
            incr inst_count
        }
    }
    puts "  Source instances:  ~$inst_count (estimated)"
    
    # ë¹„êµ
    set diff [expr abs($layout_insts - $inst_count)]
    if { $diff < 50 } {
        puts "  âœ“ Instance count similar (diff: $diff)"
    } else {
        puts "  âš  Instance count difference: $diff"
    }
}

puts ""

###############################################################################
# 6. Net ì¹´ìš´íŠ¸ ë¹„êµ
###############################################################################

puts "=========================================="
puts "6. Net Count Comparison"
puts "=========================================="

set layout_nets [llength [dbGet top.nets]]
puts "  Layout nets:       $layout_nets"

# Special nets
set special_nets [dbGet top.nets.isSpecial 1 -e]
if { $special_nets != "" } {
    set special_count [llength $special_nets]
} else {
    set special_count 0
}
puts "  Special nets:      $special_count (Power/Ground)"

set signal_nets [expr $layout_nets - $special_count]
puts "  Signal nets:       $signal_nets"

puts ""

###############################################################################
# 7. Connectivity Verification
###############################################################################

puts "=========================================="
puts "7. Connectivity Verification"
puts "=========================================="

# ì „ì²´ connectivity
puts "  Checking general connectivity..."
verifyConnectivity -noAntenna \
    -noUnroutedNet \
    -report $lvs_dir/connectivity_check.rpt

puts "  âœ“ Report: connectivity_check.rpt"

# Power/Ground connectivity
puts "  Checking P/G connectivity..."
verifyConnectivity -type special \
    -report $lvs_dir/pg_connectivity.rpt

puts "  âœ“ Report: pg_connectivity.rpt"

puts ""

###############################################################################
# 8. Pin Placement Check
###############################################################################

puts "=========================================="
puts "8. Pin Placement Check"
puts "=========================================="

# Pin ê°œìˆ˜ í™•ì¸
set all_terms [dbGet top.terms -e]
if { $all_terms != "" } {
    set pin_count [llength $all_terms]
    puts "  Total I/O pins: $pin_count"
    
    # Unplaced pin í™•ì¸ (ê°„ë‹¨í•œ ë°©ë²•)
    set unplaced_count 0
    foreach term $all_terms {
        set is_placed [dbGet ${term}.isPlaced -e]
        if { $is_placed == "0" || $is_placed == "" } {
            incr unplaced_count
        }
    }
    
    if { $unplaced_count > 0 } {
        puts "  âš  Unplaced pins: $unplaced_count"
    } else {
        puts "  âœ“ All pins placed"
    }
} else {
    puts "  (No I/O pins found)"
}

puts ""

###############################################################################
# 9. ìƒì„¸ í†µê³„
###############################################################################

puts "=========================================="
puts "9. Design Statistics"
puts "=========================================="

# Cell íƒ€ì…ë³„ ì¹´ìš´íŠ¸ (ê°„ë‹¨í•œ ë°©ë²•)
puts "  Cell Type Distribution:"

# ëª¨ë“  ì¸ìŠ¤í„´ìŠ¤ ê°€ì ¸ì˜¤ê¸°
set all_insts [dbGet top.insts -e]

if { $all_insts != "" } {
    # Cell íƒ€ì…ë³„ë¡œ ê·¸ë£¹í™”
    array set cell_types {}
    
    foreach inst $all_insts {
        set cell_name [dbGet ${inst}.cell.name -e]
        if { $cell_name != "" && $cell_name != "0x0" } {
            if { ![info exists cell_types($cell_name)] } {
                set cell_types($cell_name) 0
            }
            incr cell_types($cell_name)
        }
    }
    
    # ì¹´ìš´íŠ¸ë³„ë¡œ ì •ë ¬í•˜ì—¬ ìƒìœ„ 10ê°œ ì¶œë ¥
    set sorted_list {}
    foreach {cell count} [array get cell_types] {
        lappend sorted_list [list $cell $count]
    }
    set sorted_list [lsort -integer -decreasing -index 1 $sorted_list]
    
    set display_count 0
    foreach item $sorted_list {
        set cell [lindex $item 0]
        set count [lindex $item 1]
        puts "    [format %-20s $cell]: $count"
        incr display_count
        if { $display_count >= 10 } break
    }
} else {
    puts "    (No instances found)"
}

puts ""

# Port ê°œìˆ˜
set port_count [llength [dbGet top.terms -e]]
puts "  I/O Ports:         $port_count"

# ë©´ì 
set total_area [dbGet top.fPlan.area -e]
if { $total_area != "" && $total_area != "0x0" } {
    puts "  Total Area:        [format %.2f $total_area] Î¼mÂ²"
}

puts ""

###############################################################################
# 10. LVS Summary Report ìƒì„±
###############################################################################

puts "=========================================="
puts "10. Generating LVS Summary"
puts "=========================================="

set summary_file $lvs_dir/lvs_summary.rpt
set fp [open $summary_file w]

puts $fp "=============================================================================="
puts $fp "LVS (Layout vs Schematic) Summary Report"
puts $fp "=============================================================================="
puts $fp "Design:       $DESIGN_NAME"
puts $fp "Date:         [clock format [clock seconds]]"
puts $fp "Database:     [file tail [pwd]]"
puts $fp "=============================================================================="
puts $fp ""
puts $fp "1. INSTANCE COUNT"
puts $fp "   Layout instances:     $layout_insts cells"
puts $fp ""
puts $fp "2. NET COUNT"
puts $fp "   Total nets:           $layout_nets"
puts $fp "   Signal nets:          $signal_nets"
puts $fp "   Power/Ground nets:    $special_count"
puts $fp ""
puts $fp "3. I/O PORTS"
puts $fp "   Total ports:          $port_count"
puts $fp ""
puts $fp "4. AREA"
if { $total_area != "" && $total_area != "0x0" } {
    puts $fp "   Total area:           [format %.2f $total_area] Î¼mÂ²"
} else {
    puts $fp "   Total area:           N/A"
}
puts $fp ""
puts $fp "5. TOP CELL TYPES (by count)"

# sorted_list ì‚¬ìš© (ì„¹ì…˜ 9ì—ì„œ ìƒì„±í•œ ë³€ìˆ˜)
set count 0
foreach item $sorted_list {
    set cell [lindex $item 0]
    set num [lindex $item 1]
    puts $fp [format "   %-20s %5d" $cell $num]
    incr count
    if { $count >= 15 } break
}

puts $fp ""
puts $fp "6. NETLISTS"
puts $fp "   Layout (extracted):   $layout_netlist"
puts $fp "   Layout (Verilog):     $layout_verilog"
puts $fp "   Source (reference):   $source_netlist"
puts $fp ""
puts $fp "7. CONNECTIVITY CHECKS"
puts $fp "   General connectivity: connectivity_check.rpt"
puts $fp "   P/G connectivity:     pg_connectivity.rpt"
puts $fp ""
puts $fp "8. VERIFICATION STATUS"

# Connectivity ë¦¬í¬íŠ¸ íŒŒì‹±í•˜ì—¬ ë¬¸ì œ í™•ì¸
set has_issues 0
catch {
    set fp_conn [open $lvs_dir/connectivity_check.rpt r]
    set conn_content [read $fp_conn]
    close $fp_conn
    
    if {[regexp -nocase "problem|error|violation" $conn_content]} {
        puts $fp "   âš  Issues found - Review connectivity reports"
        set has_issues 1
    } else {
        puts $fp "   âœ“ No connectivity issues detected"
    }
}

puts $fp ""
puts $fp "9. NEXT STEPS"
if { $has_issues } {
    puts $fp "   - Review detailed connectivity reports"
    puts $fp "   - Fix any dangling wires or shorts"
    puts $fp "   - Re-run LVS after fixes"
} else {
    puts $fp "   - Compare extracted vs source netlist manually"
    puts $fp "   - For formal LVS, use Calibre or Assura:"
    puts $fp "     * Export GDS: streamOut tt_um_Jsilicon.gds"
    puts $fp "     * Run Calibre LVS with rule deck"
}
puts $fp ""
puts $fp "=============================================================================="
puts $fp "NOTE: This is a basic connectivity check using Innovus."
puts $fp "      For production tapeout, use formal LVS tools (Calibre/Assura)."
puts $fp "=============================================================================="

close $fp

puts "  âœ“ Summary: $summary_file"
puts ""

###############################################################################
# 11. ê²°ê³¼ ì¶œë ¥
###############################################################################

puts "=========================================="
puts "âœ“âœ“âœ“ LVS Check Complete âœ“âœ“âœ“"
puts "=========================================="
puts ""
puts "Generated Files:"
puts "  $lvs_dir/lvs_summary.rpt"
puts "  $lvs_dir/layout_extracted.sp"
puts "  $lvs_dir/layout_extracted.v"
puts "  $lvs_dir/connectivity_check.rpt"
puts "  $lvs_dir/pg_connectivity.rpt"
puts "  $lvs_dir/pin_placement.rpt"
puts ""
puts "Review Summary:"
puts "  cat $lvs_dir/lvs_summary.rpt"
puts ""
puts "Check Connectivity:"
puts "  cat $lvs_dir/connectivity_check.rpt"
puts ""
puts "For GDS export (Calibre LVS):"
puts "  streamOut $lvs_dir/tt_um_Jsilicon.gds \\"
puts "    -mapFile ../../tech/lef/gds.map"
puts ""
puts "=========================================="

exit
```

* ê²°ê³¼í™”ë©´

```

==========================================
10. Generating LVS Summary
==========================================
  âœ“ Summary: /home/student001/JSilicon2/results/lvs/lvs_summary.rpt

==========================================
âœ“âœ“âœ“ LVS Check Complete âœ“âœ“âœ“
==========================================

Generated Files:
  /home/student001/JSilicon2/results/lvs/lvs_summary.rpt
  /home/student001/JSilicon2/results/lvs/layout_extracted.sp
  /home/student001/JSilicon2/results/lvs/layout_extracted.v
  /home/student001/JSilicon2/results/lvs/connectivity_check.rpt
  /home/student001/JSilicon2/results/lvs/pg_connectivity.rpt
  /home/student001/JSilicon2/results/lvs/pin_placement.rpt

Review Summary:
  cat /home/student001/JSilicon2/results/lvs/lvs_summary.rpt

Check Connectivity:
  cat /home/student001/JSilicon2/results/lvs/connectivity_check.rpt

For GDS export (Calibre LVS):
  streamOut /home/student001/JSilicon2/results/lvs/tt_um_Jsilicon.gds \
    -mapFile ../../tech/lef/gds.map

==========================================

*** Memory Usage v#2 (Current mem = 2266.172M, initial mem = 839.172M) ***
*** Message Summary: 214 warning(s), 4 error(s)

--- Ending "Innovus" (totcpu=0:00:28.4, real=0:00:30.0, mem=2266.2M) ---

```

```

[student001@gjchamber pnr]$ cat ../../results/lvs/lvs_summary.rpt
==============================================================================
LVS (Layout vs Schematic) Summary Report
==============================================================================
Design:       tt_um_Jsilicon
Date:         Tue Nov 18 12:14:54 KST 2025
Database:     pnr
==============================================================================

1. INSTANCE COUNT
   Layout instances:     587 cells

2. NET COUNT
   Total nets:           704
   Signal nets:          702
   Power/Ground nets:    2

3. I/O PORTS
   Total ports:          43

4. AREA
   Total area:           5390.67 Î¼mÂ²

5. TOP CELL TYPES (by count)
   OR2X2                  106
   INVX2                   85
   AND2X2                  84
   INVX1                   51
   OAI21X1                 43
   MUX2X1                  43
   DFFSR                   34
   NOR3X1                  23
   FAX1                    19
   NAND2X1                 17
   HAX1                    15
   XNOR2X1                 14
   AOI21X1                 14
   XOR2X1                  13
   AOI22X1                 10

6. NETLISTS
   Layout (extracted):   /home/student001/JSilicon2/results/lvs/layout_extracted.sp
   Layout (Verilog):     /home/student001/JSilicon2/results/lvs/layout_extracted.v
   Source (reference):   /home/student001/JSilicon2/results/netlist/tt_um_Jsilicon_final.v

7. CONNECTIVITY CHECKS
   General connectivity: connectivity_check.rpt
   P/G connectivity:     pg_connectivity.rpt

8. VERIFICATION STATUS
   âš  Issues found - Review connectivity reports

9. NEXT STEPS
   - Review detailed connectivity reports
   - Fix any dangling wires or shorts
   - Re-run LVS after fixes

```

###### Step 3: DRC í™•ì¸
```tcl
innovus

restoreDesign jsilicon_final_opt.enc.dat tt_um_Jsilicon

file mkdir ../../reports/drc
verifyGeometry -report ../../reports/drc/geometry_final.rpt

exit
```

```

innovus 3> verifyGeometry -report ../../reports/drc/geometry_final.rpt
 *** Starting Verify Geometry (MEM: 2984.0) ***

**WARN: (IMPVFG-257):   setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2080
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 362.6M)

1
```

###### Step 4: RC Extraction
```tcl
innovus

restoreDesign jsilicon_final_opt.enc.dat tt_um_Jsilicon

file mkdir ../../results/extraction

extractRC
rcOut -spef ../../results/extraction/tt_um_Jsilicon.spef
write_sdf -version 3.0 ../../results/extraction/tt_um_Jsilicon.sdf

saveDesign jsilicon_extracted.enc

exit
```

```
innovus 4> file mkdir ../../results/extraction
innovus 5> extractRC
Extraction called for design 'tt_um_Jsilicon' of instances=587 and nets=704 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):  The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design tt_um_Jsilicon.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):  The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):  Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /home/student001/JSilicon2/work/pnr/innovus_temp_91111_465e4ac5-b2c6-4aaa-bb81-8d6131065257_gjchamber_student001_KfoLAy/tt_um_Jsilicon_91111_465e4ac5-b2c6-4aaa-bb81-8d6131065257_Mnde6h.rcdb.d  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3354.6M)
Extracted 10.0289% (CPU Time= 0:00:00.0  MEM= 3402.7M)
**WARN: (IMPEXT-2882):  Unable to find the resistance for via 'M2_M1_via' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Extracted 20.0217% (CPU Time= 0:00:00.0  MEM= 3402.7M)
Extracted 30.0325% (CPU Time= 0:00:00.0  MEM= 3402.7M)
Extracted 40.0253% (CPU Time= 0:00:00.1  MEM= 3402.7M)
Extracted 50.0361% (CPU Time= 0:00:00.1  MEM= 3402.7M)
Extracted 60.0289% (CPU Time= 0:00:00.1  MEM= 3402.7M)
Extracted 70.0217% (CPU Time= 0:00:00.1  MEM= 3402.7M)
**WARN: (IMPEXT-2882):  Unable to find the resistance for via 'M3_M2_via' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Extracted 80.0325% (CPU Time= 0:00:00.1  MEM= 3402.7M)
Extracted 90.0253% (CPU Time= 0:00:00.1  MEM= 3402.7M)
**WARN: (IMPEXT-2882):  Unable to find the resistance for via 'M4_M3_via' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Extracted 100% (CPU Time= 0:00:00.1  MEM= 3402.7M)
Number of Extracted Resistors     : 8754
Number of Extracted Ground Cap.   : 9306
Number of Extracted Coupling Cap. : 14588
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3378.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 3378.656M)
false
innovus 6> rcOut -spef ../../results/extraction/tt_um_Jsilicon.spef
RC Out has the following PVT Info:
   RC-typical
Dumping Spef file.....
Printing D_NET...
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 %
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 3378.7M)
innovus 7> write_sdf -version 3.0 ../../results/extraction/tt_um_Jsilicon.sdf
**WARN: (SDF-808):      The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: tt_um_Jsilicon
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2353.84)
Initializing multi-corner resistance tables ...
siFlow : Timing analysis mode is single, using late cdB files
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 636
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 704,  93.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2393.92 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2393.16 CPU=0:00:00.4 REAL=0:00:00.0)
Save waveform /home/student001/JSilicon2/work/pnr/innovus_temp_91111_465e4ac5-b2c6-4aaa-bb81-8d6131065257_gjchamber_student001_KfoLAy/.AAE_IKffn8/.AAE_91111_465e4ac5-b2c6-4aaa-bb81-8d6131065257/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2394.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2394.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2373.89)
**DIAG: Timing query is performed without necessary timing update!
Glitch Analysis: View VIEW_TYPICAL -- Total Number of Nets Skipped = 0.
Glitch Analysis: View VIEW_TYPICAL -- Total Number of Nets Analyzed = 636.
Total number of fetched objects 636
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 704,  12.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2391.07 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2391.07 CPU=0:00:00.1 REAL=0:00:00.0)
innovus 8> saveDesign jsilicon_extracted.enc
The in-memory database contained RC information but was not saved. To save
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large,
so it should only be saved when it is really desired.
#% Begin save design ... (date=11/18 12:22:47, mem=2361.3M)
% Begin Save ccopt configuration ... (date=11/18 12:22:47, mem=2361.3M)
% End Save ccopt configuration ... (date=11/18 12:22:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2363.0M, current mem=2363.0M)
% Begin Save netlist data ... (date=11/18 12:22:47, mem=2380.3M)
Writing Binary DB to jsilicon_extracted.enc.dat/tt_um_Jsilicon.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/18 12:22:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2380.4M, current mem=2380.4M)
Saving symbol-table file ...
Saving congestion map file jsilicon_extracted.enc.dat/tt_um_Jsilicon.route.congmap.gz ...
% Begin Save AAE data ... (date=11/18 12:22:47, mem=2380.9M)
Saving AAE Data ...
% End Save AAE data ... (date=11/18 12:22:47, total cpu=0:00:00.2, real=0:00:00.0, peak res=2440.4M, current mem=2381.5M)
Saving preference file jsilicon_extracted.enc.dat/gui.pref.tcl ...
Saving mode setting ...
**WARN: (IMPMF-5054):   fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
Saving global file ...
% Begin Save floorplan data ... (date=11/18 12:22:47, mem=2387.1M)
Saving floorplan file ...
Convert 0 swires and 0 svias from compressed groups
% End Save floorplan data ... (date=11/18 12:22:48, total cpu=0:00:00.0, real=0:00:01.0, peak res=2387.5M, current mem=2387.5M)
Saving PG file jsilicon_extracted.enc.dat/tt_um_Jsilicon.pg.gz, version#2, (Created by Innovus v23.13-s082_1 on Tue Nov 18 12:22:48 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3175.2M) ***
*info - save blackBox cells to lef file jsilicon_extracted.enc.dat/tt_um_Jsilicon.bbox.lef
Saving Drc markers ...
... 27 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=11/18 12:22:48, mem=2387.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/18 12:22:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=2387.6M, current mem=2387.6M)
% Begin Save routing data ... (date=11/18 12:22:48, mem=2387.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3175.2M) ***
% End Save routing data ... (date=11/18 12:22:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=2387.8M, current mem=2387.8M)
Saving property file jsilicon_extracted.enc.dat/tt_um_Jsilicon.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3178.2M) ***
#Saving pin access data to file jsilicon_extracted.enc.dat/tt_um_Jsilicon.apa ...
% Begin Save power constraints data ... (date=11/18 12:22:48, mem=2388.4M)
% End Save power constraints data ... (date=11/18 12:22:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=2388.4M, current mem=2388.4M)
Generated self-contained design jsilicon_extracted.enc.dat
#% End save design ... (date=11/18 12:22:48, total cpu=0:00:01.3, real=0:00:01.0, peak res=2440.4M, current mem=2389.6M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary
WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
*** Message Summary: 1 warning(s), 0 error(s)

0
innovus 9>

```


###### Step 5: ìµœì¢… ë¦¬í¬íŠ¸
```tcl
innovus

restoreDesign jsilicon_extracted.enc.dat tt_um_Jsilicon

file mkdir ../../reports/final

report_timing -late > ../../reports/final/timing_summary.rpt
report_power > ../../reports/final/power.rpt
report_area > ../../reports/final/area.rpt
summaryReport -outfile ../../reports/final/summary.rpt

exit
```

```
innovus 10> file mkdir ../../reports/final
innovus 11> report_timing -late > ../../reports/final/timing_summary.rpt
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: tt_um_Jsilicon
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2420.84)
Total number of fetched objects 636
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 704,  90.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2429.05 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2429.05 CPU=0:00:00.2 REAL=0:00:00.0)
Save waveform /home/student001/JSilicon2/work/pnr/innovus_temp_91111_465e4ac5-b2c6-4aaa-bb81-8d6131065257_gjchamber_student001_KfoLAy/.AAE_IKffn8/.AAE_91111_465e4ac5-b2c6-4aaa-bb81-8d6131065257/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2429.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2429.2M)
Starting SI iteration 2
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2423.17)
Total number of fetched objects 636
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 704,  1.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2427.17 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2427.17 CPU=0:00:00.0 REAL=0:00:00.0)
innovus 12> report_power > ../../reports/final/power.rpt
innovus 13> report_area > ../../reports/final/area.rpt
innovus 14>
innovus 14> summaryReport -outfile ../../reports/final/summary.rpt
Start to collect the design information.
Build netlist information for Cell tt_um_Jsilicon.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ...
Analyze netlist ...
Generate no-driven nets information report.
Analyze timing ...
Analyze floorplan/placement ...
Analysis Routing ...
Report saved in file ../../reports/final/summary.rpt
innovus 15>

```


###### Step 6: GDS ìƒì„± ğŸ‰

```tcl
innovus
restoreDesign jsilicon_extracted.enc.dat tt_um_Jsilicon

file mkdir ../../results/gds

# GDS ìƒì„±
file mkdir ../../results/gds
streamOut ../../results/gds/tt_um_Jsilicon.gds

~~ ì´í•˜ëŠ” ì‹¤í–‰í•˜ì§€ ë§ˆì‹œë¡œ ~~
streamOut ../../results/gds/tt_um_Jsilicon.gds \
    -mapFile ../../tech/lef/gds.map \
    -stripes 1 \
    -units 1000 \
    -mode ALL

exit
```

```

innovus 18> file mkdir ../../results/gds
innovus 19> streamOut ../../results/gds/tt_um_Jsilicon.gds
Parse flat map file 'streamOut.map'
Writing GDSII file ...
        ****** db unit per micron = 2000 ******
        ****** output gds2 file unit per micron = 2000 ******
        ****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Convert 0 swires and 0 svias from compressed groups
Output for via structure generation total number 14
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    212                             COMP
    213                          DIEAREA
    206                          metal10
    196                             via9
    205                          metal10
    185                           metal9
    195                             via9
    175                             via8
    204                          metal10
    184                           metal9
    164                           metal8
    8                             metal1
    22                              via1
    2                            contact
    64                              via3
    44                              via2
    5                            contact
    43                              via2
    23                              via1
    1                            contact
    9                             metal1
    29                            metal2
    50                            metal3
    10                            metal1
    30                            metal2
    71                            metal4
    11                            metal1
    51                            metal3
    31                            metal2
    65                              via3
    26                              via1
    85                              via4
    52                            metal3
    32                            metal2
    72                            metal4
    92                            metal5
    47                              via2
    3                            contact
    86                              via4
    106                             via5
    200                          metal10
    161                           metal8
    78                            metal4
    38                            metal2
    58                            metal3
    97                            metal5
    117                           metal6
    53                            metal3
    14                            metal1
    73                            metal4
    93                            metal5
    113                           metal6
    198                          metal10
    178                           metal9
    158                           metal8
    75                            metal4
    36                            metal2
    16                            metal1
    55                            metal3
    119                           metal6
    68                              via3
    24                              via1
    4                            contact
    107                             via5
    127                             via6
    182                           metal9
    59                            metal3
    79                            metal4
    99                            metal5
    118                           metal6
    138                           metal7
    173                             via8
    70                              via3
    90                              via4
    109                             via5
    129                             via6
    202                          metal10
    183                           metal9
    163                           metal8
    143                           metal7
    190                             via9
    170                             via8
    67                              via3
    48                              via2
    28                              via1
    87                              via4
    131                             via6
    180                           metal9
    160                           metal8
    101                           metal5
    121                           metal6
    141                           metal7
    35                            metal2
    74                            metal4
    94                            metal5
    114                           metal6
    134                           metal7
    176                           metal9
    156                           metal8
    13                            metal1
    33                            metal2
    77                            metal4
    116                           metal6
    136                           metal7
    197                          metal10
    177                           metal9
    157                           metal8
    54                            metal3
    34                            metal2
    15                            metal1
    98                            metal5
    137                           metal7
    203                          metal10
    159                           metal8
    80                            metal4
    100                           metal5
    120                           metal6
    139                           metal7
    199                          metal10
    179                           metal9
    57                            metal3
    37                            metal2
    17                            metal1
    76                            metal4
    96                            metal5
    140                           metal7
    201                          metal10
    181                           metal9
    162                           metal8
    122                           metal6
    142                           metal7
    45                              via2
    6                            contact
    25                              via1
    89                              via4
    128                             via6
    148                             via7
    169                             via8
    66                              via3
    46                              via2
    7                            contact
    27                              via1
    110                             via5
    149                             via7
    194                             via9
    91                              via4
    111                             via5
    130                             via6
    150                             via7
    171                             via8
    112                             via5
    132                             via6
    151                             via7
    191                             via9
    69                              via3
    49                              via2
    88                              via4
    108                             via5
    152                             via7
    192                             via9
    172                             via8
    133                             via6
    153                             via7
    193                             via9
    174                             via8
    154                             via7
    56                            metal3
    12                            metal1
    95                            metal5
    115                           metal6
    135                           metal7
    155                           metal8
    18                            metal1
    19                            metal1
    39                            metal2
    60                            metal3
    20                            metal1
    40                            metal2
    81                            metal4
    21                            metal1
    61                            metal3
    41                            metal2
    62                            metal3
    42                            metal2
    82                            metal4
    102                           metal5
    210                          metal10
    63                            metal3
    83                            metal4
    103                           metal5
    123                           metal6
    208                          metal10
    188                           metal9
    168                           metal8
    84                            metal4
    104                           metal5
    124                           metal6
    144                           metal7
    186                           metal9
    166                           metal8
    126                           metal6
    146                           metal7
    207                          metal10
    187                           metal9
    167                           metal8
    147                           metal7
    209                          metal10
    189                           metal9
    105                           metal5
    125                           metal6
    145                           metal7
    165                           metal8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                            587

Ports/Pins                             0

Nets                                5684
    metal layer metal1               712
    metal layer metal2              3368
    metal layer metal3              1501
    metal layer metal4               103

    Via Instances                   3229

Special Nets                          28
    metal layer metal1                22
    metal layer metal8                 6

    Via Instances                    462

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                 647
    metal layer metal1               101
    metal layer metal2               473
    metal layer metal3                71
    metal layer metal4                 2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
innovus 20>
c
```

##### ğŸ“Š ìµœì¢… íŒŒì¼ í™•ì¸
```csh
# GDS íŒŒì¼
ls -lh ~/JSilicon2/results/gds/tt_um_Jsilicon.gds

# ì˜ˆìƒ í¬ê¸°: 100KB ~ 10MB

# ê¸°íƒ€ íŒŒì¼
ls -lh ~/JSilicon2/results/extraction/
ls -lh ~/JSilicon2/reports/final/
```

```
# GDS íŒŒì¼ í™•ì¸
ls -lh ~/JSilicon2/results/gds/tt_um_Jsilicon.gds

# ì¶œë ¥: í¬ê¸° 564K 
-rw-r--r-- 1 student001 student001 564K Nov 18 12:28 /home/student001/JSilicon2/results/gds/tt_um_Jsilicon.gds

# íŒŒì¼ íƒ€ì…
file ~/JSilicon2/results/gds/tt_um_Jsilicon.gds
# ì¶œë ¥:
/home/student001/JSilicon2/results/gds/tt_um_Jsilicon.gds: GDSII Stream file version 3.0

# ì••ì¶• (ì„ íƒ)
gzip -k ~/JSilicon2/results/gds/tt_um_Jsilicon.gds
```

---

##### ğŸ“Š ì˜ˆìƒ GDS í¬ê¸°
```
ì •ìƒ ë²”ìœ„: 100KB ~ 10MB

JSilicon ì˜ˆìƒ:
  - Cell count: ~600
  - Area: 1829 Î¼mÂ²
  - ì˜ˆìƒ GDS: 300KB ~ 1MB
  
âš ï¸ 50KB ë¯¸ë§Œ: ë¬¸ì œ ìˆìŒ
âœ“ 100KB ì´ìƒ: ì •ìƒ
```

---

##### ğŸ“ ìµœì¢… Deliverables
```
í•„ìˆ˜ ì œì¶œ íŒŒì¼:
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
1. tt_um_Jsilicon.gds          â† GDS (Layout)
2. tt_um_Jsilicon_final.v      â† Netlist
3. tt_um_Jsilicon.spef         â† Parasitic
4. summary_final.rpt           â† Summary
5. gscl45nm.lef                â† Technology

ë³´ì¡° íŒŒì¼:
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
6. timing_summary.rpt          â† Timing
7. power.rpt                   â† Power
8. area.rpt                    â† Area
9. geometry_final.rpt          â† DRC
10. connectivity_check.rpt     â† LVS
```

---

#### âœ… Tape-out ì²´í¬ë¦¬ìŠ¤íŠ¸
```
ìµœì¢… í™•ì¸ ì‚¬í•­:
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

â–¡ Timing
  â–¡ Setup WNS > 0 ns  (ë˜ëŠ” < -0.05ns)
  â–¡ Hold WNS > 0 ns   (ë˜ëŠ” < -0.05ns)
  
â–¡ Physical
  â–¡ DRC: 0 violations
  â–¡ LVS: Clean
  â–¡ Connectivity: OK (minor issues í—ˆìš©)
  
â–¡ Files
  â–¡ GDS íŒŒì¼ ìƒì„±ë¨
  â–¡ íŒŒì¼ í¬ê¸° ì •ìƒ (>100KB)
  
â–¡ Reports
  â–¡ ëª¨ë“  ë¦¬í¬íŠ¸ ìƒì„±ë¨
  â–¡ Summary í™•ì¸
  
â–¡ Documentation
  â–¡ Pin list ì¤€ë¹„
  â–¡ Design spec ì¤€ë¹„
```

## ğŸ‰ ê²°ê³¼ í™•ì¸

```csh
# íƒ€ì´ë°
cat ~/JSilicon2/reports/final/timing_summary.rpt

# ì „ë ¥
cat ~/JSilicon2/reports/final/power.rpt

# ë©´ì 
cat ~/JSilicon2/reports/final/area.rpt

# ìš”ì•½
cat ~/JSilicon2/reports/final/summary.rpt

# GDS ì •ë³´
ls -lh ~/JSilicon2/results/gds/tt_um_Jsilicon.gds
```

~~# Violations~~
~~cat ~/JSilicon2/reports/final/violations.rpt~~

~~# DRC~~
~~cat ~/JSilicon2/reports/final/geometry_final.rpt~~

# [Skip] JSilicon íƒ€ì´ë° ìœ„ë°˜ í•´ê²° ê°€ì´ë“œ (Timing Violation Fix Guide)

* í•„ìš”í•œ íŒŒì¼
```
tt_um_Jsilicon_synth_optimized.sdc
fix_timing.tcl
```

* í˜„ì¬ ìƒíƒœ
```
Setup WNS:  -0.011 ns (200MHz)
Hold WNS:   -0.395 ns

Target: Setup & Hold violations ëª¨ë‘ í•´ê²°
```

* ìˆ˜ì • ë°©ë²• 1: SDC íŒŒì¼ ìˆ˜ì •
   * íŒŒì¼: work/synthesis/tt_um_Jsilicon_synth.sdc

```
# í˜„ì¬ ì„¤ì •
-------------------
create_clock -name clk -period 5.0 [get_ports clk]         # 200MHz
set_clock_uncertainty 0.5 [get_clocks clk]
set_input_delay -clock clk -max 1.5 [all_inputs]          # 1.5ns


# ìˆ˜ì • í›„ (ì˜µì…˜ A: 150MHz)
-------------------
create_clock -name clk -period 6.67 [get_ports clk]        # 150MHz
set_clock_uncertainty 0.5 [get_clocks clk]
set_input_delay -clock clk -max 1.0 [all_inputs]          # 1.0ns
set_output_delay -clock clk -max 1.0 [all_outputs]


# ìˆ˜ì • í›„ (ì˜µì…˜ B: 160MHz - ë” ë„ì „ì )
-------------------
create_clock -name clk -period 6.25 [get_ports clk]        # 160MHz
set_clock_uncertainty 0.5 [get_clocks clk]
set_input_delay -clock clk -max 1.0 [all_inputs]
set_output_delay -clock clk -max 1.0 [all_outputs]
```

* ìˆ˜ì • ë°©ë²• 2: íƒ€ì´ë° ìµœì í™” ìŠ¤í¬ë¦½íŠ¸
   * íŒŒì¼: scripts/innovus/fix_timing.tcl (ìƒˆë¡œ ìƒì„±)

```
#!/bin/tcsh
################################################################################
# íƒ€ì´ë° ìµœì í™” ìŠ¤í¬ë¦½íŠ¸
################################################################################

# 1. ê¸°ì¡´ ë””ìì¸ ë³µì›
restoreDesign jsilicon_final.enc.dat tt_um_Jsilicon

puts "=========================================="
puts "íƒ€ì´ë° ìµœì í™” ì‹œì‘"
puts "=========================================="

################################################################################
# Setup Timing ê°œì„ 
################################################################################

puts "1. Setup Timing ìµœì í™”..."

# ìµœì í™” ëª¨ë“œ ì„¤ì •
setOptMode -addInstancePrefix OPT_SETUP
setOptMode -fixFanoutLoad true
setOptMode -usefulSkew true
setOptMode -effort high

# Setup ìµœì í™” ì‹¤í–‰
optDesign -postRoute -setup -drv

puts "  âœ“ Setup ìµœì í™” ì™„ë£Œ"

################################################################################
# Hold Timing ê°œì„ 
################################################################################

puts "2. Hold Timing ìµœì í™”..."

# Hold ìµœì í™” ëª¨ë“œ
setOptMode -addInstancePrefix OPT_HOLD
setOptMode -fixHoldAllowSetupTnsDegrade false

# Hold ìµœì í™” ì‹¤í–‰
optDesign -postRoute -hold

puts "  âœ“ Hold ìµœì í™” ì™„ë£Œ"

################################################################################
# íƒ€ì´ë° ì¬í™•ì¸
################################################################################

puts "3. íƒ€ì´ë° ì¬í™•ì¸..."

# Setup timing
report_timing -late -max_paths 10 > reports_opt/timing_setup_fixed.rpt

# Hold timing
report_timing -early -max_paths 10 > reports_opt/timing_hold_fixed.rpt

# Summary
report_timing -late > reports_opt/timing_summary_fixed.rpt

################################################################################
# ìµœì¢… ì €ì¥
################################################################################

puts "4. ìµœì í™”ëœ ë””ìì¸ ì €ì¥..."

saveDesign work/pnr/jsilicon_optimized.enc

# DEF ì €ì¥
defOut -floorplan -netlist -routing results/def/tt_um_Jsilicon_optimized.def

# Netlist ì €ì¥
saveNetlist results/netlist/tt_um_Jsilicon_optimized.v

puts ""
puts "=========================================="
puts "âœ“ íƒ€ì´ë° ìµœì í™” ì™„ë£Œ"
puts "=========================================="
puts ""
puts "ê²°ê³¼ í™•ì¸:"
puts "  cat reports_opt/timing_summary_fixed.rpt"
puts ""

exit
```

* ìˆ˜ì • ë°©ë²• 3: CTS ì¬ì‹¤í–‰
   * íŒŒì¼: scripts/innovus/run_cts.tcl (ìƒˆë¡œ ìƒì„±)
```
#!/bin/tcsh
################################################################################
# Clock Tree Synthesis ìŠ¤í¬ë¦½íŠ¸
################################################################################

# 1. ê¸°ì¡´ ë””ìì¸ ë³µì› (Placement ë‹¨ê³„)
restoreDesign jsilicon_placed.enc.dat tt_um_Jsilicon

puts "=========================================="
puts "Clock Tree Synthesis ì¬ì‹¤í–‰"
puts "=========================================="

################################################################################
# CTS ì„¤ì •
################################################################################

puts "1. CTS ì„¤ì •..."

# ì‚¬ìš©í•  ë²„í¼/ì¸ë²„í„° ì§€ì •
set_ccopt_property buffer_cells {BUFX2 BUFX4}
set_ccopt_property inverter_cells {INVX1 INVX2 INVX4}

# CTS ëª©í‘œ ì„¤ì •
set_ccopt_property target_max_trans 0.2
set_ccopt_property target_skew 0.1

puts "  âœ“ CTS ì„¤ì • ì™„ë£Œ"

################################################################################
# CTS ì‹¤í–‰
################################################################################

puts "2. CTS ì‹¤í–‰..."

# Clock tree spec ìƒì„±
create_ccopt_clock_tree_spec -immediate

# CTS ì‹¤í–‰
catch {
    ccopt_design
} result

if { $result == 0 } {
    puts "  âœ“ CTS ì„±ê³µ"
} else {
    puts "  âš  CTS ì‹¤íŒ¨ - clock_opt_designìœ¼ë¡œ ì¬ì‹œë„"
    
    # ëŒ€ì•ˆ: clock_opt_design ì‚¬ìš©
    clock_opt_design
}

################################################################################
# Post-CTS ìµœì í™”
################################################################################

puts "3. Post-CTS ìµœì í™”..."

# ìµœì í™” ëª¨ë“œ ì„¤ì •
setOptMode -addInstancePrefix OPT_CTS
setOptMode -effort high

# Post-CTS ìµœì í™”
optDesign -postCTS

puts "  âœ“ Post-CTS ìµœì í™” ì™„ë£Œ"

################################################################################
# Hold Timing ìˆ˜ì •
################################################################################

puts "4. Hold Timing ìˆ˜ì •..."

# Hold ìµœì í™”
setOptMode -fixHoldAllowSetupTnsDegrade false
optDesign -postCTS -hold

puts "  âœ“ Hold ìµœì í™” ì™„ë£Œ"

################################################################################
# ì €ì¥
################################################################################

puts "5. CTS ê²°ê³¼ ì €ì¥..."

saveDesign work/pnr/jsilicon_cts_fixed.enc

puts ""
puts "=========================================="
puts "âœ“ CTS ì¬ì‹¤í–‰ ì™„ë£Œ"
puts "=========================================="

# ë‹¤ìŒ ë‹¨ê³„ ê³„ì† (Routing)
source ../../scripts/innovus/continue_pnr.tcl
```

* ìˆ˜ì • ë°©ë²• 4: ì „ì²´ í”Œë¡œìš° ì¬ì‹¤í–‰
   * íŒŒì¼: scripts/innovus/pnr_flow_optimized.tcl
```
ê¸°ì¡´ pnr_flow.tcl ìˆ˜ì • ì‚¬í•­:

1) SDC íŒŒì¼ ê²½ë¡œë¥¼ ìƒˆë¡œìš´ íŒŒì¼ë¡œ ë³€ê²½
-------------------
# ê¸°ì¡´
set init_mmmc_file $project_root/scripts/innovus/mmmc.tcl

# mmmc.tcl ë‚´ì—ì„œ:
set sdc_file $project_root/work/synthesis/tt_um_Jsilicon_synth_optimized.sdc


2) CTS ì„¹ì…˜ ê°•í™”
-------------------
# Step 5: Clock Tree Synthesis ìˆ˜ì •

puts "Step 5: Clock Tree Synthesis"

# CTS ì„¤ì • ê°•í™”
set_ccopt_property buffer_cells {BUFX2 BUFX4}
set_ccopt_property inverter_cells {INVX1 INVX2 INVX4}
set_ccopt_property target_max_trans 0.2
set_ccopt_property target_skew 0.1
set_ccopt_property use_inverters true

# CTS ì‹¤í–‰
create_ccopt_clock_tree_spec -immediate
ccopt_design

# Hold ìµœì í™” ì¶”ê°€
setOptMode -fixHoldAllowSetupTnsDegrade false
optDesign -postCTS -hold


3) Post-Route ìµœì í™” ê°•í™”
-------------------
# Step 8: Post-Route Optimization ìˆ˜ì •

puts "Step 8: Post-Route Optimization"

# Setup & Hold ë™ì‹œ ìµœì í™”
setOptMode -effort high
setOptMode -usefulSkew true

optDesign -postRoute -setup
optDesign -postRoute -hold

# ì¶”ê°€ ìµœì í™”
optDesign -postRoute -drv
```

* ì‹¤í–‰ ìˆœì„œ
  * ë°©ë²• A: ë¹ ë¥¸ ìˆ˜ì • (ê¸°ì¡´ ê²°ê³¼ í™œìš©)
-------------------
1. SDC íŒŒì¼ ìˆ˜ì •
   * cd ~/JSilicon2/work/synthesis
   * vi tt_um_Jsilicon_synth.sdc
   * í´ëŸ­ ì£¼ê¸°: 5.0 â†’ 6.67 (150MHz)
   * ì…ë ¥ ì§€ì—°: 1.5 â†’ 1.0

2. íƒ€ì´ë° ìµœì í™” ì‹¤í–‰
   * cd ~/JSilicon2/work/pnr
   * innovus -init ../../scripts/innovus/fix_timing.tcl

* ë°©ë²• B: CTS ì¬ì‹¤í–‰
-------------------
  * 1. SDC íŒŒì¼ ìˆ˜ì • (ìœ„ì™€ ë™ì¼)

  * 2. CTS ì¬ì‹¤í–‰
   * cd ~/JSilicon2/work/pnr
   * innovus -init ../../scripts/innovus/run_cts.tcl


* ë°©ë²• C: ì „ì²´ ì¬ì‹¤í–‰ (ê°€ì¥ í™•ì‹¤)
-------------------
* 1. ìƒˆë¡œìš´ SDC íŒŒì¼ ìƒì„±
   * cp work/synthesis/tt_um_Jsilicon_synth.sdc \
      * work/synthesis/tt_um_Jsilicon_synth_optimized.sdc
   
   * vi work/synthesis/tt_um_Jsilicon_synth_optimized.sdc
   * ìˆ˜ì • ì ìš©

* 2. Synthesis ì¬ì‹¤í–‰
   * cd ~/JSilicon2/work/synthesis
   * genus -f ../../scripts/genus/synthesis.tcl

* 3. P&R ì¬ì‹¤í–‰
   * cd ~/JSilicon2/work/pnr
   * innovus -init ../../scripts/innovus/pnr_flow_optimized.tcl

* ì˜ˆìƒ ê²°ê³¼

* ìˆ˜ì • ì „:
  * Setup WNS: -0.011 ns @ 200MHz
  * Hold WNS:  -0.395 ns

* ìˆ˜ì • í›„ (150MHz + CTS):
  * Setup WNS: +0.5 ~ +1.0 ns (ì—¬ìœ  í™•ë³´)
  * Hold WNS:  +0.1 ~ +0.2 ns (Pass)


* í™•ì¸ ë°©ë²•

* # íƒ€ì´ë° í™•ì¸
* cat reports_opt/timing_summary_fixed.rpt

* # WNS ì¶”ì¶œ
* grep -i "slack" reports_opt/timing_summary_fixed.rpt

* # ìƒì„¸ ê²½ë¡œ
* less reports_opt/timing_setup_fixed.rpt
* less reports_opt/timing_hold_fixed.rpt

---

## ğŸ“ˆ ë‹¤ìŒ ë‹¨ê³„

1. **íƒ€ì´ë° ìµœì í™”**
   ```tcl
   # Innovusì—ì„œ
   restoreDesign jsilicon_final.enc
   optDesign -postRoute -setup -hold
   saveDesign jsilicon_final_opt.enc
   ```

2. **Clock Tree Synthesis**
   ```tcl
   set_ccopt_property buffer_cells {BUFX2 BUFX4}
   set_ccopt_property inverter_cells {INVX1 INVX2}
   clock_opt_design
   ```

3. **ê²€ì¦**
   - LVS (Layout vs Schematic)
   - Parasitic extraction
   - Post-layout simulation

4. **GDS ìƒì„±**
   ```tcl
   streamOut final.gds -mapFile gds.map -merge
   ```

```
################################################################################
# JSilicon ìµœì¢… ê²€ì¦ ë° GDS ìƒì„± í”Œë¡œìš°
# Complete Verification and Tape-out Flow
################################################################################

========================================
ì‘ì—… ë””ë ‰í† ë¦¬ ë° ìˆœì„œ
========================================
```

* ëª¨ë“  ì‘ì—…ì€ ë‹¤ìŒ ë””ë ‰í† ë¦¬ì—ì„œ ìˆ˜í–‰:
```
  ~/JSilicon2/work/pnr

ê¸°ë³¸ êµ¬ì¡°:
  ~/JSilicon2/
  â”œâ”€â”€ work/pnr/              â† ì—¬ê¸°ì„œ ì‘ì—…!
  â”‚   â”œâ”€â”€ *.enc.dat          (checkpoint íŒŒì¼ë“¤)
  â”‚   â””â”€â”€ innovus.cmd        (ëª…ë ¹ íˆìŠ¤í† ë¦¬)
  â”œâ”€â”€ scripts/innovus/
  â”‚   â”œâ”€â”€ fix_timing.tcl
  â”‚   â”œâ”€â”€ run_lvs.tcl
  â”‚   â””â”€â”€ run_cts.tcl
  â”œâ”€â”€ results/
  â”‚   â”œâ”€â”€ gds/               (ìµœì¢… GDS)
  â”‚   â”œâ”€â”€ lvs/               (LVS ê²°ê³¼)
  â”‚   â””â”€â”€ netlist/
  â”œâ”€â”€ reports/
  â”‚   â””â”€â”€ pnr_optimized/     (ìµœì í™” í›„ ë¦¬í¬íŠ¸)
  â””â”€â”€ tech/
      â””â”€â”€ lef/
          â””â”€â”€ gds.map
```

```
========================================
STEP 1: íƒ€ì´ë° ìµœì í™”
========================================

ë””ë ‰í† ë¦¬: ~/JSilicon2/work/pnr

ë°©ë²• A: ìŠ¤í¬ë¦½íŠ¸ ì‚¬ìš© (ê¶Œì¥)
-------------------
cd ~/JSilicon2/work/pnr
innovus -init ../../scripts/innovus/fix_timing.tcl |& tee timing_opt.log

# ê²°ê³¼ í™•ì¸
cat ../../reports/pnr_optimized/timing_summary_fixed.rpt


ë°©ë²• B: ëŒ€í™”í˜•ìœ¼ë¡œ ì‹¤í–‰
-------------------
cd ~/JSilicon2/work/pnr
innovus

# Innovus ì½˜ì†”ì—ì„œ:
restoreDesign jsilicon_final.enc.dat tt_um_Jsilicon

# Setup & Hold ìµœì í™”
setOptMode -effort high
setOptMode -usefulSkew true
setOptMode -fixHoldAllowSetupTnsDegrade false

optDesign -postRoute -setup
optDesign -postRoute -hold

# íƒ€ì´ë° í™•ì¸
report_timing -late -max_paths 5
report_timing -early -max_paths 5

# ì €ì¥
saveDesign jsilicon_final_opt.enc

# ë¦¬í¬íŠ¸
report_timing -late > ../../reports/pnr_optimized/timing_opt.rpt

exit
```
```
========================================
STEP 2: Clock Tree Synthesis (ì¬ì‹¤í–‰)
========================================

ë””ë ‰í† ë¦¬: ~/JSilicon2/work/pnr

â€» ì£¼ì˜: ì´ë¯¸ CTSê°€ ì™„ë£Œëœ ìƒíƒœë¼ë©´ ì´ ë‹¨ê³„ëŠ” SKIP ê°€ëŠ¥
â€» Hold violationì´ ì‹¬ê°í•˜ë©´ CTS ì¬ì‹¤í–‰ í•„ìš”

ë°©ë²•: Placement ë‹¨ê³„ë¶€í„° ì¬ì‹œì‘
-------------------
cd ~/JSilicon2/work/pnr
innovus

# Placement ë‹¨ê³„ ë³µì›
restoreDesign jsilicon_placed.enc.dat tt_um_Jsilicon

# CTS ì„¤ì •
set_ccopt_property buffer_cells {BUFX2 BUFX4}
set_ccopt_property inverter_cells {INVX1 INVX2 INVX4}
set_ccopt_property target_max_trans 0.2
set_ccopt_property target_skew 0.1

# CTS ì‹¤í–‰
create_ccopt_clock_tree_spec -immediate
ccopt_design

# Post-CTS ìµœì í™”
optDesign -postCTS
optDesign -postCTS -hold

# ì €ì¥
saveDesign jsilicon_cts_new.enc

# ë¼ìš°íŒ… ê³„ì†
routeDesign
optDesign -postRoute

# ìµœì¢… ì €ì¥
saveDesign jsilicon_final_cts.enc

exit
```
```
========================================
STEP 3: LVS (Layout vs Schematic)
========================================

ë””ë ‰í† ë¦¬: ~/JSilicon2/work/pnr

ë°©ë²• A: ìŠ¤í¬ë¦½íŠ¸ ì‚¬ìš© (ê¶Œì¥)
-------------------
cd ~/JSilicon2/work/pnr
innovus -init ../../scripts/innovus/run_lvs.tcl |& tee lvs.log

# ê²°ê³¼ í™•ì¸
cat ../../results/lvs/lvs_summary.rpt
cat ../../results/lvs/connectivity_check.rpt


ë°©ë²• B: ëŒ€í™”í˜•ìœ¼ë¡œ ì‹¤í–‰
-------------------
cd ~/JSilicon2/work/pnr
innovus

# ìµœì í™”ëœ ë””ìì¸ ë³µì›
restoreDesign jsilicon_final_opt.enc.dat tt_um_Jsilicon

# LVS ë””ë ‰í† ë¦¬ ìƒì„±
file mkdir ../../results/lvs

# Layout netlist ì¶”ì¶œ
saveNetlist -excludeLeafCell \
    -includePhysicalInst \
    -includePowerGround \
    ../../results/lvs/layout_extracted.sp

# Connectivity check
verifyConnectivity -report ../../results/lvs/connectivity.rpt

# P/G connectivity
verifyConnectivity -type special \
    -report ../../results/lvs/pg_connectivity.rpt

exit
```
```
========================================
STEP 4: Parasitic Extraction
========================================

ë””ë ‰í† ë¦¬: ~/JSilicon2/work/pnr

ë°©ë²•: Innovus ë‚´ì¥ RC Extraction
-------------------
cd ~/JSilicon2/work/pnr
innovus

# ë””ìì¸ ë³µì›
restoreDesign jsilicon_final_opt.enc.dat tt_um_Jsilicon

# RC Extraction ë””ë ‰í† ë¦¬
file mkdir ../../results/extraction

# Extract RC parasitics
extractRC

# SPEF íŒŒì¼ ìƒì„±
rcOut -spef ../../results/extraction/tt_um_Jsilicon.spef

# SDF íŒŒì¼ ìƒì„± (íƒ€ì´ë° ë°±-ì–´ë…¸í…Œì´ì…˜ìš©)
write_sdf -version 3.0 \
    ../../results/extraction/tt_um_Jsilicon.sdf

# ì €ì¥
saveDesign jsilicon_extracted.enc

exit
```
# SPEF íŒŒì¼ í™•ì¸
```
ls -lh ../../results/extraction/
```
```
========================================
STEP 5: Post-Layout Simulation (ì„ íƒ)
========================================

ë””ë ‰í† ë¦¬: ~/JSilicon2/work/simulation

â€» ì´ ë‹¨ê³„ëŠ” Verilog ì‹œë®¬ë ˆì´í„° í•„ìš” (VCS, NC-Verilog, ModelSim ë“±)
â€» SPEFë¥¼ ì‚¬ìš©í•œ ë°±-ì–´ë…¸í…Œì´ì…˜ ì‹œë®¬ë ˆì´ì…˜

ì¤€ë¹„ë¬¼:
  1. Post-P&R netlist: results/netlist/tt_um_Jsilicon_final.v
  2. SDF file: results/extraction/tt_um_Jsilicon.sdf
  3. Testbench: rtl/tb/testbench.v

ì‹¤í–‰ ì˜ˆì‹œ (VCS):
-------------------
cd ~/JSilicon2/work/simulation

# ì»´íŒŒì¼
vcs -full64 \
    -timescale=1ns/1ps \
    ../../results/netlist/tt_um_Jsilicon_final.v \
    ../../rtl/tb/testbench.v \
    -sdf max:../../results/extraction/tt_um_Jsilicon.sdf

# ì‹¤í–‰
./simv +vcs+dumpvars

# íŒŒí˜• í™•ì¸
dve -vpd vcdplus.vpd &
```
```
========================================
STEP 6: GDS ìƒì„± (Tape-out)
========================================

ë””ë ‰í† ë¦¬: ~/JSilicon2/work/pnr

ë°©ë²•: streamOut ì‚¬ìš©
-------------------
cd ~/JSilicon2/work/pnr
innovus

# ìµœì¢… ë””ìì¸ ë³µì›
restoreDesign jsilicon_final_opt.enc.dat tt_um_Jsilicon

# GDS ë””ë ‰í† ë¦¬ ìƒì„±
file mkdir ../../results/gds

# GDS Map íŒŒì¼ í™•ì¸
# íŒŒì¼ ìœ„ì¹˜: ../../tech/lef/gds.map

# GDS ìƒì„±
streamOut ../../results/gds/tt_um_Jsilicon.gds \
    -mapFile ../../tech/lef/gds.map \
    -stripes 1 \
    -units 1000 \
    -mode ALL \
    -merge {../../tech/gds/gscl45nm_stdcells.gds}

# ì••ì¶• (ì„ íƒ)
gzip ../../results/gds/tt_um_Jsilicon.gds

exit

# GDS íŒŒì¼ í™•ì¸
ls -lh ../../results/gds/
file ../../results/gds/tt_um_Jsilicon.gds
```
```
========================================
ì „ì²´ í”Œë¡œìš° ì‹¤í–‰ ìŠ¤í¬ë¦½íŠ¸
========================================

íŒŒì¼: scripts/innovus/complete_flow.tcl

#!/bin/tcsh
###############################################################################
# ì™„ì „í•œ ê²€ì¦ ë° Tape-out í”Œë¡œìš°
###############################################################################

set DESIGN_NAME "tt_um_Jsilicon"
set project_root [file normalize ../../]

puts "=========================================="
puts "Complete Verification & Tape-out Flow"
puts "=========================================="

# 1. íƒ€ì´ë° ìµœì í™”
puts "\n1. Timing Optimization..."
source ../../scripts/innovus/fix_timing.tcl

# 2. LVS ê²€ì¦
puts "\n2. LVS Check..."
source ../../scripts/innovus/run_lvs.tcl

# 3. RC Extraction
puts "\n3. RC Extraction..."
restoreDesign jsilicon_final_opt.enc.dat $DESIGN_NAME

file mkdir $project_root/results/extraction

extractRC
rcOut -spef $project_root/results/extraction/tt_um_Jsilicon.spef
write_sdf -version 3.0 $project_root/results/extraction/tt_um_Jsilicon.sdf

saveDesign jsilicon_extracted.enc

# 4. GDS ìƒì„±
puts "\n4. GDS Generation..."

file mkdir $project_root/results/gds

streamOut $project_root/results/gds/tt_um_Jsilicon.gds \
    -mapFile $project_root/tech/lef/gds.map \
    -stripes 1 \
    -units 1000 \
    -mode ALL

puts "\n=========================================="
puts "Complete Flow Finished!"
puts "=========================================="
puts "\nGenerated Files:"
puts "  GDS:  results/gds/tt_um_Jsilicon.gds"
puts "  SPEF: results/extraction/tt_um_Jsilicon.spef"
puts "  SDF:  results/extraction/tt_um_Jsilicon.sdf"
puts "=========================================="

exit
```

* í•œë²ˆì— ì‹¤í–‰í•˜ê¸°

```
cd ~/JSilicon2/work/pnr
innovus -init ../../scripts/innovus/complete_flow.tcl |& tee complete_flow.log
```

* ì²´í¬ë¦¬ìŠ¤íŠ¸

* â–¡ Step 1: íƒ€ì´ë° ìµœì í™” ì™„ë£Œ
  * íŒŒì¼: jsilicon_final_opt.enc.dat
  * ë¦¬í¬íŠ¸: reports/pnr_optimized/timing_opt.rpt
  
* â–¡ Step 2: CTS (í•„ìš”ì‹œë§Œ)
  * íŒŒì¼: jsilicon_cts_new.enc.dat
  
* â–¡ Step 3: LVS ê²€ì¦ ì™„ë£Œ
  * ë¦¬í¬íŠ¸: results/lvs/lvs_summary.rpt
  * Status: Clean or Minor issues
  
* â–¡ Step 4: RC Extraction ì™„ë£Œ
  * íŒŒì¼: results/extraction/tt_um_Jsilicon.spef
  * íŒŒì¼: results/extraction/tt_um_Jsilicon.sdf
  
* â–¡ Step 5: Post-layout Simulation (ì„ íƒ)
  * ê²°ê³¼: íƒ€ì´ë° ê²€ì¦ ì™„ë£Œ
  
* â–¡ Step 6: GDS ìƒì„± ì™„ë£Œ
  * íŒŒì¼: results/gds/tt_um_Jsilicon.gds
  * í¬ê¸°: ~500KB - 5MB
  
* â–¡ ìµœì¢… ê²€ì¦
  * DRC: Clean âœ“
  * LVS: Clean âœ“
  * Timing: Met âœ“
  

* ê° ë‹¨ê³„ë³„ ì˜ˆìƒ ì‹œê°„

* Step 1 (íƒ€ì´ë° ìµœì í™”):     5-15ë¶„
* Step 2 (CTS ì¬ì‹¤í–‰):       10-20ë¶„ (í•„ìš”ì‹œë§Œ)
* Step 3 (LVS):              2-5ë¶„
* Step 4 (RC Extraction):    5-10ë¶„
* Step 5 (Simulation):       10-30ë¶„ (ì„ íƒ)
* Step 6 (GDS):              1-3ë¶„

* ì „ì²´ ì†Œìš” ì‹œê°„: ì•½ 25-45ë¶„ (CTS ì œì™¸)


* íŒŒì¼ í¬ê¸° ì˜ˆìƒ

* jsilicon_final_opt.enc.dat     ~50-200MB
* tt_um_Jsilicon.spef            ~500KB-2MB
* tt_um_Jsilicon.sdf             ~200KB-1MB
* tt_um_Jsilicon.gds             ~500KB-5MB
* layout_extracted.sp            ~100KB-500KB


* ì£¼ì˜ì‚¬í•­

1. ë””ìŠ¤í¬ ê³µê°„ í™•ì¸
   df -h ~/JSilicon2
   ìµœì†Œ 1GB ì—¬ìœ  ê³µê°„ í•„ìš”

2. CTSëŠ” ì„ íƒì 
   - Hold violationì´ í¬ë©´ ì¬ì‹¤í–‰
   - ì‘ìœ¼ë©´ (< 0.5ns) ìµœì í™”ë§Œìœ¼ë¡œ ì¶©ë¶„

3. GDS Map íŒŒì¼ í™•ì¸
   - tech/lef/gds.map íŒŒì¼ ì¡´ì¬ í™•ì¸
   - Layer mappingì´ ì˜¬ë°”ë¥¸ì§€ í™•ì¸

4. Backup
   ì¤‘ìš”í•œ checkpointëŠ” ë°±ì—…
   cp jsilicon_final_opt.enc.dat jsilicon_final_opt.backup.enc.dat

---

## ğŸ“ ì°¸ê³  ìë£Œ

- [FreePDK45 Documentation](http://www.eda.ncsu.edu/wiki/FreePDK45)
- [Cadence Innovus User Guide](https://www.cadence.com/)
- [RISC-V Specification](https://riscv.org/specifications/)

---

## ğŸ¯ ê²°ë¡ 

JSilicon í”„ë¡œì íŠ¸ëŠ” FreePDK45 ê³µì •ì„ ì‚¬ìš©í•œ RISC-V ì½”ì–´ì˜ ì„±ê³µì ì¸ ASIC êµ¬í˜„ì„ ë³´ì—¬ì¤ë‹ˆë‹¤:

### âœ… ì„±ê³µ ì‚¬í•­
- ì™„ì „í•œ RTL-to-Layout í”Œë¡œìš° ì™„ë£Œ
- DRC Clean (0 violations)
- ì €ì „ë ¥ ì„¤ê³„ (0.561 mW)
- ì†Œë©´ì  êµ¬í˜„ (5,390 Î¼mÂ²)

### âš ï¸ ê°œì„  í•„ìš”
- íƒ€ì´ë° ìœ„ë°˜ í•´ê²° (Setup: -0.011ns, Hold: -0.395ns)
- CTS ìµœì í™”
- Power grid ì—°ê²° ê°œì„ 

ì „ë°˜ì ìœ¼ë¡œ **ì²« ë²ˆì§¸ í…Œì´í”„ì•„ì›ƒ ì¤€ë¹„ 80% ì™„ë£Œ** ìƒíƒœì´ë©°, íƒ€ì´ë° ìµœì í™” í›„ **ì œì¡° ê°€ëŠ¥í•œ ìˆ˜ì¤€**ì— ë„ë‹¬í•  ê²ƒìœ¼ë¡œ ì˜ˆìƒë©ë‹ˆë‹¤.

---

*Last Updated: November 18, 2025*
**GUI í™•ì¸ ì‚¬í•­:**
- [ ] ì…€ë“¤ì´ ê· ì¼í•˜ê²Œ ë°°ì¹˜ë˜ì—ˆëŠ”ê°€?
- [ ] í´ë¡ íŠ¸ë¦¬ê°€ ëŒ€ì¹­ì ìœ¼ë¡œ êµ¬ì„±ë˜ì—ˆëŠ”ê°€?
- [ ] ë°°ì„  í˜¼ì¡ë„ê°€ ê³¼ë„í•˜ì§€ ì•Šì€ê°€?
- [ ] DRC ìœ„ë°˜ì´ ì—†ëŠ”ê°€?

---

## ğŸ“Š ê²°ê³¼ ë¶„ì„

### ì¢…í•© ì„±ëŠ¥ ì§€í‘œ

#### JSilicon ìµœì¢… ê²°ê³¼

| í•­ëª© | ëª©í‘œ | ì‹¤ì œ ê²°ê³¼ | ë‹¬ì„± ì—¬ë¶€ |
|------|------|-----------|-----------|
| **í´ë¡ ì£¼íŒŒìˆ˜** | 200 MHz | 200 MHz | âœ… |
| **íƒ€ì´ë° (WNS)** | > 0 | +216 ps | âœ… |
| **ê²Œì´íŠ¸ ìˆ˜** | < 1000 | 595 | âœ… |
| **ë©´ì ** | < 5000 umÂ² | 2958 umÂ² | âœ… |
| **ì „ë ¥** | < 150 mW | ~100 mW | âœ… |

### ìƒì„¸ ë©”íŠ¸ë¦­

#### 1. íƒ€ì´ë° ë©”íŠ¸ë¦­

```
Clock Period:              5.000 ns (200 MHz)
Setup WNS:                 0.217 ns âœ“
Setup TNS:                 0.000 ns âœ“
Hold WNS:                  0.050 ns âœ“
Hold TNS:                  0.000 ns âœ“
Max Fanout:                42 (clk)
Critical Path Stages:      ~15 gates
```

#### 2. ë©´ì  ë©”íŠ¸ë¦­

```
Total Die Area:            2958.316 umÂ²
Standard Cell Area:        1785.687 umÂ²
Utilization:               60.4%
Number of Cells:           595
  - Sequential:            42 (7.1%)
  - Combinational:         553 (92.9%)
Number of Nets:            ~700
Average Fanout:            1.8
```

#### 3. ì „ë ¥ ë©”íŠ¸ë¦­ (@ 200MHz, 1.1V, 27Â°C)

```
Total Power:               ~100 mW
  - Dynamic Power:         ~70 mW (70%)
    * Switching:           ~50 mW
    * Internal:            ~20 mW
  - Leakage Power:         ~30 mW (30%)

Power Breakdown by Module:
  - ALU:                   ~25 mW (25%)
  - Register File:         ~20 mW (20%)
  - FSM:                   ~15 mW (15%)
  - Others:                ~40 mW (40%)
```

#### 4. ë¬¼ë¦¬ì  íŠ¹ì„±

```
Die Dimensions:            ~54 x 54 um
Aspect Ratio:              1.0
Number of Metal Layers:    10
Routing Congestion:        Low (<50%)
Clock Tree:
  - Clock Sinks:           42
  - Clock Skew:            <100 ps
  - Clock Latency:         ~500 ps
```

### ë¹„êµ ë¶„ì„

#### ê³µì • ê¸°ìˆ  ë¹„êµ

| ê³µì • | JSilicon (45nm) | ì˜ˆìƒ (28nm) | ì˜ˆìƒ (7nm) |
|------|-----------------|-------------|------------|
| ë©´ì  | 2958 umÂ² | ~1600 umÂ² | ~400 umÂ² |
| ì „ë ¥ | 100 mW | ~50 mW | ~15 mW |
| ì£¼íŒŒìˆ˜ | 200 MHz | ~500 MHz | ~2 GHz |

#### ìµœì í™” ì—¬ì§€

| í•­ëª© | í˜„ì¬ | ìµœì í™” í›„ ì˜ˆìƒ | ë°©ë²• |
|------|------|---------------|------|
| ë©´ì  | 2958 umÂ² | ~2500 umÂ² | Clock gating, ë…¼ë¦¬ ê°„ì†Œí™” |
| ì „ë ¥ | 100 mW | ~70 mW | ë™ì  ì „ì••/ì£¼íŒŒìˆ˜ ì¡°ì • |
| ì£¼íŒŒìˆ˜ | 200 MHz | ~250 MHz | Pipeline ì¶”ê°€ |

---

## ğŸ”§ ë¬¸ì œ í•´ê²°

### ìì£¼ ë°œìƒí•˜ëŠ” ì˜¤ë¥˜

#### 1. í•©ì„± ì˜¤ë¥˜

**ì˜¤ë¥˜:** `Could not find module 'tt_um_Jsilicon'`

**ì›ì¸:** RTL íŒŒì¼ ì½ê¸° ì‹¤íŒ¨ ë˜ëŠ” ëª¨ë“ˆëª… ë¶ˆì¼ì¹˜

**í•´ê²°:**
```bash
# RTL íŒŒì¼ í™•ì¸
ls -lh src/*.v

# ëª¨ë“ˆëª… í™•ì¸
grep "^module" src/jsilicon.v

# ìŠ¤í¬ë¦½íŠ¸ì—ì„œ ì˜¬ë°”ë¥¸ ì´ë¦„ ì‚¬ìš©
# elaborate tt_um_Jsilicon  (ëŒ€ì†Œë¬¸ì ì •í™•íˆ!)
```

#### 2. íƒ€ì´ë° ìœ„ë°˜

**ì˜¤ë¥˜:** `WNS: -0.5 ns (Timing violated)`

**ì›ì¸:** Critical path ì§€ì—°ì´ í´ë¡ ì£¼ê¸°ë¥¼ ì´ˆê³¼

**í•´ê²° ë°©ë²•:**

1. **í´ë¡ ì£¼ê¸° ì¦ê°€** (ê°€ì¥ ê°„ë‹¨)
```tcl
# jsilicon.sdc ìˆ˜ì •
create_clock -name clk -period 6.0 [get_ports clk]  # 5.0 â†’ 6.0
```

2. **í•©ì„± ìµœì í™” ê°•í™”**
```tcl
# synthesis.tcl ìˆ˜ì •
set_db syn_generic_effort high
set_db syn_map_effort high
set_db syn_opt_effort high
```

3. **RTL ìµœì í™”**
- ì¡°í•© ë…¼ë¦¬ ê²½ë¡œ ë‹¨ì¶•
- Pipeline stage ì¶”ê°€
- ë³‘ë ¬ ì²˜ë¦¬ êµ¬ì¡°ë¡œ ë³€ê²½

#### 3. LEF/Liberty íŒŒì¼ ì˜¤ë¥˜

**ì˜¤ë¥˜:** `Cannot find library file 'gscl45nm.lib'`

**ì›ì¸:** íŒŒì¼ ê²½ë¡œ ë¬¸ì œ

**í•´ê²°:**
```bash
# íŒŒì¼ ì¡´ì¬ í™•ì¸
ls -lh ~/JSilicon2/tech/lib/gscl45nm.lib
ls -lh ~/JSilicon2/tech/lef/gscl45nm.lef

# ì ˆëŒ€ ê²½ë¡œ ì‚¬ìš©
set tech_lib [file normalize ~/JSilicon2/tech/lib/gscl45nm.lib]
```

#### 4. Innovus OA ì˜¤ë¥˜

**ì˜¤ë¥˜:** `OpenAccess (OA) shared library installation is older`

**ì›ì¸:** OA_HOME í™˜ê²½ ë³€ìˆ˜ ì¶©ëŒ

**í•´ê²°:**
```bash
# OA_HOME ì œê±°
unset OA_HOME

# .bashrcì— ì¶”ê°€
echo "unset OA_HOME" >> ~/.bashrc
source ~/.bashrc
```

#### 5. ë¼ì´ì„ ìŠ¤ ì˜¤ë¥˜

**ì˜¤ë¥˜:** `License checkout failed`

**ì›ì¸:** ë¼ì´ì„ ìŠ¤ ì„œë²„ ì—°ê²° ì‹¤íŒ¨

**í•´ê²°:**
```bash
# ë¼ì´ì„ ìŠ¤ ì„œë²„ í™•ì¸
echo $CDS_LIC_FILE

# Ping í…ŒìŠ¤íŠ¸
ping license.server.edu

# ë¼ì´ì„ ìŠ¤ ìƒíƒœ í™•ì¸
lmstat -a
```

### ë””ë²„ê¹… íŒ

#### ë¡œê·¸ íŒŒì¼ í™•ì¸

```bash
# Genus ë¡œê·¸
tail -100 work/synthesis/genus.log

# Innovus ë¡œê·¸
tail -100 work/pnr/innovus.log

# ì˜¤ë¥˜ ë©”ì‹œì§€ ê²€ìƒ‰
grep -i "error" work/synthesis/genus.log
grep -i "warning" work/synthesis/genus.log
```

#### ë‹¨ê³„ë³„ ì²´í¬í¬ì¸íŠ¸

```bash
# í•©ì„± í›„ í™•ì¸
ls -lh results/netlist/tt_um_Jsilicon_synth.v
cat reports/synthesis/qor.rpt | tail -30

# P&R í›„ í™•ì¸
ls -lh results/def/tt_um_Jsilicon.def
cat reports/pnr/summary.rpt
```



---

## ğŸ“š ì°¸ê³  ìë£Œ

### í•™ìŠµ ìë£Œ

#### ì˜¨ë¼ì¸ ê°•ì˜
- [Cadence Tutorial](https://www.cadence.com/en_US/home/training.html)
- [VLSI Design Flow - NPTEL](https://nptel.ac.in/courses/106/106/106106210/)
- [Digital IC Design - Coursera](https://www.coursera.org/)

#### êµì¬
1. **"Digital Integrated Circuits"** - Jan M. Rabaey
   - ë””ì§€í„¸ IC ì„¤ê³„ ê¸°ì´ˆ
2. **"CMOS VLSI Design"** - Neil Weste, David Harris
   - VLSI ì„¤ê³„ ì „ë°˜
3. **"Static Timing Analysis for Nanometer Designs"** - J. Bhasker
   - íƒ€ì´ë° ë¶„ì„ ìƒì„¸

#### ë…¼ë¬¸ ë° ë¬¸ì„œ
- [FreePDK45 Documentation](https://github.com/baichen318/FreePDK45)
- [Cadence Genus User Guide](https://support.cadence.com/)
- [Innovus User Guide](https://support.cadence.com/)

### ê´€ë ¨ í”„ë¡œì íŠ¸

#### ì˜¤í”ˆì†ŒìŠ¤ í”„ë¡œì„¸ì„œ
- [PicoRV32](https://github.com/YosysHQ/picorv32) - RISC-V í”„ë¡œì„¸ì„œ
- [BOOM](https://github.com/riscv-boom/riscv-boom) - Out-of-Order RISC-V
- [OpenSPARC](https://www.oracle.com/servers/technologies/opensparc-overview.html)

#### ì˜¤í”ˆì†ŒìŠ¤ PDK
- [SkyWater 130nm](https://github.com/google/skywater-pdk)
- [ASAP7](http://asap.asu.edu/asap/)
- [FreePDK45](https://github.com/baichen318/FreePDK45)

### ìœ ìš©í•œ ë„êµ¬

#### EDA Tools (ì˜¤í”ˆì†ŒìŠ¤)
- [Yosys](https://github.com/YosysHQ/yosys) - Synthesis
- [OpenROAD](https://github.com/The-OpenROAD-Project/OpenROAD) - P&R
- [Magic](http://opencircuitdesign.com/magic/) - Layout
- [ngspice](http://ngspice.sourceforge.net/) - SPICE ì‹œë®¬ë ˆì´ì…˜

#### ê²€ì¦ ë„êµ¬
- [Verilator](https://www.veripool.org/verilator/) - RTL ì‹œë®¬ë ˆì´í„°
- [GTKWave](http://gtkwave.sourceforge.net/) - íŒŒí˜• ë·°ì–´
- [Icarus Verilog](http://iverilog.icarus.com/) - Verilog ì‹œë®¬ë ˆì´í„°

---

## ğŸ“ í•™ìŠµ í‰ê°€

### ì²´í¬ë¦¬ìŠ¤íŠ¸

ì™„ë£Œí•œ í•­ëª©ì— ì²´í¬í•˜ì„¸ìš”:

#### ê¸°ì´ˆ ì´í•´
- [ ] RTL ì½”ë“œë¥¼ ì½ê³  ì´í•´í•  ìˆ˜ ìˆë‹¤
- [ ] ê° ëª¨ë“ˆì˜ ê¸°ëŠ¥ì„ ì„¤ëª…í•  ìˆ˜ ìˆë‹¤
- [ ] íƒ€ì´ë° ì œì•½ ì¡°ê±´ì˜ ì˜ë¯¸ë¥¼ ì•ˆë‹¤

#### í•©ì„± (Synthesis)
- [ ] Genusë¡œ í•©ì„±ì„ ì„±ê³µì ìœ¼ë¡œ ì‹¤í–‰í–ˆë‹¤
- [ ] QoR ë¦¬í¬íŠ¸ë¥¼ ì½ê³  í•´ì„í•  ìˆ˜ ìˆë‹¤
- [ ] íƒ€ì´ë° ìœ„ë°˜ì„ ìˆ˜ì •í•  ìˆ˜ ìˆë‹¤
- [ ] ë©´ì -ì†ë„ íŠ¸ë ˆì´ë“œì˜¤í”„ë¥¼ ì´í•´í•œë‹¤

#### ë°°ì¹˜ë°°ì„  (P&R)
- [ ] Innovusë¡œ P&Rì„ ì„±ê³µì ìœ¼ë¡œ ì‹¤í–‰í–ˆë‹¤
- [ ] Floorplanì„ ì´í•´í•˜ê³  ì¡°ì •í•  ìˆ˜ ìˆë‹¤
- [ ] ë ˆì´ì•„ì›ƒì„ ì‹œê°ì ìœ¼ë¡œ í™•ì¸í–ˆë‹¤
- [ ] DRC/LVS ê°œë…ì„ ì´í•´í•œë‹¤

#### ê²€ì¦
- [ ] Setup/Hold íƒ€ì´ë°ì„ í™•ì¸í•  ìˆ˜ ìˆë‹¤
- [ ] Critical pathë¥¼ ë¶„ì„í•  ìˆ˜ ìˆë‹¤
- [ ] ì „ë ¥ ì†Œëª¨ë¥¼ ê³„ì‚°í•˜ê³  ë¶„ì„í•  ìˆ˜ ìˆë‹¤

### ì‹¬í™” ê³¼ì œ

#### Level 1: íŒŒë¼ë¯¸í„° ë³€ê²½
1. í´ë¡ ì£¼íŒŒìˆ˜ë¥¼ 100MHz â†’ 300MHzë¡œ ë³€ê²½í•˜ê³  ê²°ê³¼ ë¹„êµ
2. Utilizationì„ 50% â†’ 80%ë¡œ ë³€ê²½í•˜ê³  ë©´ì  ë³€í™” ê´€ì°°
3. ë‹¤ë¥¸ synthesis effort ì„¤ì •ìœ¼ë¡œ QoR ë¹„êµ

#### Level 2: ì„¤ê³„ ìˆ˜ì •
1. ALUì— ê³±ì…ˆê¸° ì¶”ê°€
2. Register fileì„ 8ê°œ â†’ 16ê°œë¡œ í™•ì¥
3. Pipeline stage ì¶”ê°€í•˜ì—¬ ì£¼íŒŒìˆ˜ í–¥ìƒ

#### Level 3: ìµœì í™”
1. Clock gatingìœ¼ë¡œ ì „ë ¥ ì†Œëª¨ 20% ê°ì†Œ
2. Multi-cycle path í™œìš©ìœ¼ë¡œ íƒ€ì´ë° ê°œì„ 
3. Custom floorplanìœ¼ë¡œ ë©´ì  10% ê°ì†Œ

---

---

## ğŸ“„ ë¼ì´ì„ ìŠ¤

ì´ í”„ë¡œì íŠ¸ëŠ” **MIT License** í•˜ì— ë°°í¬ë©ë‹ˆë‹¤.

```
MIT License

Copyright (c) 2025 JSilicon Project

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all
copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
SOFTWARE.
```

---

## ğŸ™ Reference

- **FreePDK45**: baichen318ë‹˜ì˜ ì˜¤í”ˆì†ŒìŠ¤ PDK
- **Cadence**: êµìœ¡ìš© íˆ´ ì œê³µ
- **ì˜¤í”ˆì†ŒìŠ¤ ì»¤ë®¤ë‹ˆí‹°**: ì§€ì†ì ì¸ ì§€ì›ê³¼ í”¼ë“œë°±
- **GitHub**: [https://github.com/YOUR_USERNAME/JSilicon2](https://github.com/YOUR_USERNAME/JSilicon2)

---


---

# ì‘ì—… ìë™í™” (í™•ì¸ì¤‘)

* 1. run_full_flow.csh - ì „ì²´ ìë™í™” ì‹¤í–‰

```csh
chmod +x run_full_flow.csh
./run_full_flow.csh
```

  * Synthesis â†’ P&R â†’ STA â†’ GDS ìƒì„±ê¹Œì§€ ìë™ ì‹¤í–‰
  * ê° ë‹¨ê³„ë§ˆë‹¤ ê²°ê³¼ í™•ì¸ ë° ê³„ì† ì—¬ë¶€ í™•ì¸

* 2. check_status.csh - í˜„ì¬ ìƒíƒœ í™•ì¸

```csh
chmod +x check_status.csh
./check_status.csh
```

   * ê° ë‹¨ê³„ë³„ ì™„ë£Œ ì—¬ë¶€ ì²´í¬
   * ë¦¬í¬íŠ¸ ìš”ì•½ í‘œì‹œ
   * ë‹¤ìŒ ë‹¨ê³„ ì œì•ˆ

* 3. generate_gds.csh - GDS ìƒì„± ë° í…Œì´í”„ì•„ì›ƒ ì¤€ë¹„

```csh
chmod +x generate_gds.csh
./generate_gds.csh

- GDS íŒŒì¼ ìƒì„±
- DRC/LVS ì¤€ë¹„
- í…Œì´í”„ì•„ì›ƒ ì²´í¬ë¦¬ìŠ¤íŠ¸

## ğŸ”„ ì™„ì „í•œ ì„¤ê³„ íë¦„
1. RTL Synthesis (Genus)
   â”œâ”€â”€ Input:  src/*.v
   â””â”€â”€ Output: results/netlist/tt_um_Jsilicon_synth.v
               reports/synthesis/*.rpt

2. Place & Route (Innovus)
   â”œâ”€â”€ Input:  synthesized netlist
   â””â”€â”€ Output: results/def/tt_um_Jsilicon.def
               results/netlist/tt_um_Jsilicon_final.v
               reports/pnr/*.rpt

3. Static Timing Analysis (Tempus)
   â”œâ”€â”€ Input:  final netlist + DEF
   â””â”€â”€ Output: reports/sta/*.rpt

4. GDS Generation (Innovus)
   â”œâ”€â”€ Input:  placed & routed design
   â””â”€â”€ Output: results/gds/tt_um_Jsilicon.gds
               results/tt_um_Jsilicon.lef

5. Verification (Magic/Calibre)
   â”œâ”€â”€ DRC: Design Rule Check
   â”œâ”€â”€ LVS: Layout vs Schematic
   â””â”€â”€ Output: reports/drc/*.rpt
               reports/lvs/*.rpt

6. Tapeout Package
   â””â”€â”€ GDS + LEF + ê²€ì¦ ë¦¬í¬íŠ¸
```

* ğŸš€ ì‹¤í–‰ ìˆœì„œ
```csh
# 1. í˜„ì¬ ìƒíƒœ í™•ì¸
./check_status.csh

# 2-a. ì „ì²´ ìë™ ì‹¤í–‰ (ì¶”ì²œ)
./run_full_flow.csh

# ë˜ëŠ” 2-b. ë‹¨ê³„ë³„ ìˆ˜ë™ ì‹¤í–‰
cd work/synthesis
genus -f ../../scripts/genus/synthesis.tcl |& tee synthesis.log
cd ../pnr
innovus -init ../../scripts/innovus/pnr_flow.tcl |& tee pnr.log
cd ../..

# 3. GDS ìƒì„± ë° ê²€ì¦
./generate_gds.csh

# 4. ìµœì¢… ìƒíƒœ í™•ì¸
./check_status.csh
```



## ğŸš€ ì‹¤í–‰ ë°©ë²•

### 1. Synthesis (Genus)

```csh
cd ~/JSilicon2/work/synthesis
genus -f ../../scripts/genus/synthesis.tcl |& tee synthesis.log
```

### 2. Place & Route (Innovus)

```csh
cd ~/JSilicon2/work/pnr
innovus -init ../../scripts/innovus/pnr_flow.tcl |& tee pnr.log
```

### 3. ê²°ê³¼ í™•ì¸

```csh
cd ~/JSilicon2

# ë¹ ë¥¸ í™•ì¸
./quick_check.csh

# ìƒì„¸ ë¶„ì„
./analyze_pnr_results.csh

# ê°œë³„ ë¦¬í¬íŠ¸
cat reports/pnr/timing_summary.rpt
cat reports/pnr/area_final.rpt
cat reports/pnr/power_final.rpt
```

### 4. GUIë¡œ ë ˆì´ì•„ì›ƒ ë³´ê¸°

```csh
cd ~/JSilicon2/work/pnr
innovus
```

Innovus ì½˜ì†”ì—ì„œ:
```tcl
restoreDesign jsilicon_final.enc.dat tt_um_Jsilicon
fit
```
