// Seed: 1630176638
`timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output reg id_2
    , id_5,
    input id_3,
    output reg id_4
);
  logic id_6, id_7 = 1'b0;
  initial id_2 = id_3;
  logic id_8;
  assign id_6 = ~id_7;
  always id_4 <= id_3;
endmodule
`define pp_5 0
`define pp_6 0
