// Seed: 3462160675
module module_0 ();
  if (-1) begin : LABEL_0
    assign id_2[1][1][1] = {-1};
  end else assign id_1 = -1;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = -1;
  module_0 modCall_1 ();
  wire id_6;
  tri  id_7 = 1;
  id_8(
      id_6, id_2
  );
  wire id_9, id_10;
endmodule
