[
{"bit_blasted_port_style":"%s_%d",
"boundary_optimize_invert_hier_pins":"false",
"boundary_optimize_invert_hier_pins_renaming_extension":"_BAR",
"delete_unloaded_insts":"true",
"delete_unloaded_seqs":"true",
"dpopt_retain_datapath_connections":"false",
"driver_for_unloaded_hier_pins":"Z",
"fv_retain_carrysave_connections":"",
"has_resized_timing_model":"false",
"hdl_allow_inout_const_port_connect":"false",
"hdl_allow_instance_name_conflict":"false",
"hdl_append_generic_ports":"true",
"hdl_array_naming_style":"%s[%d]",
"hdl_async_set_reset":"",
"hdl_auto_async_set_reset":"false",
"hdl_auto_exec_sdc_scripts":"true",
"hdl_auto_sync_set_reset":"true",
"hdl_bidirectional_assign":"false",
"hdl_bidirectional_wand_wor_assign":"false",
"hdl_bus_wire_naming_style":"%s[%d]",
"hdl_case_mux_threshold":"2",
"hdl_case_sensitive_instances":"none",
"hdl_convert_onebit_vector_to_scalar":"false",
"hdl_create_label_for_unlabeled_generate":"true",
"hdl_cse_for_registers":"false",
"hdl_decimal_parameter_name":"false",
"hdl_delete_transparent_latch":"true",
"hdl_enable_proc_name":"false",
"hdl_ff_keep_explicit_feedback":"true",
"hdl_ff_keep_feedback":"false",
"hdl_flatten_complex_port":"false",
"hdl_generate_index_style":"%s[%d]",
"hdl_generate_separator":".",
"hdl_ignore_pragma_names":"coverage",
"hdl_index_mux_threshold":"8",
"hdl_infer_unresolved_from_logic_abstract":"true",
"hdl_instance_array_naming_style":"%s[%d]",
"hdl_interface_separator":"_",
"hdl_keep_first_module_definition":"false",
"hdl_language":"v2001",
"hdl_latch_keep_feedback":"false",
"hdl_link_from_any_lib":"true",
"hdl_max_loop_limit":"4096",
"hdl_max_map_to_mux_control_width":"10",
"hdl_max_memory_address_range":"16384",
"hdl_max_recursion_limit":"1024",
"hdl_nc_compatible_module_linking":"true",
"hdl_overwrite_command_line_macros":"true",
"hdl_parameter_naming_style":"_%s%d",
"hdl_preserve_async_sr_priority_logic":"false",
"hdl_preserve_dangling_output_nets":"true",
"hdl_preserve_supply_nets":"true",
"hdl_preserve_sync_ctrl_logic":"false",
"hdl_preserve_sync_set_reset":"false",
"hdl_preserve_unused_flop":"false",
"hdl_preserve_unused_latch":"false",
"hdl_preserve_unused_registers":"false",
"hdl_primitive_input_multibit":"false",
"hdl_record_naming_style":"%s[%s]",
"hdl_reg_naming_style":"%s_reg%s",
"hdl_rename_cdn_flop_pins":"",
"hdl_report_case_info":"false",
"hdl_resolve_instance_with_libcell":"false",
"hdl_resolve_parameterized_instance_with_structural_module":"false",
"hdl_sv_module_wrapper":"false",
"hdl_sync_set_reset":"",
"hdl_track_filename_row_col":"false",
"hdl_track_module_elab_memory_and_runtime":"false",
"hdl_unconnected_input_port_value":"0",
"hdl_unconnected_marking_done":"true",
"hdl_unconnected_value":"0",
"hdl_unconnected_value":"0",
"hdl_undriven_output_port_value":"0",
"hdl_undriven_signal_value":"0",
"hdl_use_block_prefix":"true",
"hdl_use_current_dir_before_hdl_search_path":"false",
"hdl_use_cw_first":"false",
"hdl_use_default_parameter_values_in_design_name":"false",
"hdl_use_default_parameter_values_in_name":"false",
"hdl_use_for_generate_prefix":"true",
"hdl_use_if_generate_prefix":"true",
"hdl_use_parameterized_module_by_name":"false",
"hdl_use_params_in_cell_search":"true",
"hdl_use_port_default_value":"true",
"hdl_verilog_defines":"SYNTHESIS",
"hdl_vhdl_assign_width_mismatch":"false",
"hdl_vhdl_case":"original",
"hdl_vhdl_environment":"common",
"hdl_vhdl_lrm_compliance":"false",
"hdl_vhdl_preferred_architecture":"",
"hdl_vhdl_range_opto":"false",
"hdl_vhdl_read_version":"1993",
"hdl_vname_hier_separator":"/",
"hdl_zero_replicate_is_null":"true",
"init_hdl_search_path":"/home/cadence/Desktop/sram/64-bit_SRAM",
"init_lib_search_path":"/home/installs/FOUNDRY/digital/90nm/dig/lib",
"iopt_sequential_duplication":"false",
"iopt_sequential_resynthesis":"true",
"iopt_sequential_resynthesis_min_effort":"high",
"lbr_seq_in_out_phase_opto":"false",
"lef_library":"",
"lib_search_path":"/home/installs/FOUNDRY/digital/90nm/dig/lib",
"lp_clock_gating_auto_control":"none",
"lp_insert_clock_gating":"false",
"multibit_allow_unused_bits":"true",
"multibit_auto_exclude_registers_with_exceptions":"false",
"multibit_cells_from_different_busses":"true",
"multibit_predefined_allow_unused_bits":"false",
"multibit_prefix_string":"CDN_MBIT_",
"multibit_preserve_inferred_instances":"false",
"multibit_preserved_net_check":"false",
"multibit_seqs_instance_naming_style":"concat",
"multibit_seqs_members_naming_style":"%s%d %s%d_reg %s_%d_ %s_%d_reg {%s[%d]} {%s[%d]_reg}",
"multibit_seqs_name_concat_string":"_MB_",
"multibit_short_prefix_string":"_CDN_CPX_",
"multibit_split_string":"_split_",
"multibit_unused_input_value":"0",
"one_pass_formal_verification":"false",
"optimize_constant_0_flops":"true",
"optimize_constant_1_flops":"true",
"optimize_constant_feedback_seqs":"true",
"optimize_constant_latches":"true",
"optimize_merge_flops":"true",
"optimize_merge_latches":"true",
"optimize_seq_x_to":"0",
"program_name":"Genus(TM) Synthesis Solution",
"program_version":"20.11-s111_1",
"ungroup_separator":"_",
"use_abstract_models":"false",
"wlec_add_golden_driver_info":"true",
"wlec_add_noblack_box_retime_subdesign":"true",
"wlec_alias_flow":"true",
"wlec_analyze_abort":"false",
"wlec_analyze_dp_flowgraph":"true",
"wlec_analyze_module_partial_sum":"false",
"wlec_analyze_setup":"false",
"wlec_auto_analyze":"true",
"wlec_cg_declone_hier_compare":"true",
"wlec_checkpoint":"",
"wlec_checkpoint_equations_only":"false",
"wlec_compare_threads":"4",
"wlec_composite_compare":"true",
"wlec_cut_point":"none",
"wlec_dft_constraint_file":"",
"wlec_flatten_model_lib_latch_fold":"false",
"wlec_flatten_model_lib_seq_redundant":"false",
"wlec_g1_has_iso_inserted":"false",
"wlec_gzip_fv_json":"false",
"wlec_hier_comp_threshold":"50",
"wlec_ignore_ovf":"false",
"wlec_keep_top_level_constraints":"false",
"wlec_lib_statetable":"true",
"wlec_low_power_analysis":"false",
"wlec_mapping_file_flow":"true",
"wlec_multithread_license_list":"",
"wlec_name_for_alias_flow":"original_name",
"wlec_ncprotect_keydb":"true",
"wlec_no_exit":"false",
"wlec_old_lp_ec_flow":"false",
"wlec_one_hot_mux":"false",
"wlec_parallel_threads":"4",
"wlec_post_add_notranslate_modules":"",
"wlec_pre_compare":"",
"wlec_pre_design_read":"",
"wlec_pre_exit":"",
"wlec_pre_read":"",
"wlec_retime_module_uniquify":"true",
"wlec_rtl_name_mapping_flow":"false",
"wlec_rtl_names_flow":"false",
"wlec_rtl_top":"",
"wlec_run_hier_check_noneq":"false",
"wlec_set_cdn_synth_root":"false",
"wlec_skip_iso_check_hier_compare":"false",
"wlec_skip_lvl_check_hier_compare":"false",
"wlec_stop_after_syn_eqn_mismatch":"false",
"wlec_uniquify":"true",
"wlec_use_analyze_results":"true",
"wlec_use_check_equation":"false",
"wlec_use_constant_function_timing_model":"true",
"wlec_use_cpf_for_library":"true",
"wlec_use_extconst":"false",
"wlec_use_io_pad":"true",
"wlec_use_lec_model":"true",
"wlec_use_smart_lec":"false",
"wlec_verbose":"false",
"wlec_write_cpf_lp_ec_flow":"true",
"wlec_write_lec_flow_auto_submit":"false",
"wlec_write_name_mapping_file":"false",
"write_vlog_bit_blast_mapped_ports":"false",
"write_vlog_convert_onebit_vector_to_scalar":"false",
"write_vlog_empty_module_for_black_box":"false",
"write_vlog_no_negative_index":"false",
"object":"/",
"type":"root"},
{"commit_cpf_done":"false",
"hdl_filelist":"{default -v2001 {SYNTHESIS} {/home/cadence/Desktop/sram/64-bit_SRAM/64_bit_SRAM.v} {/home/cadence/Desktop/sram/64-bit_SRAM} {}}",
"hdl_user_name":"sram_64bit",
"is_retimed":"false",
"lp_clock_gating_style":"latch",
"pi_commit_done":"false",
"state":"mapped",
"obsolete_state":"mapped",
"verification_directory":"fv/sram_64bit",
"has_dp_shared_gint":"false",
"has_dp_rewrite_gint":"false",
"object":"/designs/sram_64bit",
"type":"design"},
{"files":"/home/installs/FOUNDRY/digital/90nm/dig/lib/slow.lib",
"object":"/libraries/slow",
"type":"library"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/dout_reg[14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[2][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[16][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[18][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[19][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[34][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[48][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[35][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[49][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[50][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[51][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[58][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[0][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[1][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[3][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[8][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[9][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[10][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[11][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[17][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[22][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[23][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[24][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[25][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[27][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[32][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[33][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[38][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[39][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[40][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[41][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[26][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[42][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[43][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[52][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[53][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[54][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[55][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[56][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[57][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[59][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[4][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[5][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[6][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[7][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[30][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[36][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[37][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[21][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[44][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[31][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[20][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[47][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[15][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][20]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][22]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][23]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][24]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][26]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][27]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][28]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][30]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][31]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][32]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][33]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][34]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][35]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][36]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][38]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][39]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][40]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][42]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][43]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][44]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][46]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][47]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[62][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][18]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[63][19]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][48]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][49]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][50]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][51]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][52]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][54]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][55]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[14][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][56]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][58]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][59]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][60]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][21]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][62]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[46][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][63]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][0]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][1]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][2]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][3]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][25]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][9]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][4]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][57]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][6]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][7]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][13]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][8]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][10]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[13][5]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][11]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][12]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][14]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][61]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][37]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][53]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][45]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[45][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[61][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][15]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[60][29]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][16]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[12][41]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[29][17]",
"type":"instance"},
{"sequential":"true",
"gint_phase_inversion":"false",
"latch":"false",
"object":"/designs/sram_64bit/instances_seq/mem_reg[28][42]",
"type":"instance"},
{"index": "1", 
 "date": "Tue Jul 16 10:03:41 UTC 2024",
 "seconds": 1721124221.688027,
 "netlist": "fv/sram_64bit/fv_map.v.gz", 
 "netlist_exists": "1", 
 "netlist_normalize": "/home/cadence/Desktop/sram/64-bit_SRAM/fv/sram_64bit/fv_map.v.gz", 
 "netlist_mtime": "1721124219", 
 "netlist_timestamp": "Tue Jul 16 10:03:39 UTC 2024", 
 "netlist_size": "82529", 
 "netlist_cksum": "2459737635", 
 "design_name": "sram_64bit", 
 "synth_workdir": "/home/cadence/Desktop/sram/64-bit_SRAM", 
 "synthesis_command":"",
 "current_label": "fv_map", 
 "previous_label": "rtl", 
 "write_verif_file_runtime": 1.9272349999999998 
 }
]
