{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1689878807554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1689878807555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 20 15:46:47 2023 " "Processing started: Thu Jul 20 15:46:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1689878807555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1689878807555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1689878807555 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1689878807809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control unit/ffd1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control unit/ffd1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd1bit-Behavioral " "Found design unit 1: ffd1bit-Behavioral" {  } { { "Control Unit/ffd1bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/ffd1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808082 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd1bit " "Found entity 1: ffd1bit" {  } { { "Control Unit/ffd1bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/ffd1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/componentes/banco_de_registradores/componentes/registrador_1x16/ffd_rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/componentes/banco_de_registradores/componentes/registrador_1x16/ffd_rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD_RF-Behavioral " "Found design unit 1: FFD_RF-Behavioral" {  } { { "Datapath/Componentes/Banco_de_registradores/Componentes/registrador_1x16/FFD_RF.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/registrador_1x16/FFD_RF.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808088 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD_RF " "Found entity 1: FFD_RF" {  } { { "Datapath/Componentes/Banco_de_registradores/Componentes/registrador_1x16/FFD_RF.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/registrador_1x16/FFD_RF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/comp_zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/comp_zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_zero-behav " "Found design unit 1: comp_zero-behav" {  } { { "Datapath/comp_zero.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/comp_zero.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808092 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_zero " "Found entity 1: comp_zero" {  } { { "Datapath/comp_zero.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/comp_zero.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/componentes/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/componentes/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-rtl " "Found design unit 1: ula-rtl" {  } { { "Datapath/Componentes/ULA/ula.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/ula.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808098 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "Datapath/Componentes/ULA/ula.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/componentes/ula/sum_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/componentes/ula/sum_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_16-comp " "Found design unit 1: sum_16-comp" {  } { { "Datapath/Componentes/ULA/sum_16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/sum_16.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808103 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_16 " "Found entity 1: sum_16" {  } { { "Datapath/Componentes/ULA/sum_16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/sum_16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/componentes/ula/full_adder_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/componentes/ula/full_adder_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_16-comp " "Found design unit 1: full_adder_16-comp" {  } { { "Datapath/Componentes/ULA/full_adder_16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/full_adder_16.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808108 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_16 " "Found entity 1: full_adder_16" {  } { { "Datapath/Componentes/ULA/full_adder_16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/full_adder_16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/componentes/ula/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/componentes/ula/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behav " "Found design unit 1: full_adder-behav" {  } { { "Datapath/Componentes/ULA/full_adder.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/full_adder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808114 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "Datapath/Componentes/ULA/full_adder.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/full_adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/componentes/ula/extensor_al.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/componentes/ula/extensor_al.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor_al-rtl " "Found design unit 1: extensor_al-rtl" {  } { { "Datapath/Componentes/ULA/extensor_al.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/extensor_al.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808119 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor_al " "Found entity 1: extensor_al" {  } { { "Datapath/Componentes/ULA/extensor_al.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/extensor_al.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/componentes/ula/comp16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/componentes/ula/comp16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp16bit-behav " "Found design unit 1: comp16bit-behav" {  } { { "Datapath/Componentes/ULA/comp16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/comp16bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808124 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp16bit " "Found entity 1: comp16bit" {  } { { "Datapath/Componentes/ULA/comp16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/comp16bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/componentes/ula/cinext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/componentes/ula/cinext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cinext-arc " "Found design unit 1: cinext-arc" {  } { { "Datapath/Componentes/ULA/cinext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/cinext.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808130 ""} { "Info" "ISGN_ENTITY_NAME" "1 cinext " "Found entity 1: cinext" {  } { { "Datapath/Componentes/ULA/cinext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/cinext.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/componentes/ula/abext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/componentes/ula/abext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 abext-arc " "Found design unit 1: abext-arc" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808135 ""} { "Info" "ISGN_ENTITY_NAME" "1 abext " "Found entity 1: abext" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/componentes/multiplexador/mux16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/componentes/multiplexador/mux16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16bit-behav " "Found design unit 1: mux16bit-behav" {  } { { "Datapath/Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808140 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16bit " "Found entity 1: mux16bit" {  } { { "Datapath/Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/componentes/banco_de_registradores/componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/componentes/banco_de_registradores/componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri_states_driver_16bit-behav " "Found design unit 1: tri_states_driver_16bit-behav" {  } { { "Datapath/Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808145 ""} { "Info" "ISGN_ENTITY_NAME" "1 tri_states_driver_16bit " "Found entity 1: tri_states_driver_16bit" {  } { { "Datapath/Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/componentes/banco_de_registradores/componentes/decodificador/dcd_4x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/componentes/banco_de_registradores/componentes/decodificador/dcd_4x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dcd_4x16-Behavioral " "Found design unit 1: dcd_4x16-Behavioral" {  } { { "Datapath/Componentes/Banco_de_registradores/Componentes/decodificador/dcd_4x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/decodificador/dcd_4x16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808151 ""} { "Info" "ISGN_ENTITY_NAME" "1 dcd_4x16 " "Found entity 1: dcd_4x16" {  } { { "Datapath/Componentes/Banco_de_registradores/Componentes/decodificador/dcd_4x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/decodificador/dcd_4x16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/componentes/banco_de_registradores/rf_16x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/componentes/banco_de_registradores/rf_16x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_16x16-mem " "Found design unit 1: RF_16x16-mem" {  } { { "Datapath/Componentes/Banco_de_registradores/RF_16x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/RF_16x16.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808157 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_16x16 " "Found entity 1: RF_16x16" {  } { { "Datapath/Componentes/Banco_de_registradores/RF_16x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/RF_16x16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control unit/pc/cont_program.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control unit/pc/cont_program.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_program-Behavioral " "Found design unit 1: cont_program-Behavioral" {  } { { "Control Unit/PC/cont_program.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/PC/cont_program.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808158 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_program " "Found entity 1: cont_program" {  } { { "Control Unit/PC/cont_program.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/PC/cont_program.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control unit/ireader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control unit/ireader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ireader-Behavioral " "Found design unit 1: ireader-Behavioral" {  } { { "Control Unit/ireader.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/ireader.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808160 ""} { "Info" "ISGN_ENTITY_NAME" "1 ireader " "Found entity 1: ireader" {  } { { "Control Unit/ireader.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/ireader.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control unit/ir/ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control unit/ir/ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-Behavioral " "Found design unit 1: ir-Behavioral" {  } { { "Control Unit/IR/ir.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/IR/ir.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808161 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "Control Unit/IR/ir.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/IR/ir.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control unit/controller/controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control unit/controller/controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-Behavioral " "Found design unit 1: controle-Behavioral" {  } { { "Control Unit/Controller/controle.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/controle.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808163 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "Control Unit/Controller/controle.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control unit/controller/datapath/register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control unit/controller/datapath/register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_states-Behavioral " "Found design unit 1: reg_states-Behavioral" {  } { { "Control Unit/Controller/Datapath/register.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/Datapath/register.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808164 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_states " "Found entity 1: reg_states" {  } { { "Control Unit/Controller/Datapath/register.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/Datapath/register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control unit/controller/datapath/regd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control unit/controller/datapath/regd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regd-Behavioral " "Found design unit 1: regd-Behavioral" {  } { { "Control Unit/Controller/Datapath/regd.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/Datapath/regd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808166 ""} { "Info" "ISGN_ENTITY_NAME" "1 regd " "Found entity 1: regd" {  } { { "Control Unit/Controller/Datapath/regd.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/Datapath/regd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control unit/controller/datapath/reg4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control unit/controller/datapath/reg4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg4bits-Behavioral " "Found design unit 1: reg4bits-Behavioral" {  } { { "Control Unit/Controller/Datapath/reg4bits.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/Datapath/reg4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808167 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg4bits " "Found entity 1: reg4bits" {  } { { "Control Unit/Controller/Datapath/reg4bits.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/Datapath/reg4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control unit/controller/controller/controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control unit/controller/controller/controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-Behavioral " "Found design unit 1: controlador-Behavioral" {  } { { "Control Unit/Controller/Controller/controlador.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/Controller/controlador.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808169 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "Control Unit/Controller/Controller/controlador.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/Controller/controlador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control unit/controller/controller/logica combinacional/comb_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control unit/controller/controller/logica combinacional/comb_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comb_logic-behav " "Found design unit 1: comb_logic-behav" {  } { { "Control Unit/Controller/Controller/logica combinacional/comb_logic.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/Controller/logica combinacional/comb_logic.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808170 ""} { "Info" "ISGN_ENTITY_NAME" "1 comb_logic " "Found entity 1: comb_logic" {  } { { "Control Unit/Controller/Controller/logica combinacional/comb_logic.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/Controller/logica combinacional/comb_logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom7x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom/rom7x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM7x16-behav " "Found design unit 1: ROM7x16-behav" {  } { { "Rom/ROM7x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Rom/ROM7x16.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808176 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM7x16 " "Found entity 1: ROM7x16" {  } { { "Rom/ROM7x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Rom/ROM7x16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram256x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram/ram256x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM256x16-behavioral " "Found design unit 1: RAM256x16-behavioral" {  } { { "Ram/RAM256x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Ram/RAM256x16.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808182 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM256x16 " "Found entity 1: RAM256x16" {  } { { "Ram/RAM256x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Ram/RAM256x16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control unit/unid_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control unit/unid_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unid_control-Behavioral " "Found design unit 1: unid_control-Behavioral" {  } { { "Control Unit/unid_control.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/unid_control.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808183 ""} { "Info" "ISGN_ENTITY_NAME" "1 unid_control " "Found entity 1: unid_control" {  } { { "Control Unit/unid_control.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/unid_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-RTL " "Found design unit 1: datapath-RTL" {  } { { "Datapath/Datapath.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Datapath.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808188 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Datapath/Datapath.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-RTL " "Found design unit 1: processador-RTL" {  } { { "processador.vhd" "" { Text "C:/altera/13.0sp1/Processador/processador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808190 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "C:/altera/13.0sp1/Processador/processador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/datapath_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom/datapath_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_control-Behavioral " "Found design unit 1: datapath_control-Behavioral" {  } { { "Rom/datapath_control.vhd" "" { Text "C:/altera/13.0sp1/Processador/Rom/datapath_control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808196 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_control " "Found entity 1: datapath_control" {  } { { "Rom/datapath_control.vhd" "" { Text "C:/altera/13.0sp1/Processador/Rom/datapath_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878808196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878808196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador " "Elaborating entity \"processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1689878808283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM7x16 ROM7x16:rom0 " "Elaborating entity \"ROM7x16\" for hierarchy \"ROM7x16:rom0\"" {  } { { "processador.vhd" "rom0" { Text "C:/altera/13.0sp1/Processador/processador.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unid_control unid_control:uctr0 " "Elaborating entity \"unid_control\" for hierarchy \"unid_control:uctr0\"" {  } { { "processador.vhd" "uctr0" { Text "C:/altera/13.0sp1/Processador/processador.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_program unid_control:uctr0\|cont_program:pc0 " "Elaborating entity \"cont_program\" for hierarchy \"unid_control:uctr0\|cont_program:pc0\"" {  } { { "Control Unit/unid_control.vhd" "pc0" { Text "C:/altera/13.0sp1/Processador/Control Unit/unid_control.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ireader unid_control:uctr0\|ireader:ir0 " "Elaborating entity \"ireader\" for hierarchy \"unid_control:uctr0\|ireader:ir0\"" {  } { { "Control Unit/unid_control.vhd" "ir0" { Text "C:/altera/13.0sp1/Processador/Control Unit/unid_control.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle unid_control:uctr0\|controle:ctrl0 " "Elaborating entity \"controle\" for hierarchy \"unid_control:uctr0\|controle:ctrl0\"" {  } { { "Control Unit/unid_control.vhd" "ctrl0" { Text "C:/altera/13.0sp1/Processador/Control Unit/unid_control.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador unid_control:uctr0\|controle:ctrl0\|controlador:ctr0 " "Elaborating entity \"controlador\" for hierarchy \"unid_control:uctr0\|controle:ctrl0\|controlador:ctr0\"" {  } { { "Control Unit/Controller/controle.vhd" "ctr0" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/controle.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comb_logic unid_control:uctr0\|controle:ctrl0\|controlador:ctr0\|comb_logic:cl " "Elaborating entity \"comb_logic\" for hierarchy \"unid_control:uctr0\|controle:ctrl0\|controlador:ctr0\|comb_logic:cl\"" {  } { { "Control Unit/Controller/Controller/controlador.vhd" "cl" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/Controller/controlador.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808487 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alu_s1 comb_logic.vhd(41) " "VHDL Signal Declaration warning at comb_logic.vhd(41): used implicit default value for signal \"alu_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Control Unit/Controller/Controller/logica combinacional/comb_logic.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/Controller/logica combinacional/comb_logic.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1689878808494 "|processador|unid_control:uctr0|controle:ctrl0|controlador:ctr0|comb_logic:cl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_states unid_control:uctr0\|controle:ctrl0\|controlador:ctr0\|reg_states:reg " "Elaborating entity \"reg_states\" for hierarchy \"unid_control:uctr0\|controle:ctrl0\|controlador:ctr0\|reg_states:reg\"" {  } { { "Control Unit/Controller/Controller/controlador.vhd" "reg" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/Controller/controlador.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd1bit unid_control:uctr0\|controle:ctrl0\|controlador:ctr0\|reg_states:reg\|ffd1bit:FF0 " "Elaborating entity \"ffd1bit\" for hierarchy \"unid_control:uctr0\|controle:ctrl0\|controlador:ctr0\|reg_states:reg\|ffd1bit:FF0\"" {  } { { "Control Unit/Controller/Datapath/register.vhd" "FF0" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/Datapath/register.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_control unid_control:uctr0\|controle:ctrl0\|datapath_control:dp " "Elaborating entity \"datapath_control\" for hierarchy \"unid_control:uctr0\|controle:ctrl0\|datapath_control:dp\"" {  } { { "Control Unit/Controller/controle.vhd" "dp" { Text "C:/altera/13.0sp1/Processador/Control Unit/Controller/controle.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4bits unid_control:uctr0\|controle:ctrl0\|datapath_control:dp\|reg4bits:Ra " "Elaborating entity \"reg4bits\" for hierarchy \"unid_control:uctr0\|controle:ctrl0\|datapath_control:dp\|reg4bits:Ra\"" {  } { { "Rom/datapath_control.vhd" "Ra" { Text "C:/altera/13.0sp1/Processador/Rom/datapath_control.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regd unid_control:uctr0\|controle:ctrl0\|datapath_control:dp\|regd:d " "Elaborating entity \"regd\" for hierarchy \"unid_control:uctr0\|controle:ctrl0\|datapath_control:dp\|regd:d\"" {  } { { "Rom/datapath_control.vhd" "d" { Text "C:/altera/13.0sp1/Processador/Rom/datapath_control.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "processador.vhd" "dp" { Text "C:/altera/13.0sp1/Processador/processador.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16bit datapath:dp\|mux16bit:mux0 " "Elaborating entity \"mux16bit\" for hierarchy \"datapath:dp\|mux16bit:mux0\"" {  } { { "Datapath/Datapath.vhd" "mux0" { Text "C:/altera/13.0sp1/Processador/Datapath/Datapath.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808567 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_o mux16bit.vhd(22) " "VHDL Process Statement warning at mux16bit.vhd(22): inferring latch(es) for signal or variable \"data_o\", which holds its previous value in one or more paths through the process" {  } { { "Datapath/Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1689878808573 "|processador|datapath:dp|mux16bit:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[8\] mux16bit.vhd(22) " "Inferred latch for \"data_o\[8\]\" at mux16bit.vhd(22)" {  } { { "Datapath/Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689878808573 "|processador|datapath:dp|mux16bit:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[9\] mux16bit.vhd(22) " "Inferred latch for \"data_o\[9\]\" at mux16bit.vhd(22)" {  } { { "Datapath/Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689878808574 "|processador|datapath:dp|mux16bit:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[10\] mux16bit.vhd(22) " "Inferred latch for \"data_o\[10\]\" at mux16bit.vhd(22)" {  } { { "Datapath/Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689878808574 "|processador|datapath:dp|mux16bit:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[11\] mux16bit.vhd(22) " "Inferred latch for \"data_o\[11\]\" at mux16bit.vhd(22)" {  } { { "Datapath/Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689878808574 "|processador|datapath:dp|mux16bit:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[12\] mux16bit.vhd(22) " "Inferred latch for \"data_o\[12\]\" at mux16bit.vhd(22)" {  } { { "Datapath/Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689878808574 "|processador|datapath:dp|mux16bit:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[13\] mux16bit.vhd(22) " "Inferred latch for \"data_o\[13\]\" at mux16bit.vhd(22)" {  } { { "Datapath/Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689878808574 "|processador|datapath:dp|mux16bit:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[14\] mux16bit.vhd(22) " "Inferred latch for \"data_o\[14\]\" at mux16bit.vhd(22)" {  } { { "Datapath/Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689878808574 "|processador|datapath:dp|mux16bit:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[15\] mux16bit.vhd(22) " "Inferred latch for \"data_o\[15\]\" at mux16bit.vhd(22)" {  } { { "Datapath/Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689878808574 "|processador|datapath:dp|mux16bit:mux0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_16x16 datapath:dp\|RF_16x16:rf_0 " "Elaborating entity \"RF_16x16\" for hierarchy \"datapath:dp\|RF_16x16:rf_0\"" {  } { { "Datapath/Datapath.vhd" "rf_0" { Text "C:/altera/13.0sp1/Processador/Datapath/Datapath.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcd_4x16 datapath:dp\|RF_16x16:rf_0\|dcd_4x16:dcdw " "Elaborating entity \"dcd_4x16\" for hierarchy \"datapath:dp\|RF_16x16:rf_0\|dcd_4x16:dcdw\"" {  } { { "Datapath/Componentes/Banco_de_registradores/RF_16x16.vhd" "dcdw" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/RF_16x16.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD_RF datapath:dp\|RF_16x16:rf_0\|FFD_RF:\\gen_registers:0:reg " "Elaborating entity \"FFD_RF\" for hierarchy \"datapath:dp\|RF_16x16:rf_0\|FFD_RF:\\gen_registers:0:reg\"" {  } { { "Datapath/Componentes/Banco_de_registradores/RF_16x16.vhd" "\\gen_registers:0:reg" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/RF_16x16.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_states_driver_16bit datapath:dp\|RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp " "Elaborating entity \"tri_states_driver_16bit\" for hierarchy \"datapath:dp\|RF_16x16:rf_0\|tri_states_driver_16bit:\\gen_3sdp:0:driverp\"" {  } { { "Datapath/Componentes/Banco_de_registradores/RF_16x16.vhd" "\\gen_3sdp:0:driverp" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/RF_16x16.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808615 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_data tri_states_driver_16bit.vhd(22) " "VHDL Process Statement warning at tri_states_driver_16bit.vhd(22): signal \"in_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath/Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Banco_de_registradores/Componentes/driver_de_tres_estados/tri_states_driver_16bit.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1689878808621 "|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdp:0:driverp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula datapath:dp\|ula:ula_0 " "Elaborating entity \"ula\" for hierarchy \"datapath:dp\|ula:ula_0\"" {  } { { "Datapath/Datapath.vhd" "ula_0" { Text "C:/altera/13.0sp1/Processador/Datapath/Datapath.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_al datapath:dp\|ula:ula_0\|extensor_al:extensor_al0 " "Elaborating entity \"extensor_al\" for hierarchy \"datapath:dp\|ula:ula_0\|extensor_al:extensor_al0\"" {  } { { "Datapath/Componentes/ULA/ula.vhd" "extensor_al0" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/ula.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abext datapath:dp\|ula:ula_0\|extensor_al:extensor_al0\|abext:\\gen_abext:0:inst_abext " "Elaborating entity \"abext\" for hierarchy \"datapath:dp\|ula:ula_0\|extensor_al:extensor_al0\|abext:\\gen_abext:0:inst_abext\"" {  } { { "Datapath/Componentes/ULA/extensor_al.vhd" "\\gen_abext:0:inst_abext" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/extensor_al.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinext datapath:dp\|ula:ula_0\|extensor_al:extensor_al0\|cinext:inst_cinext " "Elaborating entity \"cinext\" for hierarchy \"datapath:dp\|ula:ula_0\|extensor_al:extensor_al0\|cinext:inst_cinext\"" {  } { { "Datapath/Componentes/ULA/extensor_al.vhd" "inst_cinext" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/extensor_al.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_16 datapath:dp\|ula:ula_0\|sum_16:sum_16_0 " "Elaborating entity \"sum_16\" for hierarchy \"datapath:dp\|ula:ula_0\|sum_16:sum_16_0\"" {  } { { "Datapath/Componentes/ULA/ula.vhd" "sum_16_0" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/ula.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_16 datapath:dp\|ula:ula_0\|sum_16:sum_16_0\|full_adder_16:inst0_full_adder_16bits " "Elaborating entity \"full_adder_16\" for hierarchy \"datapath:dp\|ula:ula_0\|sum_16:sum_16_0\|full_adder_16:inst0_full_adder_16bits\"" {  } { { "Datapath/Componentes/ULA/sum_16.vhd" "inst0_full_adder_16bits" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/sum_16.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder datapath:dp\|ula:ula_0\|sum_16:sum_16_0\|full_adder_16:inst0_full_adder_16bits\|full_adder:inst0_fa " "Elaborating entity \"full_adder\" for hierarchy \"datapath:dp\|ula:ula_0\|sum_16:sum_16_0\|full_adder_16:inst0_full_adder_16bits\|full_adder:inst0_fa\"" {  } { { "Datapath/Componentes/ULA/full_adder_16.vhd" "inst0_fa" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/full_adder_16.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp16bit datapath:dp\|ula:ula_0\|comp16bit:comparator " "Elaborating entity \"comp16bit\" for hierarchy \"datapath:dp\|ula:ula_0\|comp16bit:comparator\"" {  } { { "Datapath/Componentes/ULA/ula.vhd" "comparator" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/ula.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_zero datapath:dp\|comp_zero:comp_0 " "Elaborating entity \"comp_zero\" for hierarchy \"datapath:dp\|comp_zero:comp_0\"" {  } { { "Datapath/Datapath.vhd" "comp_0" { Text "C:/altera/13.0sp1/Processador/Datapath/Datapath.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM256x16 RAM256x16:ram0 " "Elaborating entity \"RAM256x16\" for hierarchy \"RAM256x16:ram0\"" {  } { { "processador.vhd" "ram0" { Text "C:/altera/13.0sp1/Processador/processador.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878808750 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rp_data\[15\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rp_data\[15\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rp_data\[14\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rp_data\[14\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rp_data\[13\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rp_data\[13\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rp_data\[12\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rp_data\[12\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rp_data\[11\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rp_data\[11\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rp_data\[10\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rp_data\[10\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rp_data\[9\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rp_data\[9\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rp_data\[8\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rp_data\[8\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rp_data\[7\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rp_data\[7\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rp_data\[6\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rp_data\[6\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rp_data\[5\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rp_data\[5\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rp_data\[4\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rp_data\[4\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rp_data\[3\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rp_data\[3\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rp_data\[2\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rp_data\[2\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rp_data\[1\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rp_data\[1\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rp_data\[0\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rp_data\[0\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rq_data\[15\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rq_data\[15\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rq_data\[14\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rq_data\[14\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rq_data\[13\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rq_data\[13\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rq_data\[12\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rq_data\[12\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rq_data\[11\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rq_data\[11\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rq_data\[10\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rq_data\[10\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rq_data\[9\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rq_data\[9\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rq_data\[8\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rq_data\[8\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rq_data\[7\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rq_data\[7\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rq_data\[6\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rq_data\[6\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rq_data\[5\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rq_data\[5\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rq_data\[4\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rq_data\[4\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rq_data\[3\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rq_data\[3\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rq_data\[2\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rq_data\[2\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rq_data\[1\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rq_data\[1\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:dp\|RF_16x16:rf_0\|Rq_data\[0\]\" " "Converted tri-state node \"datapath:dp\|RF_16x16:rf_0\|Rq_data\[0\]\" into a selector" {  } { { "Datapath/Componentes/ULA/abext.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/ULA/abext.vhd" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1689878808893 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1689878808893 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RAM256x16:ram0\|ram_rtl_0 " "Inferred RAM node \"RAM256x16:ram0\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1689878808960 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM256x16:ram0\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM256x16:ram0\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1689878809688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1689878809688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1689878809688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1689878809688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1689878809688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1689878809688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1689878809688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1689878809688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1689878809688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1689878809688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1689878809688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1689878809688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1689878809688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1689878809688 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1689878809688 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1689878809688 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1689878809688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM256x16:ram0\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"RAM256x16:ram0\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689878809782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM256x16:ram0\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"RAM256x16:ram0\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878809782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878809782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878809782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878809782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878809782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878809782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878809782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878809782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878809782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878809782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878809782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878809782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878809782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878809782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689878809782 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1689878809782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mrg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mrg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mrg1 " "Found entity 1: altsyncram_mrg1" {  } { { "db/altsyncram_mrg1.tdf" "" { Text "C:/altera/13.0sp1/Processador/db/altsyncram_mrg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689878809838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689878809838 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1689878809983 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "ROM7x16:rom0\|data_r\[2\] unid_control:uctr0\|ireader:ir0\|IR_reg\[2\] " "Converted the fanout from the open-drain buffer \"ROM7x16:rom0\|data_r\[2\]\" to the node \"unid_control:uctr0\|ireader:ir0\|IR_reg\[2\]\" into a wire" {  } { { "Rom/ROM7x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Rom/ROM7x16.vhd" 14 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689878810017 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "ROM7x16:rom0\|data_r\[3\] unid_control:uctr0\|ireader:ir0\|IR_reg\[3\] " "Converted the fanout from the open-drain buffer \"ROM7x16:rom0\|data_r\[3\]\" to the node \"unid_control:uctr0\|ireader:ir0\|IR_reg\[3\]\" into a wire" {  } { { "Rom/ROM7x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Rom/ROM7x16.vhd" 14 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689878810017 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "ROM7x16:rom0\|data_r\[6\] unid_control:uctr0\|ireader:ir0\|IR_reg\[6\] " "Converted the fanout from the open-drain buffer \"ROM7x16:rom0\|data_r\[6\]\" to the node \"unid_control:uctr0\|ireader:ir0\|IR_reg\[6\]\" into a wire" {  } { { "Rom/ROM7x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Rom/ROM7x16.vhd" 14 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689878810017 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "ROM7x16:rom0\|data_r\[7\] unid_control:uctr0\|ireader:ir0\|IR_reg\[7\] " "Converted the fanout from the open-drain buffer \"ROM7x16:rom0\|data_r\[7\]\" to the node \"unid_control:uctr0\|ireader:ir0\|IR_reg\[7\]\" into a wire" {  } { { "Rom/ROM7x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Rom/ROM7x16.vhd" 14 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689878810017 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "ROM7x16:rom0\|data_r\[11\] unid_control:uctr0\|ireader:ir0\|IR_reg\[11\] " "Converted the fanout from the open-drain buffer \"ROM7x16:rom0\|data_r\[11\]\" to the node \"unid_control:uctr0\|ireader:ir0\|IR_reg\[11\]\" into a wire" {  } { { "Rom/ROM7x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Rom/ROM7x16.vhd" 14 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689878810017 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "ROM7x16:rom0\|data_r\[15\] unid_control:uctr0\|ireader:ir0\|IR_reg\[15\] " "Converted the fanout from the open-drain buffer \"ROM7x16:rom0\|data_r\[15\]\" to the node \"unid_control:uctr0\|ireader:ir0\|IR_reg\[15\]\" into a wire" {  } { { "Rom/ROM7x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Rom/ROM7x16.vhd" 14 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1689878810017 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Quartus II" 0 -1 1689878810017 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM7x16:rom0\|data_r\[0\] unid_control:uctr0\|ireader:ir0\|IR_reg\[0\] " "Converted the fan-out from the tri-state buffer \"ROM7x16:rom0\|data_r\[0\]\" to the node \"unid_control:uctr0\|ireader:ir0\|IR_reg\[0\]\" into an OR gate" {  } { { "Rom/ROM7x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Rom/ROM7x16.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689878810017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM7x16:rom0\|data_r\[1\] unid_control:uctr0\|ireader:ir0\|IR_reg\[1\] " "Converted the fan-out from the tri-state buffer \"ROM7x16:rom0\|data_r\[1\]\" to the node \"unid_control:uctr0\|ireader:ir0\|IR_reg\[1\]\" into an OR gate" {  } { { "Rom/ROM7x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Rom/ROM7x16.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689878810017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM7x16:rom0\|data_r\[4\] unid_control:uctr0\|ireader:ir0\|IR_reg\[4\] " "Converted the fan-out from the tri-state buffer \"ROM7x16:rom0\|data_r\[4\]\" to the node \"unid_control:uctr0\|ireader:ir0\|IR_reg\[4\]\" into an OR gate" {  } { { "Rom/ROM7x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Rom/ROM7x16.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689878810017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM7x16:rom0\|data_r\[5\] unid_control:uctr0\|ireader:ir0\|IR_reg\[5\] " "Converted the fan-out from the tri-state buffer \"ROM7x16:rom0\|data_r\[5\]\" to the node \"unid_control:uctr0\|ireader:ir0\|IR_reg\[5\]\" into an OR gate" {  } { { "Rom/ROM7x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Rom/ROM7x16.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689878810017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM7x16:rom0\|data_r\[8\] unid_control:uctr0\|ireader:ir0\|IR_reg\[8\] " "Converted the fan-out from the tri-state buffer \"ROM7x16:rom0\|data_r\[8\]\" to the node \"unid_control:uctr0\|ireader:ir0\|IR_reg\[8\]\" into an OR gate" {  } { { "Rom/ROM7x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Rom/ROM7x16.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689878810017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM7x16:rom0\|data_r\[9\] unid_control:uctr0\|ireader:ir0\|IR_reg\[9\] " "Converted the fan-out from the tri-state buffer \"ROM7x16:rom0\|data_r\[9\]\" to the node \"unid_control:uctr0\|ireader:ir0\|IR_reg\[9\]\" into an OR gate" {  } { { "Rom/ROM7x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Rom/ROM7x16.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689878810017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM7x16:rom0\|data_r\[10\] unid_control:uctr0\|ireader:ir0\|IR_reg\[10\] " "Converted the fan-out from the tri-state buffer \"ROM7x16:rom0\|data_r\[10\]\" to the node \"unid_control:uctr0\|ireader:ir0\|IR_reg\[10\]\" into an OR gate" {  } { { "Rom/ROM7x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Rom/ROM7x16.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689878810017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM7x16:rom0\|data_r\[12\] unid_control:uctr0\|ireader:ir0\|IR_reg\[12\] " "Converted the fan-out from the tri-state buffer \"ROM7x16:rom0\|data_r\[12\]\" to the node \"unid_control:uctr0\|ireader:ir0\|IR_reg\[12\]\" into an OR gate" {  } { { "Rom/ROM7x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Rom/ROM7x16.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689878810017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM7x16:rom0\|data_r\[13\] unid_control:uctr0\|ireader:ir0\|IR_reg\[13\] " "Converted the fan-out from the tri-state buffer \"ROM7x16:rom0\|data_r\[13\]\" to the node \"unid_control:uctr0\|ireader:ir0\|IR_reg\[13\]\" into an OR gate" {  } { { "Rom/ROM7x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Rom/ROM7x16.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689878810017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ROM7x16:rom0\|data_r\[14\] unid_control:uctr0\|ireader:ir0\|IR_reg\[14\] " "Converted the fan-out from the tri-state buffer \"ROM7x16:rom0\|data_r\[14\]\" to the node \"unid_control:uctr0\|ireader:ir0\|IR_reg\[14\]\" into an OR gate" {  } { { "Rom/ROM7x16.vhd" "" { Text "C:/altera/13.0sp1/Processador/Rom/ROM7x16.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1689878810017 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1689878810017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|mux16bit:mux0\|data_o\[15\] " "Latch datapath:dp\|mux16bit:mux0\|data_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unid_control:uctr0\|controle:ctrl0\|controlador:ctr0\|reg_states:reg\|ffd1bit:FF0\|q_reg " "Ports D and ENA on the latch are fed by the same signal unid_control:uctr0\|controle:ctrl0\|controlador:ctr0\|reg_states:reg\|ffd1bit:FF0\|q_reg" {  } { { "Control Unit/ffd1bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/ffd1bit.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689878810021 ""}  } { { "Datapath/Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689878810021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|mux16bit:mux0\|data_o\[8\] " "Latch datapath:dp\|mux16bit:mux0\|data_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unid_control:uctr0\|controle:ctrl0\|controlador:ctr0\|reg_states:reg\|ffd1bit:FF0\|q_reg " "Ports D and ENA on the latch are fed by the same signal unid_control:uctr0\|controle:ctrl0\|controlador:ctr0\|reg_states:reg\|ffd1bit:FF0\|q_reg" {  } { { "Control Unit/ffd1bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/ffd1bit.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689878810021 ""}  } { { "Datapath/Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689878810021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|mux16bit:mux0\|data_o\[9\] " "Latch datapath:dp\|mux16bit:mux0\|data_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unid_control:uctr0\|controle:ctrl0\|controlador:ctr0\|reg_states:reg\|ffd1bit:FF0\|q_reg " "Ports D and ENA on the latch are fed by the same signal unid_control:uctr0\|controle:ctrl0\|controlador:ctr0\|reg_states:reg\|ffd1bit:FF0\|q_reg" {  } { { "Control Unit/ffd1bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/ffd1bit.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689878810021 ""}  } { { "Datapath/Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689878810021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|mux16bit:mux0\|data_o\[10\] " "Latch datapath:dp\|mux16bit:mux0\|data_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unid_control:uctr0\|controle:ctrl0\|controlador:ctr0\|reg_states:reg\|ffd1bit:FF0\|q_reg " "Ports D and ENA on the latch are fed by the same signal unid_control:uctr0\|controle:ctrl0\|controlador:ctr0\|reg_states:reg\|ffd1bit:FF0\|q_reg" {  } { { "Control Unit/ffd1bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/ffd1bit.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689878810021 ""}  } { { "Datapath/Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689878810021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|mux16bit:mux0\|data_o\[11\] " "Latch datapath:dp\|mux16bit:mux0\|data_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unid_control:uctr0\|controle:ctrl0\|controlador:ctr0\|reg_states:reg\|ffd1bit:FF0\|q_reg " "Ports D and ENA on the latch are fed by the same signal unid_control:uctr0\|controle:ctrl0\|controlador:ctr0\|reg_states:reg\|ffd1bit:FF0\|q_reg" {  } { { "Control Unit/ffd1bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/ffd1bit.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689878810021 ""}  } { { "Datapath/Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689878810021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|mux16bit:mux0\|data_o\[12\] " "Latch datapath:dp\|mux16bit:mux0\|data_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unid_control:uctr0\|controle:ctrl0\|controlador:ctr0\|reg_states:reg\|ffd1bit:FF0\|q_reg " "Ports D and ENA on the latch are fed by the same signal unid_control:uctr0\|controle:ctrl0\|controlador:ctr0\|reg_states:reg\|ffd1bit:FF0\|q_reg" {  } { { "Control Unit/ffd1bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/ffd1bit.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689878810021 ""}  } { { "Datapath/Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689878810021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|mux16bit:mux0\|data_o\[13\] " "Latch datapath:dp\|mux16bit:mux0\|data_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unid_control:uctr0\|controle:ctrl0\|controlador:ctr0\|reg_states:reg\|ffd1bit:FF0\|q_reg " "Ports D and ENA on the latch are fed by the same signal unid_control:uctr0\|controle:ctrl0\|controlador:ctr0\|reg_states:reg\|ffd1bit:FF0\|q_reg" {  } { { "Control Unit/ffd1bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/ffd1bit.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689878810021 ""}  } { { "Datapath/Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689878810021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|mux16bit:mux0\|data_o\[14\] " "Latch datapath:dp\|mux16bit:mux0\|data_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unid_control:uctr0\|controle:ctrl0\|controlador:ctr0\|reg_states:reg\|ffd1bit:FF0\|q_reg " "Ports D and ENA on the latch are fed by the same signal unid_control:uctr0\|controle:ctrl0\|controlador:ctr0\|reg_states:reg\|ffd1bit:FF0\|q_reg" {  } { { "Control Unit/ffd1bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Control Unit/ffd1bit.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689878810021 ""}  } { { "Datapath/Componentes/Multiplexador/mux16bit.vhd" "" { Text "C:/altera/13.0sp1/Processador/Datapath/Componentes/Multiplexador/mux16bit.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689878810021 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "t_rf_addr\[2\] GND " "Pin \"t_rf_addr\[2\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/altera/13.0sp1/Processador/processador.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1689878810149 "|processador|t_rf_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_rf_addr\[3\] GND " "Pin \"t_rf_addr\[3\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/altera/13.0sp1/Processador/processador.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1689878810149 "|processador|t_rf_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_rf_rp_addr\[3\] GND " "Pin \"t_rf_rp_addr\[3\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/altera/13.0sp1/Processador/processador.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1689878810149 "|processador|t_rf_rp_addr[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1689878810149 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "128 " "128 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1689878810233 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RAM256x16:ram0\|altsyncram:ram_rtl_0\|altsyncram_mrg1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"RAM256x16:ram0\|altsyncram:ram_rtl_0\|altsyncram_mrg1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_mrg1.tdf" "" { Text "C:/altera/13.0sp1/Processador/db/altsyncram_mrg1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processador.vhd" "" { Text "C:/altera/13.0sp1/Processador/processador.vhd" 225 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689878810236 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1689878810427 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689878810427 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "375 " "Implemented 375 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1689878810469 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1689878810469 ""} { "Info" "ICUT_CUT_TM_LCELLS" "332 " "Implemented 332 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1689878810469 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1689878810469 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1689878810469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1689878810491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 20 15:46:50 2023 " "Processing ended: Thu Jul 20 15:46:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1689878810491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1689878810491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1689878810491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1689878810491 ""}
