// Seed: 1076258265
module module_0;
  assign id_1 = id_1 * id_1 - "";
  wire id_2;
  module_2(
      id_2, id_1, id_1, id_2
  );
endmodule
module module_1 (
    output tri0  id_0,
    output wor   id_1,
    input  uwire id_2,
    output wor   id_3,
    output uwire id_4
);
  assign id_3 = id_2;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  initial begin
    id_2 = 1;
    id_1 = 1;
  end
endmodule
