16:00:07 INFO  : Registering command handlers for SDK TCF services
16:00:08 INFO  : Launching XSCT server: xsct.bat -interactive E:\XilinxSdk\sdcard\src\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\temp_xsdb_launch_script.tcl
16:00:10 INFO  : XSCT server has started successfully.
16:00:10 INFO  : Successfully done setting XSCT server connection channel  
16:00:10 INFO  : Processing command line option -hwspec E:/XilinxSdk/sdcard/src/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper.hdf.
16:00:10 INFO  : Successfully done setting SDK workspace  
16:05:41 INFO  : Refreshed build settings on project sdcard_led_switch
21:05:39 INFO  : Registering command handlers for SDK TCF services
21:05:39 INFO  : Launching XSCT server: xsct.bat -interactive E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\temp_xsdb_launch_script.tcl
21:05:40 INFO  : XSCT server has started successfully.
21:05:41 INFO  : Processing command line option -hwspec E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper.hdf.
21:05:41 INFO  : Successfully done setting XSCT server connection channel  
21:05:41 INFO  : Successfully done setting SDK workspace  
21:07:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:07:31 INFO  : FPGA configured successfully with bitstream "E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/sdcard_led_switch_wrapper.bit"
21:07:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:07:41 INFO  : 'fpga -state' command is executed.
21:07:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:41 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
21:07:41 INFO  : 'jtag frequency' command is executed.
21:07:41 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:07:41 INFO  : Context for 'APU' is selected.
21:07:41 INFO  : 'stop' command is executed.
21:07:42 INFO  : 'ps7_init' command is executed.
21:07:42 INFO  : 'ps7_post_config' command is executed.
21:07:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:07:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:42 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf
----------------End of Script----------------

21:07:42 INFO  : Memory regions updated for context APU
21:07:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:42 INFO  : 'con' command is executed.
21:07:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

21:07:42 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sdcard_led_switch.elf_on_local.tcl'
21:10:54 INFO  : Disconnected from the channel tcfchan#1.
21:10:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:10:55 INFO  : 'fpga -state' command is executed.
21:10:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:55 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
21:10:55 INFO  : 'jtag frequency' command is executed.
21:10:55 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:10:56 INFO  : Context for 'APU' is selected.
21:10:56 INFO  : 'stop' command is executed.
21:10:56 INFO  : 'ps7_init' command is executed.
21:10:56 INFO  : 'ps7_post_config' command is executed.
21:10:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:10:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:56 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf
----------------End of Script----------------

21:10:56 INFO  : Memory regions updated for context APU
21:10:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:56 INFO  : 'con' command is executed.
21:10:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

21:10:56 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sdcard_led_switch.elf_on_local.tcl'
21:11:45 INFO  : Disconnected from the channel tcfchan#2.
21:11:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:11:47 INFO  : 'fpga -state' command is executed.
21:11:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:47 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
21:11:47 INFO  : 'jtag frequency' command is executed.
21:11:47 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:11:47 INFO  : Context for 'APU' is selected.
21:11:47 INFO  : 'stop' command is executed.
21:11:47 INFO  : 'ps7_init' command is executed.
21:11:47 INFO  : 'ps7_post_config' command is executed.
21:11:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:11:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:48 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:11:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf
----------------End of Script----------------

21:11:48 INFO  : Memory regions updated for context APU
21:11:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:48 INFO  : 'con' command is executed.
21:11:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

21:11:48 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sdcard_led_switch.elf_on_local.tcl'
21:12:28 INFO  : Disconnected from the channel tcfchan#3.
21:12:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:12:29 INFO  : 'fpga -state' command is executed.
21:12:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:29 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
21:12:29 INFO  : 'jtag frequency' command is executed.
21:12:29 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:12:29 INFO  : Context for 'APU' is selected.
21:12:29 INFO  : 'stop' command is executed.
21:12:30 INFO  : 'ps7_init' command is executed.
21:12:30 INFO  : 'ps7_post_config' command is executed.
21:12:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:12:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:30 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf
----------------End of Script----------------

21:12:30 INFO  : Memory regions updated for context APU
21:12:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:30 INFO  : 'con' command is executed.
21:12:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

21:12:30 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sdcard_led_switch.elf_on_local.tcl'
21:13:52 INFO  : Disconnected from the channel tcfchan#4.
21:13:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:13:53 INFO  : 'fpga -state' command is executed.
21:13:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:53 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
21:13:53 INFO  : 'jtag frequency' command is executed.
21:13:53 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:13:53 INFO  : Context for 'APU' is selected.
21:13:53 INFO  : 'stop' command is executed.
21:13:54 INFO  : 'ps7_init' command is executed.
21:13:54 INFO  : 'ps7_post_config' command is executed.
21:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:54 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf
----------------End of Script----------------

21:13:54 INFO  : Memory regions updated for context APU
21:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:54 INFO  : 'con' command is executed.
21:13:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

21:13:54 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sdcard_led_switch.elf_on_local.tcl'
21:35:35 INFO  : Disconnected from the channel tcfchan#5.
21:35:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:35:52 INFO  : 'fpga -state' command is executed.
21:35:55 INFO  : Memory regions updated for context APU
21:35:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:36:01 INFO  : FPGA configured successfully with bitstream "E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/sdcard_led_switch_wrapper.bit"
21:36:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:36:08 INFO  : 'fpga -state' command is executed.
21:36:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:08 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
21:36:08 INFO  : 'jtag frequency' command is executed.
21:36:08 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:36:08 INFO  : Context for 'APU' is selected.
21:36:08 INFO  : 'stop' command is executed.
21:36:09 INFO  : 'ps7_init' command is executed.
21:36:09 INFO  : 'ps7_post_config' command is executed.
21:36:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:36:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:09 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf
----------------End of Script----------------

21:36:09 INFO  : Memory regions updated for context APU
21:36:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:09 INFO  : 'con' command is executed.
21:36:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

21:36:09 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sdcard_led_switch.elf_on_local.tcl'
21:41:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:41:55 INFO  : FPGA configured successfully with bitstream "E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/sdcard_led_switch_wrapper.bit"
21:42:01 INFO  : Disconnected from the channel tcfchan#6.
21:42:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:42:02 INFO  : 'fpga -state' command is executed.
21:42:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:02 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
21:42:02 INFO  : 'jtag frequency' command is executed.
21:42:02 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:02 INFO  : Context for 'APU' is selected.
21:42:02 INFO  : 'stop' command is executed.
21:42:03 INFO  : 'ps7_init' command is executed.
21:42:03 INFO  : 'ps7_post_config' command is executed.
21:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:03 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf
----------------End of Script----------------

21:42:03 INFO  : Memory regions updated for context APU
21:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:03 INFO  : 'con' command is executed.
21:42:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

21:42:03 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sdcard_led_switch.elf_on_local.tcl'
21:42:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:42:48 INFO  : FPGA configured successfully with bitstream "E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/sdcard_led_switch_wrapper.bit"
21:42:53 INFO  : Disconnected from the channel tcfchan#7.
21:42:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:42:54 INFO  : 'fpga -state' command is executed.
21:42:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:54 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
21:42:54 INFO  : 'jtag frequency' command is executed.
21:42:54 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:54 INFO  : Context for 'APU' is selected.
21:42:54 INFO  : 'stop' command is executed.
21:42:54 INFO  : 'ps7_init' command is executed.
21:42:54 INFO  : 'ps7_post_config' command is executed.
21:42:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:42:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:55 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf
----------------End of Script----------------

21:42:55 INFO  : Memory regions updated for context APU
21:42:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:55 INFO  : 'con' command is executed.
21:42:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

21:42:55 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sdcard_led_switch.elf_on_local.tcl'
21:46:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:46:38 INFO  : FPGA configured successfully with bitstream "E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/sdcard_led_switch_wrapper.bit"
21:46:44 INFO  : Disconnected from the channel tcfchan#8.
21:46:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:46:45 INFO  : 'fpga -state' command is executed.
21:46:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:46 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
21:46:46 INFO  : 'jtag frequency' command is executed.
21:46:46 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:46:46 INFO  : Context for 'APU' is selected.
21:46:46 INFO  : 'stop' command is executed.
21:46:46 INFO  : 'ps7_init' command is executed.
21:46:46 INFO  : 'ps7_post_config' command is executed.
21:46:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:46:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:47 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf
----------------End of Script----------------

21:46:47 INFO  : Memory regions updated for context APU
21:46:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:47 INFO  : 'con' command is executed.
21:46:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

21:46:47 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sdcard_led_switch.elf_on_local.tcl'
21:51:05 INFO  : Disconnected from the channel tcfchan#9.
21:51:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:51:06 INFO  : 'fpga -state' command is executed.
21:51:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:07 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
21:51:07 INFO  : 'jtag frequency' command is executed.
21:51:07 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:07 INFO  : Context for 'APU' is selected.
21:51:07 INFO  : 'stop' command is executed.
21:51:07 INFO  : 'ps7_init' command is executed.
21:51:07 INFO  : 'ps7_post_config' command is executed.
21:51:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:51:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:07 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf
----------------End of Script----------------

21:51:07 INFO  : Memory regions updated for context APU
21:51:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:08 INFO  : 'con' command is executed.
21:51:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

21:51:08 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sdcard_led_switch.elf_on_local.tcl'
21:55:29 INFO  : Disconnected from the channel tcfchan#10.
21:55:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:55:30 INFO  : 'fpga -state' command is executed.
21:55:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:30 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
21:55:30 INFO  : 'jtag frequency' command is executed.
21:55:30 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:30 INFO  : Context for 'APU' is selected.
21:55:30 INFO  : 'stop' command is executed.
21:55:31 INFO  : 'ps7_init' command is executed.
21:55:31 INFO  : 'ps7_post_config' command is executed.
21:55:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:55:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:31 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf
----------------End of Script----------------

21:55:31 INFO  : Memory regions updated for context APU
21:55:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:31 INFO  : 'con' command is executed.
21:55:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

21:55:31 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sdcard_led_switch.elf_on_local.tcl'
21:59:34 INFO  : Disconnected from the channel tcfchan#11.
21:59:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786791A" && level==0} -index 1' command is executed.
21:59:35 INFO  : 'fpga -state' command is executed.
21:59:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:35 INFO  : Jtag cable 'Digilent Zybo 210279786791A' is selected.
21:59:35 INFO  : 'jtag frequency' command is executed.
21:59:35 INFO  : Sourcing of 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:59:35 INFO  : Context for 'APU' is selected.
21:59:35 INFO  : 'stop' command is executed.
21:59:36 INFO  : 'ps7_init' command is executed.
21:59:36 INFO  : 'ps7_post_config' command is executed.
21:59:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:59:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:36 INFO  : The application 'E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
dow E:/XilinxSdk/verilog-miniproject/vivado/sdcard_led_switch/sdcard_led_switch.sdk/sdcard_led_switch/Debug/sdcard_led_switch.elf
----------------End of Script----------------

21:59:36 INFO  : Memory regions updated for context APU
21:59:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:36 INFO  : 'con' command is executed.
21:59:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279786791A"} -index 0
con
----------------End of Script----------------

21:59:36 INFO  : Launch script is exported to file 'E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sdcard_led_switch.elf_on_local.tcl'
22:01:24 INFO  : Launching XSCT server: xsct.bat -interactive E:\XilinxSdk\verilog-miniproject\vivado\sdcard_led_switch\sdcard_led_switch.sdk\temp_xsdb_launch_script.tcl
22:04:24 ERROR : Timed out. 180 seconds have elapsed while waiting for XSCT server to launch.
22:04:24 WARN  : xsct server communication channel is not established.
