`timescale 1ns / 1ps

module reg_4bit_load
#(parameter N = 4)(
    input clk, load,
    input [N-1:0] I,
    output [N-1:0] Q
    );
    
    reg [N-1:0] Q_reg, Q_next;
    
    always @(posedge clk) begin
        Q_reg <= Q_next;    
    end
    
    always @(load, I) begin
        if(load)    Q_next = I;
        else        Q_next = Q_reg;
    end
    
    assign Q = Q_reg;
    
endmodule
