{"vcs1":{"timestamp_begin":1695195076.584455237, "rt":0.63, "ut":0.28, "st":0.22}}
{"vcselab":{"timestamp_begin":1695195077.303480496, "rt":0.58, "ut":0.43, "st":0.09}}
{"link":{"timestamp_begin":1695195077.944526345, "rt":0.64, "ut":0.25, "st":0.39}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1695195075.761502450}
{"VCS_COMP_START_TIME": 1695195075.761502450}
{"VCS_COMP_END_TIME": 1695195079.408111544}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -debug -R hw3prob12.sv"}
{"vcs1": {"peak_mem": 337332}}
{"stitch_vcselab": {"peak_mem": 222652}}
