#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Feb 15 18:13:29 2021
# Process ID: 6772
# Current directory: C:/Projects/kyber-fpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20148 C:\Projects\kyber-fpga\kyber-fpga.xpr
# Log file: C:/Projects/kyber-fpga/vivado.log
# Journal file: C:/Projects/kyber-fpga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/kyber-fpga/kyber-fpga.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {kyberBD_poly_tomont_0_0 kyberBD_dual_bram_0_0 kyberBD_bram_port_selector_1_0 kyberBD_bram_port_selector_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {kyberBD_poly_tomont_0_0 kyberBD_dual_bram_0_0 kyberBD_bram_port_selector_1_0 kyberBD_bram_port_selector_0_0}] -no_script -sync -force -quiet
ipx::edit_ip_in_project -upgrade true -name dual_bram_v1_0_project -directory C:/Projects/kyber-fpga/kyber-fpga.tmp/dual_bram_v1_0_project c:/Projects/ip_repo/dual_bram_1.0/component.xml
update_compile_order -fileset sources_1
close_project
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:dual_bram:1.0 dual_bram_1
endgroup
undo
startgroup
set_property -dict [list CONFIG.C_S00_AXI_ADDR_WIDTH {13} CONFIG.C_S01_AXI_ADDR_WIDTH {13}] [get_bd_cells dual_bram_0]
endgroup
startgroup
set_property -dict [list CONFIG.ADDR_WIDTH {11}] [get_bd_cells bram_port_selector_0]
endgroup
startgroup
set_property -dict [list CONFIG.ADDR_WIDTH {11}] [get_bd_cells bram_port_selector_1]
endgroup
startgroup
set_property -dict [list CONFIG.ADDR_WIDTH {11}] [get_bd_cells poly_tomont_0]
endgroup
report_ip_status -name ip_status 
generate_target all [get_files  C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd]
export_ip_user_files -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -directory C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files -ipstatic_source_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/modelsim} {questa=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/questa} {riviera=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/riviera} {activehdl=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/kyberBD_wrapper.sysdef C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf

launch_sdk -workspace C:/Projects/kyber-fpga/kyber-fpga.sdk -hwspec C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf
startgroup
set_property -dict [list CONFIG.C_ALL_OUTPUTS {0}] [get_bd_cells axi_gpio_1]
endgroup
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_i] [get_bd_pins axi_gpio_1/gpio_io_o]
save_bd_design
create_peripheral xilinx.com user polyvec_reduce 1.0 -dir C:/Projects/kyber-fpga/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:polyvec_reduce:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:polyvec_reduce:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:polyvec_reduce:1.0]
set_property  ip_repo_paths  {C:/Projects/kyber-fpga/../ip_repo/polyvec_reduce_1.0 C:/Projects/ip_repo/barret_reduce_1.0 C:/Projects/ip_repo/dual_bram_1.0 C:/Projects/ip_repo/poly_tomont_1.0 C:/Projects/ip_repo/triple_signal_multiplexer_1.0 C:/Projects/ip_repo/double_signal_multiplexer_1.0 C:/Projects/ip_repo/signal_multiplexer_1.0 C:/Projects/ip_repo/bram_port_selector_1.0 C:/Projects/ip_repo/bram_mm_1.0 C:/Projects/ip_repo/fqmul_1.0 C:/Projects/ip_repo/splitter_1.0 C:/Projects/ip_repo/montgomery_reduction_1.0 C:/Projects/ip_repo/timer2_1.0 C:/Projects/ip_repo} [current_project]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:polyvec_reduce:1.0 polyvec_reduce_0
endgroup
set_property location {5 1598 1136} [get_bd_cells polyvec_reduce_0]
set_property location {5 1695 492} [get_bd_cells poly_tomont_0]
set_property location {5 1658 1030} [get_bd_cells polyvec_reduce_0]
ipx::edit_ip_in_project -upgrade true -name polyvec_reduce_v1_0_project -directory C:/Projects/kyber-fpga/kyber-fpga.tmp/polyvec_reduce_v1_0_project c:/Projects/ip_repo/polyvec_reduce_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Projects/ip_repo/polyvec_reduce_1.0/hdl/testbench.vhd w ]
add_files -fileset sim_1 C:/Projects/ip_repo/polyvec_reduce_1.0/hdl/testbench.vhd
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files c:/Projects/ip_repo/polyvec_reduce_1.0/hdl/polyvec_reduce_v1_0_S00_AXI.vhd] -no_script -reset -force -quiet
remove_files  c:/Projects/ip_repo/polyvec_reduce_1.0/hdl/polyvec_reduce_v1_0_S00_AXI.vhd
update_compile_order -fileset sim_1
launch_simulation
set_property library work [get_files  C:/Projects/ip_repo/polyvec_reduce_1.0/hdl/testbench.vhd]
set_property library work [get_files  c:/Projects/ip_repo/polyvec_reduce_1.0/hdl/polyvec_reduce_v1_0.vhd]
launch_simulation
source testbench.tcl
save_wave_config {C:/Projects/kyber-fpga/testbench_behav_polyvec_reduce.wcfg}
add_files -fileset sim_1 -norecurse C:/Projects/kyber-fpga/testbench_behav_polyvec_reduce.wcfg
set_property xsim.view C:/Projects/kyber-fpga/testbench_behav_polyvec_reduce.wcfg [get_filesets sim_1]
current_project kyber-fpga
ipx::edit_ip_in_project -upgrade true -name barret_reduce_v1_0_project -directory C:/Projects/kyber-fpga/kyber-fpga.tmp/barret_reduce_v1_0_project c:/Projects/ip_repo/barret_reduce_1.0/component.xml
update_compile_order -fileset sources_1
create_peripheral xilinx.com user barrett_reduce 1.0 -dir C:/Projects/kyber-fpga/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:barrett_reduce:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:barrett_reduce:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:barrett_reduce:1.0]
current_project kyber-fpga
set_property  ip_repo_paths  {C:/Projects/kyber-fpga/../ip_repo/barrett_reduce_1.0 C:/Projects/ip_repo/polyvec_reduce_1.0 C:/Projects/ip_repo/barret_reduce_1.0 C:/Projects/ip_repo/dual_bram_1.0 C:/Projects/ip_repo/poly_tomont_1.0 C:/Projects/ip_repo/triple_signal_multiplexer_1.0 C:/Projects/ip_repo/double_signal_multiplexer_1.0 C:/Projects/ip_repo/signal_multiplexer_1.0 C:/Projects/ip_repo/bram_port_selector_1.0 C:/Projects/ip_repo/bram_mm_1.0 C:/Projects/ip_repo/fqmul_1.0 C:/Projects/ip_repo/splitter_1.0 C:/Projects/ip_repo/montgomery_reduction_1.0 C:/Projects/ip_repo/timer2_1.0 C:/Projects/ip_repo} [current_project]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:barrett_reduce:1.0 barrett_reduce_0
endgroup
set_property location {7 2224 867} [get_bd_cells barrett_reduce_0]
ipx::edit_ip_in_project -upgrade true -name barrett_reduce_v1_0_project -directory C:/Projects/kyber-fpga/kyber-fpga.tmp/barrett_reduce_v1_0_project c:/Projects/ip_repo/barrett_reduce_1.0/component.xml
current_project barret_reduce_v1_0_project
current_project barrett_reduce_v1_0_project
export_ip_user_files -of_objects  [get_files c:/Projects/ip_repo/barrett_reduce_1.0/hdl/barrett_reduce_v1_0_S00_AXI.vhd] -no_script -reset -force -quiet
remove_files  c:/Projects/ip_repo/barrett_reduce_1.0/hdl/barrett_reduce_v1_0_S00_AXI.vhd
update_compile_order -fileset sources_1
current_project barret_reduce_v1_0_project
current_project barrett_reduce_v1_0_project
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Projects/ip_repo/barrett_reduce_1.0/hdl/testbench.vhd w ]
add_files -fileset sim_1 C:/Projects/ip_repo/barrett_reduce_1.0/hdl/testbench.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::remove_user_parameter C_S00_AXI_HIGHADDR [ipx::current_core]
ipx::remove_user_parameter C_S00_AXI_BASEADDR [ipx::current_core]
ipx::remove_bus_interface S00_AXI [ipx::current_core]
ipx::remove_bus_interface S00_AXI_CLK [ipx::current_core]
ipx::remove_bus_interface S00_AXI_RST [ipx::current_core]
ipx::remove_memory_map S00_AXI [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Projects/ip_repo
current_project kyber-fpga
report_ip_status -name ip_status 
upgrade_ip [get_ips  kyberBD_polyvec_reduce_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips kyberBD_polyvec_reduce_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:barrett_reduce:1.0 [get_ips  kyberBD_barrett_reduce_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips kyberBD_barrett_reduce_0_0] -no_script -sync -force -quiet
delete_bd_objs [get_bd_nets axi_gpio_2_gpio2_io_o]
connect_bd_net [get_bd_pins axi_gpio_2/gpio2_io_o] [get_bd_pins barrett_reduce_0/data_in]
delete_bd_objs [get_bd_nets barret_reduce_0_data_out]
connect_bd_net [get_bd_pins barrett_reduce_0/data_out] [get_bd_pins axi_gpio_2/gpio2_io_i]
connect_bd_net [get_bd_pins barrett_reduce_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
delete_bd_objs [get_bd_cells barret_reduce_0]
set_property location {7 2290 726} [get_bd_cells barrett_reduce_0]
current_project barret_reduce_v1_0_project
close_project
current_project kyber-fpga
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project polyvec_reduce_v1_0_project
current_project kyber-fpga
save_bd_design
current_project polyvec_reduce_v1_0_project
close_sim
add_files -norecurse -copy_to c:/Projects/ip_repo/polyvec_reduce_1.0/src C:/Projects/ip_repo/barrett_reduce_1.0/hdl/barrett_reduce_v1_0.vhd
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name barrett_reduce_v1_0_project -directory c:/projects/kyber-fpga/kyber-fpga.tmp/polyvec_reduce_v1_0_project/polyvec_reduce_v1_0_project.tmp/barrett_reduce_v1_0_project c:/Projects/ip_repo/barrett_reduce_1.0/component.xml
update_compile_order -fileset sources_1
ipgui::add_param -name {KYBER_Q} -component [ipx::current_core] -display_name {Kyber Q} -show_label {true} -show_range {true} -widget {}
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Projects/ip_repo
current_project kyber-fpga
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project polyvec_reduce_v1_0_project
current_project kyber-fpga
upgrade_ip -vlnv xilinx.com:user:barrett_reduce:1.0 [get_ips  kyberBD_barrett_reduce_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips kyberBD_barrett_reduce_0_0] -no_script -sync -force -quiet
current_project polyvec_reduce_v1_0_project
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_polyvec_reduce.wcfg
source testbench.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_polyvec_reduce.wcfg
source testbench.tcl
run 30 us
save_wave_config {C:/Projects/kyber-fpga/testbench_behav_polyvec_reduce.wcfg}
relaunch_sim
run 30 us
relaunch_sim
save_wave_config {C:/Projects/kyber-fpga/testbench_behav_polyvec_reduce.wcfg}
run 30 us
save_wave_config {C:/Projects/kyber-fpga/testbench_behav_polyvec_reduce.wcfg}
relaunch_sim
run 30 us
save_wave_config {C:/Projects/kyber-fpga/testbench_behav_polyvec_reduce.wcfg}
save_wave_config {C:/Projects/kyber-fpga/testbench_behav_polyvec_reduce.wcfg}
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_polyvec_reduce.wcfg
source testbench.tcl
run 30 us
close_sim
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_polyvec_reduce.wcfg
source testbench.tcl
run 30 us
relaunch_sim
run 30 us
save_wave_config {C:/Projects/kyber-fpga/testbench_behav_polyvec_reduce.wcfg}
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_polyvec_reduce.wcfg
source testbench.tcl
run 30 us
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_polyvec_reduce.wcfg
source testbench.tcl
run 30 us
save_wave_config {C:/Projects/kyber-fpga/testbench_behav_polyvec_reduce.wcfg}
save_wave_config {C:/Projects/kyber-fpga/testbench_behav_polyvec_reduce.wcfg}
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::remove_user_parameter C_S00_AXI_BASEADDR [ipx::current_core]
ipx::remove_user_parameter C_S00_AXI_HIGHADDR [ipx::current_core]
ipgui::add_param -name {DATA_WIDTH} -component [ipx::current_core] -display_name {Data Width} -show_label {true} -show_range {true} -widget {}
ipgui::add_param -name {ADDR_WIDTH} -component [ipx::current_core] -display_name {Addr Width} -show_label {true} -show_range {true} -widget {}
ipx::remove_bus_interface S00_AXI [ipx::current_core]
ipx::remove_bus_interface S00_AXI_RST [ipx::current_core]
ipx::remove_bus_interface S00_AXI_CLK [ipx::current_core]
ipx::add_bus_interface BRAM_PORT_A [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:bram_rtl:1.0 [ipx::get_bus_interfaces BRAM_PORT_A -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:bram:1.0 [ipx::get_bus_interfaces BRAM_PORT_A -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces BRAM_PORT_A -of_objects [ipx::current_core]]
set_property display_name BRAM_PORT_A [ipx::get_bus_interfaces BRAM_PORT_A -of_objects [ipx::current_core]]
ipx::add_port_map DIN [ipx::get_bus_interfaces BRAM_PORT_A -of_objects [ipx::current_core]]
set_property physical_name bram_dia [ipx::get_port_maps DIN -of_objects [ipx::get_bus_interfaces BRAM_PORT_A -of_objects [ipx::current_core]]]
ipx::add_port_map EN [ipx::get_bus_interfaces BRAM_PORT_A -of_objects [ipx::current_core]]
set_property physical_name bram_ena [ipx::get_port_maps EN -of_objects [ipx::get_bus_interfaces BRAM_PORT_A -of_objects [ipx::current_core]]]
ipx::add_port_map DOUT [ipx::get_bus_interfaces BRAM_PORT_A -of_objects [ipx::current_core]]
set_property physical_name bram_doa [ipx::get_port_maps DOUT -of_objects [ipx::get_bus_interfaces BRAM_PORT_A -of_objects [ipx::current_core]]]
ipx::add_port_map WE [ipx::get_bus_interfaces BRAM_PORT_A -of_objects [ipx::current_core]]
set_property physical_name bram_wea [ipx::get_port_maps WE -of_objects [ipx::get_bus_interfaces BRAM_PORT_A -of_objects [ipx::current_core]]]
ipx::add_port_map ADDR [ipx::get_bus_interfaces BRAM_PORT_A -of_objects [ipx::current_core]]
set_property physical_name bram_addra [ipx::get_port_maps ADDR -of_objects [ipx::get_bus_interfaces BRAM_PORT_A -of_objects [ipx::current_core]]]
ipx::add_bus_interface BRAM_PORT_B [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:bram_rtl:1.0 [ipx::get_bus_interfaces BRAM_PORT_B -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:bram:1.0 [ipx::get_bus_interfaces BRAM_PORT_B -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces BRAM_PORT_B -of_objects [ipx::current_core]]
set_property display_name BRAM_PORT_B [ipx::get_bus_interfaces BRAM_PORT_B -of_objects [ipx::current_core]]
ipx::add_port_map DIN [ipx::get_bus_interfaces BRAM_PORT_B -of_objects [ipx::current_core]]
set_property physical_name bram_dib [ipx::get_port_maps DIN -of_objects [ipx::get_bus_interfaces BRAM_PORT_B -of_objects [ipx::current_core]]]
ipx::add_port_map EN [ipx::get_bus_interfaces BRAM_PORT_B -of_objects [ipx::current_core]]
set_property physical_name bram_enb [ipx::get_port_maps EN -of_objects [ipx::get_bus_interfaces BRAM_PORT_B -of_objects [ipx::current_core]]]
ipx::add_port_map DOUT [ipx::get_bus_interfaces BRAM_PORT_B -of_objects [ipx::current_core]]
set_property physical_name bram_dob [ipx::get_port_maps DOUT -of_objects [ipx::get_bus_interfaces BRAM_PORT_B -of_objects [ipx::current_core]]]
ipx::add_port_map WE [ipx::get_bus_interfaces BRAM_PORT_B -of_objects [ipx::current_core]]
set_property physical_name bram_web [ipx::get_port_maps WE -of_objects [ipx::get_bus_interfaces BRAM_PORT_B -of_objects [ipx::current_core]]]
ipx::add_port_map ADDR [ipx::get_bus_interfaces BRAM_PORT_B -of_objects [ipx::current_core]]
set_property physical_name bram_addrb [ipx::get_port_maps ADDR -of_objects [ipx::get_bus_interfaces BRAM_PORT_B -of_objects [ipx::current_core]]]
ipx::remove_memory_map S00_AXI [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project kyber-fpga
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project polyvec_reduce_v1_0_project
current_project kyber-fpga
upgrade_ip -vlnv xilinx.com:user:polyvec_reduce:1.0 [get_ips  kyberBD_polyvec_reduce_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips kyberBD_polyvec_reduce_0_0] -no_script -sync -force -quiet
connect_bd_net [get_bd_pins polyvec_reduce_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins polyvec_reduce_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
delete_bd_objs [get_bd_nets axi_gpio_2_gpio2_io_o]
delete_bd_objs [get_bd_nets barrett_reduce_0_data_out]
startgroup
set_property -dict [list CONFIG.C_GPIO2_WIDTH {1}] [get_bd_cells axi_gpio_2]
endgroup
set_property location {7 2290 941} [get_bd_cells barrett_reduce_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:barrett_reduce:1.0 barrett_reduce_1
endgroup
set_property location {8 2473 1060} [get_bd_cells barrett_reduce_1]
connect_bd_net [get_bd_pins barrett_reduce_1/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
set_property location {7 2471 1131} [get_bd_cells barrett_reduce_1]
set_property location {7 2466 996} [get_bd_cells barrett_reduce_0]
connect_bd_net [get_bd_pins polyvec_reduce_0/do_lower_barrett] [get_bd_pins barrett_reduce_0/data_in]
connect_bd_net [get_bd_pins polyvec_reduce_0/en_upper_barrett] [get_bd_pins barrett_reduce_1/data_in]
delete_bd_objs [get_bd_nets polyvec_reduce_0_do_lower_barrett]
delete_bd_objs [get_bd_nets polyvec_reduce_0_en_upper_barrett]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:double_signal_multiplexer:1.0 double_signal_multip_2
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:double_signal_multiplexer:1.0 double_signal_multip_3
endgroup
set_property location {8 2454 1171} [get_bd_cells double_signal_multip_2]
set_property location {7 2474 1010} [get_bd_cells double_signal_multip_3]
connect_bd_net [get_bd_pins double_signal_multip_3/data_out] [get_bd_pins barrett_reduce_0/data_in]
connect_bd_net [get_bd_pins polyvec_reduce_0/do_lower_barrett] [get_bd_pins double_signal_multip_3/data_in_0]
connect_bd_net [get_bd_pins polyvec_reduce_0/en_lower_barrett] [get_bd_pins double_signal_multip_3/enable_in_0]
connect_bd_net [get_bd_pins polyvec_reduce_0/do_upper_barrett] [get_bd_pins double_signal_multip_2/data_in_0]
connect_bd_net [get_bd_pins polyvec_reduce_0/en_upper_barrett] [get_bd_pins double_signal_multip_2/enable_in_0]
set_property location {7 2723 1161} [get_bd_cells barrett_reduce_1]
connect_bd_net [get_bd_pins double_signal_multip_2/data_out] [get_bd_pins barrett_reduce_1/data_in]
connect_bd_net [get_bd_pins barrett_reduce_0/data_out] [get_bd_pins polyvec_reduce_0/di_lower_barrett]
connect_bd_net [get_bd_pins barrett_reduce_1/data_out] [get_bd_pins polyvec_reduce_0/di_upper_barrett]
delete_bd_objs [get_bd_nets axi_gpio_1_gpio_io_o]
startgroup
set_property -dict [list CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_1]
endgroup
startgroup
set_property -dict [list CONFIG.C_ALL_OUTPUTS {0}] [get_bd_cells axi_gpio_1]
endgroup
startgroup
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_o] [get_bd_pins axi_gpio_1/gpio_io_i]
endgroup
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_o] [get_bd_pins polyvec_reduce_0/kyber_k]
connect_bd_net [get_bd_pins axi_gpio_2/gpio2_io_o] [get_bd_pins polyvec_reduce_0/start]
connect_bd_net [get_bd_pins polyvec_reduce_0/busy] [get_bd_pins axi_gpio_2/gpio2_io_i]
connect_bd_intf_net [get_bd_intf_pins polyvec_reduce_0/BRAM_PORT_A] [get_bd_intf_pins bram_port_selector_0/BRAM_PORT_1]
connect_bd_intf_net [get_bd_intf_pins polyvec_reduce_0/BRAM_PORT_B] [get_bd_intf_pins bram_port_selector_1/BRAM_PORT_1]
save_bd_design
regenerate_bd_layout -routing
set_property location {6 2024 950} [get_bd_cells double_signal_multip_3]
set_property location {6 2073 1097} [get_bd_cells double_signal_multip_2]
set_property location {7 2338 923} [get_bd_cells barrett_reduce_0]
set_property location {7 2349 1081} [get_bd_cells barrett_reduce_1]
save_bd_design
report_ip_status -name ip_status 
generate_target all [get_files  C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd]
export_ip_user_files -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -directory C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files -ipstatic_source_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/modelsim} {questa=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/questa} {riviera=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/riviera} {activehdl=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {16}] [get_bd_cells double_signal_multip_3]
endgroup
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {16}] [get_bd_cells double_signal_multip_2]
endgroup
generate_target all [get_files  C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd]
export_ip_user_files -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -directory C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files -ipstatic_source_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/modelsim} {questa=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/questa} {riviera=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/riviera} {activehdl=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/kyberBD_wrapper.sysdef C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf

current_project polyvec_reduce_v1_0_project
close_sim
close_project
