#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Mar 16 14:22:47 2024
# Process ID: 2276
# Current directory: C:/FHNW/prj2/fhnw_zt/4_vivado/zt
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10860 C:\FHNW\prj2\fhnw_zt\4_vivado\zt\zt.xpr
# Log file: C:/FHNW/prj2/fhnw_zt/4_vivado/zt/vivado.log
# Journal file: C:/FHNW/prj2/fhnw_zt/4_vivado/zt\vivado.jou
# Running On: DESKTOP-EOOIIGE, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 8, Host memory: 16539 MB
#-----------------------------------------------------------
start_gui
open_project C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd}
delete_bd_objs [get_bd_intf_nets lf_sampler_axi_master_0_M00_AXIS] [get_bd_cells lf_sampler_axi_master_0]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:lf_sampler_axi_master:1.0 lf_sampler_axi_master_0
endgroup
set_property location {1 157 271} [get_bd_cells lf_sampler_axi_master_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0
endgroup
set_property location {2 388 265} [get_bd_cells smartconnect_0]
set_property CONFIG.NUM_SI {1} [get_bd_cells smartconnect_0]
delete_bd_objs [get_bd_cells smartconnect_0]
connect_bd_intf_net [get_bd_intf_pins lf_sampler_axi_master_0/M00_AXIS] -boundary_type upper [get_bd_intf_pins DMA/S_AXIS_S2MM_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/PS/processing_system7_0/FCLK_CLK0 (125 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins lf_sampler_axi_master_0/m00_axis_aclk]
startgroup
make_bd_pins_external  [get_bd_pins lf_sampler_axi_master_0/fb_right]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins lf_sampler_axi_master_0/fb_middle]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins lf_sampler_axi_master_0/fb_left]
endgroup
set_property location {2 369 305} [get_bd_cells lf_sampler_axi_master_0]
set_property location {1 524 -162} [get_bd_cells PS]
set_property location {1.5 688 -149} [get_bd_cells PS]
set_property location {2 619 309} [get_bd_cells lf_sampler_axi_master_0]
set_property location {0.5 162 293} [get_bd_cells lf_sampler_axi_master_0]
set_property location {1 159 307} [get_bd_cells lf_sampler_axi_master_0]
set_property location {1 161 301} [get_bd_cells lf_sampler_axi_master_0]
save_bd_design
validate_bd_design
save_bd_design
make_wrapper -files [get_files C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd] -top
import_files -force -norecurse c:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.gen/sources_1/bd/bd/hdl/bd_wrapper.vhd
export_ip_user_files -of_objects  [get_files C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/imports/hdl/bd_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/imports/hdl/bd_wrapper.vhd
add_files -norecurse C:/FHNW/prj2/fhnw_zt/4_vivado/src/bd_wrapper.vhd
validate_bd_design -force
reset_run bd_smartconnect_0_0_synth_1
save_bd_design
launch_runs synth_1 -jobs 4
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name lf_sampler_axi_master_v1_0_project -directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.tmp/lf_sampler_axi_master_v1_0_project c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_common_pkg.vhd
set_property library zt_lib [get_files  c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src/lf_common_pkg.vhd]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
export_ip_user_files -of_objects  [get_files c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src/lf_common_pkg.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src/lf_prescaler.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src/lf_sampler.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src/lf_sampler_control.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src/lf_std_logic_adapter.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src/lf_sampler_axi_master_control.vhd] -no_script -reset -force -quiet
remove_files  {c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src/lf_common_pkg.vhd c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src/lf_prescaler.vhd c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src/lf_sampler.vhd c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src/lf_sampler_control.vhd c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src/lf_std_logic_adapter.vhd c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src/lf_sampler_axi_master_control.vhd}
add_files -norecurse -copy_to c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src {C:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/lf_sampler.vhd C:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/lf_prescaler.vhd C:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/lf_sampler_control.vhd C:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/lf_common_pkg.vhd C:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/lf_std_logic_adapter.vhd}
add_files -norecurse -copy_to c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src {C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_prescaler.vhd C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_control.vhd C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_std_logic_adapter.vhd C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler.vhd C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_common_pkg.vhd}
set_property library zt_lib [get_files  {c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src/lf_prescaler.vhd c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src/lf_sampler_control.vhd c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src/lf_std_logic_adapter.vhd c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src/lf_sampler.vhd c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src/lf_common_pkg.vhd}]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src/lf_std_logic_adapter.vhd] -no_script -reset -force -quiet
remove_files  c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src/lf_std_logic_adapter.vhd
add_files -norecurse -copy_to c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src {C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_sampler_axi_master_control.vhd C:/FHNW/prj2/fhnw_zt/2_hdl/zt_lib/src/lf_axi_master_adapter.vhd}
set_property library zt_lib [get_files  {c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src/lf_sampler_axi_master_control.vhd c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src/lf_axi_master_adapter.vhd}]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipgui::add_param -name {FREQ_HZ} -component [ipx::current_core] -display_name {Freq Hz} -show_label {true} -show_range {true} -widget {comboBox}
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0
report_ip_status -name ip_status 
update_ip_catalog -rebuild
upgrade_ip -vlnv xilinx.com:user:lf_sampler_axi_master:1.0 [get_ips  bd_lf_sampler_axi_master_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips bd_lf_sampler_axi_master_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd]
catch { config_ip_cache -export [get_ips -all bd_smartconnect_0_0] }
catch { config_ip_cache -export [get_ips -all bd_lf_sampler_axi_master_0_2] }
export_ip_user_files -of_objects [get_files C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd]
launch_runs bd_lf_sampler_axi_master_0_2_synth_1 -jobs 4
wait_on_run bd_lf_sampler_axi_master_0_2_synth_1
export_simulation -of_objects [get_files C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd] -directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.ip_user_files/sim_scripts -ip_user_files_dir C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.ip_user_files -ipstatic_source_dir C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/modelsim} {questa=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/questa} {riviera=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/riviera} {activehdl=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name lf_sampler_axi_master_v1_0_project -directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.tmp/lf_sampler_axi_master_v1_0_project c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
export_ip_user_files -of_objects  [get_files c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src/lf_axi_master_adapter.vhd] -no_script -reset -force -quiet
remove_files  c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src/lf_axi_master_adapter.vhd
export_ip_user_files -of_objects  [get_files c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src/lf_sampler_axi_master_control.vhd] -no_script -reset -force -quiet
remove_files  c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/src/lf_sampler_axi_master_control.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::unload_core c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/component.xml
ipx::open_ipxact_file c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/component.xml
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0
ipx::unload_core c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/component.xml
ipx::open_ipxact_file c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/component.xml
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0
ipx::unload_core c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/component.xml
ipx::open_ipxact_file c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/component.xml
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0
close_project
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:lf_sampler_axi_master:1.0 [get_ips  bd_lf_sampler_axi_master_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips bd_lf_sampler_axi_master_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd]
catch { config_ip_cache -export [get_ips -all bd_smartconnect_0_0] }
catch { config_ip_cache -export [get_ips -all bd_lf_sampler_axi_master_0_2] }
export_ip_user_files -of_objects [get_files C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd]
launch_runs bd_lf_sampler_axi_master_0_2_synth_1 -jobs 4
wait_on_run bd_lf_sampler_axi_master_0_2_synth_1
export_simulation -of_objects [get_files C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd] -directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.ip_user_files/sim_scripts -ip_user_files_dir C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.ip_user_files -ipstatic_source_dir C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/modelsim} {questa=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/questa} {riviera=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/riviera} {activehdl=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
validate_bd_design -force
report_ip_status -name ip_status 
save_bd_design
reset_run bd_lf_sampler_axi_master_0_2_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name lf_sampler_axi_master_v1_0_project -directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.tmp/lf_sampler_axi_master_v1_0_project c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:lf_sampler_axi_master:1.0 [get_ips  bd_lf_sampler_axi_master_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips bd_lf_sampler_axi_master_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd]
catch { config_ip_cache -export [get_ips -all bd_smartconnect_0_0] }
catch { config_ip_cache -export [get_ips -all bd_lf_sampler_axi_master_0_2] }
export_ip_user_files -of_objects [get_files C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd]
launch_runs bd_lf_sampler_axi_master_0_2_synth_1 -jobs 4
wait_on_run bd_lf_sampler_axi_master_0_2_synth_1
export_simulation -of_objects [get_files C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd] -directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.ip_user_files/sim_scripts -ip_user_files_dir C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.ip_user_files -ipstatic_source_dir C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/modelsim} {questa=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/questa} {riviera=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/riviera} {activehdl=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name lf_sampler_axi_master_v1_0_project -directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.tmp/lf_sampler_axi_master_v1_0_project c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:lf_sampler_axi_master:1.0 [get_ips  bd_lf_sampler_axi_master_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips bd_lf_sampler_axi_master_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd]
catch { config_ip_cache -export [get_ips -all bd_smartconnect_0_0] }
catch { config_ip_cache -export [get_ips -all bd_lf_sampler_axi_master_0_2] }
export_ip_user_files -of_objects [get_files C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd]
launch_runs bd_lf_sampler_axi_master_0_2_synth_1 -jobs 4
wait_on_run bd_lf_sampler_axi_master_0_2_synth_1
export_simulation -of_objects [get_files C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd] -directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.ip_user_files/sim_scripts -ip_user_files_dir C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.ip_user_files -ipstatic_source_dir C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/modelsim} {questa=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/questa} {riviera=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/riviera} {activehdl=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name lf_sampler_axi_master_v1_0_project -directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.tmp/lf_sampler_axi_master_v1_0_project c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0
add_files -fileset constrs_1 -norecurse C:/FHNW/prj2/fhnw_zt/4_vivado/constraints/Zybo-Z7-Master.xdc
open_bd_design {C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:lf_sampler_axi_master:1.0 [get_ips  bd_lf_sampler_axi_master_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips bd_lf_sampler_axi_master_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd]
catch { config_ip_cache -export [get_ips -all bd_smartconnect_0_0] }
catch { config_ip_cache -export [get_ips -all bd_lf_sampler_axi_master_0_2] }
export_ip_user_files -of_objects [get_files C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd]
launch_runs bd_lf_sampler_axi_master_0_2_synth_1 -jobs 4
wait_on_run bd_lf_sampler_axi_master_0_2_synth_1
export_simulation -of_objects [get_files C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd] -directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.ip_user_files/sim_scripts -ip_user_files_dir C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.ip_user_files -ipstatic_source_dir C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/modelsim} {questa=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/questa} {riviera=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/riviera} {activehdl=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name lf_sampler_axi_master_v1_0_project -directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.tmp/lf_sampler_axi_master_v1_0_project c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FHNW/prj2/fhnw_zt/4_vivado/ip_repo/lf_sampler_axi_master_1_0
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:lf_sampler_axi_master:1.0 [get_ips  bd_lf_sampler_axi_master_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips bd_lf_sampler_axi_master_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd]
catch { config_ip_cache -export [get_ips -all bd_smartconnect_0_0] }
catch { config_ip_cache -export [get_ips -all bd_lf_sampler_axi_master_0_2] }
export_ip_user_files -of_objects [get_files C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd]
launch_runs bd_lf_sampler_axi_master_0_2_synth_1 -jobs 4
wait_on_run bd_lf_sampler_axi_master_0_2_synth_1
export_simulation -of_objects [get_files C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.srcs/sources_1/bd/bd/bd.bd] -directory C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.ip_user_files/sim_scripts -ip_user_files_dir C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.ip_user_files -ipstatic_source_dir C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/modelsim} {questa=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/questa} {riviera=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/riviera} {activehdl=C:/FHNW/prj2/fhnw_zt/4_vivado/zt/zt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/FHNW/prj2/fhnw_zt/4_vivado/SDKExport/bd_wrapper.xsa
set_property location {1019 -157} [get_bd_intf_ports FIXED_IO]
set_property location {1020 -179} [get_bd_intf_ports DDR]
move_bd_cells [get_bd_cells /] [get_bd_cells DMA/smartconnect_0]
move_bd_cells [get_bd_cells DMA] [get_bd_cells smartconnect_0]
set_property location {2 570 10} [get_bd_cells DMA]
set_property location {2.5 843 -67} [get_bd_cells DMA]
set_property location {2 1020 286} [get_bd_cells lf_sampler_axi_master_0]
set_property location {143 252} [get_bd_ports fb_right_0]
set_property location {1 1231 -292} [get_bd_cells PS]
set_property location {1794 -292} [get_bd_intf_ports DDR]
set_property location {1797 -270} [get_bd_intf_ports FIXED_IO]
set_property location {-31 471} [get_bd_ports fb_left_0]
set_property location {-21 449} [get_bd_ports fb_middle_0]
set_property location {-24 476} [get_bd_ports fb_left_0]
set_property location {-28 435} [get_bd_ports fb_right_0]
set_property location {-26 472} [get_bd_ports fb_left_0]
pwd
cd ..
source ./4_vivado_before_checkin.tcl
save_bd_design
source ./4_vivado_before_checkin.tcl
