{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597589747906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597589747912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 16 17:55:47 2020 " "Processing started: Sun Aug 16 17:55:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597589747912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597589747912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SV2Lab -c SV2Lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off SV2Lab -c SV2Lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597589747912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1597589748364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1597589748364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/aux_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/aux_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aux_timer " "Found entity 1: aux_timer" {  } { { "rtl/aux_timer.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/aux_timer.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597589757840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597589757840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/onetens_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/onetens_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 onetens_sec_counter " "Found entity 1: onetens_sec_counter" {  } { { "rtl/onetens_sec_counter.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/onetens_sec_counter.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597589757842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597589757842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/hexss.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/hexss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexss " "Found entity 1: hexss" {  } { { "rtl/hexss.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/hexss.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597589757843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597589757843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bomb_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bomb_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bomb_fsm " "Found entity 1: bomb_fsm" {  } { { "rtl/bomb_fsm.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/bomb_fsm.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597589757845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597589757845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/topbomb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/topbomb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 topBomb " "Found entity 1: topBomb" {  } { { "rtl/topBomb.bdf" "" { Schematic "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/topBomb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597589757846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597589757846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ramzor_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ramzor_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ramzor_fsm " "Found entity 1: ramzor_fsm" {  } { { "rtl/ramzor_fsm.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/ramzor_fsm.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597589757848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597589757848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ramzor.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ramzor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ramzor " "Found entity 1: ramzor" {  } { { "rtl/ramzor.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/ramzor.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597589757849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597589757849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/one_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/one_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_counter " "Found entity 1: one_sec_counter" {  } { { "rtl/one_sec_counter.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/one_sec_counter.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597589757851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597589757851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/decimal_down_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/decimal_down_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_down_counter " "Found entity 1: decimal_down_counter" {  } { { "rtl/decimal_down_counter.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/decimal_down_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597589757852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597589757852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/decimal_2_digits_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/decimal_2_digits_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_2_digits_counter " "Found entity 1: decimal_2_digits_counter" {  } { { "rtl/decimal_2_digits_counter.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/decimal_2_digits_counter.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597589757854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597589757854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datain.v 1 1 " "Found 1 design units, including 1 entities, in source file datain.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataIn " "Found entity 1: DataIn" {  } { { "DataIn.v" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/DataIn.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597589757856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597589757856 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ramzor " "Elaborating entity \"ramzor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1597589757901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aux_timer aux_timer:aux_timer " "Elaborating entity \"aux_timer\" for hierarchy \"aux_timer:aux_timer\"" {  } { { "rtl/ramzor.sv" "aux_timer" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/ramzor.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597589757922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onetens_sec_counter onetens_sec_counter:onetens_sec_counter " "Elaborating entity \"onetens_sec_counter\" for hierarchy \"onetens_sec_counter:onetens_sec_counter\"" {  } { { "rtl/ramzor.sv" "onetens_sec_counter" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/ramzor.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597589757923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramzor_fsm ramzor_fsm:ramzor_fsm " "Elaborating entity \"ramzor_fsm\" for hierarchy \"ramzor_fsm:ramzor_fsm\"" {  } { { "rtl/ramzor.sv" "ramzor_fsm" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/ramzor.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597589757925 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ramzor_fsm.sv(74) " "Verilog HDL assignment warning at ramzor_fsm.sv(74): truncated value with size 32 to match size of target (8)" {  } { { "rtl/ramzor_fsm.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/ramzor_fsm.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597589757925 "|ramzor|ramzor_fsm:ramzor_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ramzor_fsm.sv(76) " "Verilog HDL assignment warning at ramzor_fsm.sv(76): truncated value with size 32 to match size of target (8)" {  } { { "rtl/ramzor_fsm.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/ramzor_fsm.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597589757925 "|ramzor|ramzor_fsm:ramzor_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ramzor_fsm.sv(80) " "Verilog HDL assignment warning at ramzor_fsm.sv(80): truncated value with size 32 to match size of target (8)" {  } { { "rtl/ramzor_fsm.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/ramzor_fsm.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597589757925 "|ramzor|ramzor_fsm:ramzor_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ramzor_fsm.sv(82) " "Verilog HDL assignment warning at ramzor_fsm.sv(82): truncated value with size 32 to match size of target (8)" {  } { { "rtl/ramzor_fsm.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/ramzor_fsm.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597589757926 "|ramzor|ramzor_fsm:ramzor_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ramzor_fsm.sv(86) " "Verilog HDL assignment warning at ramzor_fsm.sv(86): truncated value with size 32 to match size of target (8)" {  } { { "rtl/ramzor_fsm.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/ramzor_fsm.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597589757926 "|ramzor|ramzor_fsm:ramzor_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ramzor_fsm.sv(88) " "Verilog HDL assignment warning at ramzor_fsm.sv(88): truncated value with size 32 to match size of target (8)" {  } { { "rtl/ramzor_fsm.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/ramzor_fsm.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597589757926 "|ramzor|ramzor_fsm:ramzor_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ramzor_fsm.sv(92) " "Verilog HDL assignment warning at ramzor_fsm.sv(92): truncated value with size 32 to match size of target (8)" {  } { { "rtl/ramzor_fsm.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/ramzor_fsm.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597589757926 "|ramzor|ramzor_fsm:ramzor_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ramzor_fsm.sv(94) " "Verilog HDL assignment warning at ramzor_fsm.sv(94): truncated value with size 32 to match size of target (8)" {  } { { "rtl/ramzor_fsm.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/ramzor_fsm.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597589757926 "|ramzor|ramzor_fsm:ramzor_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ramzor_fsm.sv(97) " "Verilog HDL assignment warning at ramzor_fsm.sv(97): truncated value with size 32 to match size of target (8)" {  } { { "rtl/ramzor_fsm.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/ramzor_fsm.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597589757926 "|ramzor|ramzor_fsm:ramzor_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ramzor_fsm.sv(103) " "Verilog HDL assignment warning at ramzor_fsm.sv(103): truncated value with size 32 to match size of target (1)" {  } { { "rtl/ramzor_fsm.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/ramzor_fsm.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597589757926 "|ramzor|ramzor_fsm:ramzor_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ramzor_fsm.sv(104) " "Verilog HDL assignment warning at ramzor_fsm.sv(104): truncated value with size 32 to match size of target (1)" {  } { { "rtl/ramzor_fsm.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/ramzor_fsm.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597589757926 "|ramzor|ramzor_fsm:ramzor_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ramzor_fsm.sv(105) " "Verilog HDL assignment warning at ramzor_fsm.sv(105): truncated value with size 32 to match size of target (1)" {  } { { "rtl/ramzor_fsm.sv" "" { Text "C:/TECHNION/gitLab/Lab/3/SV2LabStudent_Schematics/rtl/ramzor_fsm.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597589757926 "|ramzor|ramzor_fsm:ramzor_fsm"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1597589758463 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1597589758640 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1597589758809 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597589758809 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1597589758883 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1597589758883 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1597589758883 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1597589758883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597589758921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 16 17:55:58 2020 " "Processing ended: Sun Aug 16 17:55:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597589758921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597589758921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597589758921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1597589758921 ""}
