<stg><name>multi_stage_mul_h_update_m_t_a</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:0 %a_V_read_2 = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %a_V_read

]]></Node>
<StgValue><ssdm name="a_V_read_2"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="255" op_0_bw="255" op_1_bw="255">
<![CDATA[
entry:1 %t_V_read_2 = read i255 @_ssdm_op_Read.ap_auto.i255, i255 %t_V_read

]]></Node>
<StgValue><ssdm name="t_V_read_2"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry:2 %m_V_write_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %m_V_write

]]></Node>
<StgValue><ssdm name="m_V_write_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="255" op_0_bw="255" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3 %r_V = partselect i255 @_ssdm_op_PartSelect.i255.i256.i32.i32, i256 %a_V_read_2, i32 1, i32 255

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="256" op_0_bw="255">
<![CDATA[
entry:4 %zext_ln1669 = zext i255 %r_V

]]></Node>
<StgValue><ssdm name="zext_ln1669"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="256" op_0_bw="256" op_1_bw="255" op_2_bw="1">
<![CDATA[
entry:5 %r_V_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i255.i1, i255 %t_V_read_2, i1 0

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="768" op_0_bw="768" op_1_bw="256">
<![CDATA[
entry:6 %mrv = insertvalue i768 <undef>, i256 %m_V_write_read

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="768" op_0_bw="768" op_1_bw="256">
<![CDATA[
entry:7 %mrv_1 = insertvalue i768 %mrv, i256 %r_V_2

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="768" op_0_bw="768" op_1_bw="256">
<![CDATA[
entry:8 %mrv_2 = insertvalue i768 %mrv_1, i256 %zext_ln1669

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="768">
<![CDATA[
entry:9 %ret_ln95 = ret i768 %mrv_2

]]></Node>
<StgValue><ssdm name="ret_ln95"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
