begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) KATO Takenori, 1997, 1998.  *   * All rights reserved.  Unpublished rights reserved under the copyright  * laws of Japan.  *   * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  *   * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer as  *    the first lines of this file unmodified.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *   * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|"opt_cpu.h"
end_include

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/sysctl.h>
end_include

begin_include
include|#
directive|include
file|<machine/cputypes.h>
end_include

begin_include
include|#
directive|include
file|<machine/md_var.h>
end_include

begin_include
include|#
directive|include
file|<machine/specialreg.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm.h>
end_include

begin_include
include|#
directive|include
file|<vm/pmap.h>
end_include

begin_if
if|#
directive|if
operator|!
name|defined
argument_list|(
name|CPU_DISABLE_SSE
argument_list|)
operator|&&
name|defined
argument_list|(
name|I686_CPU
argument_list|)
end_if

begin_define
define|#
directive|define
name|CPU_ENABLE_SSE
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|defined
argument_list|(
name|I586_CPU
argument_list|)
operator|&&
name|defined
argument_list|(
name|CPU_WT_ALLOC
argument_list|)
end_if

begin_function_decl
name|void
name|enable_K5_wt_alloc
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|void
name|enable_K6_wt_alloc
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|void
name|enable_K6_2_wt_alloc
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_endif
endif|#
directive|endif
end_endif

begin_ifdef
ifdef|#
directive|ifdef
name|I486_CPU
end_ifdef

begin_function_decl
specifier|static
name|void
name|init_5x86
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|init_bluelightning
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|init_486dlc
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|init_cy486dx
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_ifdef
ifdef|#
directive|ifdef
name|CPU_I486_ON_386
end_ifdef

begin_function_decl
specifier|static
name|void
name|init_i486_on_386
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_endif
endif|#
directive|endif
end_endif

begin_function_decl
specifier|static
name|void
name|init_6x86
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* I486_CPU */
end_comment

begin_ifdef
ifdef|#
directive|ifdef
name|I686_CPU
end_ifdef

begin_function_decl
specifier|static
name|void
name|init_6x86MX
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|init_ppro
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|init_mendocino
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|static
name|int
name|hw_instruction_sse
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|SYSCTL_INT
argument_list|(
name|_hw
argument_list|,
name|OID_AUTO
argument_list|,
name|instruction_sse
argument_list|,
name|CTLFLAG_RD
argument_list|,
operator|&
name|hw_instruction_sse
argument_list|,
literal|0
argument_list|,
literal|"SIMD/MMX2 instructions available in CPU"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_comment
comment|/*  * -1: automatic (default)  *  0: keep enable CLFLUSH  *  1: force disable CLFLUSH  */
end_comment

begin_decl_stmt
specifier|static
name|int
name|hw_clflush_disable
init|=
operator|-
literal|1
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Must *NOT* be BSS or locore will bzero these after setting them */
end_comment

begin_decl_stmt
name|int
name|cpu
init|=
literal|0
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Are we 386, 386sx, 486, etc? */
end_comment

begin_decl_stmt
name|u_int
name|cpu_feature
init|=
literal|0
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Feature flags */
end_comment

begin_decl_stmt
name|u_int
name|cpu_feature2
init|=
literal|0
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Feature flags */
end_comment

begin_decl_stmt
name|u_int
name|amd_feature
init|=
literal|0
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* AMD feature flags */
end_comment

begin_decl_stmt
name|u_int
name|amd_feature2
init|=
literal|0
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* AMD feature flags */
end_comment

begin_decl_stmt
name|u_int
name|amd_pminfo
init|=
literal|0
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* AMD advanced power management info */
end_comment

begin_decl_stmt
name|u_int
name|via_feature_rng
init|=
literal|0
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* VIA RNG features */
end_comment

begin_decl_stmt
name|u_int
name|via_feature_xcrypt
init|=
literal|0
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* VIA ACE features */
end_comment

begin_decl_stmt
name|u_int
name|cpu_high
init|=
literal|0
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Highest arg to CPUID */
end_comment

begin_decl_stmt
name|u_int
name|cpu_id
init|=
literal|0
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Stepping ID */
end_comment

begin_decl_stmt
name|u_int
name|cpu_procinfo
init|=
literal|0
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* HyperThreading Info / Brand Index / CLFUSH */
end_comment

begin_decl_stmt
name|u_int
name|cpu_procinfo2
init|=
literal|0
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Multicore info */
end_comment

begin_decl_stmt
name|char
name|cpu_vendor
index|[
literal|20
index|]
init|=
literal|""
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* CPU Origin code */
end_comment

begin_decl_stmt
name|u_int
name|cpu_vendor_id
init|=
literal|0
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* CPU vendor ID */
end_comment

begin_decl_stmt
name|u_int
name|cpu_clflush_line_size
init|=
literal|32
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|u_int
name|cpu_mon_mwait_flags
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* MONITOR/MWAIT flags (CPUID.05H.ECX) */
end_comment

begin_decl_stmt
name|u_int
name|cpu_mon_min_size
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* MONITOR minimum range size, bytes */
end_comment

begin_decl_stmt
name|u_int
name|cpu_mon_max_size
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* MONITOR minimum range size, bytes */
end_comment

begin_expr_stmt
name|SYSCTL_UINT
argument_list|(
name|_hw
argument_list|,
name|OID_AUTO
argument_list|,
name|via_feature_rng
argument_list|,
name|CTLFLAG_RD
argument_list|,
operator|&
name|via_feature_rng
argument_list|,
literal|0
argument_list|,
literal|"VIA RNG feature available in CPU"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|SYSCTL_UINT
argument_list|(
name|_hw
argument_list|,
name|OID_AUTO
argument_list|,
name|via_feature_xcrypt
argument_list|,
name|CTLFLAG_RD
argument_list|,
operator|&
name|via_feature_xcrypt
argument_list|,
literal|0
argument_list|,
literal|"VIA xcrypt feature available in CPU"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_ifdef
ifdef|#
directive|ifdef
name|CPU_ENABLE_SSE
end_ifdef

begin_decl_stmt
name|u_int
name|cpu_fxsr
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* SSE enabled */
end_comment

begin_decl_stmt
name|u_int
name|cpu_mxcsr_mask
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* valid bits in mxcsr */
end_comment

begin_endif
endif|#
directive|endif
end_endif

begin_ifdef
ifdef|#
directive|ifdef
name|I486_CPU
end_ifdef

begin_comment
comment|/*  * IBM Blue Lightning  */
end_comment

begin_function
specifier|static
name|void
name|init_bluelightning
parameter_list|(
name|void
parameter_list|)
block|{
name|register_t
name|saveintr
decl_stmt|;
if|#
directive|if
name|defined
argument_list|(
name|PC98
argument_list|)
operator|&&
operator|!
name|defined
argument_list|(
name|CPU_UPGRADE_HW_CACHE
argument_list|)
name|need_post_dma_flush
operator|=
literal|1
expr_stmt|;
endif|#
directive|endif
name|saveintr
operator|=
name|intr_disable
argument_list|()
expr_stmt|;
name|load_cr0
argument_list|(
name|rcr0
argument_list|()
operator||
name|CR0_CD
operator||
name|CR0_NW
argument_list|)
expr_stmt|;
name|invd
argument_list|()
expr_stmt|;
ifdef|#
directive|ifdef
name|CPU_BLUELIGHTNING_FPU_OP_CACHE
name|wrmsr
argument_list|(
literal|0x1000
argument_list|,
literal|0x9c92LL
argument_list|)
expr_stmt|;
comment|/* FP operand can be cacheable on Cyrix FPU */
else|#
directive|else
name|wrmsr
argument_list|(
literal|0x1000
argument_list|,
literal|0x1c92LL
argument_list|)
expr_stmt|;
comment|/* Intel FPU */
endif|#
directive|endif
comment|/* Enables 13MB and 0-640KB cache. */
name|wrmsr
argument_list|(
literal|0x1001
argument_list|,
operator|(
literal|0xd0LL
operator|<<
literal|32
operator|)
operator||
literal|0x3ff
argument_list|)
expr_stmt|;
ifdef|#
directive|ifdef
name|CPU_BLUELIGHTNING_3X
name|wrmsr
argument_list|(
literal|0x1002
argument_list|,
literal|0x04000000LL
argument_list|)
expr_stmt|;
comment|/* Enables triple-clock mode. */
else|#
directive|else
name|wrmsr
argument_list|(
literal|0x1002
argument_list|,
literal|0x03000000LL
argument_list|)
expr_stmt|;
comment|/* Enables double-clock mode. */
endif|#
directive|endif
comment|/* Enable caching in CR0. */
name|load_cr0
argument_list|(
name|rcr0
argument_list|()
operator|&
operator|~
operator|(
name|CR0_CD
operator||
name|CR0_NW
operator|)
argument_list|)
expr_stmt|;
comment|/* CD = 0 and NW = 0 */
name|invd
argument_list|()
expr_stmt|;
name|intr_restore
argument_list|(
name|saveintr
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Cyrix 486SLC/DLC/SR/DR series  */
end_comment

begin_function
specifier|static
name|void
name|init_486dlc
parameter_list|(
name|void
parameter_list|)
block|{
name|register_t
name|saveintr
decl_stmt|;
name|u_char
name|ccr0
decl_stmt|;
name|saveintr
operator|=
name|intr_disable
argument_list|()
expr_stmt|;
name|invd
argument_list|()
expr_stmt|;
name|ccr0
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR0
argument_list|)
expr_stmt|;
ifndef|#
directive|ifndef
name|CYRIX_CACHE_WORKS
name|ccr0
operator||=
name|CCR0_NC1
operator||
name|CCR0_BARB
expr_stmt|;
name|write_cyrix_reg
argument_list|(
name|CCR0
argument_list|,
name|ccr0
argument_list|)
expr_stmt|;
name|invd
argument_list|()
expr_stmt|;
else|#
directive|else
name|ccr0
operator|&=
operator|~
name|CCR0_NC0
expr_stmt|;
ifndef|#
directive|ifndef
name|CYRIX_CACHE_REALLY_WORKS
name|ccr0
operator||=
name|CCR0_NC1
operator||
name|CCR0_BARB
expr_stmt|;
else|#
directive|else
name|ccr0
operator||=
name|CCR0_NC1
expr_stmt|;
endif|#
directive|endif
ifdef|#
directive|ifdef
name|CPU_DIRECT_MAPPED_CACHE
name|ccr0
operator||=
name|CCR0_CO
expr_stmt|;
comment|/* Direct mapped mode. */
endif|#
directive|endif
name|write_cyrix_reg
argument_list|(
name|CCR0
argument_list|,
name|ccr0
argument_list|)
expr_stmt|;
comment|/* Clear non-cacheable region. */
name|write_cyrix_reg
argument_list|(
name|NCR1
operator|+
literal|2
argument_list|,
name|NCR_SIZE_0K
argument_list|)
expr_stmt|;
name|write_cyrix_reg
argument_list|(
name|NCR2
operator|+
literal|2
argument_list|,
name|NCR_SIZE_0K
argument_list|)
expr_stmt|;
name|write_cyrix_reg
argument_list|(
name|NCR3
operator|+
literal|2
argument_list|,
name|NCR_SIZE_0K
argument_list|)
expr_stmt|;
name|write_cyrix_reg
argument_list|(
name|NCR4
operator|+
literal|2
argument_list|,
name|NCR_SIZE_0K
argument_list|)
expr_stmt|;
name|write_cyrix_reg
argument_list|(
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* dummy write */
comment|/* Enable caching in CR0. */
name|load_cr0
argument_list|(
name|rcr0
argument_list|()
operator|&
operator|~
operator|(
name|CR0_CD
operator||
name|CR0_NW
operator|)
argument_list|)
expr_stmt|;
comment|/* CD = 0 and NW = 0 */
name|invd
argument_list|()
expr_stmt|;
endif|#
directive|endif
comment|/* !CYRIX_CACHE_WORKS */
name|intr_restore
argument_list|(
name|saveintr
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Cyrix 486S/DX series  */
end_comment

begin_function
specifier|static
name|void
name|init_cy486dx
parameter_list|(
name|void
parameter_list|)
block|{
name|register_t
name|saveintr
decl_stmt|;
name|u_char
name|ccr2
decl_stmt|;
name|saveintr
operator|=
name|intr_disable
argument_list|()
expr_stmt|;
name|invd
argument_list|()
expr_stmt|;
name|ccr2
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR2
argument_list|)
expr_stmt|;
ifdef|#
directive|ifdef
name|CPU_SUSP_HLT
name|ccr2
operator||=
name|CCR2_SUSP_HLT
expr_stmt|;
endif|#
directive|endif
ifdef|#
directive|ifdef
name|PC98
comment|/* Enables WB cache interface pin and Lock NW bit in CR0. */
name|ccr2
operator||=
name|CCR2_WB
operator||
name|CCR2_LOCK_NW
expr_stmt|;
comment|/* Unlock NW bit in CR0. */
name|write_cyrix_reg
argument_list|(
name|CCR2
argument_list|,
name|ccr2
operator|&
operator|~
name|CCR2_LOCK_NW
argument_list|)
expr_stmt|;
name|load_cr0
argument_list|(
operator|(
name|rcr0
argument_list|()
operator|&
operator|~
name|CR0_CD
operator|)
operator||
name|CR0_NW
argument_list|)
expr_stmt|;
comment|/* CD = 0, NW = 1 */
endif|#
directive|endif
name|write_cyrix_reg
argument_list|(
name|CCR2
argument_list|,
name|ccr2
argument_list|)
expr_stmt|;
name|intr_restore
argument_list|(
name|saveintr
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Cyrix 5x86  */
end_comment

begin_function
specifier|static
name|void
name|init_5x86
parameter_list|(
name|void
parameter_list|)
block|{
name|register_t
name|saveintr
decl_stmt|;
name|u_char
name|ccr2
decl_stmt|,
name|ccr3
decl_stmt|,
name|ccr4
decl_stmt|,
name|pcr0
decl_stmt|;
name|saveintr
operator|=
name|intr_disable
argument_list|()
expr_stmt|;
name|load_cr0
argument_list|(
name|rcr0
argument_list|()
operator||
name|CR0_CD
operator||
name|CR0_NW
argument_list|)
expr_stmt|;
name|wbinvd
argument_list|()
expr_stmt|;
operator|(
name|void
operator|)
name|read_cyrix_reg
argument_list|(
name|CCR3
argument_list|)
expr_stmt|;
comment|/* dummy */
comment|/* Initialize CCR2. */
name|ccr2
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR2
argument_list|)
expr_stmt|;
name|ccr2
operator||=
name|CCR2_WB
expr_stmt|;
ifdef|#
directive|ifdef
name|CPU_SUSP_HLT
name|ccr2
operator||=
name|CCR2_SUSP_HLT
expr_stmt|;
else|#
directive|else
name|ccr2
operator|&=
operator|~
name|CCR2_SUSP_HLT
expr_stmt|;
endif|#
directive|endif
name|ccr2
operator||=
name|CCR2_WT1
expr_stmt|;
name|write_cyrix_reg
argument_list|(
name|CCR2
argument_list|,
name|ccr2
argument_list|)
expr_stmt|;
comment|/* Initialize CCR4. */
name|ccr3
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR3
argument_list|)
expr_stmt|;
name|write_cyrix_reg
argument_list|(
name|CCR3
argument_list|,
name|CCR3_MAPEN0
argument_list|)
expr_stmt|;
name|ccr4
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR4
argument_list|)
expr_stmt|;
name|ccr4
operator||=
name|CCR4_DTE
expr_stmt|;
name|ccr4
operator||=
name|CCR4_MEM
expr_stmt|;
ifdef|#
directive|ifdef
name|CPU_FASTER_5X86_FPU
name|ccr4
operator||=
name|CCR4_FASTFPE
expr_stmt|;
else|#
directive|else
name|ccr4
operator|&=
operator|~
name|CCR4_FASTFPE
expr_stmt|;
endif|#
directive|endif
name|ccr4
operator|&=
operator|~
name|CCR4_IOMASK
expr_stmt|;
comment|/******************************************************************** 	 * WARNING: The "BIOS Writers Guide" mentions that I/O recovery time 	 * should be 0 for errata fix. 	 ********************************************************************/
ifdef|#
directive|ifdef
name|CPU_IORT
name|ccr4
operator||=
name|CPU_IORT
operator|&
name|CCR4_IOMASK
expr_stmt|;
endif|#
directive|endif
name|write_cyrix_reg
argument_list|(
name|CCR4
argument_list|,
name|ccr4
argument_list|)
expr_stmt|;
comment|/* Initialize PCR0. */
comment|/**************************************************************** 	 * WARNING: RSTK_EN and LOOP_EN could make your system unstable. 	 * BTB_EN might make your system unstable. 	 ****************************************************************/
name|pcr0
operator|=
name|read_cyrix_reg
argument_list|(
name|PCR0
argument_list|)
expr_stmt|;
ifdef|#
directive|ifdef
name|CPU_RSTK_EN
name|pcr0
operator||=
name|PCR0_RSTK
expr_stmt|;
else|#
directive|else
name|pcr0
operator|&=
operator|~
name|PCR0_RSTK
expr_stmt|;
endif|#
directive|endif
ifdef|#
directive|ifdef
name|CPU_BTB_EN
name|pcr0
operator||=
name|PCR0_BTB
expr_stmt|;
else|#
directive|else
name|pcr0
operator|&=
operator|~
name|PCR0_BTB
expr_stmt|;
endif|#
directive|endif
ifdef|#
directive|ifdef
name|CPU_LOOP_EN
name|pcr0
operator||=
name|PCR0_LOOP
expr_stmt|;
else|#
directive|else
name|pcr0
operator|&=
operator|~
name|PCR0_LOOP
expr_stmt|;
endif|#
directive|endif
comment|/**************************************************************** 	 * WARNING: if you use a memory mapped I/O device, don't use 	 * DISABLE_5X86_LSSER option, which may reorder memory mapped 	 * I/O access. 	 * IF YOUR MOTHERBOARD HAS PCI BUS, DON'T DISABLE LSSER. 	 ****************************************************************/
ifdef|#
directive|ifdef
name|CPU_DISABLE_5X86_LSSER
name|pcr0
operator|&=
operator|~
name|PCR0_LSSER
expr_stmt|;
else|#
directive|else
name|pcr0
operator||=
name|PCR0_LSSER
expr_stmt|;
endif|#
directive|endif
name|write_cyrix_reg
argument_list|(
name|PCR0
argument_list|,
name|pcr0
argument_list|)
expr_stmt|;
comment|/* Restore CCR3. */
name|write_cyrix_reg
argument_list|(
name|CCR3
argument_list|,
name|ccr3
argument_list|)
expr_stmt|;
operator|(
name|void
operator|)
name|read_cyrix_reg
argument_list|(
literal|0x80
argument_list|)
expr_stmt|;
comment|/* dummy */
comment|/* Unlock NW bit in CR0. */
name|write_cyrix_reg
argument_list|(
name|CCR2
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR2
argument_list|)
operator|&
operator|~
name|CCR2_LOCK_NW
argument_list|)
expr_stmt|;
name|load_cr0
argument_list|(
operator|(
name|rcr0
argument_list|()
operator|&
operator|~
name|CR0_CD
operator|)
operator||
name|CR0_NW
argument_list|)
expr_stmt|;
comment|/* CD = 0, NW = 1 */
comment|/* Lock NW bit in CR0. */
name|write_cyrix_reg
argument_list|(
name|CCR2
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR2
argument_list|)
operator||
name|CCR2_LOCK_NW
argument_list|)
expr_stmt|;
name|intr_restore
argument_list|(
name|saveintr
argument_list|)
expr_stmt|;
block|}
end_function

begin_ifdef
ifdef|#
directive|ifdef
name|CPU_I486_ON_386
end_ifdef

begin_comment
comment|/*  * There are i486 based upgrade products for i386 machines.  * In this case, BIOS doesn't enable CPU cache.  */
end_comment

begin_function
specifier|static
name|void
name|init_i486_on_386
parameter_list|(
name|void
parameter_list|)
block|{
name|register_t
name|saveintr
decl_stmt|;
if|#
directive|if
name|defined
argument_list|(
name|PC98
argument_list|)
operator|&&
operator|!
name|defined
argument_list|(
name|CPU_UPGRADE_HW_CACHE
argument_list|)
name|need_post_dma_flush
operator|=
literal|1
expr_stmt|;
endif|#
directive|endif
name|saveintr
operator|=
name|intr_disable
argument_list|()
expr_stmt|;
name|load_cr0
argument_list|(
name|rcr0
argument_list|()
operator|&
operator|~
operator|(
name|CR0_CD
operator||
name|CR0_NW
operator|)
argument_list|)
expr_stmt|;
comment|/* CD = 0, NW = 0 */
name|intr_restore
argument_list|(
name|saveintr
argument_list|)
expr_stmt|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/*  * Cyrix 6x86  *  * XXX - What should I do here?  Please let me know.  */
end_comment

begin_function
specifier|static
name|void
name|init_6x86
parameter_list|(
name|void
parameter_list|)
block|{
name|register_t
name|saveintr
decl_stmt|;
name|u_char
name|ccr3
decl_stmt|,
name|ccr4
decl_stmt|;
name|saveintr
operator|=
name|intr_disable
argument_list|()
expr_stmt|;
name|load_cr0
argument_list|(
name|rcr0
argument_list|()
operator||
name|CR0_CD
operator||
name|CR0_NW
argument_list|)
expr_stmt|;
name|wbinvd
argument_list|()
expr_stmt|;
comment|/* Initialize CCR0. */
name|write_cyrix_reg
argument_list|(
name|CCR0
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR0
argument_list|)
operator||
name|CCR0_NC1
argument_list|)
expr_stmt|;
comment|/* Initialize CCR1. */
ifdef|#
directive|ifdef
name|CPU_CYRIX_NO_LOCK
name|write_cyrix_reg
argument_list|(
name|CCR1
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR1
argument_list|)
operator||
name|CCR1_NO_LOCK
argument_list|)
expr_stmt|;
else|#
directive|else
name|write_cyrix_reg
argument_list|(
name|CCR1
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR1
argument_list|)
operator|&
operator|~
name|CCR1_NO_LOCK
argument_list|)
expr_stmt|;
endif|#
directive|endif
comment|/* Initialize CCR2. */
ifdef|#
directive|ifdef
name|CPU_SUSP_HLT
name|write_cyrix_reg
argument_list|(
name|CCR2
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR2
argument_list|)
operator||
name|CCR2_SUSP_HLT
argument_list|)
expr_stmt|;
else|#
directive|else
name|write_cyrix_reg
argument_list|(
name|CCR2
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR2
argument_list|)
operator|&
operator|~
name|CCR2_SUSP_HLT
argument_list|)
expr_stmt|;
endif|#
directive|endif
name|ccr3
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR3
argument_list|)
expr_stmt|;
name|write_cyrix_reg
argument_list|(
name|CCR3
argument_list|,
name|CCR3_MAPEN0
argument_list|)
expr_stmt|;
comment|/* Initialize CCR4. */
name|ccr4
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR4
argument_list|)
expr_stmt|;
name|ccr4
operator||=
name|CCR4_DTE
expr_stmt|;
name|ccr4
operator|&=
operator|~
name|CCR4_IOMASK
expr_stmt|;
ifdef|#
directive|ifdef
name|CPU_IORT
name|write_cyrix_reg
argument_list|(
name|CCR4
argument_list|,
name|ccr4
operator||
operator|(
name|CPU_IORT
operator|&
name|CCR4_IOMASK
operator|)
argument_list|)
expr_stmt|;
else|#
directive|else
name|write_cyrix_reg
argument_list|(
name|CCR4
argument_list|,
name|ccr4
operator||
literal|7
argument_list|)
expr_stmt|;
endif|#
directive|endif
comment|/* Initialize CCR5. */
ifdef|#
directive|ifdef
name|CPU_WT_ALLOC
name|write_cyrix_reg
argument_list|(
name|CCR5
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR5
argument_list|)
operator||
name|CCR5_WT_ALLOC
argument_list|)
expr_stmt|;
endif|#
directive|endif
comment|/* Restore CCR3. */
name|write_cyrix_reg
argument_list|(
name|CCR3
argument_list|,
name|ccr3
argument_list|)
expr_stmt|;
comment|/* Unlock NW bit in CR0. */
name|write_cyrix_reg
argument_list|(
name|CCR2
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR2
argument_list|)
operator|&
operator|~
name|CCR2_LOCK_NW
argument_list|)
expr_stmt|;
comment|/* 	 * Earlier revision of the 6x86 CPU could crash the system if 	 * L1 cache is in write-back mode. 	 */
if|if
condition|(
operator|(
name|cyrix_did
operator|&
literal|0xff00
operator|)
operator|>
literal|0x1600
condition|)
name|load_cr0
argument_list|(
name|rcr0
argument_list|()
operator|&
operator|~
operator|(
name|CR0_CD
operator||
name|CR0_NW
operator|)
argument_list|)
expr_stmt|;
comment|/* CD = 0 and NW = 0 */
else|else
block|{
comment|/* Revision 2.6 and lower. */
ifdef|#
directive|ifdef
name|CYRIX_CACHE_REALLY_WORKS
name|load_cr0
argument_list|(
name|rcr0
argument_list|()
operator|&
operator|~
operator|(
name|CR0_CD
operator||
name|CR0_NW
operator|)
argument_list|)
expr_stmt|;
comment|/* CD = 0 and NW = 0 */
else|#
directive|else
name|load_cr0
argument_list|(
operator|(
name|rcr0
argument_list|()
operator|&
operator|~
name|CR0_CD
operator|)
operator||
name|CR0_NW
argument_list|)
expr_stmt|;
comment|/* CD = 0 and NW = 1 */
endif|#
directive|endif
block|}
comment|/* Lock NW bit in CR0. */
name|write_cyrix_reg
argument_list|(
name|CCR2
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR2
argument_list|)
operator||
name|CCR2_LOCK_NW
argument_list|)
expr_stmt|;
name|intr_restore
argument_list|(
name|saveintr
argument_list|)
expr_stmt|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* I486_CPU */
end_comment

begin_ifdef
ifdef|#
directive|ifdef
name|I586_CPU
end_ifdef

begin_comment
comment|/*  * Rise mP6  */
end_comment

begin_function
specifier|static
name|void
name|init_rise
parameter_list|(
name|void
parameter_list|)
block|{
comment|/* 	 * The CMPXCHG8B instruction is always available but hidden. 	 */
name|cpu_feature
operator||=
name|CPUID_CX8
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * IDT WinChip C6/2/2A/2B/3  *  * http://www.centtech.com/winchip_bios_writers_guide_v4_0.pdf  */
end_comment

begin_function
specifier|static
name|void
name|init_winchip
parameter_list|(
name|void
parameter_list|)
block|{
name|u_int
name|regs
index|[
literal|4
index|]
decl_stmt|;
name|uint64_t
name|fcr
decl_stmt|;
name|fcr
operator|=
name|rdmsr
argument_list|(
literal|0x0107
argument_list|)
expr_stmt|;
comment|/* 	 * Set ECX8, DSMC, DTLOCK/EDCTLB, EMMX, and ERETSTK and clear DPDC. 	 */
name|fcr
operator||=
operator|(
literal|1
operator|<<
literal|1
operator|)
operator||
operator|(
literal|1
operator|<<
literal|7
operator|)
operator||
operator|(
literal|1
operator|<<
literal|8
operator|)
operator||
operator|(
literal|1
operator|<<
literal|9
operator|)
operator||
operator|(
literal|1
operator|<<
literal|16
operator|)
expr_stmt|;
name|fcr
operator|&=
operator|~
operator|(
literal|1ULL
operator|<<
literal|11
operator|)
expr_stmt|;
comment|/* 	 * Additioanlly, set EBRPRED, E2MMX and EAMD3D for WinChip 2 and 3. 	 */
if|if
condition|(
name|CPUID_TO_MODEL
argument_list|(
name|cpu_id
argument_list|)
operator|>=
literal|8
condition|)
name|fcr
operator||=
operator|(
literal|1
operator|<<
literal|12
operator|)
operator||
operator|(
literal|1
operator|<<
literal|19
operator|)
operator||
operator|(
literal|1
operator|<<
literal|20
operator|)
expr_stmt|;
name|wrmsr
argument_list|(
literal|0x0107
argument_list|,
name|fcr
argument_list|)
expr_stmt|;
name|do_cpuid
argument_list|(
literal|1
argument_list|,
name|regs
argument_list|)
expr_stmt|;
name|cpu_feature
operator|=
name|regs
index|[
literal|3
index|]
expr_stmt|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_ifdef
ifdef|#
directive|ifdef
name|I686_CPU
end_ifdef

begin_comment
comment|/*  * Cyrix 6x86MX (code-named M2)  *  * XXX - What should I do here?  Please let me know.  */
end_comment

begin_function
specifier|static
name|void
name|init_6x86MX
parameter_list|(
name|void
parameter_list|)
block|{
name|register_t
name|saveintr
decl_stmt|;
name|u_char
name|ccr3
decl_stmt|,
name|ccr4
decl_stmt|;
name|saveintr
operator|=
name|intr_disable
argument_list|()
expr_stmt|;
name|load_cr0
argument_list|(
name|rcr0
argument_list|()
operator||
name|CR0_CD
operator||
name|CR0_NW
argument_list|)
expr_stmt|;
name|wbinvd
argument_list|()
expr_stmt|;
comment|/* Initialize CCR0. */
name|write_cyrix_reg
argument_list|(
name|CCR0
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR0
argument_list|)
operator||
name|CCR0_NC1
argument_list|)
expr_stmt|;
comment|/* Initialize CCR1. */
ifdef|#
directive|ifdef
name|CPU_CYRIX_NO_LOCK
name|write_cyrix_reg
argument_list|(
name|CCR1
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR1
argument_list|)
operator||
name|CCR1_NO_LOCK
argument_list|)
expr_stmt|;
else|#
directive|else
name|write_cyrix_reg
argument_list|(
name|CCR1
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR1
argument_list|)
operator|&
operator|~
name|CCR1_NO_LOCK
argument_list|)
expr_stmt|;
endif|#
directive|endif
comment|/* Initialize CCR2. */
ifdef|#
directive|ifdef
name|CPU_SUSP_HLT
name|write_cyrix_reg
argument_list|(
name|CCR2
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR2
argument_list|)
operator||
name|CCR2_SUSP_HLT
argument_list|)
expr_stmt|;
else|#
directive|else
name|write_cyrix_reg
argument_list|(
name|CCR2
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR2
argument_list|)
operator|&
operator|~
name|CCR2_SUSP_HLT
argument_list|)
expr_stmt|;
endif|#
directive|endif
name|ccr3
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR3
argument_list|)
expr_stmt|;
name|write_cyrix_reg
argument_list|(
name|CCR3
argument_list|,
name|CCR3_MAPEN0
argument_list|)
expr_stmt|;
comment|/* Initialize CCR4. */
name|ccr4
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR4
argument_list|)
expr_stmt|;
name|ccr4
operator|&=
operator|~
name|CCR4_IOMASK
expr_stmt|;
ifdef|#
directive|ifdef
name|CPU_IORT
name|write_cyrix_reg
argument_list|(
name|CCR4
argument_list|,
name|ccr4
operator||
operator|(
name|CPU_IORT
operator|&
name|CCR4_IOMASK
operator|)
argument_list|)
expr_stmt|;
else|#
directive|else
name|write_cyrix_reg
argument_list|(
name|CCR4
argument_list|,
name|ccr4
operator||
literal|7
argument_list|)
expr_stmt|;
endif|#
directive|endif
comment|/* Initialize CCR5. */
ifdef|#
directive|ifdef
name|CPU_WT_ALLOC
name|write_cyrix_reg
argument_list|(
name|CCR5
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR5
argument_list|)
operator||
name|CCR5_WT_ALLOC
argument_list|)
expr_stmt|;
endif|#
directive|endif
comment|/* Restore CCR3. */
name|write_cyrix_reg
argument_list|(
name|CCR3
argument_list|,
name|ccr3
argument_list|)
expr_stmt|;
comment|/* Unlock NW bit in CR0. */
name|write_cyrix_reg
argument_list|(
name|CCR2
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR2
argument_list|)
operator|&
operator|~
name|CCR2_LOCK_NW
argument_list|)
expr_stmt|;
name|load_cr0
argument_list|(
name|rcr0
argument_list|()
operator|&
operator|~
operator|(
name|CR0_CD
operator||
name|CR0_NW
operator|)
argument_list|)
expr_stmt|;
comment|/* CD = 0 and NW = 0 */
comment|/* Lock NW bit in CR0. */
name|write_cyrix_reg
argument_list|(
name|CCR2
argument_list|,
name|read_cyrix_reg
argument_list|(
name|CCR2
argument_list|)
operator||
name|CCR2_LOCK_NW
argument_list|)
expr_stmt|;
name|intr_restore
argument_list|(
name|saveintr
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|init_ppro
parameter_list|(
name|void
parameter_list|)
block|{
name|u_int64_t
name|apicbase
decl_stmt|;
comment|/* 	 * Local APIC should be disabled if it is not going to be used. 	 */
name|apicbase
operator|=
name|rdmsr
argument_list|(
name|MSR_APICBASE
argument_list|)
expr_stmt|;
name|apicbase
operator|&=
operator|~
name|APICBASE_ENABLED
expr_stmt|;
name|wrmsr
argument_list|(
name|MSR_APICBASE
argument_list|,
name|apicbase
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Initialize BBL_CR_CTL3 (Control register 3: used to configure the  * L2 cache).  */
end_comment

begin_function
specifier|static
name|void
name|init_mendocino
parameter_list|(
name|void
parameter_list|)
block|{
ifdef|#
directive|ifdef
name|CPU_PPRO2CELERON
name|register_t
name|saveintr
decl_stmt|;
name|u_int64_t
name|bbl_cr_ctl3
decl_stmt|;
name|saveintr
operator|=
name|intr_disable
argument_list|()
expr_stmt|;
name|load_cr0
argument_list|(
name|rcr0
argument_list|()
operator||
name|CR0_CD
operator||
name|CR0_NW
argument_list|)
expr_stmt|;
name|wbinvd
argument_list|()
expr_stmt|;
name|bbl_cr_ctl3
operator|=
name|rdmsr
argument_list|(
name|MSR_BBL_CR_CTL3
argument_list|)
expr_stmt|;
comment|/* If the L2 cache is configured, do nothing. */
if|if
condition|(
operator|!
operator|(
name|bbl_cr_ctl3
operator|&
literal|1
operator|)
condition|)
block|{
name|bbl_cr_ctl3
operator|=
literal|0x134052bLL
expr_stmt|;
comment|/* Set L2 Cache Latency (Default: 5). */
ifdef|#
directive|ifdef
name|CPU_CELERON_L2_LATENCY
if|#
directive|if
name|CPU_L2_LATENCY
operator|>
literal|15
error|#
directive|error
error|invalid CPU_L2_LATENCY.
endif|#
directive|endif
name|bbl_cr_ctl3
operator||=
name|CPU_L2_LATENCY
operator|<<
literal|1
expr_stmt|;
else|#
directive|else
name|bbl_cr_ctl3
operator||=
literal|5
operator|<<
literal|1
expr_stmt|;
endif|#
directive|endif
name|wrmsr
argument_list|(
name|MSR_BBL_CR_CTL3
argument_list|,
name|bbl_cr_ctl3
argument_list|)
expr_stmt|;
block|}
name|load_cr0
argument_list|(
name|rcr0
argument_list|()
operator|&
operator|~
operator|(
name|CR0_CD
operator||
name|CR0_NW
operator|)
argument_list|)
expr_stmt|;
name|intr_restore
argument_list|(
name|saveintr
argument_list|)
expr_stmt|;
endif|#
directive|endif
comment|/* CPU_PPRO2CELERON */
block|}
end_function

begin_comment
comment|/*  * Initialize special VIA features  */
end_comment

begin_function
specifier|static
name|void
name|init_via
parameter_list|(
name|void
parameter_list|)
block|{
name|u_int
name|regs
index|[
literal|4
index|]
decl_stmt|,
name|val
decl_stmt|;
name|uint64_t
name|fcr
decl_stmt|;
comment|/* 	 * Explicitly enable CX8 and PGE on C3. 	 * 	 * http://www.via.com.tw/download/mainboards/6/13/VIA_C3_EBGA%20datasheet110.pdf 	 */
if|if
condition|(
name|CPUID_TO_MODEL
argument_list|(
name|cpu_id
argument_list|)
operator|<=
literal|9
condition|)
name|fcr
operator|=
operator|(
literal|1
operator|<<
literal|1
operator|)
operator||
operator|(
literal|1
operator|<<
literal|7
operator|)
expr_stmt|;
else|else
name|fcr
operator|=
literal|0
expr_stmt|;
comment|/* 	 * Check extended CPUID for PadLock features. 	 * 	 * http://www.via.com.tw/en/downloads/whitepapers/initiatives/padlock/programming_guide.pdf 	 */
name|do_cpuid
argument_list|(
literal|0xc0000000
argument_list|,
name|regs
argument_list|)
expr_stmt|;
if|if
condition|(
name|regs
index|[
literal|0
index|]
operator|>=
literal|0xc0000001
condition|)
block|{
name|do_cpuid
argument_list|(
literal|0xc0000001
argument_list|,
name|regs
argument_list|)
expr_stmt|;
name|val
operator|=
name|regs
index|[
literal|3
index|]
expr_stmt|;
block|}
else|else
name|val
operator|=
literal|0
expr_stmt|;
comment|/* Enable RNG if present. */
if|if
condition|(
operator|(
name|val
operator|&
name|VIA_CPUID_HAS_RNG
operator|)
operator|!=
literal|0
condition|)
block|{
name|via_feature_rng
operator|=
name|VIA_HAS_RNG
expr_stmt|;
name|wrmsr
argument_list|(
literal|0x110B
argument_list|,
name|rdmsr
argument_list|(
literal|0x110B
argument_list|)
operator||
name|VIA_CPUID_DO_RNG
argument_list|)
expr_stmt|;
block|}
comment|/* Enable PadLock if present. */
if|if
condition|(
operator|(
name|val
operator|&
name|VIA_CPUID_HAS_ACE
operator|)
operator|!=
literal|0
condition|)
name|via_feature_xcrypt
operator||=
name|VIA_HAS_AES
expr_stmt|;
if|if
condition|(
operator|(
name|val
operator|&
name|VIA_CPUID_HAS_ACE2
operator|)
operator|!=
literal|0
condition|)
name|via_feature_xcrypt
operator||=
name|VIA_HAS_AESCTR
expr_stmt|;
if|if
condition|(
operator|(
name|val
operator|&
name|VIA_CPUID_HAS_PHE
operator|)
operator|!=
literal|0
condition|)
name|via_feature_xcrypt
operator||=
name|VIA_HAS_SHA
expr_stmt|;
if|if
condition|(
operator|(
name|val
operator|&
name|VIA_CPUID_HAS_PMM
operator|)
operator|!=
literal|0
condition|)
name|via_feature_xcrypt
operator||=
name|VIA_HAS_MM
expr_stmt|;
if|if
condition|(
name|via_feature_xcrypt
operator|!=
literal|0
condition|)
name|fcr
operator||=
literal|1
operator|<<
literal|28
expr_stmt|;
name|wrmsr
argument_list|(
literal|0x1107
argument_list|,
name|rdmsr
argument_list|(
literal|0x1107
argument_list|)
operator||
name|fcr
argument_list|)
expr_stmt|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* I686_CPU */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|I586_CPU
argument_list|)
operator|||
name|defined
argument_list|(
name|I686_CPU
argument_list|)
end_if

begin_function
specifier|static
name|void
name|init_transmeta
parameter_list|(
name|void
parameter_list|)
block|{
name|u_int
name|regs
index|[
literal|0
index|]
decl_stmt|;
comment|/* Expose all hidden features. */
name|wrmsr
argument_list|(
literal|0x80860004
argument_list|,
name|rdmsr
argument_list|(
literal|0x80860004
argument_list|)
operator||
operator|~
literal|0UL
argument_list|)
expr_stmt|;
name|do_cpuid
argument_list|(
literal|1
argument_list|,
name|regs
argument_list|)
expr_stmt|;
name|cpu_feature
operator|=
name|regs
index|[
literal|3
index|]
expr_stmt|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/*  * Initialize CR4 (Control register 4) to enable SSE instructions.  */
end_comment

begin_function
name|void
name|enable_sse
parameter_list|(
name|void
parameter_list|)
block|{
if|#
directive|if
name|defined
argument_list|(
name|CPU_ENABLE_SSE
argument_list|)
if|if
condition|(
operator|(
name|cpu_feature
operator|&
name|CPUID_XMM
operator|)
operator|&&
operator|(
name|cpu_feature
operator|&
name|CPUID_FXSR
operator|)
condition|)
block|{
name|load_cr4
argument_list|(
name|rcr4
argument_list|()
operator||
name|CR4_FXSR
operator||
name|CR4_XMM
argument_list|)
expr_stmt|;
name|cpu_fxsr
operator|=
name|hw_instruction_sse
operator|=
literal|1
expr_stmt|;
block|}
endif|#
directive|endif
block|}
end_function

begin_decl_stmt
specifier|extern
name|int
name|elf32_nxstack
decl_stmt|;
end_decl_stmt

begin_function
name|void
name|initializecpu
parameter_list|(
name|void
parameter_list|)
block|{
switch|switch
condition|(
name|cpu
condition|)
block|{
ifdef|#
directive|ifdef
name|I486_CPU
case|case
name|CPU_BLUE
case|:
name|init_bluelightning
argument_list|()
expr_stmt|;
break|break;
case|case
name|CPU_486DLC
case|:
name|init_486dlc
argument_list|()
expr_stmt|;
break|break;
case|case
name|CPU_CY486DX
case|:
name|init_cy486dx
argument_list|()
expr_stmt|;
break|break;
case|case
name|CPU_M1SC
case|:
name|init_5x86
argument_list|()
expr_stmt|;
break|break;
ifdef|#
directive|ifdef
name|CPU_I486_ON_386
case|case
name|CPU_486
case|:
name|init_i486_on_386
argument_list|()
expr_stmt|;
break|break;
endif|#
directive|endif
case|case
name|CPU_M1
case|:
name|init_6x86
argument_list|()
expr_stmt|;
break|break;
endif|#
directive|endif
comment|/* I486_CPU */
ifdef|#
directive|ifdef
name|I586_CPU
case|case
name|CPU_586
case|:
switch|switch
condition|(
name|cpu_vendor_id
condition|)
block|{
case|case
name|CPU_VENDOR_CENTAUR
case|:
name|init_winchip
argument_list|()
expr_stmt|;
break|break;
case|case
name|CPU_VENDOR_TRANSMETA
case|:
name|init_transmeta
argument_list|()
expr_stmt|;
break|break;
case|case
name|CPU_VENDOR_RISE
case|:
name|init_rise
argument_list|()
expr_stmt|;
break|break;
block|}
break|break;
endif|#
directive|endif
ifdef|#
directive|ifdef
name|I686_CPU
case|case
name|CPU_M2
case|:
name|init_6x86MX
argument_list|()
expr_stmt|;
break|break;
case|case
name|CPU_686
case|:
switch|switch
condition|(
name|cpu_vendor_id
condition|)
block|{
case|case
name|CPU_VENDOR_INTEL
case|:
switch|switch
condition|(
name|cpu_id
operator|&
literal|0xff0
condition|)
block|{
case|case
literal|0x610
case|:
name|init_ppro
argument_list|()
expr_stmt|;
break|break;
case|case
literal|0x660
case|:
name|init_mendocino
argument_list|()
expr_stmt|;
break|break;
block|}
break|break;
ifdef|#
directive|ifdef
name|CPU_ATHLON_SSE_HACK
case|case
name|CPU_VENDOR_AMD
case|:
comment|/* 			 * Sometimes the BIOS doesn't enable SSE instructions. 			 * According to AMD document 20734, the mobile 			 * Duron, the (mobile) Athlon 4 and the Athlon MP 			 * support SSE. These correspond to cpu_id 0x66X 			 * or 0x67X. 			 */
if|if
condition|(
operator|(
name|cpu_feature
operator|&
name|CPUID_XMM
operator|)
operator|==
literal|0
operator|&&
operator|(
operator|(
name|cpu_id
operator|&
operator|~
literal|0xf
operator|)
operator|==
literal|0x660
operator|||
operator|(
name|cpu_id
operator|&
operator|~
literal|0xf
operator|)
operator|==
literal|0x670
operator|||
operator|(
name|cpu_id
operator|&
operator|~
literal|0xf
operator|)
operator|==
literal|0x680
operator|)
condition|)
block|{
name|u_int
name|regs
index|[
literal|4
index|]
decl_stmt|;
name|wrmsr
argument_list|(
name|MSR_HWCR
argument_list|,
name|rdmsr
argument_list|(
name|MSR_HWCR
argument_list|)
operator|&
operator|~
literal|0x08000
argument_list|)
expr_stmt|;
name|do_cpuid
argument_list|(
literal|1
argument_list|,
name|regs
argument_list|)
expr_stmt|;
name|cpu_feature
operator|=
name|regs
index|[
literal|3
index|]
expr_stmt|;
block|}
break|break;
endif|#
directive|endif
case|case
name|CPU_VENDOR_CENTAUR
case|:
name|init_via
argument_list|()
expr_stmt|;
break|break;
case|case
name|CPU_VENDOR_TRANSMETA
case|:
name|init_transmeta
argument_list|()
expr_stmt|;
break|break;
block|}
ifdef|#
directive|ifdef
name|PAE
if|if
condition|(
operator|(
name|amd_feature
operator|&
name|AMDID_NX
operator|)
operator|!=
literal|0
condition|)
block|{
name|uint64_t
name|msr
decl_stmt|;
name|msr
operator|=
name|rdmsr
argument_list|(
name|MSR_EFER
argument_list|)
operator||
name|EFER_NXE
expr_stmt|;
name|wrmsr
argument_list|(
name|MSR_EFER
argument_list|,
name|msr
argument_list|)
expr_stmt|;
name|pg_nx
operator|=
name|PG_NX
expr_stmt|;
name|elf32_nxstack
operator|=
literal|1
expr_stmt|;
block|}
endif|#
directive|endif
break|break;
endif|#
directive|endif
default|default:
break|break;
block|}
name|enable_sse
argument_list|()
expr_stmt|;
comment|/* 	 * CPUID with %eax = 1, %ebx returns 	 * Bits 15-8: CLFLUSH line size 	 * 	(Value * 8 = cache line size in bytes) 	 */
if|if
condition|(
operator|(
name|cpu_feature
operator|&
name|CPUID_CLFSH
operator|)
operator|!=
literal|0
condition|)
name|cpu_clflush_line_size
operator|=
operator|(
operator|(
name|cpu_procinfo
operator|>>
literal|8
operator|)
operator|&
literal|0xff
operator|)
operator|*
literal|8
expr_stmt|;
comment|/* 	 * XXXKIB: (temporary) hack to work around traps generated 	 * when CLFLUSHing APIC register window under virtualization 	 * environments.  These environments tend to disable the 	 * CPUID_SS feature even though the native CPU supports it. 	 */
name|TUNABLE_INT_FETCH
argument_list|(
literal|"hw.clflush_disable"
argument_list|,
operator|&
name|hw_clflush_disable
argument_list|)
expr_stmt|;
if|if
condition|(
name|vm_guest
operator|!=
name|VM_GUEST_NO
operator|&&
name|hw_clflush_disable
operator|==
operator|-
literal|1
condition|)
name|cpu_feature
operator|&=
operator|~
name|CPUID_CLFSH
expr_stmt|;
comment|/* 	 * Allow to disable CLFLUSH feature manually by 	 * hw.clflush_disable tunable. 	 */
if|if
condition|(
name|hw_clflush_disable
operator|==
literal|1
condition|)
name|cpu_feature
operator|&=
operator|~
name|CPUID_CLFSH
expr_stmt|;
if|#
directive|if
name|defined
argument_list|(
name|PC98
argument_list|)
operator|&&
operator|!
name|defined
argument_list|(
name|CPU_UPGRADE_HW_CACHE
argument_list|)
comment|/* 	 * OS should flush L1 cache by itself because no PC-98 supports 	 * non-Intel CPUs.  Use wbinvd instruction before DMA transfer 	 * when need_pre_dma_flush = 1, use invd instruction after DMA 	 * transfer when need_post_dma_flush = 1.  If your CPU upgrade 	 * product supports hardware cache control, you can add the 	 * CPU_UPGRADE_HW_CACHE option in your kernel configuration file. 	 * This option eliminates unneeded cache flush instruction(s). 	 */
if|if
condition|(
name|cpu_vendor_id
operator|==
name|CPU_VENDOR_CYRIX
condition|)
block|{
switch|switch
condition|(
name|cpu
condition|)
block|{
ifdef|#
directive|ifdef
name|I486_CPU
case|case
name|CPU_486DLC
case|:
name|need_post_dma_flush
operator|=
literal|1
expr_stmt|;
break|break;
case|case
name|CPU_M1SC
case|:
name|need_pre_dma_flush
operator|=
literal|1
expr_stmt|;
break|break;
case|case
name|CPU_CY486DX
case|:
name|need_pre_dma_flush
operator|=
literal|1
expr_stmt|;
ifdef|#
directive|ifdef
name|CPU_I486_ON_386
name|need_post_dma_flush
operator|=
literal|1
expr_stmt|;
endif|#
directive|endif
break|break;
endif|#
directive|endif
default|default:
break|break;
block|}
block|}
elseif|else
if|if
condition|(
name|cpu_vendor_id
operator|==
name|CPU_VENDOR_AMD
condition|)
block|{
switch|switch
condition|(
name|cpu_id
operator|&
literal|0xFF0
condition|)
block|{
case|case
literal|0x470
case|:
comment|/* Enhanced Am486DX2 WB */
case|case
literal|0x490
case|:
comment|/* Enhanced Am486DX4 WB */
case|case
literal|0x4F0
case|:
comment|/* Am5x86 WB */
name|need_pre_dma_flush
operator|=
literal|1
expr_stmt|;
break|break;
block|}
block|}
elseif|else
if|if
condition|(
name|cpu_vendor_id
operator|==
name|CPU_VENDOR_IBM
condition|)
block|{
name|need_post_dma_flush
operator|=
literal|1
expr_stmt|;
block|}
else|else
block|{
ifdef|#
directive|ifdef
name|CPU_I486_ON_386
name|need_pre_dma_flush
operator|=
literal|1
expr_stmt|;
endif|#
directive|endif
block|}
endif|#
directive|endif
comment|/* PC98&& !CPU_UPGRADE_HW_CACHE */
block|}
end_function

begin_if
if|#
directive|if
name|defined
argument_list|(
name|I586_CPU
argument_list|)
operator|&&
name|defined
argument_list|(
name|CPU_WT_ALLOC
argument_list|)
end_if

begin_comment
comment|/*  * Enable write allocate feature of AMD processors.  * Following two functions require the Maxmem variable being set.  */
end_comment

begin_function
name|void
name|enable_K5_wt_alloc
parameter_list|(
name|void
parameter_list|)
block|{
name|u_int64_t
name|msr
decl_stmt|;
name|register_t
name|saveintr
decl_stmt|;
comment|/* 	 * Write allocate is supported only on models 1, 2, and 3, with 	 * a stepping of 4 or greater. 	 */
if|if
condition|(
operator|(
operator|(
name|cpu_id
operator|&
literal|0xf0
operator|)
operator|>
literal|0
operator|)
operator|&&
operator|(
operator|(
name|cpu_id
operator|&
literal|0x0f
operator|)
operator|>
literal|3
operator|)
condition|)
block|{
name|saveintr
operator|=
name|intr_disable
argument_list|()
expr_stmt|;
name|msr
operator|=
name|rdmsr
argument_list|(
literal|0x83
argument_list|)
expr_stmt|;
comment|/* HWCR */
name|wrmsr
argument_list|(
literal|0x83
argument_list|,
name|msr
operator|&
operator|!
operator|(
literal|0x10
operator|)
argument_list|)
expr_stmt|;
comment|/* 		 * We have to tell the chip where the top of memory is, 		 * since video cards could have frame bufferes there, 		 * memory-mapped I/O could be there, etc. 		 */
if|if
condition|(
name|Maxmem
operator|>
literal|0
condition|)
name|msr
operator|=
name|Maxmem
operator|/
literal|16
expr_stmt|;
else|else
name|msr
operator|=
literal|0
expr_stmt|;
name|msr
operator||=
name|AMD_WT_ALLOC_TME
operator||
name|AMD_WT_ALLOC_FRE
expr_stmt|;
ifdef|#
directive|ifdef
name|PC98
if|if
condition|(
operator|!
operator|(
name|inb
argument_list|(
literal|0x43b
argument_list|)
operator|&
literal|4
operator|)
condition|)
block|{
name|wrmsr
argument_list|(
literal|0x86
argument_list|,
literal|0x0ff00f0
argument_list|)
expr_stmt|;
name|msr
operator||=
name|AMD_WT_ALLOC_PRE
expr_stmt|;
block|}
else|#
directive|else
comment|/* 		 * There is no way to know wheter 15-16M hole exists or not.  		 * Therefore, we disable write allocate for this range. 		 */
name|wrmsr
argument_list|(
literal|0x86
argument_list|,
literal|0x0ff00f0
argument_list|)
expr_stmt|;
name|msr
operator||=
name|AMD_WT_ALLOC_PRE
expr_stmt|;
endif|#
directive|endif
name|wrmsr
argument_list|(
literal|0x85
argument_list|,
name|msr
argument_list|)
expr_stmt|;
name|msr
operator|=
name|rdmsr
argument_list|(
literal|0x83
argument_list|)
expr_stmt|;
name|wrmsr
argument_list|(
literal|0x83
argument_list|,
name|msr
operator||
literal|0x10
argument_list|)
expr_stmt|;
comment|/* enable write allocate */
name|intr_restore
argument_list|(
name|saveintr
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
name|void
name|enable_K6_wt_alloc
parameter_list|(
name|void
parameter_list|)
block|{
name|quad_t
name|size
decl_stmt|;
name|u_int64_t
name|whcr
decl_stmt|;
name|register_t
name|saveintr
decl_stmt|;
name|saveintr
operator|=
name|intr_disable
argument_list|()
expr_stmt|;
name|wbinvd
argument_list|()
expr_stmt|;
ifdef|#
directive|ifdef
name|CPU_DISABLE_CACHE
comment|/* 	 * Certain K6-2 box becomes unstable when write allocation is 	 * enabled. 	 */
comment|/* 	 * The AMD-K6 processer provides the 64-bit Test Register 12(TR12), 	 * but only the Cache Inhibit(CI) (bit 3 of TR12) is suppported. 	 * All other bits in TR12 have no effect on the processer's operation. 	 * The I/O Trap Restart function (bit 9 of TR12) is always enabled 	 * on the AMD-K6. 	 */
name|wrmsr
argument_list|(
literal|0x0000000e
argument_list|,
operator|(
name|u_int64_t
operator|)
literal|0x0008
argument_list|)
expr_stmt|;
endif|#
directive|endif
comment|/* Don't assume that memory size is aligned with 4M. */
if|if
condition|(
name|Maxmem
operator|>
literal|0
condition|)
name|size
operator|=
operator|(
operator|(
name|Maxmem
operator|>>
literal|8
operator|)
operator|+
literal|3
operator|)
operator|>>
literal|2
expr_stmt|;
else|else
name|size
operator|=
literal|0
expr_stmt|;
comment|/* Limit is 508M bytes. */
if|if
condition|(
name|size
operator|>
literal|0x7f
condition|)
name|size
operator|=
literal|0x7f
expr_stmt|;
name|whcr
operator|=
operator|(
name|rdmsr
argument_list|(
literal|0xc0000082
argument_list|)
operator|&
operator|~
operator|(
literal|0x7fLL
operator|<<
literal|1
operator|)
operator|)
operator||
operator|(
name|size
operator|<<
literal|1
operator|)
expr_stmt|;
if|#
directive|if
name|defined
argument_list|(
name|PC98
argument_list|)
operator|||
name|defined
argument_list|(
name|NO_MEMORY_HOLE
argument_list|)
if|if
condition|(
name|whcr
operator|&
operator|(
literal|0x7fLL
operator|<<
literal|1
operator|)
condition|)
block|{
ifdef|#
directive|ifdef
name|PC98
comment|/* 		 * If bit 2 of port 0x43b is 0, disable wrte allocate for the 		 * 15-16M range. 		 */
if|if
condition|(
operator|!
operator|(
name|inb
argument_list|(
literal|0x43b
argument_list|)
operator|&
literal|4
operator|)
condition|)
name|whcr
operator|&=
operator|~
literal|0x0001LL
expr_stmt|;
else|else
endif|#
directive|endif
name|whcr
operator||=
literal|0x0001LL
expr_stmt|;
block|}
else|#
directive|else
comment|/* 	 * There is no way to know wheter 15-16M hole exists or not.  	 * Therefore, we disable write allocate for this range. 	 */
name|whcr
operator|&=
operator|~
literal|0x0001LL
expr_stmt|;
endif|#
directive|endif
name|wrmsr
argument_list|(
literal|0x0c0000082
argument_list|,
name|whcr
argument_list|)
expr_stmt|;
name|intr_restore
argument_list|(
name|saveintr
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|enable_K6_2_wt_alloc
parameter_list|(
name|void
parameter_list|)
block|{
name|quad_t
name|size
decl_stmt|;
name|u_int64_t
name|whcr
decl_stmt|;
name|register_t
name|saveintr
decl_stmt|;
name|saveintr
operator|=
name|intr_disable
argument_list|()
expr_stmt|;
name|wbinvd
argument_list|()
expr_stmt|;
ifdef|#
directive|ifdef
name|CPU_DISABLE_CACHE
comment|/* 	 * Certain K6-2 box becomes unstable when write allocation is 	 * enabled. 	 */
comment|/* 	 * The AMD-K6 processer provides the 64-bit Test Register 12(TR12), 	 * but only the Cache Inhibit(CI) (bit 3 of TR12) is suppported. 	 * All other bits in TR12 have no effect on the processer's operation. 	 * The I/O Trap Restart function (bit 9 of TR12) is always enabled 	 * on the AMD-K6. 	 */
name|wrmsr
argument_list|(
literal|0x0000000e
argument_list|,
operator|(
name|u_int64_t
operator|)
literal|0x0008
argument_list|)
expr_stmt|;
endif|#
directive|endif
comment|/* Don't assume that memory size is aligned with 4M. */
if|if
condition|(
name|Maxmem
operator|>
literal|0
condition|)
name|size
operator|=
operator|(
operator|(
name|Maxmem
operator|>>
literal|8
operator|)
operator|+
literal|3
operator|)
operator|>>
literal|2
expr_stmt|;
else|else
name|size
operator|=
literal|0
expr_stmt|;
comment|/* Limit is 4092M bytes. */
if|if
condition|(
name|size
operator|>
literal|0x3fff
condition|)
name|size
operator|=
literal|0x3ff
expr_stmt|;
name|whcr
operator|=
operator|(
name|rdmsr
argument_list|(
literal|0xc0000082
argument_list|)
operator|&
operator|~
operator|(
literal|0x3ffLL
operator|<<
literal|22
operator|)
operator|)
operator||
operator|(
name|size
operator|<<
literal|22
operator|)
expr_stmt|;
if|#
directive|if
name|defined
argument_list|(
name|PC98
argument_list|)
operator|||
name|defined
argument_list|(
name|NO_MEMORY_HOLE
argument_list|)
if|if
condition|(
name|whcr
operator|&
operator|(
literal|0x3ffLL
operator|<<
literal|22
operator|)
condition|)
block|{
ifdef|#
directive|ifdef
name|PC98
comment|/* 		 * If bit 2 of port 0x43b is 0, disable wrte allocate for the 		 * 15-16M range. 		 */
if|if
condition|(
operator|!
operator|(
name|inb
argument_list|(
literal|0x43b
argument_list|)
operator|&
literal|4
operator|)
condition|)
name|whcr
operator|&=
operator|~
operator|(
literal|1LL
operator|<<
literal|16
operator|)
expr_stmt|;
else|else
endif|#
directive|endif
name|whcr
operator||=
literal|1LL
operator|<<
literal|16
expr_stmt|;
block|}
else|#
directive|else
comment|/* 	 * There is no way to know wheter 15-16M hole exists or not.  	 * Therefore, we disable write allocate for this range. 	 */
name|whcr
operator|&=
operator|~
operator|(
literal|1LL
operator|<<
literal|16
operator|)
expr_stmt|;
endif|#
directive|endif
name|wrmsr
argument_list|(
literal|0x0c0000082
argument_list|,
name|whcr
argument_list|)
expr_stmt|;
name|intr_restore
argument_list|(
name|saveintr
argument_list|)
expr_stmt|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* I585_CPU&& CPU_WT_ALLOC */
end_comment

begin_include
include|#
directive|include
file|"opt_ddb.h"
end_include

begin_ifdef
ifdef|#
directive|ifdef
name|DDB
end_ifdef

begin_include
include|#
directive|include
file|<ddb/ddb.h>
end_include

begin_macro
name|DB_SHOW_COMMAND
argument_list|(
argument|cyrixreg
argument_list|,
argument|cyrixreg
argument_list|)
end_macro

begin_block
block|{
name|register_t
name|saveintr
decl_stmt|;
name|u_int
name|cr0
decl_stmt|;
name|u_char
name|ccr1
decl_stmt|,
name|ccr2
decl_stmt|,
name|ccr3
decl_stmt|;
name|u_char
name|ccr0
init|=
literal|0
decl_stmt|,
name|ccr4
init|=
literal|0
decl_stmt|,
name|ccr5
init|=
literal|0
decl_stmt|,
name|pcr0
init|=
literal|0
decl_stmt|;
name|cr0
operator|=
name|rcr0
argument_list|()
expr_stmt|;
if|if
condition|(
name|cpu_vendor_id
operator|==
name|CPU_VENDOR_CYRIX
condition|)
block|{
name|saveintr
operator|=
name|intr_disable
argument_list|()
expr_stmt|;
if|if
condition|(
operator|(
name|cpu
operator|!=
name|CPU_M1SC
operator|)
operator|&&
operator|(
name|cpu
operator|!=
name|CPU_CY486DX
operator|)
condition|)
block|{
name|ccr0
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR0
argument_list|)
expr_stmt|;
block|}
name|ccr1
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR1
argument_list|)
expr_stmt|;
name|ccr2
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR2
argument_list|)
expr_stmt|;
name|ccr3
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR3
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|cpu
operator|==
name|CPU_M1SC
operator|)
operator|||
operator|(
name|cpu
operator|==
name|CPU_M1
operator|)
operator|||
operator|(
name|cpu
operator|==
name|CPU_M2
operator|)
condition|)
block|{
name|write_cyrix_reg
argument_list|(
name|CCR3
argument_list|,
name|CCR3_MAPEN0
argument_list|)
expr_stmt|;
name|ccr4
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR4
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|cpu
operator|==
name|CPU_M1
operator|)
operator|||
operator|(
name|cpu
operator|==
name|CPU_M2
operator|)
condition|)
name|ccr5
operator|=
name|read_cyrix_reg
argument_list|(
name|CCR5
argument_list|)
expr_stmt|;
else|else
name|pcr0
operator|=
name|read_cyrix_reg
argument_list|(
name|PCR0
argument_list|)
expr_stmt|;
name|write_cyrix_reg
argument_list|(
name|CCR3
argument_list|,
name|ccr3
argument_list|)
expr_stmt|;
comment|/* Restore CCR3. */
block|}
name|intr_restore
argument_list|(
name|saveintr
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|cpu
operator|!=
name|CPU_M1SC
operator|)
operator|&&
operator|(
name|cpu
operator|!=
name|CPU_CY486DX
operator|)
condition|)
name|printf
argument_list|(
literal|"CCR0=%x, "
argument_list|,
operator|(
name|u_int
operator|)
name|ccr0
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|"CCR1=%x, CCR2=%x, CCR3=%x"
argument_list|,
operator|(
name|u_int
operator|)
name|ccr1
argument_list|,
operator|(
name|u_int
operator|)
name|ccr2
argument_list|,
operator|(
name|u_int
operator|)
name|ccr3
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|cpu
operator|==
name|CPU_M1SC
operator|)
operator|||
operator|(
name|cpu
operator|==
name|CPU_M1
operator|)
operator|||
operator|(
name|cpu
operator|==
name|CPU_M2
operator|)
condition|)
block|{
name|printf
argument_list|(
literal|", CCR4=%x, "
argument_list|,
operator|(
name|u_int
operator|)
name|ccr4
argument_list|)
expr_stmt|;
if|if
condition|(
name|cpu
operator|==
name|CPU_M1SC
condition|)
name|printf
argument_list|(
literal|"PCR0=%x\n"
argument_list|,
name|pcr0
argument_list|)
expr_stmt|;
else|else
name|printf
argument_list|(
literal|"CCR5=%x\n"
argument_list|,
name|ccr5
argument_list|)
expr_stmt|;
block|}
block|}
name|printf
argument_list|(
literal|"CR0=%x\n"
argument_list|,
name|cr0
argument_list|)
expr_stmt|;
block|}
end_block

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* DDB */
end_comment

end_unit

