static void\r\nF_1 ( unsigned int V_1 , unsigned long * V_2 ,\r\nunsigned long * V_3 , T_1 * type )\r\n{\r\nunsigned char V_4 , V_5 , V_6 , V_7 ;\r\nunsigned long V_8 ;\r\nV_4 = V_9 + ( V_1 << 1 ) + V_1 ;\r\nF_2 ( V_8 ) ;\r\nV_5 = F_3 ( V_10 ) ;\r\nF_4 ( V_10 , ( V_5 & 0x0f ) | 0x10 ) ;\r\n( ( unsigned char * ) V_2 ) [ 3 ] = F_3 ( V_4 ) ;\r\n( ( unsigned char * ) V_2 ) [ 2 ] = F_3 ( V_4 + 1 ) ;\r\n( ( unsigned char * ) V_2 ) [ 1 ] = F_3 ( V_4 + 2 ) ;\r\nV_6 = F_3 ( V_11 + V_1 ) ;\r\nF_4 ( V_10 , V_5 ) ;\r\nF_5 ( V_8 ) ;\r\nV_7 = ( ( unsigned char * ) V_2 ) [ 1 ] & 0x0f ;\r\n* V_2 >>= V_12 ;\r\nif ( V_7 )\r\n* V_3 = ( V_1 < 7 ? 0x1UL : 0x40UL ) << ( V_7 - 1 ) ;\r\nelse\r\n* V_3 = 0 ;\r\nif ( V_1 < 7 ) {\r\nswitch ( V_6 ) {\r\ncase 1 :\r\n* type = V_13 ;\r\nbreak;\r\ncase 8 :\r\n* type = V_14 ;\r\nbreak;\r\ncase 9 :\r\n* type = V_15 ;\r\nbreak;\r\ncase 24 :\r\ndefault:\r\n* type = V_16 ;\r\nbreak;\r\n}\r\n} else {\r\nswitch ( V_6 ) {\r\ncase 0 :\r\n* type = V_13 ;\r\nbreak;\r\ncase 8 :\r\n* type = V_15 ;\r\nbreak;\r\ncase 9 :\r\n* type = V_14 ;\r\nbreak;\r\ncase 25 :\r\ndefault:\r\n* type = V_16 ;\r\nbreak;\r\n}\r\n}\r\n}\r\nstatic int\r\nF_6 ( unsigned long V_2 , unsigned long V_3 , int V_17 )\r\n{\r\nunsigned long V_18 , V_19 ;\r\nT_1 V_20 ;\r\nint V_21 ;\r\nswitch ( V_17 ) {\r\ncase 7 :\r\nif ( V_3 < 0x40 )\r\nbreak;\r\ncase 6 :\r\ncase 5 :\r\ncase 4 :\r\nreturn V_17 ;\r\ncase 3 :\r\ncase 2 :\r\ncase 1 :\r\ncase 0 :\r\nreturn V_17 ;\r\n}\r\nif ( V_3 > 0x2000 ) {\r\nF_1 ( 7 , & V_18 , & V_19 , & V_20 ) ;\r\nif ( V_19 == 0 )\r\nreturn 7 ;\r\n} else {\r\nfor ( V_21 = 0 ; V_21 < 7 ; V_21 ++ ) {\r\nF_1 ( V_21 , & V_18 , & V_19 , & V_20 ) ;\r\nif ( V_19 == 0 )\r\nreturn V_21 ;\r\n}\r\nF_1 ( V_21 , & V_18 , & V_19 , & V_20 ) ;\r\nif ( ( V_19 == 0 ) && ( V_3 >= 0x40 ) )\r\nreturn V_21 ;\r\n}\r\nreturn - V_22 ;\r\n}\r\nstatic void F_7 ( void )\r\n{\r\nT_2 V_23 ;\r\nif ( V_24 ) {\r\nV_25 = F_8 () ;\r\nF_9 ( V_25 & ~ V_26 ) ;\r\n}\r\nV_23 = F_10 () | V_27 ;\r\nF_11 () ;\r\nF_12 ( V_23 ) ;\r\nF_11 () ;\r\nV_5 = F_3 ( V_10 ) ;\r\nF_4 ( V_10 , ( V_5 & 0x0f ) | 0x10 ) ;\r\n}\r\nstatic void F_13 ( void )\r\n{\r\nF_11 () ;\r\nF_4 ( V_10 , V_5 ) ;\r\nF_12 ( F_10 () & 0xbfffffff ) ;\r\nif ( V_24 )\r\nF_9 ( V_25 ) ;\r\n}\r\nstatic void F_14 ( unsigned int V_1 , unsigned long V_2 ,\r\nunsigned long V_3 , T_1 type )\r\n{\r\nunsigned char V_4 , V_28 , V_29 ;\r\nV_4 = V_9 + ( V_1 << 1 ) + V_1 ;\r\nif ( V_1 >= 7 )\r\nV_3 >>= 6 ;\r\nV_3 &= 0x7fff ;\r\nfor ( V_29 = 0 ; V_3 ; V_29 ++ , V_3 >>= 1 )\r\n;\r\nif ( V_1 < 7 ) {\r\nswitch ( type ) {\r\ncase V_13 :\r\nV_28 = 1 ;\r\nbreak;\r\ncase V_15 :\r\nV_28 = 9 ;\r\nbreak;\r\ncase V_16 :\r\nV_28 = 24 ;\r\nbreak;\r\ndefault:\r\nV_28 = 8 ;\r\nbreak;\r\n}\r\n} else {\r\nswitch ( type ) {\r\ncase V_13 :\r\nV_28 = 0 ;\r\nbreak;\r\ncase V_15 :\r\nV_28 = 8 ;\r\nbreak;\r\ncase V_16 :\r\nV_28 = 25 ;\r\nbreak;\r\ndefault:\r\nV_28 = 9 ;\r\nbreak;\r\n}\r\n}\r\nF_7 () ;\r\nV_2 <<= V_12 ;\r\nF_4 ( V_4 + 0 , ( ( unsigned char * ) & V_2 ) [ 3 ] ) ;\r\nF_4 ( V_4 + 1 , ( ( unsigned char * ) & V_2 ) [ 2 ] ) ;\r\nF_4 ( V_4 + 2 , ( ( ( unsigned char * ) & V_2 ) [ 1 ] ) | V_29 ) ;\r\nF_4 ( V_11 + V_1 , V_28 ) ;\r\nF_13 () ;\r\n}\r\nstatic void F_15 ( void )\r\n{\r\nint V_21 ;\r\nF_7 () ;\r\nfor ( V_21 = 0 ; V_21 < 4 ; V_21 ++ )\r\nF_4 ( V_30 + V_21 , V_31 [ V_21 ] ) ;\r\nfor (; V_21 < 7 ; V_21 ++ )\r\nF_4 ( V_32 + V_21 , V_31 [ V_21 ] ) ;\r\nfor ( V_21 = 0 ; V_21 < 8 ; V_21 ++ ) {\r\nF_14 ( V_21 , V_33 [ V_21 ] . V_2 ,\r\nV_33 [ V_21 ] . V_3 , V_33 [ V_21 ] . type ) ;\r\n}\r\nF_13 () ;\r\n}\r\nint T_3 F_16 ( void )\r\n{\r\nF_17 ( & V_34 ) ;\r\nreturn 0 ;\r\n}
