INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jonlen/EGO_2017/MyWork/test/project/vivado_design_flow/vivado_design_flow.srcs/sources_1/new/flowing_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flowing_light
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jonlen/EGO_2017/MyWork/test/project/vivado_design_flow/vivado_design_flow.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jonlen/EGO_2017/MyWork/test/project/vivado_design_flow/vivado_design_flow.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
