Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fca756ab13c443d6a7f08b8af43f5b76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_func_synth xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.buzzer
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.debounce_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module xil_defaultlib.dcm_25m_dcm_25m_clk_wiz
Compiling module xil_defaultlib.dcm_25m
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.logo_rom_bindec
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RAM...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_46=256'b...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RAM...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_08=256'b...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_0B=256'...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_03=256'b...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_7F=256'b...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_02=256'...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RAM...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_46=256'b...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RAM...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_0A=256'b...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,RDADDR_COLLIS...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RAM...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_48=256'b...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RAM...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_0B=256'b...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_08=256'...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_top
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.logo_rom_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.logo_rom
Compiling module xil_defaultlib.vga_640x480
Compiling module xil_defaultlib.top_flyinglogo
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_func_synth
