module halfadder(A, B, S, C); //S for sum , C for carry

input A, B;
output S, C;
wire T1, T2, Abar, Bbar;


not (Abar, A), (Bbar, B);
and (T1, Bbar, A), (T2, B, Abar), (C, A, B);
or (S, T1, T2);

end
endmodule