// Seed: 1584973668
module module_0 (
    output wand id_0,
    output uwire id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri0 id_4
);
  assign id_1 = id_3;
  module_2(
      id_3, id_3
  );
endmodule
module module_4 (
    input supply0 module_1,
    output tri0 id_1,
    output tri id_2,
    input supply1 id_3
    , id_5
);
  assign id_1 = ~id_0;
  module_0(
      id_2, id_1, id_3, id_3, id_3
  );
endmodule
module module_2 (
    input wand  id_0,
    input uwire id_1
);
  wire id_3;
  module_3();
endmodule
module module_3 #(
    parameter id_3 = 32'd47,
    parameter id_4 = 32'd51
) ();
  assign id_1 = 1;
  assign id_1 = 1 >> 1;
  assign id_1 = id_1;
  wire id_2;
  defparam id_3.id_4 = "";
endmodule
