
$parameter PPPP 8
$parameter QQQQ 8
$parameter DDDD { PPPP  + QQQQ }

$pipe A :$uint<16> $depth DDDD


$system Left  $library LLIB
	$in 
		$pipe A 
		$signal  Asig 16
	$out 
		$pipe TMP 16
		$signal TMPsig 16
{
}

$system Right  $library RLIB

	$in 
		$pipe TMP 16
		$signal TMPsig 16
	$out 
		$pipe B 16
		$signal Bsig 16
{
}

$system Top 
	$in 
		$pipe a 16 
	 	$signal asig 16
        $out 
		$pipe b 16
		$signal bsig 16
{
        $pipe tmp1 16
        $pipe tmp2 16
        $pipe tmp3 16
        $signal tmp_sig 16


        $instance i0  LLIB:Left   A => a Asig => asig  TMP => tmp1 TMPsig => tmp_sig 

	$thread   REPEATER
		$in $pipe    rdata : $unsigned<16>
		$out $pipe   wdata : $unsigned<16>

		$signal data_reg : $unsigned<16>
		$constant O1: $unsigned<1> := ($unsigned<1>) _b1

		$default // empty

		<reset>  {
			$now rdata$req := O1
			$if (rdata$ack == O1)
			{
				$now wdata$req := O1
				$now wdata := rdata
				$if (wdata$ack == O1) 
				{
					$goto reset
				}
				$else
				{
				    $goto wait_state	
				    data_reg := rdata
				}
			}
			$else {
				$goto reset
			}
		}
		<wait_state>  {
				$now wdata$req := O1
				$now wdata := data_reg
				$if(wdata$ack == O1)
				{
					$goto reset
				}
				$else
				{
					$goto wait_state
				}
		}
	$now // empty
	$tick // empty	

	
	$string tt0:REPEATER
		rdata => tmp1
		wdata => tmp2

	$string tt1:REPEATER
		rdata => tmp2
		wdata => tmp3

        $instance i1  RLIB:Right  TMPsig => tmp_sig TMP => tmp3 B => b Bsig => bsig
}
