#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000019b720b3e90 .scope module, "alu_tb" "alu_tb" 2 9;
 .timescale -9 -10;
v0000019b720ae3e0_0 .net "BRANCH", 0 0, v0000019b720ae020_0;  1 drivers
v0000019b720afba0_0 .var "CLK", 0 0;
v0000019b720ae480_0 .var "DATA1", 31 0;
v0000019b720ae7a0_0 .var "DATA2", 31 0;
v0000019b720ae840_0 .var "RESET", 0 0;
v0000019b720ae980_0 .net "RESULT", 31 0, v0000019b720af600_0;  1 drivers
v0000019b720aefc0_0 .var "SELECT", 4 0;
S_0000019b720ef1f0 .scope module, "myalu" "alu" 2 17, 3 4 0, S_0000019b720b3e90;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /OUTPUT 1 "BRANCH";
    .port_info 4 /INPUT 5 "SELECT";
L_0000019b720a7180/d .functor AND 32, v0000019b720ae480_0, v0000019b720ae7a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000019b720a7180 .delay 32 (20,20,20) L_0000019b720a7180/d;
L_0000019b720a6e00/d .functor OR 32, v0000019b720ae480_0, v0000019b720ae7a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019b720a6e00 .delay 32 (20,20,20) L_0000019b720a6e00/d;
L_0000019b720a72d0/d .functor XOR 32, v0000019b720ae480_0, v0000019b720ae7a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019b720a72d0 .delay 32 (20,20,20) L_0000019b720a72d0/d;
L_0000019b720a7ab0/d .functor BUFZ 32, v0000019b720ae7a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019b720a7ab0 .delay 32 (20,20,20) L_0000019b720a7ab0/d;
v0000019b720ae020_0 .var "BRANCH", 0 0;
v0000019b720ae160_0 .net "BR_BEQ", 0 0, L_0000019b72158200;  1 drivers
v0000019b720ae200_0 .net "BR_BGE", 0 0, L_0000019b72157440;  1 drivers
v0000019b720af100_0 .net "BR_BGEU", 0 0, L_0000019b72158480;  1 drivers
v0000019b720ae8e0_0 .net "BR_BLT", 0 0, L_0000019b72157300;  1 drivers
v0000019b720af2e0_0 .net "BR_BLTU", 0 0, L_0000019b72158b60;  1 drivers
v0000019b720ae520_0 .net "BR_BNE", 0 0, L_0000019b721585c0;  1 drivers
v0000019b720add00_0 .net "DATA1", 31 0, v0000019b720ae480_0;  1 drivers
v0000019b720ae0c0_0 .net "DATA2", 31 0, v0000019b720ae7a0_0;  1 drivers
v0000019b720af600_0 .var "RESULT", 31 0;
v0000019b720adda0_0 .net "RES_ADD", 31 0, L_0000019b720af060;  1 drivers
v0000019b720af380_0 .net "RES_AND", 31 0, L_0000019b720a7180;  1 drivers
v0000019b720af420_0 .net "RES_DIV", 31 0, L_0000019b72158a20;  1 drivers
v0000019b720ae2a0_0 .net "RES_FWD", 31 0, L_0000019b720a7ab0;  1 drivers
v0000019b720aed40_0 .net "RES_MUL", 31 0, L_0000019b72157260;  1 drivers
v0000019b720af9c0_0 .net "RES_MULH", 31 0, L_0000019b72157080;  1 drivers
v0000019b720af6a0_0 .net "RES_MULHSU", 31 0, L_0000019b72158020;  1 drivers
v0000019b720ae700_0 .net "RES_MULHU", 31 0, L_0000019b721571c0;  1 drivers
v0000019b720ae660_0 .net "RES_OR", 31 0, L_0000019b720a6e00;  1 drivers
v0000019b720af1a0_0 .net "RES_REM", 31 0, L_0000019b721580c0;  1 drivers
v0000019b720af7e0_0 .net "RES_REMU", 0 0, L_0000019b72158ac0;  1 drivers
v0000019b720af740_0 .net "RES_SLL", 31 0, L_0000019b72157120;  1 drivers
v0000019b720aee80_0 .net "RES_SLT", 31 0, L_0000019b721578a0;  1 drivers
v0000019b720af880_0 .net "RES_SLTU", 31 0, L_0000019b721583e0;  1 drivers
v0000019b720afb00_0 .net "RES_SRA", 31 0, L_0000019b72158840;  1 drivers
v0000019b720aec00_0 .net "RES_SRL", 31 0, L_0000019b72158160;  1 drivers
v0000019b720adee0_0 .net "RES_SUB", 31 0, L_0000019b72157620;  1 drivers
v0000019b720af560_0 .net "RES_XOR", 31 0, L_0000019b720a72d0;  1 drivers
v0000019b720aeca0_0 .net "SELECT", 4 0, v0000019b720aefc0_0;  1 drivers
v0000019b720adf80_0 .net *"_ivl_30", 31 0, L_0000019b72158980;  1 drivers
v0000019b720ae5c0_0 .net *"_ivl_34", 0 0, L_0000019b721588e0;  1 drivers
L_0000019b72170088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000019b720af920_0 .net/2u *"_ivl_36", 31 0, L_0000019b72170088;  1 drivers
L_0000019b721700d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019b720ae340_0 .net/2u *"_ivl_38", 31 0, L_0000019b721700d0;  1 drivers
v0000019b720af240_0 .net *"_ivl_42", 0 0, L_0000019b72157800;  1 drivers
L_0000019b72170118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000019b720aef20_0 .net/2u *"_ivl_44", 31 0, L_0000019b72170118;  1 drivers
L_0000019b72170160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019b720afa60_0 .net/2u *"_ivl_46", 31 0, L_0000019b72170160;  1 drivers
E_0000019b720fa350 .event anyedge, v0000019b720aeca0_0, v0000019b720ae0c0_0, v0000019b720add00_0;
L_0000019b720af060 .delay 32 (20,20,20) L_0000019b720af060/d;
L_0000019b720af060/d .arith/sum 32, v0000019b720ae480_0, v0000019b720ae7a0_0;
L_0000019b72157620 .delay 32 (20,20,20) L_0000019b72157620/d;
L_0000019b72157620/d .arith/sub 32, v0000019b720ae480_0, v0000019b720ae7a0_0;
L_0000019b72157120 .delay 32 (20,20,20) L_0000019b72157120/d;
L_0000019b72157120/d .shift/l 32, v0000019b720ae480_0, v0000019b720ae7a0_0;
L_0000019b72158160 .delay 32 (20,20,20) L_0000019b72158160/d;
L_0000019b72158160/d .shift/r 32, v0000019b720ae480_0, v0000019b720ae7a0_0;
L_0000019b72158840 .delay 32 (20,20,20) L_0000019b72158840/d;
L_0000019b72158840/d .shift/r 32, v0000019b720ae480_0, v0000019b720ae7a0_0;
L_0000019b72157260 .delay 32 (20,20,20) L_0000019b72157260/d;
L_0000019b72157260/d .arith/mult 32, v0000019b720ae480_0, v0000019b720ae7a0_0;
L_0000019b72157080 .delay 32 (20,20,20) L_0000019b72157080/d;
L_0000019b72157080/d .arith/mult 32, v0000019b720ae480_0, v0000019b720ae7a0_0;
L_0000019b72158020 .delay 32 (20,20,20) L_0000019b72158020/d;
L_0000019b72158020/d .arith/mult 32, v0000019b720ae480_0, v0000019b720ae7a0_0;
L_0000019b721571c0 .delay 32 (20,20,20) L_0000019b721571c0/d;
L_0000019b721571c0/d .arith/mult 32, v0000019b720ae480_0, v0000019b720ae7a0_0;
L_0000019b72158a20 .delay 32 (20,20,20) L_0000019b72158a20/d;
L_0000019b72158a20/d .arith/div 32, v0000019b720ae480_0, v0000019b720ae7a0_0;
L_0000019b721580c0 .delay 32 (20,20,20) L_0000019b721580c0/d;
L_0000019b721580c0/d .arith/mod.s 32, v0000019b720ae480_0, v0000019b720ae7a0_0;
L_0000019b72158980 .arith/mod 32, v0000019b720ae480_0, v0000019b720ae7a0_0;
L_0000019b72158ac0 .delay 1 (20,20,20) L_0000019b72158ac0/d;
L_0000019b72158ac0/d .part L_0000019b72158980, 0, 1;
L_0000019b721588e0 .cmp/gt.s 32, v0000019b720ae7a0_0, v0000019b720ae480_0;
L_0000019b721578a0 .delay 32 (20,20,20) L_0000019b721578a0/d;
L_0000019b721578a0/d .functor MUXZ 32, L_0000019b721700d0, L_0000019b72170088, L_0000019b721588e0, C4<>;
L_0000019b72157800 .cmp/gt 32, v0000019b720ae7a0_0, v0000019b720ae480_0;
L_0000019b721583e0 .delay 32 (20,20,20) L_0000019b721583e0/d;
L_0000019b721583e0/d .functor MUXZ 32, L_0000019b72170160, L_0000019b72170118, L_0000019b72157800, C4<>;
L_0000019b72158200 .delay 1 (20,20,20) L_0000019b72158200/d;
L_0000019b72158200/d .cmp/eq 32, v0000019b720ae480_0, v0000019b720ae7a0_0;
L_0000019b721585c0 .delay 1 (20,20,20) L_0000019b721585c0/d;
L_0000019b721585c0/d .cmp/ne 32, v0000019b720ae480_0, v0000019b720ae7a0_0;
L_0000019b72157300 .delay 1 (20,20,20) L_0000019b72157300/d;
L_0000019b72157300/d .cmp/gt.s 32, v0000019b720ae7a0_0, v0000019b720ae480_0;
L_0000019b72157440 .delay 1 (20,20,20) L_0000019b72157440/d;
L_0000019b72157440/d .cmp/ge.s 32, v0000019b720ae480_0, v0000019b720ae7a0_0;
L_0000019b72158b60 .delay 1 (20,20,20) L_0000019b72158b60/d;
L_0000019b72158b60/d .cmp/gt 32, v0000019b720ae7a0_0, v0000019b720ae480_0;
L_0000019b72158480 .delay 1 (20,20,20) L_0000019b72158480/d;
L_0000019b72158480/d .cmp/ge 32, v0000019b720ae480_0, v0000019b720ae7a0_0;
    .scope S_0000019b720ef1f0;
T_0 ;
    %wait E_0000019b720fa350;
    %delay 10, 0;
    %load/vec4 v0000019b720aeca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019b720af600_0, 0, 32;
    %jmp T_0.25;
T_0.0 ;
    %delay 10, 0;
    %load/vec4 v0000019b720adda0_0;
    %store/vec4 v0000019b720af600_0, 0, 32;
    %jmp T_0.25;
T_0.1 ;
    %delay 10, 0;
    %load/vec4 v0000019b720af740_0;
    %store/vec4 v0000019b720af600_0, 0, 32;
    %jmp T_0.25;
T_0.2 ;
    %delay 10, 0;
    %load/vec4 v0000019b720aee80_0;
    %store/vec4 v0000019b720af600_0, 0, 32;
    %jmp T_0.25;
T_0.3 ;
    %delay 10, 0;
    %load/vec4 v0000019b720af880_0;
    %store/vec4 v0000019b720af600_0, 0, 32;
    %jmp T_0.25;
T_0.4 ;
    %delay 10, 0;
    %load/vec4 v0000019b720af560_0;
    %store/vec4 v0000019b720af600_0, 0, 32;
    %jmp T_0.25;
T_0.5 ;
    %delay 10, 0;
    %load/vec4 v0000019b720aec00_0;
    %store/vec4 v0000019b720af600_0, 0, 32;
    %jmp T_0.25;
T_0.6 ;
    %delay 10, 0;
    %load/vec4 v0000019b720ae660_0;
    %store/vec4 v0000019b720af600_0, 0, 32;
    %jmp T_0.25;
T_0.7 ;
    %delay 10, 0;
    %load/vec4 v0000019b720af380_0;
    %store/vec4 v0000019b720af600_0, 0, 32;
    %jmp T_0.25;
T_0.8 ;
    %delay 10, 0;
    %load/vec4 v0000019b720adee0_0;
    %store/vec4 v0000019b720af600_0, 0, 32;
    %jmp T_0.25;
T_0.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019b720af600_0, 0, 32;
    %jmp T_0.25;
T_0.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019b720af600_0, 0, 32;
    %jmp T_0.25;
T_0.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019b720af600_0, 0, 32;
    %jmp T_0.25;
T_0.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019b720af600_0, 0, 32;
    %jmp T_0.25;
T_0.13 ;
    %delay 10, 0;
    %load/vec4 v0000019b720afb00_0;
    %store/vec4 v0000019b720af600_0, 0, 32;
    %jmp T_0.25;
T_0.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019b720af600_0, 0, 32;
    %jmp T_0.25;
T_0.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019b720af600_0, 0, 32;
    %jmp T_0.25;
T_0.16 ;
    %delay 10, 0;
    %load/vec4 v0000019b720aed40_0;
    %store/vec4 v0000019b720af600_0, 0, 32;
    %jmp T_0.25;
T_0.17 ;
    %delay 10, 0;
    %load/vec4 v0000019b720af9c0_0;
    %store/vec4 v0000019b720af600_0, 0, 32;
    %jmp T_0.25;
T_0.18 ;
    %delay 10, 0;
    %load/vec4 v0000019b720af6a0_0;
    %store/vec4 v0000019b720af600_0, 0, 32;
    %jmp T_0.25;
T_0.19 ;
    %delay 10, 0;
    %load/vec4 v0000019b720ae700_0;
    %store/vec4 v0000019b720af600_0, 0, 32;
    %jmp T_0.25;
T_0.20 ;
    %delay 10, 0;
    %load/vec4 v0000019b720af420_0;
    %store/vec4 v0000019b720af600_0, 0, 32;
    %jmp T_0.25;
T_0.21 ;
    %delay 10, 0;
    %load/vec4 v0000019b720af1a0_0;
    %store/vec4 v0000019b720af600_0, 0, 32;
    %jmp T_0.25;
T_0.22 ;
    %delay 10, 0;
    %load/vec4 v0000019b720ae2a0_0;
    %store/vec4 v0000019b720af600_0, 0, 32;
    %jmp T_0.25;
T_0.23 ;
    %delay 10, 0;
    %load/vec4 v0000019b720af7e0_0;
    %pad/u 32;
    %store/vec4 v0000019b720af600_0, 0, 32;
    %jmp T_0.25;
T_0.25 ;
    %pop/vec4 1;
    %load/vec4 v0000019b720aeca0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019b720ae020_0, 0, 1;
    %jmp T_0.35;
T_0.26 ;
    %delay 10, 0;
    %load/vec4 v0000019b720ae160_0;
    %store/vec4 v0000019b720ae020_0, 0, 1;
    %jmp T_0.35;
T_0.27 ;
    %delay 10, 0;
    %load/vec4 v0000019b720ae520_0;
    %store/vec4 v0000019b720ae020_0, 0, 1;
    %jmp T_0.35;
T_0.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019b720ae020_0, 0, 1;
    %jmp T_0.35;
T_0.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019b720ae020_0, 0, 1;
    %jmp T_0.35;
T_0.30 ;
    %delay 10, 0;
    %load/vec4 v0000019b720ae8e0_0;
    %store/vec4 v0000019b720ae020_0, 0, 1;
    %jmp T_0.35;
T_0.31 ;
    %delay 10, 0;
    %load/vec4 v0000019b720ae200_0;
    %store/vec4 v0000019b720ae020_0, 0, 1;
    %jmp T_0.35;
T_0.32 ;
    %delay 10, 0;
    %load/vec4 v0000019b720af2e0_0;
    %store/vec4 v0000019b720ae020_0, 0, 1;
    %jmp T_0.35;
T_0.33 ;
    %delay 10, 0;
    %load/vec4 v0000019b720af100_0;
    %store/vec4 v0000019b720ae020_0, 0, 1;
    %jmp T_0.35;
T_0.35 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000019b720b3e90;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019b720afba0_0, 0, 1;
    %vpi_call 2 21 "$dumpfile", "alu_wave.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000019b720b3e90 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019b720ae840_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019b720ae840_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000019b720aefc0_0, 0, 5;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000019b720ae480_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000019b720ae7a0_0, 0, 32;
    %delay 30, 0;
    %load/vec4 v0000019b720ae980_0;
    %cmpi/ne 15, 0, 32;
    %jmp/0xz  T_1.0, 6;
    %vpi_call 2 38 "$display", "ASSERTION FAILED in %m: RESULT != %0d [original value %0d] in line %0d", 32'b00000000000000000000000000001111, v0000019b720ae980_0, 32'sb00000000000000000000000000100100 {0 0 0};
    %vpi_call 2 39 "$finish" {0 0 0};
T_1.0 ;
    %vpi_call 2 38 "$display", "TEST 0 : ADD Passed!" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000019b720aefc0_0, 0, 5;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000019b720ae480_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000019b720ae7a0_0, 0, 32;
    %delay 30, 0;
    %load/vec4 v0000019b720ae980_0;
    %cmpi/ne 20, 0, 32;
    %jmp/0xz  T_1.2, 6;
    %vpi_call 2 49 "$display", "ASSERTION FAILED in %m: RESULT != %0d [original value %0d] in line %0d", 32'b00000000000000000000000000010100, v0000019b720ae980_0, 32'sb00000000000000000000000000101111 {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
T_1.2 ;
    %vpi_call 2 49 "$display", "TEST 1 : Shift Left Logical Passed!" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000019b720aefc0_0, 0, 5;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000019b720ae480_0, 0, 32;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0000019b720ae7a0_0, 0, 32;
    %delay 30, 0;
    %load/vec4 v0000019b720ae980_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.4, 6;
    %vpi_call 2 60 "$display", "ASSERTION FAILED in %m: RESULT != %0d [original value %0d] in line %0d", 32'b00000000000000000000000000000000, v0000019b720ae980_0, 32'sb00000000000000000000000000111010 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
T_1.4 ;
    %vpi_call 2 60 "$display", "TEST 2 : Set Less Than Passed!" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000019b720aefc0_0, 0, 5;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000019b720ae480_0, 0, 32;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0000019b720ae7a0_0, 0, 32;
    %delay 30, 0;
    %load/vec4 v0000019b720ae980_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.6, 6;
    %vpi_call 2 71 "$display", "ASSERTION FAILED in %m: RESULT != %0d [original value %0d] in line %0d", 32'b00000000000000000000000000000001, v0000019b720ae980_0, 32'sb00000000000000000000000001000101 {0 0 0};
    %vpi_call 2 72 "$finish" {0 0 0};
T_1.6 ;
    %vpi_call 2 71 "$display", "TEST 4 : Set Less Than Unsigned Passed!" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000019b720aefc0_0, 0, 5;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0000019b720ae480_0, 0, 32;
    %pushi/vec4 56, 0, 32;
    %store/vec4 v0000019b720ae7a0_0, 0, 32;
    %delay 30, 0;
    %load/vec4 v0000019b720ae980_0;
    %cmpi/ne 53, 0, 32;
    %jmp/0xz  T_1.8, 6;
    %vpi_call 2 82 "$display", "ASSERTION FAILED in %m: RESULT != %0d [original value %0d] in line %0d", 32'b00000000000000000000000000110101, v0000019b720ae980_0, 32'sb00000000000000000000000001010000 {0 0 0};
    %vpi_call 2 83 "$finish" {0 0 0};
T_1.8 ;
    %vpi_call 2 82 "$display", "TEST 5: XOR Passed!" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000019b720aefc0_0, 0, 5;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0000019b720ae480_0, 0, 32;
    %pushi/vec4 56, 0, 32;
    %store/vec4 v0000019b720ae7a0_0, 0, 32;
    %delay 30, 0;
    %load/vec4 v0000019b720ae980_0;
    %cmpi/ne 61, 0, 32;
    %jmp/0xz  T_1.10, 6;
    %vpi_call 2 94 "$display", "ASSERTION FAILED in %m: RESULT != %0d [original value %0d] in line %0d", 32'b00000000000000000000000000111101, v0000019b720ae980_0, 32'sb00000000000000000000000001011100 {0 0 0};
    %vpi_call 2 95 "$finish" {0 0 0};
T_1.10 ;
    %vpi_call 2 94 "$display", "TEST 7: OR Passed!" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0000019b720aefc0_0, 0, 5;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0000019b720ae480_0, 0, 32;
    %pushi/vec4 56, 0, 32;
    %store/vec4 v0000019b720ae7a0_0, 0, 32;
    %delay 30, 0;
    %load/vec4 v0000019b720ae980_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_1.12, 6;
    %vpi_call 2 105 "$display", "ASSERTION FAILED in %m: RESULT != %0d [original value %0d] in line %0d", 32'b00000000000000000000000000001000, v0000019b720ae980_0, 32'sb00000000000000000000000001100111 {0 0 0};
    %vpi_call 2 106 "$finish" {0 0 0};
T_1.12 ;
    %vpi_call 2 105 "$display", "TEST 7: AND Passed!" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000019b720aefc0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000019b720ae480_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000019b720ae7a0_0, 0, 32;
    %delay 30, 0;
    %load/vec4 v0000019b720ae980_0;
    %cmpi/ne 5, 0, 32;
    %jmp/0xz  T_1.14, 6;
    %vpi_call 2 116 "$display", "ASSERTION FAILED in %m: RESULT != %0d [original value %0d] in line %0d", 32'b00000000000000000000000000000101, v0000019b720ae980_0, 32'sb00000000000000000000000001110010 {0 0 0};
    %vpi_call 2 117 "$finish" {0 0 0};
T_1.14 ;
    %vpi_call 2 116 "$display", "TEST 7 : SUB Passed!" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000019b720aefc0_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000019b720ae480_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000019b720ae7a0_0, 0, 32;
    %delay 30, 0;
    %load/vec4 v0000019b720ae3e0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.16, 6;
    %vpi_call 2 127 "$display", "ASSERTION FAILED in %m: BRANCH != %0d [original value %0d] in line %0d", 32'sb00000000000000000000000000000001, v0000019b720ae3e0_0, 32'sb00000000000000000000000001111101 {0 0 0};
    %vpi_call 2 128 "$finish" {0 0 0};
T_1.16 ;
    %vpi_call 2 127 "$display", "TEST 8 : BEQ Passed!" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000019b720aefc0_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000019b720ae480_0, 0, 32;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000019b720ae7a0_0, 0, 32;
    %delay 30, 0;
    %load/vec4 v0000019b720ae3e0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.18, 6;
    %vpi_call 2 138 "$display", "ASSERTION FAILED in %m: BRANCH != %0d [original value %0d] in line %0d", 32'sb00000000000000000000000000000001, v0000019b720ae3e0_0, 32'sb00000000000000000000000010001000 {0 0 0};
    %vpi_call 2 139 "$finish" {0 0 0};
T_1.18 ;
    %vpi_call 2 138 "$display", "TEST 9 : BNE Passed!" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0000019b720aefc0_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000019b720ae480_0, 0, 32;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000019b720ae7a0_0, 0, 32;
    %delay 30, 0;
    %load/vec4 v0000019b720ae3e0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.20, 6;
    %vpi_call 2 149 "$display", "ASSERTION FAILED in %m: BRANCH != %0d [original value %0d] in line %0d", 32'sb00000000000000000000000000000001, v0000019b720ae3e0_0, 32'sb00000000000000000000000010010011 {0 0 0};
    %vpi_call 2 150 "$finish" {0 0 0};
T_1.20 ;
    %vpi_call 2 149 "$display", "TEST 12 : BLT Passed!" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0000019b720aefc0_0, 0, 5;
    %pushi/vec4 2755359744, 0, 32;
    %store/vec4 v0000019b720ae480_0, 0, 32;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0000019b720ae7a0_0, 0, 32;
    %delay 30, 0;
    %load/vec4 v0000019b720ae980_0;
    %cmpi/ne 1316134912, 0, 32;
    %jmp/0xz  T_1.22, 6;
    %vpi_call 2 160 "$display", "ASSERTION FAILED in %m: RESULT != %0d [original value %0d] in line %0d", 32'b01001110011100101010000000000000, v0000019b720ae980_0, 32'sb00000000000000000000000010011110 {0 0 0};
    %vpi_call 2 161 "$finish" {0 0 0};
T_1.22 ;
    %vpi_call 2 160 "$display", v0000019b720ae980_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0000019b720aefc0_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000019b720ae480_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000019b720ae7a0_0, 0, 32;
    %delay 30, 0;
    %load/vec4 v0000019b720ae980_0;
    %cmpi/ne 5, 0, 32;
    %jmp/0xz  T_1.24, 6;
    %vpi_call 2 171 "$display", "ASSERTION FAILED in %m: RESULT != %0d [original value %0d] in line %0d", 32'b00000000000000000000000000000101, v0000019b720ae980_0, 32'sb00000000000000000000000010101001 {0 0 0};
    %vpi_call 2 172 "$finish" {0 0 0};
T_1.24 ;
    %vpi_call 2 171 "$display", "TEST 28 : Divition Passed!" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v0000019b720aefc0_0, 0, 5;
    %pushi/vec4 27, 0, 32;
    %store/vec4 v0000019b720ae480_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000019b720ae7a0_0, 0, 32;
    %delay 30, 0;
    %load/vec4 v0000019b720ae980_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_1.26, 6;
    %vpi_call 2 182 "$display", "ASSERTION FAILED in %m: RESULT != %0d [original value %0d] in line %0d", 32'b00000000000000000000000000000010, v0000019b720ae980_0, 32'sb00000000000000000000000010110100 {0 0 0};
    %vpi_call 2 183 "$finish" {0 0 0};
T_1.26 ;
    %vpi_call 2 182 "$display", "TEST 29 : Remainder Passed!" {0 0 0};
    %delay 5000, 0;
    %vpi_call 2 186 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000019b720b3e90;
T_2 ;
    %delay 40, 0;
    %load/vec4 v0000019b720afba0_0;
    %inv;
    %store/vec4 v0000019b720afba0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_testBench.v";
    "./alu.v";
