CxlResult:/home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xilinx_vip/.cxl.ver.xilinx_vip.xilinx_vip.rpt =
	ExecutionPlatform = lin64 ,
	SourceLibrary = xilinx_vip ,
	SourcePath = /cad/xilinx/Vivado/2023.2/data ,
	Simulator = questasim ,
	SimulatorVersion = 2022.4 ,
	CompiledLibrary = xilinx_vip ,
	CompiledPath = /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xilinx_vip ,
	Timestamp = Fri Jan 19 18:36:01 2024 ,
	Time = 1705689360 ,
	Language = verilog ,
	XilinxVersion = 2023.2 ,
	LogFile = /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xilinx_vip/.cxl.ver.xilinx_vip.xilinx_vip.log ,
	NumOfErrors = 0 ,
	NumOfWarnings = 46 ,
