var g_data = {"104":{"st":"inst","pa":0,"n":"/tb_top/top_reset_if","l":"SystemVerilog","sn":200,"du":{"n":"work.reset_agent_if","s":10,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"top_reset_if","s":104,"z":1}],"loc":{"cp":0.00,"data":{"t":[4,0]}}},"105":{"st":"inst","pa":0,"n":"/tb_top/top_oled_spi_if","l":"SystemVerilog","sn":200,"du":{"n":"work.oled_spi_agent_if","s":15,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"top_oled_spi_if","s":105,"z":1}],"loc":{"cp":0.00,"data":{"t":[14,0]}}},"106":{"st":"inst","pa":0,"n":"/tb_top/top_spi_4wire_if","l":"SystemVerilog","sn":200,"du":{"n":"work.spi_4wire_agent_if","s":13,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"top_spi_4wire_if","s":106,"z":1}],"loc":{"cp":0.00,"data":{"t":[10,0]}}},"107":{"st":"inst","pa":0,"n":"/tb_top/psif_axi4lite_master_if","l":"SystemVerilog","sn":200,"du":{"n":"work.kb_axi4lite_agent_if","s":5,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"psif_axi4lite_master_if","s":107,"z":1}],"loc":{"cp":0.00,"data":{"t":[312,0]}}},"108":{"st":"inst","pa":0,"n":"/tb_top/psif_interrupt_if","l":"SystemVerilog","sn":200,"du":{"n":"work.interrupt_if","s":8,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"psif_interrupt_if","s":108,"z":1}],"loc":{"cp":25.00,"data":{"s":[64,32],"t":[68,0]}}},"116":{"st":"inst","pa":0,"n":"/tb_top/mla_top/cru_0","l":"VHDL","sn":201,"du":{"n":"mla_lib.cru(rtl)","s":35,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"mla_top","s":109,"b":1},{"n":"cru_0","s":116,"z":1}],"loc":{"cp":4.54,"data":{"s":[11,2],"b":[3,0],"fc":[2,0],"t":[28,0]}}},"119":{"st":"inst","pa":0,"n":"/tb_top/mla_top/mla_ps","l":"VHDL","sn":201,"du":{"n":"mla_lib.processor_system(dmy)","s":36,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"mla_top","s":109,"b":1},{"n":"mla_ps","s":119,"z":1}],"loc":{"cp":50.00,"data":{"s":[1,1],"t":[576,0]}}},"121":{"st":"inst","pa":0,"n":"/tb_top/mla_top/mla_pl/psif_axi4pifb_0","l":"VHDL","sn":210,"du":{"n":"mla_lib.psif_axi4pifb(rtl)","s":38,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"mla_top","s":109,"b":1},{"n":"mla_pl","s":120,"b":1},{"n":"psif_axi4pifb_0","s":121,"z":1}],"loc":{"cp":1.19,"data":{"s":[155,13],"b":[60,0],"fc":[10,0],"fe":[12,0],"fs":[9,0],"ft":[18,0],"t":[1413,0]}}},"123":{"st":"inst","pa":0,"n":"/tb_top/mla_top/mla_pl/odi_0/odi_reg_0","l":"VHDL","sn":214,"du":{"n":"mla_lib.odi_reg(rtl)","s":40,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"mla_top","s":109,"b":1},{"n":"mla_pl","s":120,"b":1},{"n":"odi_0","s":122,"b":1},{"n":"odi_reg_0","s":123,"z":1}],"loc":{"cp":2.82,"data":{"s":[192,26],"b":[172,1],"fc":[6,0],"fe":[2,0],"t":[2220,0]}}},"127":{"st":"inst","pa":0,"n":"/tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Initialize/spi_comp/initilize_spi_comp_probe_en","l":"SystemVerilog","sn":161,"du":{"n":"work.probe_itf","s":45,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"mla_top","s":109,"b":1},{"n":"mla_pl","s":120,"b":1},{"n":"odi_0","s":122,"b":1},{"n":"oled_ctrl_0","s":124,"b":1},{"n":"Initialize","s":125,"b":1},{"n":"spi_comp","s":126,"b":1},{"n":"initilize_spi_comp_probe_en","s":127,"z":1}],"loc":{"cp":0.00,"data":{"s":[5,0],"t":[4,0]}}},"128":{"st":"inst","pa":0,"n":"/tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Initialize/spi_comp/initilize_spi_comp_probe_sdata","l":"SystemVerilog","sn":161,"du":{"n":"work.probe_itf","s":45,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"mla_top","s":109,"b":1},{"n":"mla_pl","s":120,"b":1},{"n":"odi_0","s":122,"b":1},{"n":"oled_ctrl_0","s":124,"b":1},{"n":"Initialize","s":125,"b":1},{"n":"spi_comp","s":126,"b":1},{"n":"initilize_spi_comp_probe_sdata","s":128,"z":1}],"loc":{"cp":0.00,"data":{"s":[5,0],"t":[32,0]}}},"126":{"st":"inst","pa":0,"n":"/tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Initialize/spi_comp","l":"VHDL","sn":219,"du":{"n":"mla_lib.spi_ctrl(behavioral)","s":43,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"mla_top","s":109,"b":1},{"n":"mla_pl","s":120,"b":1},{"n":"odi_0","s":122,"b":1},{"n":"oled_ctrl_0","s":124,"b":1},{"n":"Initialize","s":125,"b":1},{"n":"spi_comp","s":126,"z":1}],"children":[{"n":"initilize_spi_comp_probe_sdata","id":128,"zf":1,"tc":0.00,"s":0.00,"t":0.00},{"n":"initilize_spi_comp_probe_en","id":127,"zf":1,"tc":0.00,"s":0.00,"t":0.00}],"rec":{"cp":2.96,"data":{"s":[29,4],"b":[25,1],"fc":[4,0],"fs":[3,0],"ft":[4,0],"t":[107,0]}},"loc":{"cp":4.17,"data":{"s":[19,4],"b":[25,1],"fc":[4,0],"fs":[3,0],"ft":[4,0],"t":[71,0]}}},"129":{"st":"inst","pa":0,"n":"/tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Initialize/delay_comp","l":"VHDL","sn":219,"du":{"n":"mla_lib.delay(behavioral)","s":47,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"mla_top","s":109,"b":1},{"n":"mla_pl","s":120,"b":1},{"n":"odi_0","s":122,"b":1},{"n":"oled_ctrl_0","s":124,"b":1},{"n":"Initialize","s":125,"b":1},{"n":"delay_comp","s":129,"z":1}],"loc":{"cp":2.34,"data":{"s":[11,1],"b":[20,1],"fc":[2,0],"fs":[3,0],"ft":[4,0],"t":[93,0]}}},"130":{"st":"inst","pa":0,"n":"/tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Initialize/initialize_probe_init_done","l":"SystemVerilog","sn":161,"du":{"n":"work.probe_itf","s":45,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"mla_top","s":109,"b":1},{"n":"mla_pl","s":120,"b":1},{"n":"odi_0","s":122,"b":1},{"n":"oled_ctrl_0","s":124,"b":1},{"n":"Initialize","s":125,"b":1},{"n":"initialize_probe_init_done","s":130,"z":1}],"loc":{"cp":0.00,"data":{"s":[5,0],"t":[4,0]}}},"125":{"st":"inst","pa":0,"n":"/tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Initialize","l":"VHDL","sn":218,"du":{"n":"mla_lib.oled_init(behavioral)","s":42,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"mla_top","s":109,"b":1},{"n":"mla_pl","s":120,"b":1},{"n":"odi_0","s":122,"b":1},{"n":"oled_ctrl_0","s":124,"b":1},{"n":"Initialize","s":125,"z":1}],"children":[{"n":"initialize_probe_init_done","id":130,"zf":1,"tc":0.00,"s":0.00,"t":0.00},{"n":"delay_comp","id":129,"zf":1,"tc":2.34,"s":9.09,"b":5.00,"fc":0.00,"fs":0.00,"ft":0.00,"t":0.00},{"n":"spi_comp","id":126,"zf":1,"tc":2.96,"s":13.79,"b":4.00,"fc":0.00,"fs":0.00,"ft":0.00,"t":0.00}],"rec":{"cp":2.07,"data":{"s":[123,11],"b":[86,3],"fc":[6,0],"fs":[33,0],"ft":[75,0],"t":[276,0]}},"loc":{"cp":2.02,"data":{"s":[78,6],"b":[41,1],"fs":[27,0],"ft":[67,0],"t":[132,0]}}},"133":{"st":"inst","pa":0,"n":"/tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Example/spi_comp/example_spi_comp_probe_en","l":"SystemVerilog","sn":161,"du":{"n":"work.probe_itf","s":45,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"mla_top","s":109,"b":1},{"n":"mla_pl","s":120,"b":1},{"n":"odi_0","s":122,"b":1},{"n":"oled_ctrl_0","s":124,"b":1},{"n":"Example","s":131,"b":1},{"n":"spi_comp","s":132,"b":1},{"n":"example_spi_comp_probe_en","s":133,"z":1}],"loc":{"cp":0.00,"data":{"s":[5,0],"t":[4,0]}}},"134":{"st":"inst","pa":0,"n":"/tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Example/spi_comp/example_spi_comp_probe_sdata","l":"SystemVerilog","sn":161,"du":{"n":"work.probe_itf","s":45,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"mla_top","s":109,"b":1},{"n":"mla_pl","s":120,"b":1},{"n":"odi_0","s":122,"b":1},{"n":"oled_ctrl_0","s":124,"b":1},{"n":"Example","s":131,"b":1},{"n":"spi_comp","s":132,"b":1},{"n":"example_spi_comp_probe_sdata","s":134,"z":1}],"loc":{"cp":0.00,"data":{"s":[5,0],"t":[32,0]}}},"132":{"st":"inst","pa":0,"n":"/tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Example/spi_comp","l":"VHDL","sn":222,"du":{"n":"mla_lib.spi_ctrl(behavioral)","s":43,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"mla_top","s":109,"b":1},{"n":"mla_pl","s":120,"b":1},{"n":"odi_0","s":122,"b":1},{"n":"oled_ctrl_0","s":124,"b":1},{"n":"Example","s":131,"b":1},{"n":"spi_comp","s":132,"z":1}],"children":[{"n":"example_spi_comp_probe_sdata","id":134,"zf":1,"tc":0.00,"s":0.00,"t":0.00},{"n":"example_spi_comp_probe_en","id":133,"zf":1,"tc":0.00,"s":0.00,"t":0.00}],"rec":{"cp":2.96,"data":{"s":[29,4],"b":[25,1],"fc":[4,0],"fs":[3,0],"ft":[4,0],"t":[107,0]}},"loc":{"cp":4.17,"data":{"s":[19,4],"b":[25,1],"fc":[4,0],"fs":[3,0],"ft":[4,0],"t":[71,0]}}},"135":{"st":"inst","pa":0,"n":"/tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Example/delay_comp","l":"VHDL","sn":222,"du":{"n":"mla_lib.delay(behavioral)","s":47,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"mla_top","s":109,"b":1},{"n":"mla_pl","s":120,"b":1},{"n":"odi_0","s":122,"b":1},{"n":"oled_ctrl_0","s":124,"b":1},{"n":"Example","s":131,"b":1},{"n":"delay_comp","s":135,"z":1}],"loc":{"cp":2.34,"data":{"s":[11,1],"b":[20,1],"fc":[2,0],"fs":[3,0],"ft":[4,0],"t":[93,0]}}},"136":{"st":"inst","pa":0,"n":"/tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Example/char_lib_comp","l":"VHDL","sn":222,"du":{"n":"mla_lib.ascii_rom(behavioral)","s":52,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"mla_top","s":109,"b":1},{"n":"mla_pl","s":120,"b":1},{"n":"odi_0","s":122,"b":1},{"n":"oled_ctrl_0","s":124,"b":1},{"n":"Example","s":131,"b":1},{"n":"char_lib_comp","s":136,"z":1}],"loc":{"cp":0.00,"data":{"s":[1,0],"b":[1,0],"t":[40,0]}}},"137":{"st":"inst","pa":0,"n":"/tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Example/example_probe_alphabet_done_str","l":"SystemVerilog","sn":161,"du":{"n":"work.probe_itf","s":45,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"mla_top","s":109,"b":1},{"n":"mla_pl","s":120,"b":1},{"n":"odi_0","s":122,"b":1},{"n":"oled_ctrl_0","s":124,"b":1},{"n":"Example","s":131,"b":1},{"n":"example_probe_alphabet_done_str","s":137,"z":1}],"loc":{"cp":0.00,"data":{"s":[5,0],"t":[4,0]}}},"131":{"st":"inst","pa":0,"n":"/tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0/Example","l":"VHDL","sn":218,"du":{"n":"mla_lib.oled_ex(behavioral)","s":49,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"mla_top","s":109,"b":1},{"n":"mla_pl","s":120,"b":1},{"n":"odi_0","s":122,"b":1},{"n":"oled_ctrl_0","s":124,"b":1},{"n":"Example","s":131,"z":1}],"children":[{"n":"example_probe_alphabet_done_str","id":137,"zf":1,"tc":0.00,"s":0.00,"t":0.00},{"n":"char_lib_comp","id":136,"zf":1,"tc":0.00,"s":0.00,"b":0.00,"t":0.00},{"n":"delay_comp","id":135,"zf":1,"tc":2.34,"s":9.09,"b":5.00,"fc":0.00,"fs":0.00,"ft":0.00,"t":0.00},{"n":"spi_comp","id":132,"zf":1,"tc":2.96,"s":13.79,"b":4.00,"fc":0.00,"fs":0.00,"ft":0.00,"t":0.00}],"rec":{"cp":2.98,"data":{"s":[171,25],"b":[92,3],"fc":[6,0],"fs":[36,0],"ft":[58,0],"t":[738,0]}},"loc":{"cp":3.63,"data":{"s":[125,20],"b":[46,1],"fs":[30,0],"ft":[50,0],"t":[594,0]}}},"124":{"st":"inst","pa":0,"n":"/tb_top/mla_top/mla_pl/odi_0/oled_ctrl_0","l":"VHDL","sn":214,"du":{"n":"mla_lib.oled_ctrl(behavioral)","s":41,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"mla_top","s":109,"b":1},{"n":"mla_pl","s":120,"b":1},{"n":"odi_0","s":122,"b":1},{"n":"oled_ctrl_0","s":124,"z":1}],"children":[{"n":"Example","id":131,"zf":1,"tc":2.98,"s":14.61,"b":3.26,"fc":0.00,"fs":0.00,"ft":0.00,"t":0.00},{"n":"Initialize","id":125,"zf":1,"tc":2.07,"s":8.94,"b":3.48,"fc":0.00,"fs":0.00,"ft":0.00,"t":0.00}],"rec":{"cp":3.15,"data":{"s":[305,41],"b":[200,11],"fc":[12,0],"fs":[73,0],"ft":[139,0],"t":[1020,0]}},"loc":{"cp":13.63,"data":{"s":[11,5],"b":[22,5],"fs":[4,0],"ft":[6,0],"t":[298,0]}}},"122":{"st":"inst","pa":0,"n":"/tb_top/mla_top/mla_pl/odi_0","l":"VHDL","sn":210,"du":{"n":"mla_lib.odi(str)","s":39,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"mla_top","s":109,"b":1},{"n":"mla_pl","s":120,"b":1},{"n":"odi_0","s":122,"z":1}],"children":[{"n":"oled_ctrl_0","id":124,"zf":1,"tc":3.15,"s":13.44,"b":5.50,"fc":0.00,"fs":0.00,"ft":0.00,"t":0.00},{"n":"odi_reg_0","id":123,"zf":1,"tc":2.82,"s":13.54,"b":0.58,"fc":0.00,"fe":0.00,"t":0.00}],"rec":{"cp":2.38,"data":{"s":[497,67],"b":[372,12],"fc":[18,0],"fe":[2,0],"fs":[73,0],"ft":[139,0],"t":[2980,0]}},"loc":{"cp":0.00,"data":{"t":[736,0]}}},"139":{"st":"inst","pa":0,"n":"/tb_top/mla_top/mla_pl/dti_0/dti_reg_0","l":"VHDL","sn":224,"du":{"n":"mla_lib.dti_reg(rtl)","s":55,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"mla_top","s":109,"b":1},{"n":"mla_pl","s":120,"b":1},{"n":"dti_0","s":138,"b":1},{"n":"dti_reg_0","s":139,"z":1}],"loc":{"cp":3.32,"data":{"s":[50,7],"b":[38,1],"fc":[6,0],"fe":[2,0],"t":[512,0]}}},"712":{"st":"inst","pa":0,"n":"/tb_top/mla_top/mla_pl/dti_0/spictrl_dti","l":"VHDL","sn":224,"du":{"n":"mla_lib.spictrl(rtl)","s":101,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"mla_top","s":109,"b":1},{"n":"mla_pl","s":120,"b":1},{"n":"dti_0","s":138,"b":1},{"n":"spictrl_dti","s":712,"z":1}],"loc":{"cp":0.00,"data":{"s":[37,0],"b":[24,0],"fc":[6,0],"fs":[9,0],"ft":[16,0],"t":[159,0]}}},"713":{"st":"inst","pa":0,"n":"/tb_top/mla_top/mla_pl/dti_0/dti_spi_0","l":"VHDL","sn":224,"du":{"n":"mla_lib.dti_spi(rtl)","s":102,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"mla_top","s":109,"b":1},{"n":"mla_pl","s":120,"b":1},{"n":"dti_0","s":138,"b":1},{"n":"dti_spi_0","s":713,"z":1}],"loc":{"cp":0.00,"data":{"s":[58,0],"b":[32,0],"fc":[4,0],"fs":[8,0],"ft":[17,0],"t":[66,0]}}},"138":{"st":"inst","pa":0,"n":"/tb_top/mla_top/mla_pl/dti_0","l":"VHDL","sn":210,"du":{"n":"mla_lib.dti(str)","s":54,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"mla_top","s":109,"b":1},{"n":"mla_pl","s":120,"b":1},{"n":"dti_0","s":138,"z":1}],"children":[{"n":"dti_spi_0","id":713,"zf":1,"tc":0.00,"s":0.00,"b":0.00,"fc":0.00,"fs":0.00,"ft":0.00,"t":0.00},{"n":"spictrl_dti","id":712,"zf":1,"tc":0.00,"s":0.00,"b":0.00,"fc":0.00,"fs":0.00,"ft":0.00,"t":0.00},{"n":"dti_reg_0","id":139,"zf":1,"tc":3.32,"s":14.00,"b":2.63,"fc":0.00,"fe":0.00,"t":0.00}],"rec":{"cp":1.11,"data":{"s":[148,10],"b":[94,1],"fc":[16,0],"fe":[6,0],"fs":[17,0],"ft":[33,0],"t":[761,0]}},"loc":{"cp":33.33,"data":{"s":[3,3],"fe":[4,0],"t":[488,0]}}},"120":{"st":"inst","pa":0,"n":"/tb_top/mla_top/mla_pl","l":"VHDL","sn":201,"du":{"n":"mla_lib.core(str)","s":37,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"mla_top","s":109,"b":1},{"n":"mla_pl","s":120,"z":1}],"children":[{"n":"dti_0","id":138,"zf":1,"tc":1.11,"s":6.75,"b":1.06,"fc":0.00,"fe":0.00,"fs":0.00,"ft":0.00,"t":0.00},{"n":"odi_0","id":122,"zf":1,"tc":2.38,"s":13.48,"b":3.22,"fc":0.00,"fe":0.00,"fs":0.00,"ft":0.00,"t":0.00},{"n":"psif_axi4pifb_0","id":121,"zf":1,"tc":1.19,"s":8.38,"b":0.00,"fc":0.00,"fe":0.00,"fs":0.00,"ft":0.00,"t":0.00}],"rec":{"cp":1.96,"data":{"s":[800,90],"b":[526,13],"fc":[44,0],"fe":[20,0],"fs":[99,0],"ft":[190,0],"t":[4726,0]}},"loc":{"cp":0.00,"data":{"t":[860,0]}}},"109":{"st":"inst","pa":0,"n":"/tb_top/mla_top","l":"VHDL","sn":200,"du":{"n":"mla_lib.top(str)","s":29,"b":1},"bc":[{"n":"tb_top","s":103,"b":1},{"n":"mla_top","s":109,"z":1}],"children":[{"n":"mla_pl","id":120,"zf":1,"tc":1.96,"s":11.25,"b":2.47,"fc":0.00,"fe":0.00,"fs":0.00,"ft":0.00,"t":0.00},{"n":"mla_ps","id":119,"zf":1,"tc":50.00,"s":100.00,"t":0.00},{"n":"cru_0","id":116,"zf":1,"tc":4.54,"s":18.18,"b":0.00,"fc":0.00,"t":0.00}],"rec":{"cp":2.05,"data":{"s":[821,98],"b":[531,13],"fc":[46,0],"fe":[20,0],"fs":[99,0],"ft":[190,0],"t":[5586,0]}},"loc":{"cp":18.51,"data":{"s":[9,5],"b":[2,0],"t":[690,0]}}},"103":{"st":"inst","pa":0,"n":"/tb_top","l":"Verilog","sn":200,"du":{"n":"work.tb_top","s":27,"b":1},"bc":[{"n":"tb_top","s":103,"z":1}],"children":[{"n":"mla_top","id":109,"zf":1,"tc":2.05,"s":11.93,"b":2.44,"fc":0.00,"fe":0.00,"fs":0.00,"ft":0.00,"t":0.00},{"n":"psif_interrupt_if","id":108,"zf":1,"tc":25.00,"s":50.00,"t":0.00},{"n":"psif_axi4lite_master_if","id":107,"zf":1,"tc":0.00,"t":0.00},{"n":"top_spi_4wire_if","id":106,"zf":1,"tc":0.00,"t":0.00},{"n":"top_oled_spi_if","id":105,"zf":1,"tc":0.00,"t":0.00},{"n":"top_reset_if","id":104,"zf":1,"tc":0.00,"t":0.00}],"rec":{"cp":2.88,"data":{"s":[925,164],"b":[531,13],"fc":[46,0],"fe":[20,0],"fs":[99,0],"ft":[190,0],"t":[6276,0]}},"loc":{"cp":42.50,"data":{"s":[40,34],"t":[282,0]}}},"715":{"st":"inst","pa":0,"n":"/top_psif_vreguvm_pkg_uvm_rw","l":"SystemVerilog","sn":116,"du":{"n":"work.top_psif_vreguvm_pkg_uvm_rw","s":3,"b":1},"bc":[{"n":"top_psif_vreguvm_pkg_uvm_rw","s":715,"z":1}],"loc":{"cp":0.00,"data":{"s":[250,0],"b":[174,0],"fc":[28,0]}}},"716":{"st":"inst","pa":0,"n":"/top_psif_vreguvm_pkg_uvm","l":"SystemVerilog","sn":117,"du":{"n":"work.top_psif_vreguvm_pkg_uvm","s":4,"b":1},"bc":[{"n":"top_psif_vreguvm_pkg_uvm","s":716,"z":1}],"loc":{"cp":0.00,"data":{"s":[593,0],"b":[404,0],"fc":[62,0]}}},"718":{"st":"inst","pa":0,"n":"/kb_axi4lite_agent_pkg","l":"SystemVerilog","sn":120,"du":{"n":"work.kb_axi4lite_agent_pkg","s":7,"b":1},"bc":[{"n":"kb_axi4lite_agent_pkg","s":718,"z":1}],"loc":{"cp":0.00,"data":{"s":[334,0],"b":[269,0],"fc":[48,0]}}},"719":{"st":"inst","pa":0,"n":"/interrupt_handler_pkg","l":"SystemVerilog","sn":129,"du":{"n":"work.interrupt_handler_pkg","s":9,"b":1},"bc":[{"n":"interrupt_handler_pkg","s":719,"z":1}],"loc":{"cp":0.00,"data":{"s":[192,0],"b":[188,0],"fc":[45,0]}}},"720":{"st":"inst","pa":0,"n":"/reset_agent_pkg","l":"SystemVerilog","sn":136,"du":{"n":"work.reset_agent_pkg","s":11,"b":1},"bc":[{"n":"reset_agent_pkg","s":720,"z":1}],"loc":{"cp":0.00,"data":{"s":[61,0],"b":[49,0],"fc":[8,0]}}},"721":{"st":"inst","pa":0,"n":"/tb_env_base_pkg","l":"SystemVerilog","sn":141,"du":{"n":"work.tb_env_base_pkg","s":12,"b":1},"bc":[{"n":"tb_env_base_pkg","s":721,"z":1}],"loc":{"cp":0.00,"data":{"s":[26,0]}}},"722":{"st":"inst","pa":0,"n":"/spi_4wire_agent_pkg","l":"SystemVerilog","sn":148,"du":{"n":"work.spi_4wire_agent_pkg","s":14,"b":1},"bc":[{"n":"spi_4wire_agent_pkg","s":722,"z":1}],"loc":{"cp":0.00,"data":{"s":[207,0],"b":[203,0],"fc":[35,0]}}},"723":{"st":"inst","pa":0,"n":"/oled_spi_agent_pkg","l":"SystemVerilog","sn":155,"du":{"n":"work.oled_spi_agent_pkg","s":16,"b":1},"bc":[{"n":"oled_spi_agent_pkg","s":723,"z":1}],"loc":{"cp":0.00,"data":{"s":[176,0],"b":[179,0],"fc":[32,0]}}},"725":{"st":"inst","pa":0,"n":"/probe_pkg","l":"SystemVerilog","sn":162,"du":{"n":"work.probe_pkg","s":18,"b":1},"bc":[{"n":"probe_pkg","s":725,"z":1}],"loc":{"cp":0.00,"data":{"s":[2,0]}}},"726":{"st":"inst","pa":0,"n":"/tb_env_pkg","l":"SystemVerilog","sn":164,"du":{"n":"work.tb_env_pkg","s":19,"b":1},"bc":[{"n":"tb_env_pkg","s":726,"z":1}],"loc":{"cp":0.00,"data":{"s":[136,0],"b":[60,0],"fc":[6,0]}}},"727":{"st":"inst","pa":0,"n":"/base_seq_pkg","l":"SystemVerilog","sn":170,"du":{"n":"work.base_seq_pkg","s":20,"b":1},"bc":[{"n":"base_seq_pkg","s":727,"z":1}],"loc":{"cp":0.00,"data":{"s":[394,0],"b":[297,0],"fc":[90,0]}}},"728":{"st":"inst","pa":0,"n":"/base_test_pkg","l":"SystemVerilog","sn":174,"du":{"n":"work.base_test_pkg","s":21,"b":1},"bc":[{"n":"base_test_pkg","s":728,"z":1}],"loc":{"cp":0.00,"data":{"s":[74,0],"b":[32,0],"fc":[2,0]}}},"729":{"st":"inst","pa":0,"n":"/psif_dti_spi_pkg","l":"SystemVerilog","sn":177,"du":{"n":"work.psif_dti_spi_pkg","s":22,"b":1},"bc":[{"n":"psif_dti_spi_pkg","s":729,"z":1}],"loc":{"cp":0.00,"data":{"s":[142,0],"b":[40,0],"fc":[7,0]}}},"730":{"st":"inst","pa":0,"n":"/psif_odi_spi_pkg","l":"SystemVerilog","sn":182,"du":{"n":"work.psif_odi_spi_pkg","s":23,"b":1},"bc":[{"n":"psif_odi_spi_pkg","s":730,"z":1}],"loc":{"cp":0.00,"data":{"s":[107,0],"b":[26,0],"fc":[4,0]}}},"731":{"st":"inst","pa":0,"n":"/psif_ram_pkg","l":"SystemVerilog","sn":186,"du":{"n":"work.psif_ram_pkg","s":24,"b":1},"bc":[{"n":"psif_ram_pkg","s":731,"z":1}],"loc":{"cp":0.00,"data":{"s":[15,0]}}},"732":{"st":"inst","pa":0,"n":"/psif_reg_pkg","l":"SystemVerilog","sn":188,"du":{"n":"work.psif_reg_pkg","s":25,"b":1},"bc":[{"n":"psif_reg_pkg","s":732,"z":1}],"loc":{"cp":0.00,"data":{"s":[45,0],"b":[14,0],"fc":[2,0]}}},"52":{"st":"du","pa":0,"n":"mla_lib.ascii_rom(behavioral)","l":"VHDL","sn":223,"one_inst":136,"loc":{"cp":0.00,"data":{"s":[1,0],"b":[1,0],"t":[40,0]}}},"37":{"st":"du","pa":0,"n":"mla_lib.core(str)","l":"VHDL","sn":210,"one_inst":120,"loc":{"cp":0.00,"data":{"t":[860,0]}}},"35":{"st":"du","pa":0,"n":"mla_lib.cru(rtl)","l":"VHDL","sn":207,"one_inst":116,"loc":{"cp":4.54,"data":{"s":[11,2],"b":[3,0],"fc":[2,0],"t":[28,0]}}},"47":{"st":"du","pa":0,"n":"mla_lib.delay(behavioral)","l":"VHDL","sn":221,"loc":{"cp":2.34,"data":{"s":[11,1],"b":[20,1],"fc":[2,0],"fs":[3,0],"ft":[4,0],"t":[93,0]}}},"54":{"st":"du","pa":0,"n":"mla_lib.dti(str)","l":"VHDL","sn":224,"one_inst":138,"loc":{"cp":33.33,"data":{"s":[3,3],"fe":[4,0],"t":[488,0]}}},"55":{"st":"du","pa":0,"n":"mla_lib.dti_reg(rtl)","l":"VHDL","sn":227,"one_inst":139,"loc":{"cp":3.32,"data":{"s":[50,7],"b":[38,1],"fc":[6,0],"fe":[2,0],"t":[512,0]}}},"102":{"st":"du","pa":0,"n":"mla_lib.dti_spi(rtl)","l":"VHDL","sn":245,"one_inst":713,"loc":{"cp":0.00,"data":{"s":[58,0],"b":[32,0],"fc":[4,0],"fs":[8,0],"ft":[17,0],"t":[66,0]}}},"39":{"st":"du","pa":0,"n":"mla_lib.odi(str)","l":"VHDL","sn":214,"one_inst":122,"loc":{"cp":0.00,"data":{"t":[736,0]}}},"40":{"st":"du","pa":0,"n":"mla_lib.odi_reg(rtl)","l":"VHDL","sn":216,"one_inst":123,"loc":{"cp":2.82,"data":{"s":[192,26],"b":[172,1],"fc":[6,0],"fe":[2,0],"t":[2220,0]}}},"41":{"st":"du","pa":0,"n":"mla_lib.oled_ctrl(behavioral)","l":"VHDL","sn":218,"one_inst":124,"loc":{"cp":13.63,"data":{"s":[11,5],"b":[22,5],"fs":[4,0],"ft":[6,0],"t":[298,0]}}},"49":{"st":"du","pa":0,"n":"mla_lib.oled_ex(behavioral)","l":"VHDL","sn":222,"one_inst":131,"loc":{"cp":3.63,"data":{"s":[125,20],"b":[46,1],"fs":[30,0],"ft":[50,0],"t":[594,0]}}},"42":{"st":"du","pa":0,"n":"mla_lib.oled_init(behavioral)","l":"VHDL","sn":219,"one_inst":125,"loc":{"cp":2.02,"data":{"s":[78,6],"b":[41,1],"fs":[27,0],"ft":[67,0],"t":[132,0]}}},"36":{"st":"du","pa":0,"n":"mla_lib.processor_system(dmy)","l":"VHDL","sn":209,"one_inst":119,"loc":{"cp":50.00,"data":{"s":[1,1],"t":[576,0]}}},"38":{"st":"du","pa":0,"n":"mla_lib.psif_axi4pifb(rtl)","l":"VHDL","sn":212,"one_inst":121,"loc":{"cp":1.19,"data":{"s":[155,13],"b":[60,0],"fc":[10,0],"fe":[12,0],"fs":[9,0],"ft":[18,0],"t":[1413,0]}}},"43":{"st":"du","pa":0,"n":"mla_lib.spi_ctrl(behavioral)","l":"VHDL","sn":220,"loc":{"cp":4.17,"data":{"s":[19,4],"b":[25,1],"fc":[4,0],"fs":[3,0],"ft":[4,0],"t":[71,0]}}},"101":{"st":"du","pa":0,"n":"mla_lib.spictrl(rtl)","l":"VHDL","sn":243,"one_inst":712,"loc":{"cp":0.00,"data":{"s":[37,0],"b":[24,0],"fc":[6,0],"fs":[9,0],"ft":[16,0],"t":[159,0]}}},"29":{"st":"du","pa":0,"n":"mla_lib.top(str)","l":"VHDL","sn":201,"one_inst":109,"loc":{"cp":18.51,"data":{"s":[9,5],"b":[2,0],"t":[690,0]}}},"20":{"st":"du","pa":0,"n":"work.base_seq_pkg","l":"SystemVerilog","sn":170,"one_inst":727,"loc":{"cp":0.00,"data":{"s":[394,0],"b":[297,0],"fc":[90,0]}}},"21":{"st":"du","pa":0,"n":"work.base_test_pkg","l":"SystemVerilog","sn":174,"one_inst":728,"loc":{"cp":0.00,"data":{"s":[74,0],"b":[32,0],"fc":[2,0]}}},"9":{"st":"du","pa":0,"n":"work.interrupt_handler_pkg","l":"SystemVerilog","sn":129,"one_inst":719,"loc":{"cp":0.00,"data":{"s":[192,0],"b":[188,0],"fc":[45,0]}}},"8":{"st":"du","pa":0,"n":"work.interrupt_if","l":"SystemVerilog","sn":128,"loc":{"cp":25.00,"data":{"s":[64,32],"t":[68,0]}}},"5":{"st":"du","pa":0,"n":"work.kb_axi4lite_agent_if","l":"SystemVerilog","sn":118,"loc":{"cp":0.00,"data":{"t":[312,0]}}},"7":{"st":"du","pa":0,"n":"work.kb_axi4lite_agent_pkg","l":"SystemVerilog","sn":120,"one_inst":718,"loc":{"cp":0.00,"data":{"s":[334,0],"b":[269,0],"fc":[48,0]}}},"15":{"st":"du","pa":0,"n":"work.oled_spi_agent_if","l":"SystemVerilog","sn":154,"loc":{"cp":0.00,"data":{"t":[14,0]}}},"16":{"st":"du","pa":0,"n":"work.oled_spi_agent_pkg","l":"SystemVerilog","sn":155,"one_inst":723,"loc":{"cp":0.00,"data":{"s":[176,0],"b":[179,0],"fc":[32,0]}}},"45":{"st":"du","pa":0,"n":"work.probe_itf","l":"SystemVerilog","sn":162,"loc":{"cp":0.00,"data":{"s":[5,0],"t":[32,0]}}},"18":{"st":"du","pa":0,"n":"work.probe_pkg","l":"SystemVerilog","sn":162,"one_inst":725,"loc":{"cp":0.00,"data":{"s":[2,0]}}},"22":{"st":"du","pa":0,"n":"work.psif_dti_spi_pkg","l":"SystemVerilog","sn":177,"one_inst":729,"loc":{"cp":0.00,"data":{"s":[142,0],"b":[40,0],"fc":[7,0]}}},"23":{"st":"du","pa":0,"n":"work.psif_odi_spi_pkg","l":"SystemVerilog","sn":182,"one_inst":730,"loc":{"cp":0.00,"data":{"s":[107,0],"b":[26,0],"fc":[4,0]}}},"24":{"st":"du","pa":0,"n":"work.psif_ram_pkg","l":"SystemVerilog","sn":186,"one_inst":731,"loc":{"cp":0.00,"data":{"s":[15,0]}}},"25":{"st":"du","pa":0,"n":"work.psif_reg_pkg","l":"SystemVerilog","sn":188,"one_inst":732,"loc":{"cp":0.00,"data":{"s":[45,0],"b":[14,0],"fc":[2,0]}}},"10":{"st":"du","pa":0,"n":"work.reset_agent_if","l":"SystemVerilog","sn":135,"loc":{"cp":0.00,"data":{"t":[4,0]}}},"11":{"st":"du","pa":0,"n":"work.reset_agent_pkg","l":"SystemVerilog","sn":136,"one_inst":720,"loc":{"cp":0.00,"data":{"s":[61,0],"b":[49,0],"fc":[8,0]}}},"13":{"st":"du","pa":0,"n":"work.spi_4wire_agent_if","l":"SystemVerilog","sn":147,"loc":{"cp":0.00,"data":{"t":[10,0]}}},"14":{"st":"du","pa":0,"n":"work.spi_4wire_agent_pkg","l":"SystemVerilog","sn":148,"one_inst":722,"loc":{"cp":0.00,"data":{"s":[207,0],"b":[203,0],"fc":[35,0]}}},"12":{"st":"du","pa":0,"n":"work.tb_env_base_pkg","l":"SystemVerilog","sn":141,"one_inst":721,"loc":{"cp":0.00,"data":{"s":[26,0]}}},"19":{"st":"du","pa":0,"n":"work.tb_env_pkg","l":"SystemVerilog","sn":164,"one_inst":726,"loc":{"cp":0.00,"data":{"s":[136,0],"b":[60,0],"fc":[6,0]}}},"27":{"st":"du","pa":0,"n":"work.tb_top","l":"Verilog","sn":200,"one_inst":103,"loc":{"cp":42.50,"data":{"s":[40,34],"t":[282,0]}}},"4":{"st":"du","pa":0,"n":"work.top_psif_vreguvm_pkg_uvm","l":"SystemVerilog","sn":117,"one_inst":716,"loc":{"cp":0.00,"data":{"s":[593,0],"b":[404,0],"fc":[62,0]}}},"3":{"st":"du","pa":0,"n":"work.top_psif_vreguvm_pkg_uvm_rw","l":"SystemVerilog","sn":116,"one_inst":715,"loc":{"cp":0.00,"data":{"s":[250,0],"b":[174,0],"fc":[28,0]}}}};
processSummaryData(g_data);