/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [30:0] celloutsig_0_11z;
  reg [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [20:0] celloutsig_0_15z;
  wire [15:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [24:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [13:0] celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire [23:0] celloutsig_0_3z;
  wire [17:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [6:0] celloutsig_0_65z;
  wire [5:0] celloutsig_0_67z;
  wire [15:0] celloutsig_0_68z;
  wire [38:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [35:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[54] ? in_data[21] : in_data[94];
  assign celloutsig_0_46z = celloutsig_0_0z ? celloutsig_0_6z[25] : celloutsig_0_7z[5];
  assign celloutsig_0_5z = celloutsig_0_3z[16] ? in_data[2] : celloutsig_0_2z[3];
  assign celloutsig_1_0z = in_data[157] ? in_data[112] : in_data[186];
  assign celloutsig_1_8z = celloutsig_1_7z[0] ? celloutsig_1_6z[22] : celloutsig_1_4z[0];
  assign celloutsig_1_14z = celloutsig_1_1z ? celloutsig_1_12z[0] : celloutsig_1_5z;
  assign celloutsig_0_8z = celloutsig_0_6z[38] ? celloutsig_0_6z[6] : celloutsig_0_5z;
  assign celloutsig_0_23z = celloutsig_0_6z[3] ? celloutsig_0_21z[5] : celloutsig_0_12z[1];
  assign celloutsig_0_3z = in_data[83:60] + { in_data[83:69], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_15z = celloutsig_0_3z[20:0] + { celloutsig_0_7z[5:3], celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_35z = { celloutsig_0_11z[9:7], celloutsig_0_1z } > { celloutsig_0_31z[6:0], celloutsig_0_23z, celloutsig_0_23z };
  assign celloutsig_1_1z = { in_data[138:133], celloutsig_1_0z, celloutsig_1_0z } > in_data[136:129];
  assign celloutsig_1_5z = { in_data[150:145], celloutsig_1_4z } > in_data[118:107];
  assign celloutsig_0_13z = { celloutsig_0_12z[4:1], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_8z } > celloutsig_0_12z;
  assign celloutsig_1_6z = in_data[139] ? { in_data[150:140], 1'h1, in_data[138:116], celloutsig_1_0z } : { celloutsig_1_3z[7:2], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_11z = celloutsig_0_8z ? { celloutsig_0_3z[23:7], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_10z } : { celloutsig_0_7z[8:2], celloutsig_0_3z };
  assign celloutsig_0_21z = celloutsig_0_3z[0] ? { celloutsig_0_7z[3:0], celloutsig_0_15z } : { celloutsig_0_15z[19:0], celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_0_31z = - celloutsig_0_19z[7:0];
  assign celloutsig_0_45z = - { celloutsig_0_21z[12:9], celloutsig_0_29z };
  assign celloutsig_0_9z = - celloutsig_0_3z[23:9];
  assign celloutsig_0_10z = - celloutsig_0_7z[7:1];
  assign celloutsig_0_4z = celloutsig_0_2z[5:3] <<< celloutsig_0_3z[20:18];
  assign celloutsig_1_2z = in_data[168:164] <<< { in_data[154:152], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_4z = { celloutsig_1_2z[3:1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } <<< { in_data[99], celloutsig_1_2z };
  assign celloutsig_0_7z = { in_data[27:25], celloutsig_0_0z, celloutsig_0_1z } <<< { in_data[72:64], celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_4z[5:4], celloutsig_1_0z } <<< celloutsig_1_6z[10:8];
  assign celloutsig_1_12z = celloutsig_1_4z[4:2] <<< { celloutsig_1_10z[9:8], celloutsig_1_0z };
  assign celloutsig_1_18z = celloutsig_1_4z[3:0] <<< { celloutsig_1_2z[3:1], celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_7z, celloutsig_1_14z } <<< { celloutsig_1_18z[3], celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_8z };
  assign celloutsig_0_14z = celloutsig_0_10z[2:0] <<< celloutsig_0_10z[5:3];
  assign celloutsig_0_1z = in_data[90:85] <<< { in_data[10:7], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_19z = celloutsig_0_6z[30:15] <<< { celloutsig_0_12z[6:1], celloutsig_0_7z };
  assign celloutsig_0_29z = celloutsig_0_11z[14:1] <<< { celloutsig_0_11z[26:23], celloutsig_0_7z };
  assign celloutsig_0_6z = { in_data[62:25], celloutsig_0_5z } >>> { celloutsig_0_3z[1:0], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_67z = celloutsig_0_65z[5:0] >>> { celloutsig_0_31z[5:1], celloutsig_0_35z };
  assign celloutsig_0_68z = { celloutsig_0_45z[7:0], celloutsig_0_46z, celloutsig_0_12z } >>> { celloutsig_0_11z[28:27], celloutsig_0_29z };
  assign celloutsig_1_3z = { in_data[184:174], celloutsig_1_0z } >>> in_data[132:121];
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_0z } >>> { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_2z = { celloutsig_0_1z[3], celloutsig_0_1z } >>> { in_data[1], celloutsig_0_1z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_65z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_65z = celloutsig_0_21z[17:11];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_12z = 7'h00;
    else if (!clkin_data[32]) celloutsig_0_12z = { celloutsig_0_6z[18], celloutsig_0_1z };
  assign { out_data[131:128], out_data[99:96], out_data[37:32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
