vendor_name = ModelSim
source_file = 1, C:/Users/darme/Desktop/processador_nrisc/unidade_de_controle.v
source_file = 1, C:/Users/darme/Desktop/processador_nrisc/ula.v
source_file = 1, C:/Users/darme/Desktop/processador_nrisc/registers_bank.v
source_file = 1, C:/Users/darme/Desktop/processador_nrisc/pc.v
source_file = 1, C:/Users/darme/Desktop/processador_nrisc/mux.v
source_file = 1, C:/Users/darme/Desktop/processador_nrisc/memory_of_instruction.v
source_file = 1, C:/Users/darme/Desktop/processador_nrisc/extensor_de_sinal.v
source_file = 1, C:/Users/darme/Desktop/processador_nrisc/data_memory.v
source_file = 1, C:/Users/darme/Desktop/processador_nrisc/processador_nrisc.v
source_file = 1, C:/Users/darme/Desktop/processador_nrisc/db/processador_nrisc.cbx.xml
source_file = 1, C:/Users/darme/Desktop/processador_nrisc/instructionsinhex.hex
design_name = processador_nrisc
instance = comp, \clock~I , clock, processador_nrisc, 1
instance = comp, \reset~I , reset, processador_nrisc, 1
