# riscv-cpu-with-clock-gating
ðŸŸ¢ "ðŸš€ RISC-V CPU | 5-Stage Pipeline | Clock Gating | Low Power | SystemVerilog | FPGA Ready âš¡"
