5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd case2.vcd -o case2.cdd -v case2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" case2.v 1 27 1
2 1 6 110015 5 1 100c 0 0 1 9 clock
2 2 6 9000f 0 2a 1000 0 0 1 26 2
2 3 6 90015 8 27 100a 1 2 1 26 2
2 4 8 40007 1 0 21004 0 0 1 16 0
2 5 7 80008 2 1 1006 0 0 1 9 a
2 6 8 0 2 2d 104a 4 5 1 26 1002
2 7 9 40007 0 0 21000 0 0 1 20 1
2 8 9 0 0 2d 1022 7 5 1 26 2
2 9 9 110014 0 0 21000 0 0 1 16 0
2 10 9 c000c 0 1 1400 0 0 1 9 b
2 11 9 c0014 0 38 32 9 10
2 12 8 110014 1 0 21008 0 0 1 20 1
2 13 8 c000c 0 1 1400 0 0 1 9 b
2 14 8 c0014 2 38 a 12 13
2 15 21 8000c 1 3d 5002 0 0 1 26 2 $u1
1 clock 3 30004 1 0 0 0 1 25 1102
1 a 4 830004 1 0 0 0 1 25 2
1 b 4 30007 1 0 0 0 1 25 2
4 11 6 3 3
4 8 4 11 3
4 14 6 3 3
4 6 0 14 8
4 3 1 6 0
4 15 1 0 0
3 1 main.$u0 "main.$u0" case2.v 0 19 1
3 1 main.$u1 "main.$u1" case2.v 0 25 1
2 16 22 50008 1 0 21004 0 0 1 16 0
2 17 22 10001 0 1 1400 0 0 1 9 a
2 18 22 10008 1 37 16 16 17
2 19 23 20003 1 0 1008 0 0 32 52 14 1 0 0 0 0 0 0
2 20 23 10003 2 2c 900a 19 0 32 26 aa aa aa aa aa aa aa aa
2 21 0 0 1 5a 1002 0 0 1 26 2
4 21 0 0 0
4 20 0 21 0
4 18 11 20 20
