\hypertarget{io_8h}{}\section{esp8266/io.h File Reference}
\label{io_8h}\index{esp8266/io.\+h@{esp8266/io.\+h}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{io_8h_aedbe7c3049b9c807dec94bb7251bc5e4}{F\+U\+N\+C\+\_\+\+G\+P\+I\+O6}~3
\item 
\#define \hyperlink{io_8h_ab7e34079f3896ead83254c115e9cdd55}{F\+U\+N\+C\+\_\+\+G\+P\+I\+O7}~3
\item 
\#define \hyperlink{io_8h_a8512b64bd5d2f56f8328609d903373b4}{F\+U\+N\+C\+\_\+\+G\+P\+I\+O8}~3
\item 
\#define \hyperlink{io_8h_adf6695daf9f27feae3c703dfa227f7eb}{F\+U\+N\+C\+\_\+\+G\+P\+I\+O11}~3
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{io_8h_ace584bbaaefcc83f09a7f428e55b52da}{chip\+\_\+select} (int addr)
\begin{DoxyCompactList}\small\item\em set chip enable \end{DoxyCompactList}\item 
void \hyperlink{io_8h_af4601682df4deae54ee6b9f179ceb218}{chip\+\_\+disable} (void)
\begin{DoxyCompactList}\small\item\em disable all chip enable pins \end{DoxyCompactList}\item 
void \hyperlink{io_8h_a65b97ffcdc7051417b62cd1690f7fba2}{chip\+\_\+select\+\_\+init} (void)
\begin{DoxyCompactList}\small\item\em Initialize chip enables. \end{DoxyCompactList}\item 
void \hyperlink{io_8h_a11cf5f0150c215939c8b6e1f70fc0c8c}{chip\+\_\+addr\+\_\+init} (void)
\item 
void \hyperlink{io_8h_abc9be250079b2b3fb01b888e431ec207}{chip\+\_\+addr} (int addr)
\item 
void \hyperlink{io_8h_ab893fa933aa04eae8c4478a9343ba517}{gpio\+\_\+io\+\_\+mode} (int pin)
\begin{DoxyCompactList}\small\item\em set G\+P\+IO pin to normal I/O mode \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\index{io.\+h@{io.\+h}!F\+U\+N\+C\+\_\+\+G\+P\+I\+O11@{F\+U\+N\+C\+\_\+\+G\+P\+I\+O11}}
\index{F\+U\+N\+C\+\_\+\+G\+P\+I\+O11@{F\+U\+N\+C\+\_\+\+G\+P\+I\+O11}!io.\+h@{io.\+h}}
\subsubsection[{\texorpdfstring{F\+U\+N\+C\+\_\+\+G\+P\+I\+O11}{FUNC_GPIO11}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+U\+N\+C\+\_\+\+G\+P\+I\+O11~3}\hypertarget{io_8h_adf6695daf9f27feae3c703dfa227f7eb}{}\label{io_8h_adf6695daf9f27feae3c703dfa227f7eb}


Definition at line 30 of file io.\+h.



Referenced by gpio\+\_\+io\+\_\+mode().

\index{io.\+h@{io.\+h}!F\+U\+N\+C\+\_\+\+G\+P\+I\+O6@{F\+U\+N\+C\+\_\+\+G\+P\+I\+O6}}
\index{F\+U\+N\+C\+\_\+\+G\+P\+I\+O6@{F\+U\+N\+C\+\_\+\+G\+P\+I\+O6}!io.\+h@{io.\+h}}
\subsubsection[{\texorpdfstring{F\+U\+N\+C\+\_\+\+G\+P\+I\+O6}{FUNC_GPIO6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+U\+N\+C\+\_\+\+G\+P\+I\+O6~3}\hypertarget{io_8h_aedbe7c3049b9c807dec94bb7251bc5e4}{}\label{io_8h_aedbe7c3049b9c807dec94bb7251bc5e4}


Definition at line 27 of file io.\+h.



Referenced by gpio\+\_\+io\+\_\+mode().

\index{io.\+h@{io.\+h}!F\+U\+N\+C\+\_\+\+G\+P\+I\+O7@{F\+U\+N\+C\+\_\+\+G\+P\+I\+O7}}
\index{F\+U\+N\+C\+\_\+\+G\+P\+I\+O7@{F\+U\+N\+C\+\_\+\+G\+P\+I\+O7}!io.\+h@{io.\+h}}
\subsubsection[{\texorpdfstring{F\+U\+N\+C\+\_\+\+G\+P\+I\+O7}{FUNC_GPIO7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+U\+N\+C\+\_\+\+G\+P\+I\+O7~3}\hypertarget{io_8h_ab7e34079f3896ead83254c115e9cdd55}{}\label{io_8h_ab7e34079f3896ead83254c115e9cdd55}


Definition at line 28 of file io.\+h.



Referenced by gpio\+\_\+io\+\_\+mode().

\index{io.\+h@{io.\+h}!F\+U\+N\+C\+\_\+\+G\+P\+I\+O8@{F\+U\+N\+C\+\_\+\+G\+P\+I\+O8}}
\index{F\+U\+N\+C\+\_\+\+G\+P\+I\+O8@{F\+U\+N\+C\+\_\+\+G\+P\+I\+O8}!io.\+h@{io.\+h}}
\subsubsection[{\texorpdfstring{F\+U\+N\+C\+\_\+\+G\+P\+I\+O8}{FUNC_GPIO8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+U\+N\+C\+\_\+\+G\+P\+I\+O8~3}\hypertarget{io_8h_a8512b64bd5d2f56f8328609d903373b4}{}\label{io_8h_a8512b64bd5d2f56f8328609d903373b4}


Definition at line 29 of file io.\+h.



Referenced by gpio\+\_\+io\+\_\+mode().



\subsection{Function Documentation}
\index{io.\+h@{io.\+h}!chip\+\_\+addr@{chip\+\_\+addr}}
\index{chip\+\_\+addr@{chip\+\_\+addr}!io.\+h@{io.\+h}}
\subsubsection[{\texorpdfstring{chip\+\_\+addr(int addr)}{chip_addr(int addr)}}]{\setlength{\rightskip}{0pt plus 5cm}void chip\+\_\+addr (
\begin{DoxyParamCaption}
\item[{int}]{addr}
\end{DoxyParamCaption}
)}\hypertarget{io_8h_abc9be250079b2b3fb01b888e431ec207}{}\label{io_8h_abc9be250079b2b3fb01b888e431ec207}


Definition at line 114 of file io.\+c.



Referenced by setup().

\index{io.\+h@{io.\+h}!chip\+\_\+addr\+\_\+init@{chip\+\_\+addr\+\_\+init}}
\index{chip\+\_\+addr\+\_\+init@{chip\+\_\+addr\+\_\+init}!io.\+h@{io.\+h}}
\subsubsection[{\texorpdfstring{chip\+\_\+addr\+\_\+init(void)}{chip_addr_init(void)}}]{\setlength{\rightskip}{0pt plus 5cm}void chip\+\_\+addr\+\_\+init (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}\hypertarget{io_8h_a11cf5f0150c215939c8b6e1f70fc0c8c}{}\label{io_8h_a11cf5f0150c215939c8b6e1f70fc0c8c}


Definition at line 101 of file io.\+c.



Referenced by setup().

\index{io.\+h@{io.\+h}!chip\+\_\+disable@{chip\+\_\+disable}}
\index{chip\+\_\+disable@{chip\+\_\+disable}!io.\+h@{io.\+h}}
\subsubsection[{\texorpdfstring{chip\+\_\+disable(void)}{chip_disable(void)}}]{\setlength{\rightskip}{0pt plus 5cm}void chip\+\_\+disable (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}\hypertarget{io_8h_af4601682df4deae54ee6b9f179ceb218}{}\label{io_8h_af4601682df4deae54ee6b9f179ceb218}


disable all chip enable pins 



Definition at line 72 of file io.\+c.

\index{io.\+h@{io.\+h}!chip\+\_\+select@{chip\+\_\+select}}
\index{chip\+\_\+select@{chip\+\_\+select}!io.\+h@{io.\+h}}
\subsubsection[{\texorpdfstring{chip\+\_\+select(int addr)}{chip_select(int addr)}}]{\setlength{\rightskip}{0pt plus 5cm}void chip\+\_\+select (
\begin{DoxyParamCaption}
\item[{int}]{addr}
\end{DoxyParamCaption}
)}\hypertarget{io_8h_ace584bbaaefcc83f09a7f428e55b52da}{}\label{io_8h_ace584bbaaefcc83f09a7f428e55b52da}


set chip enable 



Definition at line 35 of file io.\+c.



Referenced by chip\+\_\+disable(), and setup().

\index{io.\+h@{io.\+h}!chip\+\_\+select\+\_\+init@{chip\+\_\+select\+\_\+init}}
\index{chip\+\_\+select\+\_\+init@{chip\+\_\+select\+\_\+init}!io.\+h@{io.\+h}}
\subsubsection[{\texorpdfstring{chip\+\_\+select\+\_\+init(void)}{chip_select_init(void)}}]{\setlength{\rightskip}{0pt plus 5cm}void chip\+\_\+select\+\_\+init (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}\hypertarget{io_8h_a65b97ffcdc7051417b62cd1690f7fba2}{}\label{io_8h_a65b97ffcdc7051417b62cd1690f7fba2}


Initialize chip enables. 



Definition at line 79 of file io.\+c.



Referenced by setup().

\index{io.\+h@{io.\+h}!gpio\+\_\+io\+\_\+mode@{gpio\+\_\+io\+\_\+mode}}
\index{gpio\+\_\+io\+\_\+mode@{gpio\+\_\+io\+\_\+mode}!io.\+h@{io.\+h}}
\subsubsection[{\texorpdfstring{gpio\+\_\+io\+\_\+mode(int pin)}{gpio_io_mode(int pin)}}]{\setlength{\rightskip}{0pt plus 5cm}void gpio\+\_\+io\+\_\+mode (
\begin{DoxyParamCaption}
\item[{int}]{pin}
\end{DoxyParamCaption}
)}\hypertarget{io_8h_ab893fa933aa04eae8c4478a9343ba517}{}\label{io_8h_ab893fa933aa04eae8c4478a9343ba517}


set G\+P\+IO pin to normal I/O mode 



Definition at line 154 of file io.\+c.



Referenced by chip\+\_\+addr\+\_\+init(), and chip\+\_\+select\+\_\+init().

