module piso(
  input clk, rst, load,
  input [3:0] in,
  output reg out);
  
  reg[3:0] shift;
  
  always @(posedge clk or posedge rst) begin
    if(rst) begin
      shift <= 0;
    end
    else if (load) begin
      shift <= in;
    end
    else begin
      out <= shift[3];
      shift <= {shift[2:0], 1'b0};
    end
  end
endmodule
