AR sclk_ce_gen behavioral D:/GitHub/VHDL_Modules/SPI/Library/SPI/SCLK_CE_GEN.vhd sub00/vhpl01 1424660337
EN spi_master_module NULL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE.vhd sub00/vhpl10 1424660354
EN spi_master_rx NULL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_RX.vhd sub00/vhpl06 1424660342
EN spi_master_tx NULL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_TX.vhd sub00/vhpl02 1424660338
AR spi_master_rx behavioral D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_RX.vhd sub00/vhpl07 1424660343
AR spi_master_module behavioral D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE.vhd sub00/vhpl11 1424660355
AR mod_m_counter behavioral D:/GitHub/VHDL_Modules/SPI/Library/SPI/mod_m_counter.vhd sub00/vhpl09 1424660345
EN sclk_ce_gen NULL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SCLK_CE_GEN.vhd sub00/vhpl00 1424660336
AR fifo behavioral D:/GitHub/VHDL_Modules/SPI/Library/SPI/FIFO.vhd sub00/vhpl05 1424660341
EN fifo NULL D:/GitHub/VHDL_Modules/SPI/Library/SPI/FIFO.vhd sub00/vhpl04 1424660340
AR spi_master_tx behavioral D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_TX.vhd sub00/vhpl03 1424660339
EN mod_m_counter NULL D:/GitHub/VHDL_Modules/SPI/Library/SPI/mod_m_counter.vhd sub00/vhpl08 1424660344
