

================================================================
== Vitis HLS Report for 'CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3'
================================================================
* Date:           Sat Feb  1 13:08:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Lenet_HLS_Component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     4739|     4739|  47.390 us|  47.390 us|  4705|  4705|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_101_2_VITIS_LOOP_102_3  |     4737|     4737|        35|          1|          1|  4704|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     116|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     8|     606|    1135|    -|
|Memory           |       10|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       0|      63|    -|
|Register         |        -|     -|     610|     128|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       10|     9|    1216|    1442|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fdiv_32ns_32ns_32_9_no_dsp_1_U29    |fdiv_32ns_32ns_32_9_no_dsp_1    |        0|   0|    0|    0|    0|
    |fexp_32ns_32ns_32_8_full_dsp_1_U30  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    |mul_13ns_15ns_27_1_1_U33            |mul_13ns_15ns_27_1_1            |        0|   1|    0|    5|    0|
    |sparsemux_13_3_32_1_1_U31           |sparsemux_13_3_32_1_1           |        0|   0|    0|   31|    0|
    |urem_10ns_4ns_3_14_1_U32            |urem_10ns_4ns_3_14_1            |        0|   0|  282|  194|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   8|  606| 1135|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-------------------------------------+---------------------------------+--------------+
    |               Instance              |              Module             |  Expression  |
    +-------------------------------------+---------------------------------+--------------+
    |mac_muladd_10ns_3ns_10ns_13_4_1_U34  |mac_muladd_10ns_3ns_10ns_13_4_1  |  i0 + i1 * i2|
    +-------------------------------------+---------------------------------+--------------+

    * Memory: 
    +------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |hconv1_local_local_U    |CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_lbkb  |        2|  0|   0|    0|   941|   32|     1|        30112|
    |hconv1_1_local_local_U  |CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_lbkb  |        2|  0|   0|    0|   941|   32|     1|        30112|
    |hconv1_2_local_local_U  |CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_lbkb  |        2|  0|   0|    0|   941|   32|     1|        30112|
    |hconv1_3_local_local_U  |CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_lbkb  |        2|  0|   0|    0|   941|   32|     1|        30112|
    |hconv1_4_local_local_U  |CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_lbkb  |        2|  0|   0|    0|   941|   32|     1|        30112|
    +------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                                                                                  |       10|  0|   0|    0|  4705|  160|     5|       150560|
    +------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln101_1_fu_307_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln101_fu_359_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln102_fu_340_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln104_fu_420_p2       |         +|   0|  0|  17|          10|          10|
    |icmp_ln101_fu_301_p2      |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln102_fu_316_p2      |      icmp|   0|  0|  17|          10|           9|
    |select_ln101_1_fu_365_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln101_fu_322_p3    |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 116|          62|          41|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten49_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_k_load                 |   9|          2|   10|         20|
    |indvar_flatten49_fu_92                  |   9|          2|   13|         26|
    |j_fu_88                                 |   9|          2|    3|          6|
    |k_fu_84                                 |   9|          2|   10|         20|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   51|        102|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln104_reg_554                  |  10|   0|   10|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |div_i_reg_600                      |  32|   0|   32|          0|
    |exp2x_reg_589                      |  32|   0|   32|          0|
    |icmp_ln102_reg_504                 |   1|   0|    1|          0|
    |indvar_flatten49_fu_92             |  13|   0|   13|          0|
    |j_fu_88                            |   3|   0|    3|          0|
    |k_fu_84                            |  10|   0|   10|          0|
    |mul_i_reg_575                      |  32|   0|   32|          0|
    |select_ln101_reg_509               |  10|   0|   10|          0|
    |sub_i_reg_595                      |  32|   0|   32|          0|
    |tmp_1_reg_565                      |  11|   0|   11|          0|
    |tmp_reg_549                        |  32|   0|   32|          0|
    |tmp_s_reg_584                      |  32|   0|   32|          0|
    |trunc_ln104_reg_580                |   3|   0|    3|          0|
    |x_assign_reg_570                   |  32|   0|   32|          0|
    |add_ln104_reg_554                  |  64|  32|   10|          0|
    |exp2x_reg_589                      |  64|  32|   32|          0|
    |tmp_1_reg_565                      |  64|  32|   11|          0|
    |trunc_ln104_reg_580                |  64|  32|    3|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 610| 128|  410|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|grp_fu_77_p_din0    |  out|   32|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|grp_fu_77_p_din1    |  out|   32|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|grp_fu_77_p_opcode  |  out|    2|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|grp_fu_77_p_dout0   |   in|   32|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|grp_fu_77_p_ce      |  out|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|grp_fu_81_p_din0    |  out|   32|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|grp_fu_81_p_din1    |  out|   32|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|grp_fu_81_p_opcode  |  out|    2|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|grp_fu_81_p_dout0   |   in|   32|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|grp_fu_81_p_ce      |  out|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|grp_fu_85_p_din0    |  out|   32|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|grp_fu_85_p_din1    |  out|   32|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|grp_fu_85_p_opcode  |  out|    2|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|grp_fu_85_p_dout0   |   in|   32|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|grp_fu_85_p_ce      |  out|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|grp_fu_89_p_din0    |  out|   32|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|grp_fu_89_p_din1    |  out|   32|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|grp_fu_89_p_dout0   |   in|   32|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|grp_fu_89_p_ce      |  out|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3|  return value|
|OBRAM_address0      |  out|   10|   ap_memory|                                                           OBRAM|         array|
|OBRAM_ce0           |  out|    1|   ap_memory|                                                           OBRAM|         array|
|OBRAM_q0            |   in|   32|   ap_memory|                                                           OBRAM|         array|
|OBRAM_1_address0    |  out|   10|   ap_memory|                                                         OBRAM_1|         array|
|OBRAM_1_ce0         |  out|    1|   ap_memory|                                                         OBRAM_1|         array|
|OBRAM_1_q0          |   in|   32|   ap_memory|                                                         OBRAM_1|         array|
|OBRAM_2_address0    |  out|   10|   ap_memory|                                                         OBRAM_2|         array|
|OBRAM_2_ce0         |  out|    1|   ap_memory|                                                         OBRAM_2|         array|
|OBRAM_2_q0          |   in|   32|   ap_memory|                                                         OBRAM_2|         array|
|OBRAM_3_address0    |  out|   10|   ap_memory|                                                         OBRAM_3|         array|
|OBRAM_3_ce0         |  out|    1|   ap_memory|                                                         OBRAM_3|         array|
|OBRAM_3_q0          |   in|   32|   ap_memory|                                                         OBRAM_3|         array|
|OBRAM_4_address0    |  out|   10|   ap_memory|                                                         OBRAM_4|         array|
|OBRAM_4_ce0         |  out|    1|   ap_memory|                                                         OBRAM_4|         array|
|OBRAM_4_q0          |   in|   32|   ap_memory|                                                         OBRAM_4|         array|
|OBRAM_5_address0    |  out|   10|   ap_memory|                                                         OBRAM_5|         array|
|OBRAM_5_ce0         |  out|    1|   ap_memory|                                                         OBRAM_5|         array|
|OBRAM_5_q0          |   in|   32|   ap_memory|                                                         OBRAM_5|         array|
+--------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 1, D = 35, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.85>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [../lenet5/hw_layers/image_convolution.cpp:102]   --->   Operation 38 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../lenet5/hw_layers/image_convolution.cpp:101]   --->   Operation 39 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten49 = alloca i32 1"   --->   Operation 40 'alloca' 'indvar_flatten49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.23ns)   --->   "%hconv1_local_local = alloca i64 1"   --->   Operation 41 'alloca' 'hconv1_local_local' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 941> <RAM>
ST_1 : Operation 42 [1/1] (1.23ns)   --->   "%hconv1_1_local_local = alloca i64 1"   --->   Operation 42 'alloca' 'hconv1_1_local_local' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 941> <RAM>
ST_1 : Operation 43 [1/1] (1.23ns)   --->   "%hconv1_2_local_local = alloca i64 1"   --->   Operation 43 'alloca' 'hconv1_2_local_local' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 941> <RAM>
ST_1 : Operation 44 [1/1] (1.23ns)   --->   "%hconv1_3_local_local = alloca i64 1"   --->   Operation 44 'alloca' 'hconv1_3_local_local' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 941> <RAM>
ST_1 : Operation 45 [1/1] (1.23ns)   --->   "%hconv1_4_local_local = alloca i64 1"   --->   Operation 45 'alloca' 'hconv1_4_local_local' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 941> <RAM>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten49"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln101 = store i3 0, i3 %j" [../lenet5/hw_layers/image_convolution.cpp:101]   --->   Operation 47 'store' 'store_ln101' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln102 = store i10 0, i10 %k" [../lenet5/hw_layers/image_convolution.cpp:102]   --->   Operation 48 'store' 'store_ln102' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc186"   --->   Operation 49 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten49_load = load i13 %indvar_flatten49" [../lenet5/hw_layers/image_convolution.cpp:101]   --->   Operation 50 'load' 'indvar_flatten49_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.82ns)   --->   "%icmp_ln101 = icmp_eq  i13 %indvar_flatten49_load, i13 4704" [../lenet5/hw_layers/image_convolution.cpp:101]   --->   Operation 51 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.82ns)   --->   "%add_ln101_1 = add i13 %indvar_flatten49_load, i13 1" [../lenet5/hw_layers/image_convolution.cpp:101]   --->   Operation 52 'add' 'add_ln101_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %for.inc189, void %for.end194.exitStub" [../lenet5/hw_layers/image_convolution.cpp:101]   --->   Operation 53 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%k_load = load i10 %k" [../lenet5/hw_layers/image_convolution.cpp:102]   --->   Operation 54 'load' 'k_load' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.78ns)   --->   "%icmp_ln102 = icmp_eq  i10 %k_load, i10 784" [../lenet5/hw_layers/image_convolution.cpp:102]   --->   Operation 55 'icmp' 'icmp_ln102' <Predicate = (!icmp_ln101)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.40ns)   --->   "%select_ln101 = select i1 %icmp_ln102, i10 0, i10 %k_load" [../lenet5/hw_layers/image_convolution.cpp:101]   --->   Operation 56 'select' 'select_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i10 %select_ln101" [../lenet5/hw_layers/image_convolution.cpp:102]   --->   Operation 57 'zext' 'zext_ln102_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%OBRAM_addr = getelementptr i32 %OBRAM, i64 0, i64 %zext_ln102_1" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 58 'getelementptr' 'OBRAM_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%OBRAM_1_addr = getelementptr i32 %OBRAM_1, i64 0, i64 %zext_ln102_1" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 59 'getelementptr' 'OBRAM_1_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%OBRAM_2_addr = getelementptr i32 %OBRAM_2, i64 0, i64 %zext_ln102_1" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 60 'getelementptr' 'OBRAM_2_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%OBRAM_3_addr = getelementptr i32 %OBRAM_3, i64 0, i64 %zext_ln102_1" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 61 'getelementptr' 'OBRAM_3_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%OBRAM_4_addr = getelementptr i32 %OBRAM_4, i64 0, i64 %zext_ln102_1" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 62 'getelementptr' 'OBRAM_4_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%OBRAM_5_addr = getelementptr i32 %OBRAM_5, i64 0, i64 %zext_ln102_1" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 63 'getelementptr' 'OBRAM_5_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (1.23ns)   --->   "%OBRAM_load = load i10 %OBRAM_addr" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 64 'load' 'OBRAM_load' <Predicate = (!icmp_ln101)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_1 : Operation 65 [2/2] (1.23ns)   --->   "%OBRAM_1_load = load i10 %OBRAM_1_addr" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 65 'load' 'OBRAM_1_load' <Predicate = (!icmp_ln101)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_1 : Operation 66 [2/2] (1.23ns)   --->   "%OBRAM_2_load = load i10 %OBRAM_2_addr" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 66 'load' 'OBRAM_2_load' <Predicate = (!icmp_ln101)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_1 : Operation 67 [2/2] (1.23ns)   --->   "%OBRAM_3_load = load i10 %OBRAM_3_addr" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 67 'load' 'OBRAM_3_load' <Predicate = (!icmp_ln101)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_1 : Operation 68 [2/2] (1.23ns)   --->   "%OBRAM_4_load = load i10 %OBRAM_4_addr" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 68 'load' 'OBRAM_4_load' <Predicate = (!icmp_ln101)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_1 : Operation 69 [2/2] (1.23ns)   --->   "%OBRAM_5_load = load i10 %OBRAM_5_addr" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 69 'load' 'OBRAM_5_load' <Predicate = (!icmp_ln101)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_1 : Operation 70 [1/1] (0.78ns)   --->   "%add_ln102 = add i10 %select_ln101, i10 1" [../lenet5/hw_layers/image_convolution.cpp:102]   --->   Operation 70 'add' 'add_ln102' <Predicate = (!icmp_ln101)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln101 = store i13 %add_ln101_1, i13 %indvar_flatten49" [../lenet5/hw_layers/image_convolution.cpp:101]   --->   Operation 71 'store' 'store_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln102 = store i10 %add_ln102, i10 %k" [../lenet5/hw_layers/image_convolution.cpp:102]   --->   Operation 72 'store' 'store_ln102' <Predicate = (!icmp_ln101)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.84>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [../lenet5/hw_layers/image_convolution.cpp:101]   --->   Operation 73 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.67ns)   --->   "%add_ln101 = add i3 %j_load, i3 1" [../lenet5/hw_layers/image_convolution.cpp:101]   --->   Operation 74 'add' 'add_ln101' <Predicate = (icmp_ln102)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.20ns)   --->   "%select_ln101_1 = select i1 %icmp_ln102, i3 %add_ln101, i3 %j_load" [../lenet5/hw_layers/image_convolution.cpp:101]   --->   Operation 75 'select' 'select_ln101_1' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i3 %select_ln101_1" [../lenet5/hw_layers/image_convolution.cpp:101]   --->   Operation 76 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln101_1, i2 0" [../lenet5/hw_layers/image_convolution.cpp:101]   --->   Operation 77 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i5 %tmp_5" [../lenet5/hw_layers/image_convolution.cpp:102]   --->   Operation 78 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OBRAM_load = load i10 %OBRAM_addr" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 79 'load' 'OBRAM_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 80 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OBRAM_1_load = load i10 %OBRAM_1_addr" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 80 'load' 'OBRAM_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 81 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OBRAM_2_load = load i10 %OBRAM_2_addr" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 81 'load' 'OBRAM_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 82 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OBRAM_3_load = load i10 %OBRAM_3_addr" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 82 'load' 'OBRAM_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 83 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OBRAM_4_load = load i10 %OBRAM_4_addr" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 83 'load' 'OBRAM_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 84 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OBRAM_5_load = load i10 %OBRAM_5_addr" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 84 'load' 'OBRAM_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 85 [1/1] (0.62ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.6float.float.i3, i3 0, i32 %OBRAM_load, i3 1, i32 %OBRAM_1_load, i3 2, i32 %OBRAM_2_load, i3 3, i32 %OBRAM_3_load, i3 4, i32 %OBRAM_4_load, i3 5, i32 %OBRAM_5_load, i32 <undef>, i3 %select_ln101_1" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 85 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.62> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.78ns)   --->   "%add_ln104 = add i10 %select_ln101, i10 %zext_ln102" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 86 'add' 'add_ln104' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [3/3] (0.99ns) (grouped into DSP with root node add_ln104_1)   --->   "%mul_ln104 = mul i13 %zext_ln101, i13 780" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 87 'mul' 'mul_ln104' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 88 [14/14] (1.17ns)   --->   "%urem_ln104 = urem i10 %add_ln104, i10 5" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 88 'urem' 'urem_ln104' <Predicate = true> <Delay = 1.17> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln101 = store i3 %select_ln101_1, i3 %j" [../lenet5/hw_layers/image_convolution.cpp:101]   --->   Operation 89 'store' 'store_ln101' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln102 = br void %for.inc186" [../lenet5/hw_layers/image_convolution.cpp:102]   --->   Operation 90 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 91 [4/4] (6.43ns)   --->   "%x_assign = fadd i32 %tmp, i32 <undef>" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 91 'fadd' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [2/3] (0.99ns) (grouped into DSP with root node add_ln104_1)   --->   "%mul_ln104 = mul i13 %zext_ln101, i13 780" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 92 'mul' 'mul_ln104' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [13/14] (1.17ns)   --->   "%urem_ln104 = urem i10 %add_ln104, i10 5" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 93 'urem' 'urem_ln104' <Predicate = true> <Delay = 1.17> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 94 [3/4] (6.43ns)   --->   "%x_assign = fadd i32 %tmp, i32 <undef>" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 94 'fadd' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i10 %add_ln104" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 95 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/3] (0.00ns) (grouped into DSP with root node add_ln104_1)   --->   "%mul_ln104 = mul i13 %zext_ln101, i13 780" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 96 'mul' 'mul_ln104' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln104_1 = add i13 %zext_ln104, i13 %mul_ln104" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 97 'add' 'add_ln104_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [12/14] (1.17ns)   --->   "%urem_ln104 = urem i10 %add_ln104, i10 5" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 98 'urem' 'urem_ln104' <Predicate = true> <Delay = 1.17> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 99 [2/4] (6.43ns)   --->   "%x_assign = fadd i32 %tmp, i32 <undef>" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 99 'fadd' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln104_1 = add i13 %zext_ln104, i13 %mul_ln104" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 100 'add' 'add_ln104_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln104_2 = zext i13 %add_ln104_1" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 101 'zext' 'zext_ln104_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (2.33ns)   --->   "%mul_ln104_1 = mul i27 %zext_ln104_2, i27 13108" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 102 'mul' 'mul_ln104_1' <Predicate = true> <Delay = 2.33> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.33> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i27.i32.i32, i27 %mul_ln104_1, i32 16, i32 26" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 103 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [11/14] (1.17ns)   --->   "%urem_ln104 = urem i10 %add_ln104, i10 5" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 104 'urem' 'urem_ln104' <Predicate = true> <Delay = 1.17> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 105 [1/4] (6.43ns)   --->   "%x_assign = fadd i32 %tmp, i32 <undef>" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 105 'fadd' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [10/14] (1.17ns)   --->   "%urem_ln104 = urem i10 %add_ln104, i10 5" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 106 'urem' 'urem_ln104' <Predicate = true> <Delay = 1.17> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 107 [3/3] (7.01ns)   --->   "%mul_i = fmul i32 %x_assign, i32 2" [../lenet5/hw_layers/image_convolution.cpp:6->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 107 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [9/14] (1.17ns)   --->   "%urem_ln104 = urem i10 %add_ln104, i10 5" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 108 'urem' 'urem_ln104' <Predicate = true> <Delay = 1.17> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 109 [2/3] (7.01ns)   --->   "%mul_i = fmul i32 %x_assign, i32 2" [../lenet5/hw_layers/image_convolution.cpp:6->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 109 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [8/14] (1.17ns)   --->   "%urem_ln104 = urem i10 %add_ln104, i10 5" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 110 'urem' 'urem_ln104' <Predicate = true> <Delay = 1.17> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 111 [1/3] (7.01ns)   --->   "%mul_i = fmul i32 %x_assign, i32 2" [../lenet5/hw_layers/image_convolution.cpp:6->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 111 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [7/14] (1.17ns)   --->   "%urem_ln104 = urem i10 %add_ln104, i10 5" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 112 'urem' 'urem_ln104' <Predicate = true> <Delay = 1.17> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.91>
ST_10 : Operation 113 [8/8] (4.91ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %mul_i" [../lenet5/hw_layers/image_convolution.cpp:6->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 113 'fexp' 'tmp_s' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 114 [6/14] (1.17ns)   --->   "%urem_ln104 = urem i10 %add_ln104, i10 5" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 114 'urem' 'urem_ln104' <Predicate = true> <Delay = 1.17> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.91>
ST_11 : Operation 115 [7/8] (4.91ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %mul_i" [../lenet5/hw_layers/image_convolution.cpp:6->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 115 'fexp' 'tmp_s' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 116 [5/14] (1.17ns)   --->   "%urem_ln104 = urem i10 %add_ln104, i10 5" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 116 'urem' 'urem_ln104' <Predicate = true> <Delay = 1.17> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.91>
ST_12 : Operation 117 [6/8] (4.91ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %mul_i" [../lenet5/hw_layers/image_convolution.cpp:6->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 117 'fexp' 'tmp_s' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 118 [4/14] (1.17ns)   --->   "%urem_ln104 = urem i10 %add_ln104, i10 5" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 118 'urem' 'urem_ln104' <Predicate = true> <Delay = 1.17> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.91>
ST_13 : Operation 119 [5/8] (4.91ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %mul_i" [../lenet5/hw_layers/image_convolution.cpp:6->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 119 'fexp' 'tmp_s' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 120 [3/14] (1.17ns)   --->   "%urem_ln104 = urem i10 %add_ln104, i10 5" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 120 'urem' 'urem_ln104' <Predicate = true> <Delay = 1.17> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.91>
ST_14 : Operation 121 [4/8] (4.91ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %mul_i" [../lenet5/hw_layers/image_convolution.cpp:6->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 121 'fexp' 'tmp_s' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 122 [2/14] (1.17ns)   --->   "%urem_ln104 = urem i10 %add_ln104, i10 5" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 122 'urem' 'urem_ln104' <Predicate = true> <Delay = 1.17> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.91>
ST_15 : Operation 123 [3/8] (4.91ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %mul_i" [../lenet5/hw_layers/image_convolution.cpp:6->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 123 'fexp' 'tmp_s' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 124 [1/14] (1.17ns)   --->   "%urem_ln104 = urem i10 %add_ln104, i10 5" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 124 'urem' 'urem_ln104' <Predicate = true> <Delay = 1.17> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 13> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i3 %urem_ln104" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 125 'trunc' 'trunc_ln104' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.67ns)   --->   "%switch_ln104 = switch i3 %trunc_ln104, void %arrayidx1852.case.4, i3 0, void %arrayidx1852.case.0, i3 1, void %arrayidx1852.case.1, i3 2, void %arrayidx1852.case.2, i3 3, void %arrayidx1852.case.3" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 126 'switch' 'switch_ln104' <Predicate = true> <Delay = 0.67>

State 16 <SV = 15> <Delay = 4.91>
ST_16 : Operation 127 [2/8] (4.91ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %mul_i" [../lenet5/hw_layers/image_convolution.cpp:6->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 127 'fexp' 'tmp_s' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.91>
ST_17 : Operation 128 [1/8] (4.91ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %mul_i" [../lenet5/hw_layers/image_convolution.cpp:6->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 128 'fexp' 'tmp_s' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 129 [4/4] (6.43ns)   --->   "%exp2x = fadd i32 %tmp_s, i32 1" [../lenet5/hw_layers/image_convolution.cpp:6->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 129 'fadd' 'exp2x' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 130 [3/4] (6.43ns)   --->   "%exp2x = fadd i32 %tmp_s, i32 1" [../lenet5/hw_layers/image_convolution.cpp:6->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 130 'fadd' 'exp2x' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 131 [2/4] (6.43ns)   --->   "%exp2x = fadd i32 %tmp_s, i32 1" [../lenet5/hw_layers/image_convolution.cpp:6->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 131 'fadd' 'exp2x' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 132 [1/4] (6.43ns)   --->   "%exp2x = fadd i32 %tmp_s, i32 1" [../lenet5/hw_layers/image_convolution.cpp:6->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 132 'fadd' 'exp2x' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 133 [4/4] (6.43ns)   --->   "%sub_i = fadd i32 %exp2x, i32 -2" [../lenet5/hw_layers/image_convolution.cpp:7->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 133 'fadd' 'sub_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 134 [3/4] (6.43ns)   --->   "%sub_i = fadd i32 %exp2x, i32 -2" [../lenet5/hw_layers/image_convolution.cpp:7->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 134 'fadd' 'sub_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.43>
ST_24 : Operation 135 [2/4] (6.43ns)   --->   "%sub_i = fadd i32 %exp2x, i32 -2" [../lenet5/hw_layers/image_convolution.cpp:7->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 135 'fadd' 'sub_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.43>
ST_25 : Operation 136 [1/4] (6.43ns)   --->   "%sub_i = fadd i32 %exp2x, i32 -2" [../lenet5/hw_layers/image_convolution.cpp:7->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 136 'fadd' 'sub_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.05>
ST_26 : Operation 137 [9/9] (7.05ns)   --->   "%div_i = fdiv i32 %sub_i, i32 %exp2x" [../lenet5/hw_layers/image_convolution.cpp:7->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 137 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.05>
ST_27 : Operation 138 [8/9] (7.05ns)   --->   "%div_i = fdiv i32 %sub_i, i32 %exp2x" [../lenet5/hw_layers/image_convolution.cpp:7->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 138 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.05>
ST_28 : Operation 139 [7/9] (7.05ns)   --->   "%div_i = fdiv i32 %sub_i, i32 %exp2x" [../lenet5/hw_layers/image_convolution.cpp:7->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 139 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.05>
ST_29 : Operation 140 [6/9] (7.05ns)   --->   "%div_i = fdiv i32 %sub_i, i32 %exp2x" [../lenet5/hw_layers/image_convolution.cpp:7->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 140 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.05>
ST_30 : Operation 141 [5/9] (7.05ns)   --->   "%div_i = fdiv i32 %sub_i, i32 %exp2x" [../lenet5/hw_layers/image_convolution.cpp:7->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 141 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.05>
ST_31 : Operation 142 [4/9] (7.05ns)   --->   "%div_i = fdiv i32 %sub_i, i32 %exp2x" [../lenet5/hw_layers/image_convolution.cpp:7->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 142 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.05>
ST_32 : Operation 143 [3/9] (7.05ns)   --->   "%div_i = fdiv i32 %sub_i, i32 %exp2x" [../lenet5/hw_layers/image_convolution.cpp:7->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 143 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.05>
ST_33 : Operation 144 [2/9] (7.05ns)   --->   "%div_i = fdiv i32 %sub_i, i32 %exp2x" [../lenet5/hw_layers/image_convolution.cpp:7->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 144 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.05>
ST_34 : Operation 145 [1/9] (7.05ns)   --->   "%div_i = fdiv i32 %sub_i, i32 %exp2x" [../lenet5/hw_layers/image_convolution.cpp:7->../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 145 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 165 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 165 'ret' 'ret_ln0' <Predicate = (icmp_ln101)> <Delay = 0.42>

State 35 <SV = 34> <Delay = 1.23>
ST_35 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_101_2_VITIS_LOOP_102_3_str"   --->   Operation 146 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 147 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4704, i64 4704, i64 4704"   --->   Operation 147 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 148 [1/1] (0.00ns)   --->   "%specpipeline_ln103 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../lenet5/hw_layers/image_convolution.cpp:103]   --->   Operation 148 'specpipeline' 'specpipeline_ln103' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i11 %tmp_1" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 149 'zext' 'zext_ln104_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 150 [1/1] (0.00ns)   --->   "%hconv1_local_local_addr = getelementptr i32 %hconv1_local_local, i64 0, i64 %zext_ln104_1" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 150 'getelementptr' 'hconv1_local_local_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 151 [1/1] (0.00ns)   --->   "%hconv1_1_local_local_addr = getelementptr i32 %hconv1_1_local_local, i64 0, i64 %zext_ln104_1" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 151 'getelementptr' 'hconv1_1_local_local_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 152 [1/1] (0.00ns)   --->   "%hconv1_2_local_local_addr = getelementptr i32 %hconv1_2_local_local, i64 0, i64 %zext_ln104_1" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 152 'getelementptr' 'hconv1_2_local_local_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 153 [1/1] (0.00ns)   --->   "%hconv1_3_local_local_addr = getelementptr i32 %hconv1_3_local_local, i64 0, i64 %zext_ln104_1" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 153 'getelementptr' 'hconv1_3_local_local_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 154 [1/1] (0.00ns)   --->   "%hconv1_4_local_local_addr = getelementptr i32 %hconv1_4_local_local, i64 0, i64 %zext_ln104_1" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 154 'getelementptr' 'hconv1_4_local_local_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 155 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln104 = store i32 %div_i, i10 %hconv1_3_local_local_addr" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 155 'store' 'store_ln104' <Predicate = (trunc_ln104 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 941> <RAM>
ST_35 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln104 = br void %arrayidx1852.exit" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 156 'br' 'br_ln104' <Predicate = (trunc_ln104 == 3)> <Delay = 0.00>
ST_35 : Operation 157 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln104 = store i32 %div_i, i10 %hconv1_2_local_local_addr" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 157 'store' 'store_ln104' <Predicate = (trunc_ln104 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 941> <RAM>
ST_35 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln104 = br void %arrayidx1852.exit" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 158 'br' 'br_ln104' <Predicate = (trunc_ln104 == 2)> <Delay = 0.00>
ST_35 : Operation 159 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln104 = store i32 %div_i, i10 %hconv1_1_local_local_addr" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 159 'store' 'store_ln104' <Predicate = (trunc_ln104 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 941> <RAM>
ST_35 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln104 = br void %arrayidx1852.exit" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 160 'br' 'br_ln104' <Predicate = (trunc_ln104 == 1)> <Delay = 0.00>
ST_35 : Operation 161 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln104 = store i32 %div_i, i10 %hconv1_local_local_addr" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 161 'store' 'store_ln104' <Predicate = (trunc_ln104 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 941> <RAM>
ST_35 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln104 = br void %arrayidx1852.exit" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 162 'br' 'br_ln104' <Predicate = (trunc_ln104 == 0)> <Delay = 0.00>
ST_35 : Operation 163 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln104 = store i32 %div_i, i10 %hconv1_4_local_local_addr" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 163 'store' 'store_ln104' <Predicate = (trunc_ln104 != 0 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 941> <RAM>
ST_35 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln104 = br void %arrayidx1852.exit" [../lenet5/hw_layers/image_convolution.cpp:104]   --->   Operation 164 'br' 'br_ln104' <Predicate = (trunc_ln104 != 0 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ OBRAM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ OBRAM_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ OBRAM_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ OBRAM_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ OBRAM_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ OBRAM_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                         (alloca           ) [ 010000000000000000000000000000000000]
j                         (alloca           ) [ 011000000000000000000000000000000000]
indvar_flatten49          (alloca           ) [ 010000000000000000000000000000000000]
hconv1_local_local        (alloca           ) [ 011111111111111111111111111111111111]
hconv1_1_local_local      (alloca           ) [ 011111111111111111111111111111111111]
hconv1_2_local_local      (alloca           ) [ 011111111111111111111111111111111111]
hconv1_3_local_local      (alloca           ) [ 011111111111111111111111111111111111]
hconv1_4_local_local      (alloca           ) [ 011111111111111111111111111111111111]
store_ln0                 (store            ) [ 000000000000000000000000000000000000]
store_ln101               (store            ) [ 000000000000000000000000000000000000]
store_ln102               (store            ) [ 000000000000000000000000000000000000]
br_ln0                    (br               ) [ 000000000000000000000000000000000000]
indvar_flatten49_load     (load             ) [ 000000000000000000000000000000000000]
icmp_ln101                (icmp             ) [ 011111111111111111111111111111111110]
add_ln101_1               (add              ) [ 000000000000000000000000000000000000]
br_ln101                  (br               ) [ 000000000000000000000000000000000000]
k_load                    (load             ) [ 000000000000000000000000000000000000]
icmp_ln102                (icmp             ) [ 011000000000000000000000000000000000]
select_ln101              (select           ) [ 011000000000000000000000000000000000]
zext_ln102_1              (zext             ) [ 000000000000000000000000000000000000]
OBRAM_addr                (getelementptr    ) [ 011000000000000000000000000000000000]
OBRAM_1_addr              (getelementptr    ) [ 011000000000000000000000000000000000]
OBRAM_2_addr              (getelementptr    ) [ 011000000000000000000000000000000000]
OBRAM_3_addr              (getelementptr    ) [ 011000000000000000000000000000000000]
OBRAM_4_addr              (getelementptr    ) [ 011000000000000000000000000000000000]
OBRAM_5_addr              (getelementptr    ) [ 011000000000000000000000000000000000]
add_ln102                 (add              ) [ 000000000000000000000000000000000000]
store_ln101               (store            ) [ 000000000000000000000000000000000000]
store_ln102               (store            ) [ 000000000000000000000000000000000000]
j_load                    (load             ) [ 000000000000000000000000000000000000]
add_ln101                 (add              ) [ 000000000000000000000000000000000000]
select_ln101_1            (select           ) [ 000000000000000000000000000000000000]
zext_ln101                (zext             ) [ 010110000000000000000000000000000000]
tmp_5                     (bitconcatenate   ) [ 000000000000000000000000000000000000]
zext_ln102                (zext             ) [ 000000000000000000000000000000000000]
OBRAM_load                (load             ) [ 000000000000000000000000000000000000]
OBRAM_1_load              (load             ) [ 000000000000000000000000000000000000]
OBRAM_2_load              (load             ) [ 000000000000000000000000000000000000]
OBRAM_3_load              (load             ) [ 000000000000000000000000000000000000]
OBRAM_4_load              (load             ) [ 000000000000000000000000000000000000]
OBRAM_5_load              (load             ) [ 000000000000000000000000000000000000]
tmp                       (sparsemux        ) [ 010111100000000000000000000000000000]
add_ln104                 (add              ) [ 010111111111111100000000000000000000]
store_ln101               (store            ) [ 000000000000000000000000000000000000]
br_ln102                  (br               ) [ 000000000000000000000000000000000000]
zext_ln104                (zext             ) [ 010001000000000000000000000000000000]
mul_ln104                 (mul              ) [ 010001000000000000000000000000000000]
add_ln104_1               (add              ) [ 000000000000000000000000000000000000]
zext_ln104_2              (zext             ) [ 000000000000000000000000000000000000]
mul_ln104_1               (mul              ) [ 000000000000000000000000000000000000]
tmp_1                     (partselect       ) [ 010000111111111111111111111111111111]
x_assign                  (fadd             ) [ 010000011100000000000000000000000000]
mul_i                     (fmul             ) [ 010000000011111111000000000000000000]
urem_ln104                (urem             ) [ 000000000000000000000000000000000000]
trunc_ln104               (trunc            ) [ 010000000000000011111111111111111111]
switch_ln104              (switch           ) [ 000000000000000000000000000000000000]
tmp_s                     (fexp             ) [ 010000000000000000111100000000000000]
exp2x                     (fadd             ) [ 010000000000000000000011111111111110]
sub_i                     (fadd             ) [ 010000000000000000000000001111111110]
div_i                     (fdiv             ) [ 010000000000000000000000000000000001]
specloopname_ln0          (specloopname     ) [ 000000000000000000000000000000000000]
speclooptripcount_ln0     (speclooptripcount) [ 000000000000000000000000000000000000]
specpipeline_ln103        (specpipeline     ) [ 000000000000000000000000000000000000]
zext_ln104_1              (zext             ) [ 000000000000000000000000000000000000]
hconv1_local_local_addr   (getelementptr    ) [ 000000000000000000000000000000000000]
hconv1_1_local_local_addr (getelementptr    ) [ 000000000000000000000000000000000000]
hconv1_2_local_local_addr (getelementptr    ) [ 000000000000000000000000000000000000]
hconv1_3_local_local_addr (getelementptr    ) [ 000000000000000000000000000000000000]
hconv1_4_local_local_addr (getelementptr    ) [ 000000000000000000000000000000000000]
store_ln104               (store            ) [ 000000000000000000000000000000000000]
br_ln104                  (br               ) [ 000000000000000000000000000000000000]
store_ln104               (store            ) [ 000000000000000000000000000000000000]
br_ln104                  (br               ) [ 000000000000000000000000000000000000]
store_ln104               (store            ) [ 000000000000000000000000000000000000]
br_ln104                  (br               ) [ 000000000000000000000000000000000000]
store_ln104               (store            ) [ 000000000000000000000000000000000000]
br_ln104                  (br               ) [ 000000000000000000000000000000000000]
store_ln104               (store            ) [ 000000000000000000000000000000000000]
br_ln104                  (br               ) [ 000000000000000000000000000000000000]
ret_ln0                   (ret              ) [ 000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="OBRAM">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OBRAM"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OBRAM_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OBRAM_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OBRAM_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OBRAM_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OBRAM_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OBRAM_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="OBRAM_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OBRAM_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="OBRAM_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OBRAM_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.6float.float.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_101_2_VITIS_LOOP_102_3_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="k_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="j_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten49_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten49/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="hconv1_local_local_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hconv1_local_local/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="hconv1_1_local_local_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hconv1_1_local_local/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="hconv1_2_local_local_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hconv1_2_local_local/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="hconv1_3_local_local_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hconv1_3_local_local/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="hconv1_4_local_local_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hconv1_4_local_local/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="OBRAM_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="10" slack="0"/>
<pin id="120" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OBRAM_addr/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="OBRAM_1_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="10" slack="0"/>
<pin id="127" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OBRAM_1_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="OBRAM_2_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="10" slack="0"/>
<pin id="134" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OBRAM_2_addr/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="OBRAM_3_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="10" slack="0"/>
<pin id="141" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OBRAM_3_addr/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="OBRAM_4_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="10" slack="0"/>
<pin id="148" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OBRAM_4_addr/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="OBRAM_5_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="10" slack="0"/>
<pin id="155" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OBRAM_5_addr/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OBRAM_load/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OBRAM_1_load/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OBRAM_2_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OBRAM_3_load/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="10" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OBRAM_4_load/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OBRAM_5_load/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="hconv1_local_local_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="11" slack="0"/>
<pin id="198" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hconv1_local_local_addr/35 "/>
</bind>
</comp>

<comp id="200" class="1004" name="hconv1_1_local_local_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="11" slack="0"/>
<pin id="204" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hconv1_1_local_local_addr/35 "/>
</bind>
</comp>

<comp id="206" class="1004" name="hconv1_2_local_local_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="11" slack="0"/>
<pin id="210" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hconv1_2_local_local_addr/35 "/>
</bind>
</comp>

<comp id="212" class="1004" name="hconv1_3_local_local_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="11" slack="0"/>
<pin id="216" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hconv1_3_local_local_addr/35 "/>
</bind>
</comp>

<comp id="218" class="1004" name="hconv1_4_local_local_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="11" slack="0"/>
<pin id="222" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hconv1_4_local_local_addr/35 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln104_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="1"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/35 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln104_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/35 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln104_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="1"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/35 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln104_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="1"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/35 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln104_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="1"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/35 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="x_assign/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="exp2x/18 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sub_i/22 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/7 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="0" index="1" bw="32" slack="5"/>
<pin id="277" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="div_i/26 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="1"/>
<pin id="281" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln0_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="13" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln101_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="3" slack="0"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln102_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="10" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="indvar_flatten49_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="13" slack="0"/>
<pin id="300" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten49_load/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln101_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="13" slack="0"/>
<pin id="303" dir="0" index="1" bw="13" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="33"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln101_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="13" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_1/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="k_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="0"/>
<pin id="315" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln102_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="0"/>
<pin id="318" dir="0" index="1" bw="10" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="select_ln101_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="10" slack="0"/>
<pin id="325" dir="0" index="2" bw="10" slack="0"/>
<pin id="326" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln101/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln102_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="0"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102_1/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln102_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln101_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="13" slack="0"/>
<pin id="348" dir="0" index="1" bw="13" slack="0"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln102_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="0"/>
<pin id="353" dir="0" index="1" bw="10" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="j_load_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="1"/>
<pin id="358" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln101_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="3" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln101_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="1"/>
<pin id="367" dir="0" index="1" bw="3" slack="0"/>
<pin id="368" dir="0" index="2" bw="3" slack="0"/>
<pin id="369" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln101_1/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln101_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="3" slack="0"/>
<pin id="374" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_5_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="0" index="1" bw="3" slack="0"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln102_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="0"/>
<pin id="386" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="3" slack="0"/>
<pin id="391" dir="0" index="2" bw="32" slack="0"/>
<pin id="392" dir="0" index="3" bw="3" slack="0"/>
<pin id="393" dir="0" index="4" bw="32" slack="0"/>
<pin id="394" dir="0" index="5" bw="3" slack="0"/>
<pin id="395" dir="0" index="6" bw="32" slack="0"/>
<pin id="396" dir="0" index="7" bw="3" slack="0"/>
<pin id="397" dir="0" index="8" bw="32" slack="0"/>
<pin id="398" dir="0" index="9" bw="3" slack="0"/>
<pin id="399" dir="0" index="10" bw="32" slack="0"/>
<pin id="400" dir="0" index="11" bw="3" slack="0"/>
<pin id="401" dir="0" index="12" bw="32" slack="0"/>
<pin id="402" dir="0" index="13" bw="32" slack="0"/>
<pin id="403" dir="0" index="14" bw="3" slack="0"/>
<pin id="404" dir="1" index="15" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln104_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="10" slack="1"/>
<pin id="422" dir="0" index="1" bw="5" slack="0"/>
<pin id="423" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="0"/>
<pin id="427" dir="0" index="1" bw="4" slack="0"/>
<pin id="428" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln104/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln101_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="3" slack="0"/>
<pin id="433" dir="0" index="1" bw="3" slack="1"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln104_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="10" slack="2"/>
<pin id="438" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln104_2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="13" slack="0"/>
<pin id="441" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_2/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="mul_ln104_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="13" slack="0"/>
<pin id="444" dir="0" index="1" bw="15" slack="0"/>
<pin id="445" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln104_1/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="11" slack="0"/>
<pin id="450" dir="0" index="1" bw="27" slack="0"/>
<pin id="451" dir="0" index="2" bw="6" slack="0"/>
<pin id="452" dir="0" index="3" bw="6" slack="0"/>
<pin id="453" dir="1" index="4" bw="11" slack="30"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="trunc_ln104_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="3" slack="0"/>
<pin id="460" dir="1" index="1" bw="3" slack="20"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln104/15 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln104_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="11" slack="30"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_1/35 "/>
</bind>
</comp>

<comp id="470" class="1007" name="grp_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="10" slack="0"/>
<pin id="472" dir="0" index="1" bw="3" slack="0"/>
<pin id="473" dir="0" index="2" bw="10" slack="0"/>
<pin id="474" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln104/2 add_ln104_1/4 "/>
</bind>
</comp>

<comp id="479" class="1005" name="k_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="10" slack="0"/>
<pin id="481" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="486" class="1005" name="j_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="3" slack="0"/>
<pin id="488" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="493" class="1005" name="indvar_flatten49_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="13" slack="0"/>
<pin id="495" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten49 "/>
</bind>
</comp>

<comp id="500" class="1005" name="icmp_ln101_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="33"/>
<pin id="502" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln101 "/>
</bind>
</comp>

<comp id="504" class="1005" name="icmp_ln102_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln102 "/>
</bind>
</comp>

<comp id="509" class="1005" name="select_ln101_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="10" slack="1"/>
<pin id="511" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln101 "/>
</bind>
</comp>

<comp id="514" class="1005" name="OBRAM_addr_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="10" slack="1"/>
<pin id="516" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="OBRAM_addr "/>
</bind>
</comp>

<comp id="519" class="1005" name="OBRAM_1_addr_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="10" slack="1"/>
<pin id="521" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="OBRAM_1_addr "/>
</bind>
</comp>

<comp id="524" class="1005" name="OBRAM_2_addr_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="10" slack="1"/>
<pin id="526" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="OBRAM_2_addr "/>
</bind>
</comp>

<comp id="529" class="1005" name="OBRAM_3_addr_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="10" slack="1"/>
<pin id="531" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="OBRAM_3_addr "/>
</bind>
</comp>

<comp id="534" class="1005" name="OBRAM_4_addr_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="10" slack="1"/>
<pin id="536" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="OBRAM_4_addr "/>
</bind>
</comp>

<comp id="539" class="1005" name="OBRAM_5_addr_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="10" slack="1"/>
<pin id="541" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="OBRAM_5_addr "/>
</bind>
</comp>

<comp id="544" class="1005" name="zext_ln101_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="13" slack="1"/>
<pin id="546" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln101 "/>
</bind>
</comp>

<comp id="549" class="1005" name="tmp_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="554" class="1005" name="add_ln104_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="10" slack="1"/>
<pin id="556" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln104 "/>
</bind>
</comp>

<comp id="560" class="1005" name="zext_ln104_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="13" slack="1"/>
<pin id="562" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln104 "/>
</bind>
</comp>

<comp id="565" class="1005" name="tmp_1_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="11" slack="30"/>
<pin id="567" dir="1" index="1" bw="11" slack="30"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="570" class="1005" name="x_assign_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="575" class="1005" name="mul_i_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="580" class="1005" name="trunc_ln104_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="3" slack="20"/>
<pin id="582" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln104 "/>
</bind>
</comp>

<comp id="584" class="1005" name="tmp_s_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="589" class="1005" name="exp2x_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="exp2x "/>
</bind>
</comp>

<comp id="595" class="1005" name="sub_i_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_i "/>
</bind>
</comp>

<comp id="600" class="1005" name="div_i_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="div_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="116" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="123" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="130" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="137" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="144" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="151" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="212" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="206" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="200" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="194" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="218" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="48" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="66" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="68" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="62" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="282"><net_src comp="64" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="16" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="18" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="20" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="305"><net_src comp="298" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="22" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="298" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="24" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="320"><net_src comp="313" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="26" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="20" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="313" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="336"><net_src comp="330" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="337"><net_src comp="330" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="339"><net_src comp="330" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="344"><net_src comp="322" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="30" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="307" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="340" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="32" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="371"><net_src comp="356" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="375"><net_src comp="365" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="34" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="365" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="36" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="387"><net_src comp="376" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="405"><net_src comp="38" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="406"><net_src comp="18" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="407"><net_src comp="158" pin="3"/><net_sink comp="388" pin=2"/></net>

<net id="408"><net_src comp="32" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="409"><net_src comp="164" pin="3"/><net_sink comp="388" pin=4"/></net>

<net id="410"><net_src comp="40" pin="0"/><net_sink comp="388" pin=5"/></net>

<net id="411"><net_src comp="170" pin="3"/><net_sink comp="388" pin=6"/></net>

<net id="412"><net_src comp="42" pin="0"/><net_sink comp="388" pin=7"/></net>

<net id="413"><net_src comp="176" pin="3"/><net_sink comp="388" pin=8"/></net>

<net id="414"><net_src comp="44" pin="0"/><net_sink comp="388" pin=9"/></net>

<net id="415"><net_src comp="182" pin="3"/><net_sink comp="388" pin=10"/></net>

<net id="416"><net_src comp="46" pin="0"/><net_sink comp="388" pin=11"/></net>

<net id="417"><net_src comp="188" pin="3"/><net_sink comp="388" pin=12"/></net>

<net id="418"><net_src comp="48" pin="0"/><net_sink comp="388" pin=13"/></net>

<net id="419"><net_src comp="365" pin="3"/><net_sink comp="388" pin=14"/></net>

<net id="424"><net_src comp="384" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="420" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="52" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="365" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="446"><net_src comp="439" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="54" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="454"><net_src comp="56" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="442" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="58" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="60" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="461"><net_src comp="425" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="462" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="468"><net_src comp="462" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="469"><net_src comp="462" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="475"><net_src comp="372" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="50" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="436" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="478"><net_src comp="470" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="482"><net_src comp="84" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="485"><net_src comp="479" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="489"><net_src comp="88" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="492"><net_src comp="486" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="496"><net_src comp="92" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="499"><net_src comp="493" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="503"><net_src comp="301" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="316" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="512"><net_src comp="322" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="517"><net_src comp="116" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="522"><net_src comp="123" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="527"><net_src comp="130" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="532"><net_src comp="137" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="537"><net_src comp="144" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="542"><net_src comp="151" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="547"><net_src comp="372" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="552"><net_src comp="388" pin="15"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="557"><net_src comp="420" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="563"><net_src comp="436" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="568"><net_src comp="448" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="573"><net_src comp="254" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="578"><net_src comp="269" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="583"><net_src comp="458" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="278" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="592"><net_src comp="259" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="598"><net_src comp="264" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="603"><net_src comp="274" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="606"><net_src comp="600" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="607"><net_src comp="600" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="608"><net_src comp="600" pin="1"/><net_sink comp="248" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 : OBRAM | {1 2 }
	Port: CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 : OBRAM_1 | {1 2 }
	Port: CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 : OBRAM_2 | {1 2 }
	Port: CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 : OBRAM_3 | {1 2 }
	Port: CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 : OBRAM_4 | {1 2 }
	Port: CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 : OBRAM_5 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln101 : 1
		store_ln102 : 1
		indvar_flatten49_load : 1
		icmp_ln101 : 2
		add_ln101_1 : 2
		br_ln101 : 3
		k_load : 1
		icmp_ln102 : 2
		select_ln101 : 3
		zext_ln102_1 : 4
		OBRAM_addr : 5
		OBRAM_1_addr : 5
		OBRAM_2_addr : 5
		OBRAM_3_addr : 5
		OBRAM_4_addr : 5
		OBRAM_5_addr : 5
		OBRAM_load : 6
		OBRAM_1_load : 6
		OBRAM_2_load : 6
		OBRAM_3_load : 6
		OBRAM_4_load : 6
		OBRAM_5_load : 6
		add_ln102 : 4
		store_ln101 : 3
		store_ln102 : 5
	State 2
		add_ln101 : 1
		select_ln101_1 : 2
		zext_ln101 : 3
		tmp_5 : 3
		zext_ln102 : 4
		tmp : 3
		add_ln104 : 5
		mul_ln104 : 4
		urem_ln104 : 6
		store_ln101 : 3
	State 3
	State 4
		add_ln104_1 : 1
	State 5
		zext_ln104_2 : 1
		mul_ln104_1 : 2
		tmp_1 : 3
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		trunc_ln104 : 1
		switch_ln104 : 2
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		hconv1_local_local_addr : 1
		hconv1_1_local_local_addr : 1
		hconv1_2_local_local_addr : 1
		hconv1_3_local_local_addr : 1
		hconv1_4_local_local_addr : 1
		store_ln104 : 2
		store_ln104 : 2
		store_ln104 : 2
		store_ln104 : 2
		store_ln104 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_254      |    2    |   227   |   214   |
|   fadd   |       grp_fu_259      |    2    |   227   |   214   |
|          |       grp_fu_264      |    2    |   227   |   214   |
|----------|-----------------------|---------|---------|---------|
|   fexp   |       grp_fu_278      |    7    |   324   |   905   |
|----------|-----------------------|---------|---------|---------|
|   urem   |       grp_fu_425      |    0    |   282   |   194   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_269      |    3    |   128   |   135   |
|----------|-----------------------|---------|---------|---------|
|          |   add_ln101_1_fu_307  |    0    |    0    |    20   |
|    add   |    add_ln102_fu_340   |    0    |    0    |    17   |
|          |    add_ln101_fu_359   |    0    |    0    |    10   |
|          |    add_ln104_fu_420   |    0    |    0    |    17   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln101_fu_301   |    0    |    0    |    20   |
|          |   icmp_ln102_fu_316   |    0    |    0    |    17   |
|----------|-----------------------|---------|---------|---------|
| sparsemux|       tmp_fu_388      |    0    |    0    |    31   |
|----------|-----------------------|---------|---------|---------|
|  select  |  select_ln101_fu_322  |    0    |    0    |    10   |
|          | select_ln101_1_fu_365 |    0    |    0    |    3    |
|----------|-----------------------|---------|---------|---------|
|    mul   |   mul_ln104_1_fu_442  |    1    |    0    |    5    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_470      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   fdiv   |       grp_fu_274      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |  zext_ln102_1_fu_330  |    0    |    0    |    0    |
|          |   zext_ln101_fu_372   |    0    |    0    |    0    |
|   zext   |   zext_ln102_fu_384   |    0    |    0    |    0    |
|          |   zext_ln104_fu_436   |    0    |    0    |    0    |
|          |  zext_ln104_2_fu_439  |    0    |    0    |    0    |
|          |  zext_ln104_1_fu_462  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|      tmp_5_fu_376     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|      tmp_1_fu_448     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln104_fu_458  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    18   |   1415  |   2026  |
|----------|-----------------------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|hconv1_1_local_local|    2   |    0   |    0   |    0   |
|hconv1_2_local_local|    2   |    0   |    0   |    0   |
|hconv1_3_local_local|    2   |    0   |    0   |    0   |
|hconv1_4_local_local|    2   |    0   |    0   |    0   |
| hconv1_local_local |    2   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |   10   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  OBRAM_1_addr_reg_519  |   10   |
|  OBRAM_2_addr_reg_524  |   10   |
|  OBRAM_3_addr_reg_529  |   10   |
|  OBRAM_4_addr_reg_534  |   10   |
|  OBRAM_5_addr_reg_539  |   10   |
|   OBRAM_addr_reg_514   |   10   |
|    add_ln104_reg_554   |   10   |
|      div_i_reg_600     |   32   |
|      exp2x_reg_589     |   32   |
|   icmp_ln101_reg_500   |    1   |
|   icmp_ln102_reg_504   |    1   |
|indvar_flatten49_reg_493|   13   |
|        j_reg_486       |    3   |
|        k_reg_479       |   10   |
|      mul_i_reg_575     |   32   |
|  select_ln101_reg_509  |   10   |
|      sub_i_reg_595     |   32   |
|      tmp_1_reg_565     |   11   |
|       tmp_reg_549      |   32   |
|      tmp_s_reg_584     |   32   |
|   trunc_ln104_reg_580  |    3   |
|    x_assign_reg_570    |   32   |
|   zext_ln101_reg_544   |   13   |
|   zext_ln104_reg_560   |   13   |
+------------------------+--------+
|          Total         |   372  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_158 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_164 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_170 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_176 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_182 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_188 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|     grp_fu_425    |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|     grp_fu_470    |  p0  |   3  |  10  |   30   ||    0    ||    14   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   170  ||  3.465  ||    0    ||    77   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   18   |    -   |  1415  |  2026  |    -   |
|   Memory  |   10   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    0   |   77   |    -   |
|  Register |    -   |    -   |    -   |   372  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   10   |   18   |    3   |  1787  |  2103  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
