

================================================================
== Vitis HLS Report for 'v_hcresampler_core_Pipeline_VITIS_LOOP_724_2'
================================================================
* Date:           Fri Nov 15 11:03:03 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.33 ns|  2.542 ns|     1.44 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        5|    32771|  26.670 ns|  0.175 ms|    5|  32771|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_724_2  |        3|    32769|         4|          1|          1|  1 ~ 32767|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     345|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      20|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     230|    -|
|Register         |        -|     -|     166|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     166|     627|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_4_2_8_1_1_U237  |mux_4_2_8_1_1  |        0|   0|  0|  20|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  20|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln724_fu_297_p2               |         +|   0|  0|  20|          13|           1|
    |add_ln846_1_fu_527_p2             |         +|   0|  0|  18|          10|          10|
    |add_ln846_2_fu_521_p2             |         +|   0|  0|  18|          10|          10|
    |add_ln846_fu_511_p2               |         +|   0|  0|  16|           9|           2|
    |add_ln849_1_fu_579_p2             |         +|   0|  0|  18|          10|          10|
    |add_ln849_2_fu_573_p2             |         +|   0|  0|  18|          10|          10|
    |add_ln849_fu_563_p2               |         +|   0|  0|  16|           9|           2|
    |out_x_fu_307_p2                   |         -|   0|  0|  21|          14|          14|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_condition_569                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op109_write_state3   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op127_write_state4   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op52_read_state2     |       and|   0|  0|   2|           1|           1|
    |cmp148_i_fu_323_p2                |      icmp|   0|  0|  20|          13|           1|
    |icmp_ln724_fu_291_p2              |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln732_fu_317_p2              |      icmp|   0|  0|  20|          13|          13|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |filt_res1_fu_599_p3               |    select|   0|  0|  64|           1|          64|
    |p_cast17_i_cast_fu_250_p3         |    select|   0|  0|   2|           1|           2|
    |select_ln814_1_fu_456_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln814_2_fu_463_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln814_3_fu_470_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln814_4_fu_477_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln814_5_fu_484_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln814_fu_449_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln851_fu_610_p3            |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 345|         142|         218|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3      |   9|          2|    1|          2|
    |ap_sig_allocacmp_x_2         |   9|          2|   13|         26|
    |filt_res1_1_out_o            |   9|          2|   64|        128|
    |p_0_0_0480782_i_out_o        |   9|          2|    8|         16|
    |p_0_0_0785_i_out_o           |   9|          2|    8|         16|
    |p_0_0_0_0_0536737_i_out_o    |   9|          2|    8|         16|
    |p_0_1_0_0_0739_i_out_o       |   9|          2|    8|         16|
    |p_0_1_0_0_0744792_i_out_o    |   9|          2|    8|         16|
    |p_0_1_0_0_0747_i_out_o       |   9|          2|    8|         16|
    |p_0_1_0_0_0748795_i_out_o    |   9|          2|    8|         16|
    |p_0_1_0_0_0751_i_out_o       |   9|          2|    8|         16|
    |p_0_2_0_0_0741_i_out_o       |   9|          2|    8|         16|
    |p_out1_o                     |   9|          2|    8|         16|
    |p_out_o                      |   9|          2|    8|         16|
    |pixbuf_y_1_fu_142            |   9|          2|    8|         16|
    |pixbuf_y_21_out_o            |   9|          2|    8|         16|
    |pixbuf_y_2_fu_146            |   9|          2|    8|         16|
    |pixbuf_y_3_fu_150            |   9|          2|    8|         16|
    |pixbuf_y_4_fu_154            |   9|          2|    8|         16|
    |pixbuf_y_5_fu_158            |   9|          2|    8|         16|
    |stream_csc_blk_n             |   9|          2|    1|          2|
    |stream_out_hresampled_blk_n  |   9|          2|    1|          2|
    |stream_out_hresampled_din    |  14|          3|   24|         72|
    |x_fu_138                     |   9|          2|   13|         26|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 230|         51|  254|        532|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |cmp148_i_reg_824                  |   1|   0|    1|          0|
    |cmp148_i_reg_824_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln724_reg_810                |   1|   0|    1|          0|
    |icmp_ln724_reg_810_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln732_reg_820                |   1|   0|    1|          0|
    |odd_col_reg_814                   |   1|   0|    1|          0|
    |odd_col_reg_814_pp0_iter1_reg     |   1|   0|    1|          0|
    |p_cast17_i_cast_reg_805           |   2|   0|    2|          0|
    |pixbuf_y_1_fu_142                 |   8|   0|    8|          0|
    |pixbuf_y_2_fu_146                 |   8|   0|    8|          0|
    |pixbuf_y_3_fu_150                 |   8|   0|    8|          0|
    |pixbuf_y_4_fu_154                 |   8|   0|    8|          0|
    |pixbuf_y_5_fu_158                 |   8|   0|    8|          0|
    |pixbuf_y_6_reg_838                |   8|   0|    8|          0|
    |pixbuf_y_7_reg_844                |   8|   0|    8|          0|
    |pixbuf_y_8_reg_849                |   8|   0|    8|          0|
    |select_ln851_reg_854              |   8|   0|    8|          0|
    |tmp_reg_834                       |   1|   0|    1|          0|
    |x_fu_138                          |  13|   0|   13|          0|
    |tmp_reg_834                       |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 166|  32|  103|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+--------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  v_hcresampler_core_Pipeline_VITIS_LOOP_724_2|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  v_hcresampler_core_Pipeline_VITIS_LOOP_724_2|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  v_hcresampler_core_Pipeline_VITIS_LOOP_724_2|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  v_hcresampler_core_Pipeline_VITIS_LOOP_724_2|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  v_hcresampler_core_Pipeline_VITIS_LOOP_724_2|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  v_hcresampler_core_Pipeline_VITIS_LOOP_724_2|  return value|
|stream_csc_dout                       |   in|   24|     ap_fifo|                                    stream_csc|       pointer|
|stream_csc_num_data_valid             |   in|    5|     ap_fifo|                                    stream_csc|       pointer|
|stream_csc_fifo_cap                   |   in|    5|     ap_fifo|                                    stream_csc|       pointer|
|stream_csc_empty_n                    |   in|    1|     ap_fifo|                                    stream_csc|       pointer|
|stream_csc_read                       |  out|    1|     ap_fifo|                                    stream_csc|       pointer|
|stream_out_hresampled_din             |  out|   24|     ap_fifo|                         stream_out_hresampled|       pointer|
|stream_out_hresampled_num_data_valid  |   in|    5|     ap_fifo|                         stream_out_hresampled|       pointer|
|stream_out_hresampled_fifo_cap        |   in|    5|     ap_fifo|                         stream_out_hresampled|       pointer|
|stream_out_hresampled_full_n          |   in|    1|     ap_fifo|                         stream_out_hresampled|       pointer|
|stream_out_hresampled_write           |  out|    1|     ap_fifo|                         stream_out_hresampled|       pointer|
|pixbuf_y_19                           |   in|    8|     ap_none|                                   pixbuf_y_19|        scalar|
|pixbuf_y_18                           |   in|    8|     ap_none|                                   pixbuf_y_18|        scalar|
|pixbuf_y_17                           |   in|    8|     ap_none|                                   pixbuf_y_17|        scalar|
|pixbuf_y                              |   in|    8|     ap_none|                                      pixbuf_y|        scalar|
|p_0_0_0_0_0536742_lcssa768_i          |   in|    8|     ap_none|                  p_0_0_0_0_0536742_lcssa768_i|        scalar|
|loopWidth                             |   in|   13|     ap_none|                                     loopWidth|        scalar|
|p_cast17_i                            |   in|    1|     ap_none|                                    p_cast17_i|        scalar|
|select_ln685                          |   in|    2|     ap_none|                                  select_ln685|        scalar|
|zext_ln720                            |   in|   12|     ap_none|                                    zext_ln720|        scalar|
|p_read                                |   in|    1|     ap_none|                                        p_read|        scalar|
|pixbuf_y_24_out                       |  out|    8|      ap_vld|                               pixbuf_y_24_out|       pointer|
|pixbuf_y_24_out_ap_vld                |  out|    1|      ap_vld|                               pixbuf_y_24_out|       pointer|
|pixbuf_y_23_out                       |  out|    8|      ap_vld|                               pixbuf_y_23_out|       pointer|
|pixbuf_y_23_out_ap_vld                |  out|    1|      ap_vld|                               pixbuf_y_23_out|       pointer|
|pixbuf_y_22_out                       |  out|    8|      ap_vld|                               pixbuf_y_22_out|       pointer|
|pixbuf_y_22_out_ap_vld                |  out|    1|      ap_vld|                               pixbuf_y_22_out|       pointer|
|pixbuf_y_21_out_i                     |   in|    8|     ap_ovld|                               pixbuf_y_21_out|       pointer|
|pixbuf_y_21_out_o                     |  out|    8|     ap_ovld|                               pixbuf_y_21_out|       pointer|
|pixbuf_y_21_out_o_ap_vld              |  out|    1|     ap_ovld|                               pixbuf_y_21_out|       pointer|
|pixbuf_y_20_out                       |  out|    8|      ap_vld|                               pixbuf_y_20_out|       pointer|
|pixbuf_y_20_out_ap_vld                |  out|    1|      ap_vld|                               pixbuf_y_20_out|       pointer|
|p_0_1_0_0_0748795_i_out_i             |   in|    8|     ap_ovld|                       p_0_1_0_0_0748795_i_out|       pointer|
|p_0_1_0_0_0748795_i_out_o             |  out|    8|     ap_ovld|                       p_0_1_0_0_0748795_i_out|       pointer|
|p_0_1_0_0_0748795_i_out_o_ap_vld      |  out|    1|     ap_ovld|                       p_0_1_0_0_0748795_i_out|       pointer|
|p_0_1_0_0_0744792_i_out_i             |   in|    8|     ap_ovld|                       p_0_1_0_0_0744792_i_out|       pointer|
|p_0_1_0_0_0744792_i_out_o             |  out|    8|     ap_ovld|                       p_0_1_0_0_0744792_i_out|       pointer|
|p_0_1_0_0_0744792_i_out_o_ap_vld      |  out|    1|     ap_ovld|                       p_0_1_0_0_0744792_i_out|       pointer|
|p_out_i                               |   in|    8|     ap_ovld|                                         p_out|       pointer|
|p_out_o                               |  out|    8|     ap_ovld|                                         p_out|       pointer|
|p_out_o_ap_vld                        |  out|    1|     ap_ovld|                                         p_out|       pointer|
|p_out1_i                              |   in|    8|     ap_ovld|                                        p_out1|       pointer|
|p_out1_o                              |  out|    8|     ap_ovld|                                        p_out1|       pointer|
|p_out1_o_ap_vld                       |  out|    1|     ap_ovld|                                        p_out1|       pointer|
|p_0_0_0785_i_out_i                    |   in|    8|     ap_ovld|                              p_0_0_0785_i_out|       pointer|
|p_0_0_0785_i_out_o                    |  out|    8|     ap_ovld|                              p_0_0_0785_i_out|       pointer|
|p_0_0_0785_i_out_o_ap_vld             |  out|    1|     ap_ovld|                              p_0_0_0785_i_out|       pointer|
|p_0_0_0480782_i_out_i                 |   in|    8|     ap_ovld|                           p_0_0_0480782_i_out|       pointer|
|p_0_0_0480782_i_out_o                 |  out|    8|     ap_ovld|                           p_0_0_0480782_i_out|       pointer|
|p_0_0_0480782_i_out_o_ap_vld          |  out|    1|     ap_ovld|                           p_0_0_0480782_i_out|       pointer|
|p_0_1_0_0_0751_i_out_i                |   in|    8|     ap_ovld|                          p_0_1_0_0_0751_i_out|       pointer|
|p_0_1_0_0_0751_i_out_o                |  out|    8|     ap_ovld|                          p_0_1_0_0_0751_i_out|       pointer|
|p_0_1_0_0_0751_i_out_o_ap_vld         |  out|    1|     ap_ovld|                          p_0_1_0_0_0751_i_out|       pointer|
|p_0_1_0_0_0747_i_out_i                |   in|    8|     ap_ovld|                          p_0_1_0_0_0747_i_out|       pointer|
|p_0_1_0_0_0747_i_out_o                |  out|    8|     ap_ovld|                          p_0_1_0_0_0747_i_out|       pointer|
|p_0_1_0_0_0747_i_out_o_ap_vld         |  out|    1|     ap_ovld|                          p_0_1_0_0_0747_i_out|       pointer|
|p_0_2_0_0_0741_i_out_i                |   in|    8|     ap_ovld|                          p_0_2_0_0_0741_i_out|       pointer|
|p_0_2_0_0_0741_i_out_o                |  out|    8|     ap_ovld|                          p_0_2_0_0_0741_i_out|       pointer|
|p_0_2_0_0_0741_i_out_o_ap_vld         |  out|    1|     ap_ovld|                          p_0_2_0_0_0741_i_out|       pointer|
|p_0_1_0_0_0739_i_out_i                |   in|    8|     ap_ovld|                          p_0_1_0_0_0739_i_out|       pointer|
|p_0_1_0_0_0739_i_out_o                |  out|    8|     ap_ovld|                          p_0_1_0_0_0739_i_out|       pointer|
|p_0_1_0_0_0739_i_out_o_ap_vld         |  out|    1|     ap_ovld|                          p_0_1_0_0_0739_i_out|       pointer|
|p_0_0_0_0_0536737_i_out_i             |   in|    8|     ap_ovld|                       p_0_0_0_0_0536737_i_out|       pointer|
|p_0_0_0_0_0536737_i_out_o             |  out|    8|     ap_ovld|                       p_0_0_0_0_0536737_i_out|       pointer|
|p_0_0_0_0_0536737_i_out_o_ap_vld      |  out|    1|     ap_ovld|                       p_0_0_0_0_0536737_i_out|       pointer|
|filt_res1_1_out_i                     |   in|   64|     ap_ovld|                               filt_res1_1_out|       pointer|
|filt_res1_1_out_o                     |  out|   64|     ap_ovld|                               filt_res1_1_out|       pointer|
|filt_res1_1_out_o_ap_vld              |  out|    1|     ap_ovld|                               filt_res1_1_out|       pointer|
+--------------------------------------+-----+-----+------------+----------------------------------------------+--------------+

