# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../peripheral_uart/peripheral_uart.srcs/sources_1/new/edgedet.v" \
"../../../../Atfox_exTensible_Interface.srcs/sources_1/imports/new/real_time.v" \

sv xil_defaultlib  \
"../../../../Atfox_exTensible_Interface.srcs/sources_1/new/Atfox_exTensible_Interface.sv" \
"../../../../../peripheral_uart/peripheral_uart.srcs/sources_1/new/RX_controller.v" \
"../../../../../peripheral_uart/peripheral_uart.srcs/sources_1/new/TX_controller.v" \
"../../../../../peripheral_uart/peripheral_uart.srcs/sources_1/new/baudrate_generator.sv" \
"../../../../Atfox_exTensible_Interface.srcs/sim_1/imports/new/ram.sv" \
"../../../../../fifo_sync/fifo_sync.srcs/sources_1/new/sync_fifo.sv" \
"../../../../../peripheral_uart/peripheral_uart.srcs/sources_1/new/uart_peripheral.sv" \
"../../../../Atfox_exTensible_Interface.srcs/sim_1/new/ATI_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
