
==============================================================================
XRT Build Version: 2.12.0 (Vitis)
       Build Date: 2021-08-25 21:54:07
          Hash ID: fd8487c065ba77b7e2d8f160f1d53acd8724a1ea
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2021.2) on 2021-10-14-04:41:01
   Version:                2.12.0
   Kernels:                matmul
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          4eb97ae9-73fd-46f4-424d-3f2c36833173
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           BUILD_METADATA, EMBEDDED_METADATA, DEBUG_DATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx.com
   Board:                  xd
   Name:                   xilinx_zc706_base_202120_1
   Version:                202120.1
   Generated Version:      Vivado 2021.2 (SW Build: 3367213)
   Created:                Thu Jun 16 10:14:04 2022
   FPGA Device:            xc7z045ffg900
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:zc706:1.4
   Board Part:             xilinx.com:zc706:part0:1.4
   Platform VBNV:          <not defined>
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   Name:         HP0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HP1
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x1
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HP2
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x2
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         HP3
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0x3
   Address Size: 0x100000000000
   Bank Used:    Yes
==============================================================================
Kernel: matmul

Definition
----------
   Signature: matmul (void* in1, void* in2, void* out_r)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x34
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        matmul_1
   Base Address: 0x0

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HP0 (MEM_DDR4)

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HP0 (MEM_DDR4)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM0
   Memory:            HP0 (MEM_DDR4)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2021.2 - 2021-10-14-04:41:01 (SW BUILD: 3363252)
   Command Line:  v++ --advanced.misc solution_name=link --advanced.param compiler.addOutputTypes=sd_card --config binary_container_1-link.cfg --connectivity.nk matmul:1:matmul_1 --debug --input_files ../../matmul_kernels/Emulation-SW/build/matmul.xo --link --log_dir binary_container_1.build/logs --messageDb binary_container_1.mdb --optimize 0 --output binary_container_1.xclbin --platform /home/mdu/Desktop/first_proj/xilinx_zc706_base/platform_repo/xilinx_zc706_base_202120_1/export/xilinx_zc706_base_202120_1/xilinx_zc706_base_202120_1.xpfm --report_dir binary_container_1.build/reports --report_level 0 --save-temps --target sw_emu --temp_dir binary_container_1.build 
   Options:       --advanced.misc solution_name=link
                  --advanced.param compiler.addOutputTypes=sd_card
                  --config binary_container_1-link.cfg
                  --connectivity.nk matmul:1:matmul_1
                  --debug
                  --input_files ../../matmul_kernels/Emulation-SW/build/matmul.xo
                  --link
                  --log_dir binary_container_1.build/logs
                  --messageDb binary_container_1.mdb
                  --optimize 0
                  --output binary_container_1.xclbin
                  --platform /home/mdu/Desktop/first_proj/xilinx_zc706_base/platform_repo/xilinx_zc706_base_202120_1/export/xilinx_zc706_base_202120_1/xilinx_zc706_base_202120_1.xpfm
                  --report_dir binary_container_1.build/reports
                  --report_level 0
                  --save-temps
                  --target sw_emu
                  --temp_dir binary_container_1.build 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
