-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "05/21/2019 10:39:16"

-- 
-- Device: Altera EP3C16F484C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	top IS
    PORT (
	ecg_sclk : IN std_logic;
	ecg_ss_n : IN std_logic;
	ecg_mosi : IN std_logic;
	ecg_rx_req : IN std_logic;
	ecg_st_load_en : IN std_logic;
	ecg_st_load_trdy : IN std_logic;
	ecg_st_load_rrdy : IN std_logic;
	ecg_st_load_roe : IN std_logic;
	ecg_tx_load_en : IN std_logic;
	ecg_tx_load_data : IN std_logic_vector(23 DOWNTO 0);
	ecg_trdy : BUFFER std_logic;
	ecg_rrdy : BUFFER std_logic;
	ecg_roe : BUFFER std_logic;
	ecg_busy : OUT std_logic;
	ecg_miso : OUT std_logic;
	fir_clk : IN std_logic;
	ecg_fir_ast_sink_error : IN std_logic_vector(1 DOWNTO 0);
	ecg_fir_ast_source_valid : OUT std_logic;
	ecg_fir_ast_source_error : OUT std_logic_vector(1 DOWNTO 0);
	rec_sclk : IN std_logic;
	rec_ss_n : IN std_logic;
	rec_mosi : IN std_logic;
	rec_rx_req : IN std_logic;
	rec_st_load_en : IN std_logic;
	rec_st_load_trdy : IN std_logic;
	rec_st_load_rrdy : IN std_logic;
	rec_st_load_roe : IN std_logic;
	rec_trdy : BUFFER std_logic;
	rec_rrdy : BUFFER std_logic;
	rec_roe : BUFFER std_logic;
	rec_rx_data : OUT std_logic_vector(23 DOWNTO 0);
	rec_busy : OUT std_logic;
	rec_miso : OUT std_logic;
	rec_ch1 : BUFFER std_logic;
	rec_ch2 : BUFFER std_logic;
	i2s_clk : IN std_logic;
	i2s_bclk : IN std_logic;
	i2s_lrclk : IN std_logic;
	i2s_adc_data : IN std_logic;
	i2s_l_led_out : OUT std_logic_vector(31 DOWNTO 0);
	i2s_r_led_out : OUT std_logic_vector(31 DOWNTO 0);
	i2s_l_fir_ast_sink_error : IN std_logic_vector(1 DOWNTO 0);
	i2s_l_fir_ast_source_valid : OUT std_logic;
	i2s_l_fir_ast_source_error : OUT std_logic_vector(1 DOWNTO 0);
	i2s_r_fir_ast_sink_error : IN std_logic_vector(1 DOWNTO 0);
	i2s_r_fir_ast_source_valid : OUT std_logic;
	i2s_r_fir_ast_source_error : OUT std_logic_vector(1 DOWNTO 0)
	);
END top;

-- Design Ports Information
-- ecg_st_load_en	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_trdy	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_rrdy	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_roe	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_busy	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_miso	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_fir_ast_sink_error[1]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_fir_ast_source_valid	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_fir_ast_source_error[0]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_fir_ast_source_error[1]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_st_load_en	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_trdy	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rrdy	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_roe	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[0]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[2]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[3]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[4]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[5]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[6]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[7]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[8]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[9]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[10]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[11]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[12]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[13]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[14]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[15]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[16]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[17]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[18]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[19]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[20]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[21]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[22]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_data[23]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_busy	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_miso	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_ch1	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_ch2	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[0]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[1]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[2]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[3]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[4]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[5]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[6]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[7]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[8]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[9]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[10]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[11]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[12]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[13]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[14]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[15]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[16]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[17]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[18]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[19]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[20]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[21]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[22]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[23]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[24]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[25]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[26]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[27]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[28]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[29]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[30]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_led_out[31]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[0]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[1]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[2]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[3]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[4]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[5]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[6]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[7]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[8]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[9]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[10]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[11]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[12]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[13]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[14]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[15]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[16]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[17]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[18]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[19]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[20]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[21]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[22]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[23]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[24]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[25]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[26]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[27]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[28]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[29]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[30]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_led_out[31]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_fir_ast_sink_error[1]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_fir_ast_source_valid	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_fir_ast_source_error[0]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_fir_ast_source_error[1]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_fir_ast_sink_error[1]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_fir_ast_source_valid	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_fir_ast_source_error[0]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_fir_ast_source_error[1]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_ss_n	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_ss_n	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fir_clk	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_rx_req	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_mosi	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_sclk	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_mosi	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_sclk	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_en	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_st_load_trdy	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_rx_req	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_st_load_rrdy	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_st_load_roe	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_fir_ast_sink_error[0]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_st_load_trdy	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_st_load_rrdy	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rec_st_load_roe	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_lrclk	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_l_fir_ast_sink_error[0]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_r_fir_ast_sink_error[0]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[23]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[22]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[21]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[20]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[19]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[18]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[17]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_clk	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_adc_data	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[16]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[15]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i2s_bclk	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[14]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[13]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[12]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[11]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[9]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[8]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[7]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[6]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[5]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[4]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[3]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[2]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[1]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ecg_tx_load_data[0]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF top IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_ecg_sclk : std_logic;
SIGNAL ww_ecg_ss_n : std_logic;
SIGNAL ww_ecg_mosi : std_logic;
SIGNAL ww_ecg_rx_req : std_logic;
SIGNAL ww_ecg_st_load_en : std_logic;
SIGNAL ww_ecg_st_load_trdy : std_logic;
SIGNAL ww_ecg_st_load_rrdy : std_logic;
SIGNAL ww_ecg_st_load_roe : std_logic;
SIGNAL ww_ecg_tx_load_en : std_logic;
SIGNAL ww_ecg_tx_load_data : std_logic_vector(23 DOWNTO 0);
SIGNAL ww_ecg_trdy : std_logic;
SIGNAL ww_ecg_rrdy : std_logic;
SIGNAL ww_ecg_roe : std_logic;
SIGNAL ww_ecg_busy : std_logic;
SIGNAL ww_ecg_miso : std_logic;
SIGNAL ww_fir_clk : std_logic;
SIGNAL ww_ecg_fir_ast_sink_error : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ecg_fir_ast_source_valid : std_logic;
SIGNAL ww_ecg_fir_ast_source_error : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_rec_sclk : std_logic;
SIGNAL ww_rec_ss_n : std_logic;
SIGNAL ww_rec_mosi : std_logic;
SIGNAL ww_rec_rx_req : std_logic;
SIGNAL ww_rec_st_load_en : std_logic;
SIGNAL ww_rec_st_load_trdy : std_logic;
SIGNAL ww_rec_st_load_rrdy : std_logic;
SIGNAL ww_rec_st_load_roe : std_logic;
SIGNAL ww_rec_trdy : std_logic;
SIGNAL ww_rec_rrdy : std_logic;
SIGNAL ww_rec_roe : std_logic;
SIGNAL ww_rec_rx_data : std_logic_vector(23 DOWNTO 0);
SIGNAL ww_rec_busy : std_logic;
SIGNAL ww_rec_miso : std_logic;
SIGNAL ww_rec_ch1 : std_logic;
SIGNAL ww_rec_ch2 : std_logic;
SIGNAL ww_i2s_clk : std_logic;
SIGNAL ww_i2s_bclk : std_logic;
SIGNAL ww_i2s_lrclk : std_logic;
SIGNAL ww_i2s_adc_data : std_logic;
SIGNAL ww_i2s_l_led_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_i2s_r_led_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_i2s_l_fir_ast_sink_error : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_i2s_l_fir_ast_source_valid : std_logic;
SIGNAL ww_i2s_l_fir_ast_source_error : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_i2s_r_fir_ast_sink_error : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_i2s_r_fir_ast_source_valid : std_logic;
SIGNAL ww_i2s_r_fir_ast_source_error : std_logic_vector(1 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \ecg_spi_ports|process_1~9clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ecg_spi_ports|process_1~1clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rec_spi_ports|process_1~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \fir_clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \i2s_clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~4\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~5\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~6\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~7\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~8\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~9\ : std_logic;
SIGNAL \ecg_st_load_en~input_o\ : std_logic;
SIGNAL \ecg_fir_ast_sink_error[1]~input_o\ : std_logic;
SIGNAL \rec_st_load_en~input_o\ : std_logic;
SIGNAL \i2s_l_fir_ast_sink_error[1]~input_o\ : std_logic;
SIGNAL \i2s_r_fir_ast_sink_error[1]~input_o\ : std_logic;
SIGNAL \ecg_miso~output_o\ : std_logic;
SIGNAL \rec_miso~output_o\ : std_logic;
SIGNAL \ecg_trdy~output_o\ : std_logic;
SIGNAL \ecg_rrdy~output_o\ : std_logic;
SIGNAL \ecg_roe~output_o\ : std_logic;
SIGNAL \ecg_busy~output_o\ : std_logic;
SIGNAL \ecg_fir_ast_source_valid~output_o\ : std_logic;
SIGNAL \ecg_fir_ast_source_error[0]~output_o\ : std_logic;
SIGNAL \ecg_fir_ast_source_error[1]~output_o\ : std_logic;
SIGNAL \rec_trdy~output_o\ : std_logic;
SIGNAL \rec_rrdy~output_o\ : std_logic;
SIGNAL \rec_roe~output_o\ : std_logic;
SIGNAL \rec_rx_data[0]~output_o\ : std_logic;
SIGNAL \rec_rx_data[1]~output_o\ : std_logic;
SIGNAL \rec_rx_data[2]~output_o\ : std_logic;
SIGNAL \rec_rx_data[3]~output_o\ : std_logic;
SIGNAL \rec_rx_data[4]~output_o\ : std_logic;
SIGNAL \rec_rx_data[5]~output_o\ : std_logic;
SIGNAL \rec_rx_data[6]~output_o\ : std_logic;
SIGNAL \rec_rx_data[7]~output_o\ : std_logic;
SIGNAL \rec_rx_data[8]~output_o\ : std_logic;
SIGNAL \rec_rx_data[9]~output_o\ : std_logic;
SIGNAL \rec_rx_data[10]~output_o\ : std_logic;
SIGNAL \rec_rx_data[11]~output_o\ : std_logic;
SIGNAL \rec_rx_data[12]~output_o\ : std_logic;
SIGNAL \rec_rx_data[13]~output_o\ : std_logic;
SIGNAL \rec_rx_data[14]~output_o\ : std_logic;
SIGNAL \rec_rx_data[15]~output_o\ : std_logic;
SIGNAL \rec_rx_data[16]~output_o\ : std_logic;
SIGNAL \rec_rx_data[17]~output_o\ : std_logic;
SIGNAL \rec_rx_data[18]~output_o\ : std_logic;
SIGNAL \rec_rx_data[19]~output_o\ : std_logic;
SIGNAL \rec_rx_data[20]~output_o\ : std_logic;
SIGNAL \rec_rx_data[21]~output_o\ : std_logic;
SIGNAL \rec_rx_data[22]~output_o\ : std_logic;
SIGNAL \rec_rx_data[23]~output_o\ : std_logic;
SIGNAL \rec_busy~output_o\ : std_logic;
SIGNAL \rec_ch1~output_o\ : std_logic;
SIGNAL \rec_ch2~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[0]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[1]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[2]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[3]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[4]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[5]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[6]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[7]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[8]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[9]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[10]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[11]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[12]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[13]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[14]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[15]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[16]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[17]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[18]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[19]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[20]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[21]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[22]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[23]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[24]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[25]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[26]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[27]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[28]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[29]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[30]~output_o\ : std_logic;
SIGNAL \i2s_l_led_out[31]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[0]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[1]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[2]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[3]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[4]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[5]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[6]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[7]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[8]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[9]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[10]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[11]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[12]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[13]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[14]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[15]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[16]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[17]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[18]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[19]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[20]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[21]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[22]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[23]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[24]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[25]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[26]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[27]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[28]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[29]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[30]~output_o\ : std_logic;
SIGNAL \i2s_r_led_out[31]~output_o\ : std_logic;
SIGNAL \i2s_l_fir_ast_source_valid~output_o\ : std_logic;
SIGNAL \i2s_l_fir_ast_source_error[0]~output_o\ : std_logic;
SIGNAL \i2s_l_fir_ast_source_error[1]~output_o\ : std_logic;
SIGNAL \i2s_r_fir_ast_source_valid~output_o\ : std_logic;
SIGNAL \i2s_r_fir_ast_source_error[0]~output_o\ : std_logic;
SIGNAL \i2s_r_fir_ast_source_error[1]~output_o\ : std_logic;
SIGNAL \ecg_sclk~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[1]~feeder_combout\ : std_logic;
SIGNAL \ecg_ss_n~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[2]~0_combout\ : std_logic;
SIGNAL \ecg_mosi~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|rd_add~0_combout\ : std_logic;
SIGNAL \ecg_spi_ports|rd_add~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|rd_add~q\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[4]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[7]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[8]~feeder_combout\ : std_logic;
SIGNAL \ecg_tx_load_en~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|process_1~1_combout\ : std_logic;
SIGNAL \ecg_st_load_trdy~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|process_1~2_combout\ : std_logic;
SIGNAL \ecg_spi_ports|trdy~1_combout\ : std_logic;
SIGNAL \ecg_spi_ports|wr_add~0_combout\ : std_logic;
SIGNAL \ecg_spi_ports|wr_add~q\ : std_logic;
SIGNAL \ecg_spi_ports|process_1~0_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[10]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[11]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[12]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[13]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[14]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[15]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[17]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[18]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[20]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[21]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[22]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[25]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[26]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[27]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[29]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[30]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|bit_cnt[32]~feeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|trdy~7_combout\ : std_logic;
SIGNAL \ecg_spi_ports|trdy~3_combout\ : std_logic;
SIGNAL \ecg_spi_ports|trdy~0_combout\ : std_logic;
SIGNAL \ecg_spi_ports|trdy~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|trdy~2_combout\ : std_logic;
SIGNAL \ecg_st_load_roe~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|process_1~5_combout\ : std_logic;
SIGNAL \ecg_spi_ports|roe~1_combout\ : std_logic;
SIGNAL \ecg_spi_ports|roe~6_combout\ : std_logic;
SIGNAL \ecg_st_load_rrdy~input_o\ : std_logic;
SIGNAL \ecg_rx_req~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|process_1~4_combout\ : std_logic;
SIGNAL \ecg_spi_ports|rrdy~1_combout\ : std_logic;
SIGNAL \ecg_spi_ports|process_1~3_combout\ : std_logic;
SIGNAL \ecg_spi_ports|rrdy~6_combout\ : std_logic;
SIGNAL \ecg_spi_ports|rrdy~3_combout\ : std_logic;
SIGNAL \ecg_spi_ports|rrdy~0_combout\ : std_logic;
SIGNAL \ecg_spi_ports|rrdy~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|rrdy~2_combout\ : std_logic;
SIGNAL \ecg_spi_ports|roe~7_combout\ : std_logic;
SIGNAL \ecg_spi_ports|roe~3_combout\ : std_logic;
SIGNAL \ecg_spi_ports|roe~0_combout\ : std_logic;
SIGNAL \ecg_spi_ports|roe~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|roe~2_combout\ : std_logic;
SIGNAL \ecg_spi_ports|miso~0_combout\ : std_logic;
SIGNAL \ecg_spi_ports|miso~1_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[23]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|process_1~1clkctrl_outclk\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[23]~1_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[22]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[22]~5_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[21]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[21]~9_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[20]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[20]~13_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[19]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[19]~17_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[18]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[18]~21_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[16]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[16]~29_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[14]~input_o\ : std_logic;
SIGNAL \ecg_tx_load_data[13]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[13]~41_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[12]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[12]~45_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[11]~input_o\ : std_logic;
SIGNAL \ecg_tx_load_data[9]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[9]~57_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[8]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[8]~61_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[7]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[7]~65_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[6]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[6]~69_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[4]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[4]~77_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[3]~input_o\ : std_logic;
SIGNAL \ecg_tx_load_data[2]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[2]~85_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[1]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[1]~89_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[0]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[0]~93_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[0]~95_combout\ : std_logic;
SIGNAL \ecg_spi_ports|process_1~7_combout\ : std_logic;
SIGNAL \ecg_spi_ports|process_1~6_combout\ : std_logic;
SIGNAL \ecg_spi_ports|process_1~8_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[0]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[0]~94_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[1]~91_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[1]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[1]~90_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[2]~87_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[2]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[2]~86_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[3]~81_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[3]~83_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[3]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[3]~82_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[4]~79_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[4]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[4]~78_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[5]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[5]~73_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[5]~75_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[5]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[5]~74_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[6]~71_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[6]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[6]~70_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[7]~67_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[7]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[7]~66_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[8]~63_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[8]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[8]~62_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[9]~59_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[9]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[9]~58_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[10]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[10]~53_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[10]~55_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[10]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[10]~54_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[11]~49_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[11]~51_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[11]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[11]~50_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[12]~47_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[12]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[12]~46_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[13]~43_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[13]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[13]~42_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[14]~37_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[14]~39_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[14]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[14]~38_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[15]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[15]~33_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[15]~35_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[15]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[15]~34_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[16]~31_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[16]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[16]~30_combout\ : std_logic;
SIGNAL \ecg_tx_load_data[17]~input_o\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[17]~25_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[17]~27_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[17]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[17]~26_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[18]~23_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[18]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[18]~22_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[19]~19_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[19]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[19]~18_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[20]~15_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[20]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[20]~14_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[21]~11_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[21]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[21]~10_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[22]~7_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[22]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[22]~6_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[23]~3_combout\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[23]~_emulated_q\ : std_logic;
SIGNAL \ecg_spi_ports|tx_buf[23]~2_combout\ : std_logic;
SIGNAL \ecg_spi_ports|miso~2_combout\ : std_logic;
SIGNAL \ecg_spi_ports|miso~3_combout\ : std_logic;
SIGNAL \ecg_spi_ports|miso~4_combout\ : std_logic;
SIGNAL \ecg_spi_ports|miso~reg0_q\ : std_logic;
SIGNAL \ecg_spi_ports|miso~enfeeder_combout\ : std_logic;
SIGNAL \ecg_spi_ports|miso~en_q\ : std_logic;
SIGNAL \rec_sclk~input_o\ : std_logic;
SIGNAL \rec_ss_n~input_o\ : std_logic;
SIGNAL \rec_mosi~input_o\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[1]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[2]~0_combout\ : std_logic;
SIGNAL \rec_spi_ports|ch_add2~0_combout\ : std_logic;
SIGNAL \rec_spi_ports|ch_add2~q\ : std_logic;
SIGNAL \fir_clk~input_o\ : std_logic;
SIGNAL \fir_clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~22_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~1_cout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~23_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~1\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~2_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~22_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~3\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~4_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~21_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~12_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~5\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~6_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~20_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~7\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~8_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~13\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~14_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~19_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~9\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~10_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~15\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~16_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~18_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~11\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~12_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~17\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~18_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~17_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~13\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~14_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~16_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~19\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~20_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0_combout\ : std_logic;
SIGNAL \i2s_lrclk~input_o\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~1_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~8_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~1\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~2_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~3\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~4_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~10_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~5\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~6_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~12_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~7\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~8_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~13\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~14_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~9\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~10_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~1_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~15\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~16_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~11\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~12_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~17\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~18_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~13\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~14_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~19\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[9]~20_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~15\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~16_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~2_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~3_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~7_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0]~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~q\ : std_logic;
SIGNAL \i2s_clk~input_o\ : std_logic;
SIGNAL \i2s_clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \i2s_adc_data~input_o\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[0]~feeder_combout\ : std_logic;
SIGNAL \i2s_bclk~input_o\ : std_logic;
SIGNAL \i2s_ports|zbclk~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|zbclk~q\ : std_logic;
SIGNAL \i2s_ports|zzbclk~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|zzbclk~q\ : std_logic;
SIGNAL \i2s_ports|zzzbclk~q\ : std_logic;
SIGNAL \i2s_ports|pos_edge~0_combout\ : std_logic;
SIGNAL \i2s_ports|pos_edge~q\ : std_logic;
SIGNAL \i2s_ports|r_get_data~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~9_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~_Duplicate_29\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~10_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~11\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~12_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~13\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~14_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~15\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~16_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~17\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~18_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~19\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~20_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~21\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~22_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~23\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~24_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~25\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[9]~26_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~9_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~27_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~10_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~9_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~11\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~12_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~10\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~11_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~8_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~25_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~24_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~1_cout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~2_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~3\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~4_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~5\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~6_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~9\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~10_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~7\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~8_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~11\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~12_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~9\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~10_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~13\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~14_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~11\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~12_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~15\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~16_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~13\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~14_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~17\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~18_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~15\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~16_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~19\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~20_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~17\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~18_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~21\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[10]~22_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~19\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~20_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~6_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~13\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~14_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~12\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~13_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~15\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~16_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~8_cout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~9_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~15_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~17\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~18_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~10\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~12_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~16\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~17_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~13\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~14_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~19\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~20_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~19_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~21\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~22_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~15\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~16_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~20\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~21_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~17\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~18_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~23\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~24_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~23_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~19\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[9]~20_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~25\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[9]~26_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~24\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[9]~25_combout\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[1]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][1]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][1]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][1]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][1]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[2]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[3]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[4]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[5]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[6]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[7]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[8]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[9]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[10]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[11]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[12]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[13]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[14]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[15]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[16]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[17]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][17]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][17]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][17]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][17]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[18]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][18]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][18]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][18]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][18]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[19]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][19]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][19]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][19]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][19]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[20]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][20]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][20]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][20]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][20]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[21]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][21]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][21]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][21]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][21]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[22]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][22]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][22]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][22]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][22]~q\ : std_logic;
SIGNAL \i2s_ports|r_sr_in[23]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][23]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][23]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~_Duplicate_3feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~_Duplicate_3\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][23]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][23]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][2]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][2]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~_Duplicate_4feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~_Duplicate_4\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][2]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][2]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][3]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][3]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][3]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][3]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][4]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][4]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][4]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][4]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][5]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][5]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][5]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][5]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][6]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][6]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][6]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][6]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][7]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][7]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~_Duplicate_1\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][7]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][7]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][8]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][8]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][8]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][8]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][9]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][9]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][9]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][9]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][10]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][10]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][10]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][10]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][11]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][11]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][11]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][11]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][12]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][12]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][12]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][12]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][13]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][13]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][13]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][13]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][14]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][14]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][14]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][14]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][15]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][15]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][15]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][15]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][16]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][16]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~_Duplicate_2feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~_Duplicate_2\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][16]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][16]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~42_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~1_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[3][0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[3][0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[2][0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[2][0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~3_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~4_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~1_cout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~2_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~3\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~4_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~5\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~6_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~7\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~8_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~9\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~10_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~11\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~12_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~2\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~1_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~13\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~14_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~2\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~1_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~15\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~16_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~2\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~1_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~17\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~18_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~2\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~1_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~19\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~20_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~2\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~1_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~21\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~22_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~44_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~45\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~46_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~48_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~49\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~50_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~52_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~53\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~54_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~56_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~57\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~58_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~60_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~61\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~62_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~64_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~65\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~66_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~68_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~69\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~70_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~72_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~73\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~74_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~76_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~77\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~78_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~80_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~81\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~82_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~84_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~85\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~86_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~88_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~89\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~90_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~92_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~93\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~94_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~96_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~97\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~98_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~100_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~101\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~102_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~104_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~105\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~106_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~108_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~109\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~110_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~112_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~113\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~114_combout\ : std_logic;
SIGNAL \rec_spi_ports|ch_add1~0_combout\ : std_logic;
SIGNAL \rec_spi_ports|ch_add1~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~22_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~1_cout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~23_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~1\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~2_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~22_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~3\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~4_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~21_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~12_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~5\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~6_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~20_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~7\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~8_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~13\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~14_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~19_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~15\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~16_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~9\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~10_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~18_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~17\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~18_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~11\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~12_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~17_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~13\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~14_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~16_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~19\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~20_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[0]~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~1\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~2_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~8_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~3\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~4_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~10_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~5\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~6_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~12_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~7\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~8_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~13\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~14_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~9\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~10_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~15\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~16_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~11\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~12_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~17\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~18_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~13\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~14_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~19\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[9]~20_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~15\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~16_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~1_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~2_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~3_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~7_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[0]~7_combout\ : std_logic;
SIGNAL \ecg_spi_ports|process_1~9_combout\ : std_logic;
SIGNAL \ecg_spi_ports|process_1~9clkctrl_outclk\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_1\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~9_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~10_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~11\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~12_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~13\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~14_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~15\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~16_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~17\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~18_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~19\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~20_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~21\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~22_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~23\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~24_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~25\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[9]~26_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~9_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~27_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~10_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~9_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~11\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~12_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~10\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~11_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~8_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~25_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~24_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~1_cout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~2_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~3\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~4_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~5\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~6_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~9\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~10_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~7\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~8_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~11\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~12_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~9\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~10_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~13\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~14_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~11\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~12_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~15\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~16_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~13\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~14_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~17\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~18_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~15\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~16_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~19\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~20_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~17\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~18_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~21\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[10]~22_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~19\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~20_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~6_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~13\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~14_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~12\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~13_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~15\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~16_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~8_cout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~9_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~15_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~10\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~12_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~17\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~18_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~16\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~17_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~19\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~20_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~13\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~14_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~19_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~15\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~16_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~21\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~22_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~20\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~21_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~23\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~24_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~17\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~18_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~23_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~19\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[9]~20_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~25\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[9]~26_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~24\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[9]~25_combout\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[1]~8_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][1]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][1]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][1]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[17]~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][17]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][17]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][17]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[18]~1_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][18]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][18]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][18]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[19]~2_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][19]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~_Duplicate_3feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~_Duplicate_3\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][19]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][19]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[20]~3_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][20]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][20]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][20]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[21]~4_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][21]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~_Duplicate_4feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~_Duplicate_4\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][21]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][21]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[22]~5_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][22]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][22]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][22]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[23]~6_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][23]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~_Duplicate_5feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~_Duplicate_5\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][23]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][23]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[2]~9_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][2]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][2]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][2]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[3]~10_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][3]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][3]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][3]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[4]~11_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][4]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][4]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][4]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[5]~12_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][5]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][5]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][5]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[6]~13_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][6]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][6]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][6]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[7]~14_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][7]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][7]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][7]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[8]~15_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][8]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][8]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][8]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[9]~16_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][9]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][9]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][9]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[10]~17_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][10]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][10]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][10]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[11]~18_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][11]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~_Duplicate_6feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~_Duplicate_6\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][11]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][11]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[12]~19_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][12]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][12]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][12]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[13]~20_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][13]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][13]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][13]~_Duplicate_1\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[14]~21_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][14]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][14]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][14]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[15]~22_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][15]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][15]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][15]~q\ : std_logic;
SIGNAL \ecg_spi_ports|rx_buf[16]~23_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][16]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][16]~_Duplicate_2feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][16]~_Duplicate_2\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~42_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~1_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[3][0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[2][0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~3_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~4_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~1_cout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~2_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~3\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~4_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~5\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~6_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~7\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~8_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~9\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~10_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~11\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~12_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~2\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~1_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~13\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~14_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~2\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~1_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~15\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~16_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~2\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~1_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~17\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~18_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~2\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~1_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~19\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~20_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~2\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~1_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~21\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~22_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~44_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~45\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~46_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~48_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~49\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~50_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~52_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~53\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~54_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~56_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~57\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~58_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~60_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~61\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~62_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~64_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~65\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~66_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~68_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~69\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~70_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~72_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~73\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~74_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~76_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~77\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~78_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~80_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~81\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~82_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~84_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~85\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~86_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~88_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~89\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~90_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~92_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~93\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~94_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~96_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~97\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~98_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~100_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~101\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~102_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~104_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~105\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~106_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~108_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~109\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~110_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~112_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~113\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~114_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~22_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~1_cout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~23_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~1\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~2_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~22_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~3\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~4_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~21_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~5\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~6_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~12_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~20_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~13\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~14_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~7\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~8_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~19_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~9\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~10_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~15\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~16_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~18_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~17\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~18_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~11\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~12_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~17_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~13\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~14_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~16_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~19\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~20_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[0]~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~1\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~2_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~8_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~3\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~4_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~10_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~5\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~6_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~12_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~7\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~8_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~13\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~14_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~9\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~10_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~15\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~16_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~11\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~12_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~17\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~18_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~13\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~14_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~1_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~19\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[9]~20_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~15\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~16_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~2_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~3_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~7_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~q\ : std_logic;
SIGNAL \i2s_ports|l_get_data~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_2feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_2\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~9_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~10_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~11\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~12_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~13\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~14_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~15\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~16_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~17\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~18_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~19\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~20_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~21\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~22_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~23\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~24_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~25\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[9]~26_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~9_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~27_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~10_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~9_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~11\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~12_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~10\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~11_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~8_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~25_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~24_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~1_cout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~2_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~3\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~4_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~5\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~6_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~9\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~10_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~7\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~8_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~11\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~12_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~9\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~10_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~13\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~14_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~11\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~12_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~15\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~16_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~13\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~14_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~17\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~18_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~15\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~16_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~19\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~20_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~17\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~18_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~21\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[10]~22_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~19\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~20_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~6_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~13\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~14_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~12\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~13_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~15\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~16_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~8_cout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~9_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~15_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~10\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~12_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~17\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~18_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~16\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~17_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~13\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~14_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~19\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~20_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~19_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~21\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~22_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~15\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~16_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~20\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~21_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~23\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~24_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~17\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~18_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~23_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~19\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[9]~20_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~25\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[9]~26_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~24\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[9]~25_combout\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[1]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][1]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][1]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][1]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][1]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[2]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[3]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[4]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[5]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[6]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[7]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[8]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[9]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[10]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[11]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[12]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[13]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[14]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[15]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[16]~feeder_combout\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[17]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][17]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][17]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][17]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][17]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[18]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][18]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][18]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][18]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][18]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[19]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][19]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][19]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][19]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][19]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[20]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][20]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][20]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][20]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][20]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[21]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][21]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][21]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][21]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][21]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[22]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][22]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][22]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][22]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][22]~q\ : std_logic;
SIGNAL \i2s_ports|l_sr_in[23]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][23]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][23]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~_Duplicate_4feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~_Duplicate_4\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][23]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][23]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][2]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][2]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][2]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][2]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][3]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][3]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][3]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][3]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][4]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][4]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][4]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][4]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][5]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][5]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][5]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][5]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][6]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][6]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][6]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][6]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][7]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][7]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][7]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][7]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][8]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][8]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][8]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][8]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][9]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][9]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][9]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][9]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][10]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][10]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~_Duplicate_3feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~_Duplicate_3\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][10]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][10]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][11]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][11]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][11]~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][11]~_Duplicate_1\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][12]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][12]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][12]~_Duplicate_2feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][12]~_Duplicate_2\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][13]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][13]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][13]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][13]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][14]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][14]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][14]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][14]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][15]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][15]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][15]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][15]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][16]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][16]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][16]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][16]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~4\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~5\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~6\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~7\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~8\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~9\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~42_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~1_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[3][0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[2][0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~3_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~4_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~1_cout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~2_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~3\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~4_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~5\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~6_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~7\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~8_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~9\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~10_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~11\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~12_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~2\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~1_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~13\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~14_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~2\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~1_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~15\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~16_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~2\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~1_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~17\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~18_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~2\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~1_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~19\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~20_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~2\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~1_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~21\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~22_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~44_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~45\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~46_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~48_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~49\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~50_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~52_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~53\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~54_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~56_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~57\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~58_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~60_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~61\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~62_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~64_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~65\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~66_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~68_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~69\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~70_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~72_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~73\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~74_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~76_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~77\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~78_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~80_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~81\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~82_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~84_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~85\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~86_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~88_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~89\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~90_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~92_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~93\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~94_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~96_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~97\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~98_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~100_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~101\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~102_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~104_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~105\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~106_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~108_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~109\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~110_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~112_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~113\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~114_combout\ : std_logic;
SIGNAL \mux_ports|Mux5~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux5~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[18]~21_combout\ : std_logic;
SIGNAL \mux_ports|Mux7~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux7~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[16]~29_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[14]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux9~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux9~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[14]~37_combout\ : std_logic;
SIGNAL \mux_ports|Mux10~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux10~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[13]~41_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[12]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux11~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux11~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[12]~45_combout\ : std_logic;
SIGNAL \mux_ports|Mux13~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux13~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[10]~53_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[9]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux14~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux14~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[9]~57_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux16~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux16~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[7]~65_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[6]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux17~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux17~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[6]~69_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux18~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux18~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[5]~73_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[4]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux19~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux19~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[4]~77_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux20~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux20~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[3]~81_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux22~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux22~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[1]~89_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux23~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux23~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[0]~93_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[0]~95_combout\ : std_logic;
SIGNAL \rec_spi_ports|rd_add~0_combout\ : std_logic;
SIGNAL \rec_spi_ports|rd_add~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|rd_add~q\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[6]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[12]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[13]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[15]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[20]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[24]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[25]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|bit_cnt[26]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|process_1~6_combout\ : std_logic;
SIGNAL \rec_spi_ports|process_1~7_combout\ : std_logic;
SIGNAL \rec_spi_ports|process_1~8_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[0]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[0]~94_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[1]~91_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[1]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[1]~90_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux21~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux21~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[2]~85_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[2]~87_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[2]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[2]~86_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[3]~83_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[3]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[3]~82_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[4]~79_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[4]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[4]~78_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[5]~75_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[5]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[5]~74_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[6]~71_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[6]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[6]~70_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[7]~67_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[7]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[7]~66_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[8]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux15~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux15~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[8]~61_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[8]~63_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[8]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[8]~62_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[9]~59_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[9]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[9]~58_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[10]~55_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[10]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[10]~54_combout\ : std_logic;
SIGNAL \mux_ports|Mux12~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux12~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[11]~49_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[11]~51_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[11]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[11]~50_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[12]~47_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[12]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[12]~46_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[13]~43_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[13]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[13]~42_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[14]~39_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[14]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[14]~38_combout\ : std_logic;
SIGNAL \mux_ports|Mux8~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux8~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[15]~33_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[15]~35_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[15]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[15]~34_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[16]~31_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[16]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[16]~30_combout\ : std_logic;
SIGNAL \mux_ports|Mux6~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux6~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[17]~25_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[17]~27_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[17]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[17]~26_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[18]~23_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[18]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[18]~22_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~116_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~116_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~116_combout\ : std_logic;
SIGNAL \mux_ports|Mux4~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux4~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[19]~17_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[19]~19_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[19]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[19]~18_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~117\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~118_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~117\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~118_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~117\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~118_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[20]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux3~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux3~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[20]~13_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[20]~15_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[20]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[20]~14_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~120_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~120_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~120_combout\ : std_logic;
SIGNAL \mux_ports|Mux2~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux2~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[21]~9_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[21]~11_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[21]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[21]~10_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~121\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~122_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~121\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~122_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~121\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~122_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[22]~feeder_combout\ : std_logic;
SIGNAL \mux_ports|Mux1~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux1~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[22]~5_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[22]~7_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[22]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[22]~6_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~123\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[41]~124_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~123\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[41]~124_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~123\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[41]~124_combout\ : std_logic;
SIGNAL \mux_ports|Mux0~0_combout\ : std_logic;
SIGNAL \mux_ports|Mux0~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[23]~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[23]~3_combout\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[23]~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|tx_buf[23]~2_combout\ : std_logic;
SIGNAL \rec_spi_ports|wr_add~0_combout\ : std_logic;
SIGNAL \rec_spi_ports|wr_add~q\ : std_logic;
SIGNAL \rec_spi_ports|process_1~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|trdy~6_combout\ : std_logic;
SIGNAL \rec_st_load_trdy~input_o\ : std_logic;
SIGNAL \rec_spi_ports|process_1~2_combout\ : std_logic;
SIGNAL \rec_spi_ports|trdy~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|trdy~3_combout\ : std_logic;
SIGNAL \rec_spi_ports|trdy~0_combout\ : std_logic;
SIGNAL \rec_spi_ports|trdy~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|trdy~2_combout\ : std_logic;
SIGNAL \rec_spi_ports|miso~0_combout\ : std_logic;
SIGNAL \rec_st_load_roe~input_o\ : std_logic;
SIGNAL \rec_spi_ports|process_1~5_combout\ : std_logic;
SIGNAL \rec_spi_ports|roe~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|roe~6_combout\ : std_logic;
SIGNAL \rec_st_load_rrdy~input_o\ : std_logic;
SIGNAL \rec_rx_req~input_o\ : std_logic;
SIGNAL \rec_spi_ports|process_1~4_combout\ : std_logic;
SIGNAL \rec_spi_ports|rrdy~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|rrdy~6_combout\ : std_logic;
SIGNAL \rec_spi_ports|process_1~3_combout\ : std_logic;
SIGNAL \rec_spi_ports|rrdy~3_combout\ : std_logic;
SIGNAL \rec_spi_ports|rrdy~0_combout\ : std_logic;
SIGNAL \rec_spi_ports|rrdy~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|rrdy~2_combout\ : std_logic;
SIGNAL \rec_spi_ports|roe~7_combout\ : std_logic;
SIGNAL \rec_spi_ports|roe~3_combout\ : std_logic;
SIGNAL \rec_spi_ports|roe~0_combout\ : std_logic;
SIGNAL \rec_spi_ports|roe~_emulated_q\ : std_logic;
SIGNAL \rec_spi_ports|roe~2_combout\ : std_logic;
SIGNAL \rec_spi_ports|miso~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|miso~2_combout\ : std_logic;
SIGNAL \rec_spi_ports|miso~3_combout\ : std_logic;
SIGNAL \rec_spi_ports|miso~4_combout\ : std_logic;
SIGNAL \rec_spi_ports|miso~reg0_q\ : std_logic;
SIGNAL \rec_spi_ports|miso~enfeeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|miso~en_q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~q\ : std_logic;
SIGNAL \ecg_fir_ast_sink_error[0]~input_o\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[0]~0_combout\ : std_logic;
SIGNAL \rec_spi_ports|process_1~0_combout\ : std_logic;
SIGNAL \rec_spi_ports|process_1~0clkctrl_outclk\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[1]~1_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[2]~2_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[2]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[3]~3_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[4]~4_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[4]~feeder_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[5]~5_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[6]~6_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[7]~7_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[8]~8_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[9]~9_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[10]~10_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[11]~11_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[12]~12_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[13]~13_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[14]~14_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[15]~15_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[16]~16_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[17]~17_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[18]~18_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[19]~19_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[20]~20_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[21]~21_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[22]~22_combout\ : std_logic;
SIGNAL \rec_spi_ports|rx_buf[23]~23_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~feeder_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~q\ : std_logic;
SIGNAL \i2s_l_fir_ast_sink_error[0]~input_o\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0_combout\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~feeder_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~q\ : std_logic;
SIGNAL \i2s_r_fir_ast_sink_error[0]~input_o\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]~feeder_combout\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \rec_spi_ports|rx_data\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \rec_spi_ports|rx_buf\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \rec_spi_ports|bit_cnt\ : std_logic_vector(32 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\ : std_logic_vector(41 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\ : std_logic_vector(41 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \ecg_spi_ports|rx_data\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \ecg_spi_ports|rx_buf\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \ecg_spi_ports|bit_cnt\ : std_logic_vector(32 DOWNTO 0);
SIGNAL \i2s_ports|r_sr_in\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \i2s_ports|l_sr_in\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\ : std_logic_vector(41 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_ecg_sclk~input_o\ : std_logic;
SIGNAL \ALT_INV_rec_sclk~input_o\ : std_logic;
SIGNAL \ALT_INV_rec_ss_n~input_o\ : std_logic;
SIGNAL \ALT_INV_ecg_ss_n~input_o\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\ : std_logic_vector(10 DOWNTO 10);
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\ : std_logic_vector(10 DOWNTO 10);
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\ : std_logic_vector(10 DOWNTO 10);
SIGNAL \rec_spi_ports|ALT_INV_roe~0_combout\ : std_logic;
SIGNAL \rec_spi_ports|ALT_INV_rrdy~0_combout\ : std_logic;
SIGNAL \rec_spi_ports|ALT_INV_trdy~0_combout\ : std_logic;
SIGNAL \ecg_spi_ports|ALT_INV_roe~0_combout\ : std_logic;
SIGNAL \ecg_spi_ports|ALT_INV_rrdy~0_combout\ : std_logic;
SIGNAL \ecg_spi_ports|ALT_INV_trdy~0_combout\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\ : std_logic;
SIGNAL \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_ca0_eq~q\ : std_logic;
SIGNAL \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_ca0_eq~q\ : std_logic;
SIGNAL \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_ca0_eq~q\ : std_logic;

BEGIN

ww_ecg_sclk <= ecg_sclk;
ww_ecg_ss_n <= ecg_ss_n;
ww_ecg_mosi <= ecg_mosi;
ww_ecg_rx_req <= ecg_rx_req;
ww_ecg_st_load_en <= ecg_st_load_en;
ww_ecg_st_load_trdy <= ecg_st_load_trdy;
ww_ecg_st_load_rrdy <= ecg_st_load_rrdy;
ww_ecg_st_load_roe <= ecg_st_load_roe;
ww_ecg_tx_load_en <= ecg_tx_load_en;
ww_ecg_tx_load_data <= ecg_tx_load_data;
ecg_trdy <= ww_ecg_trdy;
ecg_rrdy <= ww_ecg_rrdy;
ecg_roe <= ww_ecg_roe;
ecg_busy <= ww_ecg_busy;
ecg_miso <= ww_ecg_miso;
ww_fir_clk <= fir_clk;
ww_ecg_fir_ast_sink_error <= ecg_fir_ast_sink_error;
ecg_fir_ast_source_valid <= ww_ecg_fir_ast_source_valid;
ecg_fir_ast_source_error <= ww_ecg_fir_ast_source_error;
ww_rec_sclk <= rec_sclk;
ww_rec_ss_n <= rec_ss_n;
ww_rec_mosi <= rec_mosi;
ww_rec_rx_req <= rec_rx_req;
ww_rec_st_load_en <= rec_st_load_en;
ww_rec_st_load_trdy <= rec_st_load_trdy;
ww_rec_st_load_rrdy <= rec_st_load_rrdy;
ww_rec_st_load_roe <= rec_st_load_roe;
rec_trdy <= ww_rec_trdy;
rec_rrdy <= ww_rec_rrdy;
rec_roe <= ww_rec_roe;
rec_rx_data <= ww_rec_rx_data;
rec_busy <= ww_rec_busy;
rec_miso <= ww_rec_miso;
rec_ch1 <= ww_rec_ch1;
rec_ch2 <= ww_rec_ch2;
ww_i2s_clk <= i2s_clk;
ww_i2s_bclk <= i2s_bclk;
ww_i2s_lrclk <= i2s_lrclk;
ww_i2s_adc_data <= i2s_adc_data;
i2s_l_led_out <= ww_i2s_l_led_out;
i2s_r_led_out <= ww_i2s_r_led_out;
ww_i2s_l_fir_ast_sink_error <= i2s_l_fir_ast_sink_error;
i2s_l_fir_ast_source_valid <= ww_i2s_l_fir_ast_source_valid;
i2s_l_fir_ast_source_error <= ww_i2s_l_fir_ast_source_error;
ww_i2s_r_fir_ast_sink_error <= i2s_r_fir_ast_sink_error;
i2s_r_fir_ast_source_valid <= ww_i2s_r_fir_ast_source_valid;
i2s_r_fir_ast_source_error <= ww_i2s_r_fir_ast_source_error;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAA_bus\ <= (
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT14\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT13\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT12\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT11\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT10\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT9\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT8\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT7\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT6\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT5\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT4\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT3\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT2\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT1\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~dataout\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~2\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~1\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~0\);

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~0\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(0);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~1\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(1);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~2\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(2);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(0) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(3);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(1) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(4);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(2) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(5);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(3) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(6);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(4) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(7);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(5) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(8);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(6) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(9);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(7) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(10);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(8) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(11);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(9) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(12);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(10) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(13);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(11) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(14);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(12) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(15);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(13) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(16);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(14) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(17);

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAA_bus\ <= (
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT25\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT24\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT23\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT22\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT21\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT20\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT19\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT18\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT17\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT16\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT15\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT14\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT13\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT12\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT11\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT10\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT9\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT8\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT7\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT6\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT5\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT4\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT3\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT2\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT1\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~dataout\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~9\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~8\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~7\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~6\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~5\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~4\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~3\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~2\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~1\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~0\);

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~0\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(0);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~1\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(1);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~2\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(2);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~3\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(3);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~4\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(4);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~5\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(5);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~6\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(6);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~7\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(7);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~8\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(8);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~9\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(9);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(0) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(10);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(1) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(11);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(2) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(12);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(3) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(13);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(4) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(14);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(5) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(15);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(6) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(16);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(7) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(17);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(8) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(18);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(9) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(19);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(10) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(20);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(11) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(21);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(12) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(22);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(13) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(23);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(14) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(24);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(15) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(25);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(16) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(26);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(17) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(27);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(18) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(28);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(19) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(29);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(20) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(30);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(21) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(31);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(22) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(32);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(23) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(33);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(24) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(34);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(25) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(35);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAA_bus\ <= (
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT14\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT13\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT12\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT11\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT10\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT9\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT8\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT7\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT6\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT5\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT4\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT3\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT2\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT1\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~dataout\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~2\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~1\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~0\);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~0\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(0);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~1\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(1);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~2\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(2);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(0) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(3);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(1) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(4);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(2) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(5);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(3) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(6);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(4) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(7);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(5) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(8);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(6) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(9);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(7) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(10);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(8) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(11);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(9) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(12);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(10) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(13);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(11) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(14);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(12) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(15);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(13) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(16);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(14) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(17);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAA_bus\ <= (
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT25\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT24\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT23\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT22\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT21\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT20\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT19\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT18\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT17\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT16\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT15\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT14\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT13\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT12\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT11\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT10\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT9\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT8\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT7\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT6\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT5\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT4\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT3\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT2\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT1\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~dataout\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~9\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~8\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~7\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~6\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~5\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~4\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~3\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~2\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~1\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~0\);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~0\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(0);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~1\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(1);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~2\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(2);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~3\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(3);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~4\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(4);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~5\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(5);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~6\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(6);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~7\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(7);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~8\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(8);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~9\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(9);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(0) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(10);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(1) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(11);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(2) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(12);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(3) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(13);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(4) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(14);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(5) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(15);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(6) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(16);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(7) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(17);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(8) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(18);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(9) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(19);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(10) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(20);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(11) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(21);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(12) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(22);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(13) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(23);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(14) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(24);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(15) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(25);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(16) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(26);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(17) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(27);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(18) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(28);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(19) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(29);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(20) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(30);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(21) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(31);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(22) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(32);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(23) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(33);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(24) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(34);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(25) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(35);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAA_bus\ <= (
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT14\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT13\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT12\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT11\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT10\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT9\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT8\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT7\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT6\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT5\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT4\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT3\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT2\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT1\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~dataout\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~2\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~1\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~0\);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~0\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(0);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~1\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(1);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2~2\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(2);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(0) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(3);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(1) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(4);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(2) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(5);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(3) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(6);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(4) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(7);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(5) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(8);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(6) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(9);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(7) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(10);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(8) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(11);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(9) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(12);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(10) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(13);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(11) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(14);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(12) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(15);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(13) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(16);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(14) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\(17);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAA_bus\ <= (
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT25\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT24\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT23\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT22\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT21\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT20\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT19\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT18\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT17\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT16\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT15\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT14\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT13\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT12\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT11\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT10\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT9\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT8\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT7\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT6\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT5\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT4\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT3\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT2\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT1\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~dataout\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~9\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~8\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~7\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~6\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~5\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~4\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~3\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~2\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~1\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~0\);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~0\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(0);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~1\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(1);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~2\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(2);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~3\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(3);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~4\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(4);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~5\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(5);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~6\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(6);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~7\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(7);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~8\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(8);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2~9\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(9);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(0) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(10);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(1) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(11);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(2) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(12);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(3) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(13);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(4) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(14);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(5) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(15);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(6) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(16);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(7) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(17);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(8) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(18);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(9) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(19);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(10) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(20);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(11) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(21);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(12) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(22);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(13) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(23);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(14) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(24);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(15) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(25);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(16) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(26);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(17) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(27);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(18) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(28);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(19) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(29);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(20) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(30);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(21) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(31);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(22) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(32);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(23) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(33);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(24) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(34);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(25) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\(35);

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAA_bus\ <= (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(7) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(6) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(5) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(4) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(3) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(2) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(1) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(0) & gnd);

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAB_bus\ <= (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(23) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(22) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(21) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(20) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(19) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(18) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(17) & gnd & gnd);

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~0\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(0);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~1\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(1);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~2\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(2);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~dataout\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(3);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT1\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(4);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT2\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(5);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT3\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(6);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT4\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(7);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT5\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(8);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT6\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(9);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT7\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(10);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT8\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(11);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT9\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(12);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT10\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(13);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT11\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(14);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT12\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(15);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT13\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(16);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT14\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(17);

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAA_bus\ <= (gnd & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(16) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(15) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(14) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(13) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(12) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(11) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(10) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(9) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(8) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(7) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(6) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(5) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(4) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(3) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(2) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(1) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(0));

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAB_bus\ <= (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(7) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(6) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(5) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(4) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(3) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(2) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(1) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(0) & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~0\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(0);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~1\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(1);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~2\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(2);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~3\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(3);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~4\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(4);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~5\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(5);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~6\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(6);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~7\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(7);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~8\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(8);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~9\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(9);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~dataout\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(10);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT1\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(11);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT2\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(12);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT3\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(13);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT4\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(14);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT5\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(15);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT6\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(16);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT7\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(17);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT8\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(18);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT9\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(19);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT10\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(20);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT11\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(21);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT12\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(22);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT13\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(23);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT14\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(24);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT15\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(25);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT16\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(26);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT17\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(27);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT18\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(28);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT19\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(29);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT20\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(30);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT21\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(31);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT22\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(32);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT23\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(33);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT24\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(34);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT25\ <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(35);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAA_bus\ <= (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(7)
& \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(6) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(5) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(4) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(3) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(2) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(1) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(0) & gnd);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAB_bus\ <= (
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(23) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(22) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(21) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(20) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(19) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(18) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(17) & gnd & gnd);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~0\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(0);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~1\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(1);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~2\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(2);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~dataout\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(3);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT1\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(4);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT2\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(5);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT3\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(6);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT4\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(7);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT5\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(8);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT6\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(9);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT7\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(10);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT8\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(11);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT9\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(12);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT10\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(13);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT11\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(14);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT12\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(15);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT13\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(16);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT14\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(17);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAA_bus\ <= (gnd & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(16) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(15) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(14) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(13) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(12) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(11) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(10) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(9) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(8) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(7) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(6) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(5) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(4) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(3) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(2) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(1) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(0));

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAB_bus\ <= (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(7)
& \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(6) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(5) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(4) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(3) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(2) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(1) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(0) & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~0\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(0);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~1\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(1);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~2\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(2);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~3\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(3);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~4\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(4);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~5\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(5);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~6\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(6);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~7\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(7);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~8\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(8);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~9\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(9);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~dataout\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(10);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT1\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(11);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT2\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(12);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT3\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(13);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT4\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(14);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT5\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(15);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT6\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(16);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT7\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(17);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT8\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(18);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT9\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(19);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT10\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(20);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT11\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(21);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT12\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(22);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT13\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(23);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT14\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(24);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT15\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(25);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT16\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(26);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT17\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(27);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT18\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(28);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT19\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(29);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT20\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(30);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT21\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(31);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT22\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(32);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT23\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(33);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT24\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(34);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT25\ <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(35);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAA_bus\ <= (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(7) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(6) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(5) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(4) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(3) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(2) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(1) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(0) & gnd);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAB_bus\ <= (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(23) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(22) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(21) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(20) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(19) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(18) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(17) & gnd & gnd);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~0\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(0);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~1\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(1);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~2\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(2);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~dataout\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(3);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT1\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(4);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT2\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(5);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT3\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(6);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT4\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(7);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT5\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(8);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT6\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(9);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT7\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(10);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT8\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(11);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT9\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(12);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT10\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(13);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT11\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(14);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT12\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(15);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT13\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(16);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1~DATAOUT14\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\(17);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAA_bus\ <= (gnd & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(16) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(15) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(14) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(13) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(12) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(11) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(10) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(9) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(8) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(7) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(6) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(5) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(4) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(3) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(2) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(1) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(0));

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAB_bus\ <= (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(7) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(6) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(5) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(4) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(3) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(2) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(1) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(0) & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~0\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(0);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~1\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(1);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~2\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(2);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~3\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(3);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~4\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(4);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~5\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(5);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~6\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(6);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~7\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(7);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~8\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(8);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~9\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(9);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~dataout\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(10);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT1\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(11);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT2\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(12);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT3\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(13);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT4\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(14);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT5\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(15);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT6\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(16);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT7\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(17);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT8\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(18);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT9\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(19);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT10\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(20);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT11\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(21);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT12\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(22);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT13\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(23);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT14\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(24);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT15\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(25);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT16\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(26);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT17\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(27);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT18\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(28);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT19\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(29);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT20\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(30);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT21\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(31);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT22\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(32);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT23\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(33);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT24\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(34);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1~DATAOUT25\ <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\(35);

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\);

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(9) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0));

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(0) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(1) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(2) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(3) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(4) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(5) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(6) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(7) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][23]~q\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][22]~q\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][21]~q\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][20]~q\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][19]~q\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][18]~q\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][17]~q\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][1]~q\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][0]~q\);

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(9) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(8) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(7) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(6) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(5) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0));

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(9) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(8) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(7) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(6) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(5) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(4) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(3) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(2) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(1) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(0));

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(0) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(1) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(17) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(18) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(19) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(20) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(21) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(22) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(23) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][10]~q\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][9]~q\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][8]~q\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][7]~q\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][6]~q\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][5]~q\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][4]~q\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][3]~q\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][2]~q\);

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(9) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(8) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(7) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(6) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(5) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0));

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(9) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(8) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(7) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(6) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(5) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(4) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(3) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(2) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(1) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(0));

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(2) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(3) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(1);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(4) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(2);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(5) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(3);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(6) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(4);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(7) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(5);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(8) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(6);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(9) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(7);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(10) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(8);

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTADATAIN_bus\ <= (gnd & gnd & gnd & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][16]~q\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][15]~q\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][14]~q\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][13]~q\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][12]~_Duplicate_2\ & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][11]~_Duplicate_1\);

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(9) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(8) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(7) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(6) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(5) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0));

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(9) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(8) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(7) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(6) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(5) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(4) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(3) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(2) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(1) & 
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(0));

\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(11) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(12) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(1);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(13) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(2);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(14) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(3);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(15) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(4);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(16) <= \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(5);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(9) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0));

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(0) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(1) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(2) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(3) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(4) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(5) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(6) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(7) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][23]~q\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][22]~q\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][21]~q\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][20]~q\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][19]~q\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][18]~q\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][17]~q\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][1]~q\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][0]~q\);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(9) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(8) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(7) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(6)
& \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(5) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1)
& \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0));

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(9) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(8) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(7) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(6) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(5) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(4) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(3) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(2) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(1) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(0));

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(0) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(1) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(17) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(18) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(19) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(20) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(21) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(22) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(23) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][10]~q\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][9]~q\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][8]~q\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][7]~q\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][6]~q\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][5]~q\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][4]~q\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][3]~q\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][2]~q\);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(9) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(8) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(7) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(6)
& \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(5) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1)
& \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0));

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(9) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(8) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(7) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(6) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(5) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(4) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(3) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(2) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(1) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(0));

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(2) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(3) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(1);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(4) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(2);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(5) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(3);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(6) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(4);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(7) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(5);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(8) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(6);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(9) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(7);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(10) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(8);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTADATAIN_bus\ <= (gnd & gnd & gnd & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][16]~_Duplicate_2\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][15]~q\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][14]~q\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][13]~_Duplicate_1\ & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][12]~q\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][11]~q\);

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(9) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(8) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(7) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(6)
& \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(5) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1)
& \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0));

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(9) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(8) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(7) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(6) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(5) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(4) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(3) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(2) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(1) & 
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(0));

\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(11) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(12) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(1);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(13) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(2);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(14) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(3);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(15) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(4);
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(16) <= \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(5);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(9) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0));

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(0) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(1) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(2) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(3) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(4) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(5) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(6) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|q_b\(7) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][23]~q\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][22]~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][21]~q\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][20]~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][19]~q\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][18]~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][17]~q\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][1]~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][0]~q\);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(9) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(8) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(7) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(6) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(5) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0));

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(9) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(8) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(7) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(6) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(5) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(4) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(3) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(2) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(1) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(0));

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(0) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(1) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(17) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(18) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(19) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(20) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(21) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(22) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(23) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][10]~q\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][9]~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][8]~q\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][7]~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][6]~q\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][5]~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][4]~q\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][3]~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][2]~q\);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(9) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(8) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(7) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(6) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(5) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0));

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(9) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(8) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(7) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(6) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(5) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(4) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(3) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(2) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(1) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(0));

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(2) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(3) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(1);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(4) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(2);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(5) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(3);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(6) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(4);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(7) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(5);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(8) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(6);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(9) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(7);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(10) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(8);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTADATAIN_bus\ <= (gnd & gnd & gnd & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][16]~q\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][15]~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][14]~q\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][13]~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][12]~q\ & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][11]~q\);

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(9) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(8) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(7) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(6) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(5) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0));

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(9) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(8) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(7) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(6) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(5) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(4) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(3) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(2) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(1) & 
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(0));

\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(11) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(12) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(1);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(13) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(2);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(14) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(3);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(15) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(4);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|q_b\(16) <= \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(5);

\ecg_spi_ports|process_1~9clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \ecg_spi_ports|process_1~9_combout\);

\ecg_spi_ports|process_1~1clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \ecg_spi_ports|process_1~1_combout\);

\rec_spi_ports|process_1~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rec_spi_ports|process_1~0_combout\);

\fir_clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \fir_clk~input_o\);

\i2s_clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \i2s_clk~input_o\);
\ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\ <= NOT \ecg_spi_ports|process_1~1clkctrl_outclk\;
\ALT_INV_ecg_sclk~input_o\ <= NOT \ecg_sclk~input_o\;
\ALT_INV_rec_sclk~input_o\ <= NOT \rec_sclk~input_o\;
\ALT_INV_rec_ss_n~input_o\ <= NOT \rec_ss_n~input_o\;
\ALT_INV_ecg_ss_n~input_o\ <= NOT \ecg_ss_n~input_o\;
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\(10) <= NOT \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10);
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\(10) <= NOT \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10);
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\(10) <= NOT \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10);
\rec_spi_ports|ALT_INV_roe~0_combout\ <= NOT \rec_spi_ports|roe~0_combout\;
\rec_spi_ports|ALT_INV_rrdy~0_combout\ <= NOT \rec_spi_ports|rrdy~0_combout\;
\rec_spi_ports|ALT_INV_trdy~0_combout\ <= NOT \rec_spi_ports|trdy~0_combout\;
\ecg_spi_ports|ALT_INV_roe~0_combout\ <= NOT \ecg_spi_ports|roe~0_combout\;
\ecg_spi_ports|ALT_INV_rrdy~0_combout\ <= NOT \ecg_spi_ports|rrdy~0_combout\;
\ecg_spi_ports|ALT_INV_trdy~0_combout\ <= NOT \ecg_spi_ports|trdy~0_combout\;
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\ <= NOT \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\;
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\ <= NOT \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\;
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\ <= NOT \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\;
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_ca0_eq~q\ <= NOT \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\;
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_ca0_eq~q\ <= NOT \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\;
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_ca0_eq~q\ <= NOT \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\;

-- Location: IOOBUF_X32_Y0_N16
\ecg_miso~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ecg_spi_ports|miso~reg0_q\,
	oe => \ecg_spi_ports|miso~en_q\,
	devoe => ww_devoe,
	o => \ecg_miso~output_o\);

-- Location: IOOBUF_X32_Y0_N2
\rec_miso~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|miso~reg0_q\,
	oe => \rec_spi_ports|miso~en_q\,
	devoe => ww_devoe,
	o => \rec_miso~output_o\);

-- Location: IOOBUF_X41_Y14_N9
\ecg_trdy~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ecg_spi_ports|trdy~2_combout\,
	devoe => ww_devoe,
	o => \ecg_trdy~output_o\);

-- Location: IOOBUF_X41_Y14_N23
\ecg_rrdy~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ecg_spi_ports|rrdy~2_combout\,
	devoe => ww_devoe,
	o => \ecg_rrdy~output_o\);

-- Location: IOOBUF_X28_Y29_N2
\ecg_roe~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ecg_spi_ports|roe~2_combout\,
	devoe => ww_devoe,
	o => \ecg_roe~output_o\);

-- Location: IOOBUF_X23_Y0_N30
\ecg_busy~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_ecg_ss_n~input_o\,
	devoe => ww_devoe,
	o => \ecg_busy~output_o\);

-- Location: IOOBUF_X35_Y0_N2
\ecg_fir_ast_source_valid~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~q\,
	devoe => ww_devoe,
	o => \ecg_fir_ast_source_valid~output_o\);

-- Location: IOOBUF_X0_Y20_N2
\ecg_fir_ast_source_error[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s\(0),
	devoe => ww_devoe,
	o => \ecg_fir_ast_source_error[0]~output_o\);

-- Location: IOOBUF_X0_Y20_N9
\ecg_fir_ast_source_error[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ecg_fir_ast_source_error[1]~output_o\);

-- Location: IOOBUF_X19_Y0_N23
\rec_trdy~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|trdy~2_combout\,
	devoe => ww_devoe,
	o => \rec_trdy~output_o\);

-- Location: IOOBUF_X26_Y0_N30
\rec_rrdy~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rrdy~2_combout\,
	devoe => ww_devoe,
	o => \rec_rrdy~output_o\);

-- Location: IOOBUF_X23_Y0_N9
\rec_roe~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|roe~2_combout\,
	devoe => ww_devoe,
	o => \rec_roe~output_o\);

-- Location: IOOBUF_X23_Y0_N23
\rec_rx_data[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(0),
	devoe => ww_devoe,
	o => \rec_rx_data[0]~output_o\);

-- Location: IOOBUF_X26_Y0_N16
\rec_rx_data[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(1),
	devoe => ww_devoe,
	o => \rec_rx_data[1]~output_o\);

-- Location: IOOBUF_X16_Y0_N2
\rec_rx_data[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(2),
	devoe => ww_devoe,
	o => \rec_rx_data[2]~output_o\);

-- Location: IOOBUF_X19_Y0_N30
\rec_rx_data[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(3),
	devoe => ww_devoe,
	o => \rec_rx_data[3]~output_o\);

-- Location: IOOBUF_X19_Y0_N9
\rec_rx_data[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(4),
	devoe => ww_devoe,
	o => \rec_rx_data[4]~output_o\);

-- Location: IOOBUF_X19_Y0_N2
\rec_rx_data[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(5),
	devoe => ww_devoe,
	o => \rec_rx_data[5]~output_o\);

-- Location: IOOBUF_X21_Y0_N30
\rec_rx_data[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(6),
	devoe => ww_devoe,
	o => \rec_rx_data[6]~output_o\);

-- Location: IOOBUF_X32_Y0_N23
\rec_rx_data[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(7),
	devoe => ww_devoe,
	o => \rec_rx_data[7]~output_o\);

-- Location: IOOBUF_X35_Y0_N23
\rec_rx_data[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(8),
	devoe => ww_devoe,
	o => \rec_rx_data[8]~output_o\);

-- Location: IOOBUF_X35_Y0_N16
\rec_rx_data[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(9),
	devoe => ww_devoe,
	o => \rec_rx_data[9]~output_o\);

-- Location: IOOBUF_X28_Y29_N16
\rec_rx_data[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(10),
	devoe => ww_devoe,
	o => \rec_rx_data[10]~output_o\);

-- Location: IOOBUF_X30_Y0_N2
\rec_rx_data[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(11),
	devoe => ww_devoe,
	o => \rec_rx_data[11]~output_o\);

-- Location: IOOBUF_X28_Y0_N16
\rec_rx_data[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(12),
	devoe => ww_devoe,
	o => \rec_rx_data[12]~output_o\);

-- Location: IOOBUF_X30_Y0_N16
\rec_rx_data[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(13),
	devoe => ww_devoe,
	o => \rec_rx_data[13]~output_o\);

-- Location: IOOBUF_X41_Y4_N9
\rec_rx_data[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(14),
	devoe => ww_devoe,
	o => \rec_rx_data[14]~output_o\);

-- Location: IOOBUF_X16_Y0_N16
\rec_rx_data[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(15),
	devoe => ww_devoe,
	o => \rec_rx_data[15]~output_o\);

-- Location: IOOBUF_X30_Y0_N30
\rec_rx_data[16]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(16),
	devoe => ww_devoe,
	o => \rec_rx_data[16]~output_o\);

-- Location: IOOBUF_X37_Y0_N2
\rec_rx_data[17]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(17),
	devoe => ww_devoe,
	o => \rec_rx_data[17]~output_o\);

-- Location: IOOBUF_X32_Y0_N9
\rec_rx_data[18]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(18),
	devoe => ww_devoe,
	o => \rec_rx_data[18]~output_o\);

-- Location: IOOBUF_X28_Y0_N23
\rec_rx_data[19]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(19),
	devoe => ww_devoe,
	o => \rec_rx_data[19]~output_o\);

-- Location: IOOBUF_X32_Y0_N30
\rec_rx_data[20]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(20),
	devoe => ww_devoe,
	o => \rec_rx_data[20]~output_o\);

-- Location: IOOBUF_X30_Y0_N23
\rec_rx_data[21]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(21),
	devoe => ww_devoe,
	o => \rec_rx_data[21]~output_o\);

-- Location: IOOBUF_X23_Y0_N16
\rec_rx_data[22]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(22),
	devoe => ww_devoe,
	o => \rec_rx_data[22]~output_o\);

-- Location: IOOBUF_X19_Y0_N16
\rec_rx_data[23]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|rx_data\(23),
	devoe => ww_devoe,
	o => \rec_rx_data[23]~output_o\);

-- Location: IOOBUF_X23_Y0_N2
\rec_busy~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_rec_ss_n~input_o\,
	devoe => ww_devoe,
	o => \rec_busy~output_o\);

-- Location: IOOBUF_X37_Y0_N23
\rec_ch1~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|ch_add1~q\,
	devoe => ww_devoe,
	o => \rec_ch1~output_o\);

-- Location: IOOBUF_X37_Y0_N16
\rec_ch2~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \rec_spi_ports|ch_add2~q\,
	devoe => ww_devoe,
	o => \rec_ch2~output_o\);

-- Location: IOOBUF_X0_Y4_N23
\i2s_l_led_out[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[0]~output_o\);

-- Location: IOOBUF_X41_Y3_N23
\i2s_l_led_out[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[1]~output_o\);

-- Location: IOOBUF_X21_Y29_N16
\i2s_l_led_out[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[2]~output_o\);

-- Location: IOOBUF_X0_Y8_N23
\i2s_l_led_out[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[3]~output_o\);

-- Location: IOOBUF_X14_Y29_N2
\i2s_l_led_out[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[4]~output_o\);

-- Location: IOOBUF_X37_Y0_N30
\i2s_l_led_out[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[5]~output_o\);

-- Location: IOOBUF_X32_Y29_N9
\i2s_l_led_out[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[6]~output_o\);

-- Location: IOOBUF_X39_Y29_N30
\i2s_l_led_out[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[7]~output_o\);

-- Location: IOOBUF_X9_Y29_N30
\i2s_l_led_out[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[8]~output_o\);

-- Location: IOOBUF_X5_Y0_N23
\i2s_l_led_out[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[9]~output_o\);

-- Location: IOOBUF_X39_Y0_N23
\i2s_l_led_out[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[10]~output_o\);

-- Location: IOOBUF_X7_Y0_N16
\i2s_l_led_out[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[11]~output_o\);

-- Location: IOOBUF_X14_Y0_N23
\i2s_l_led_out[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[12]~output_o\);

-- Location: IOOBUF_X41_Y3_N16
\i2s_l_led_out[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[13]~output_o\);

-- Location: IOOBUF_X1_Y29_N16
\i2s_l_led_out[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[14]~output_o\);

-- Location: IOOBUF_X11_Y0_N30
\i2s_l_led_out[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[15]~output_o\);

-- Location: IOOBUF_X19_Y29_N30
\i2s_l_led_out[16]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[16]~output_o\);

-- Location: IOOBUF_X0_Y4_N9
\i2s_l_led_out[17]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[17]~output_o\);

-- Location: IOOBUF_X9_Y29_N9
\i2s_l_led_out[18]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[18]~output_o\);

-- Location: IOOBUF_X7_Y0_N23
\i2s_l_led_out[19]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[19]~output_o\);

-- Location: IOOBUF_X7_Y29_N23
\i2s_l_led_out[20]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[20]~output_o\);

-- Location: IOOBUF_X3_Y0_N23
\i2s_l_led_out[21]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[21]~output_o\);

-- Location: IOOBUF_X9_Y29_N2
\i2s_l_led_out[22]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[22]~output_o\);

-- Location: IOOBUF_X14_Y0_N16
\i2s_l_led_out[23]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[23]~output_o\);

-- Location: IOOBUF_X3_Y29_N30
\i2s_l_led_out[24]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[24]~output_o\);

-- Location: IOOBUF_X5_Y29_N2
\i2s_l_led_out[25]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[25]~output_o\);

-- Location: IOOBUF_X1_Y29_N2
\i2s_l_led_out[26]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[26]~output_o\);

-- Location: IOOBUF_X3_Y29_N2
\i2s_l_led_out[27]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[27]~output_o\);

-- Location: IOOBUF_X1_Y29_N9
\i2s_l_led_out[28]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[28]~output_o\);

-- Location: IOOBUF_X23_Y29_N9
\i2s_l_led_out[29]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[29]~output_o\);

-- Location: IOOBUF_X3_Y29_N9
\i2s_l_led_out[30]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[30]~output_o\);

-- Location: IOOBUF_X41_Y6_N23
\i2s_l_led_out[31]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_led_out[31]~output_o\);

-- Location: IOOBUF_X0_Y22_N23
\i2s_r_led_out[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[0]~output_o\);

-- Location: IOOBUF_X41_Y21_N23
\i2s_r_led_out[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[1]~output_o\);

-- Location: IOOBUF_X23_Y29_N2
\i2s_r_led_out[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[2]~output_o\);

-- Location: IOOBUF_X7_Y29_N16
\i2s_r_led_out[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[3]~output_o\);

-- Location: IOOBUF_X37_Y0_N9
\i2s_r_led_out[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[4]~output_o\);

-- Location: IOOBUF_X41_Y22_N2
\i2s_r_led_out[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[5]~output_o\);

-- Location: IOOBUF_X0_Y27_N2
\i2s_r_led_out[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[6]~output_o\);

-- Location: IOOBUF_X41_Y6_N16
\i2s_r_led_out[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[7]~output_o\);

-- Location: IOOBUF_X0_Y2_N9
\i2s_r_led_out[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[8]~output_o\);

-- Location: IOOBUF_X0_Y11_N2
\i2s_r_led_out[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[9]~output_o\);

-- Location: IOOBUF_X37_Y29_N16
\i2s_r_led_out[10]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[10]~output_o\);

-- Location: IOOBUF_X7_Y0_N30
\i2s_r_led_out[11]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[11]~output_o\);

-- Location: IOOBUF_X7_Y29_N30
\i2s_r_led_out[12]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[12]~output_o\);

-- Location: IOOBUF_X41_Y26_N2
\i2s_r_led_out[13]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[13]~output_o\);

-- Location: IOOBUF_X21_Y29_N9
\i2s_r_led_out[14]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[14]~output_o\);

-- Location: IOOBUF_X39_Y29_N23
\i2s_r_led_out[15]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[15]~output_o\);

-- Location: IOOBUF_X16_Y29_N23
\i2s_r_led_out[16]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[16]~output_o\);

-- Location: IOOBUF_X9_Y0_N9
\i2s_r_led_out[17]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[17]~output_o\);

-- Location: IOOBUF_X3_Y29_N16
\i2s_r_led_out[18]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[18]~output_o\);

-- Location: IOOBUF_X11_Y29_N23
\i2s_r_led_out[19]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[19]~output_o\);

-- Location: IOOBUF_X39_Y29_N9
\i2s_r_led_out[20]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[20]~output_o\);

-- Location: IOOBUF_X1_Y0_N2
\i2s_r_led_out[21]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[21]~output_o\);

-- Location: IOOBUF_X1_Y29_N30
\i2s_r_led_out[22]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[22]~output_o\);

-- Location: IOOBUF_X3_Y0_N30
\i2s_r_led_out[23]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[23]~output_o\);

-- Location: IOOBUF_X11_Y0_N2
\i2s_r_led_out[24]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[24]~output_o\);

-- Location: IOOBUF_X0_Y4_N2
\i2s_r_led_out[25]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[25]~output_o\);

-- Location: IOOBUF_X11_Y0_N16
\i2s_r_led_out[26]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[26]~output_o\);

-- Location: IOOBUF_X39_Y29_N2
\i2s_r_led_out[27]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[27]~output_o\);

-- Location: IOOBUF_X21_Y29_N30
\i2s_r_led_out[28]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[28]~output_o\);

-- Location: IOOBUF_X41_Y9_N16
\i2s_r_led_out[29]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[29]~output_o\);

-- Location: IOOBUF_X5_Y29_N16
\i2s_r_led_out[30]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[30]~output_o\);

-- Location: IOOBUF_X32_Y29_N30
\i2s_r_led_out[31]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_led_out[31]~output_o\);

-- Location: IOOBUF_X35_Y0_N9
\i2s_l_fir_ast_source_valid~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~q\,
	devoe => ww_devoe,
	o => \i2s_l_fir_ast_source_valid~output_o\);

-- Location: IOOBUF_X0_Y21_N16
\i2s_l_fir_ast_source_error[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s\(0),
	devoe => ww_devoe,
	o => \i2s_l_fir_ast_source_error[0]~output_o\);

-- Location: IOOBUF_X0_Y21_N23
\i2s_l_fir_ast_source_error[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_l_fir_ast_source_error[1]~output_o\);

-- Location: IOOBUF_X39_Y0_N30
\i2s_r_fir_ast_source_valid~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~q\,
	devoe => ww_devoe,
	o => \i2s_r_fir_ast_source_valid~output_o\);

-- Location: IOOBUF_X0_Y24_N16
\i2s_r_fir_ast_source_error[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s\(0),
	devoe => ww_devoe,
	o => \i2s_r_fir_ast_source_error[0]~output_o\);

-- Location: IOOBUF_X0_Y24_N23
\i2s_r_fir_ast_source_error[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \i2s_r_fir_ast_source_error[1]~output_o\);

-- Location: IOIBUF_X26_Y0_N1
\ecg_sclk~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_sclk,
	o => \ecg_sclk~input_o\);

-- Location: LCCOMB_X27_Y15_N20
\ecg_spi_ports|bit_cnt[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ecg_spi_ports|bit_cnt[1]~feeder_combout\);

-- Location: IOIBUF_X28_Y0_N29
\ecg_ss_n~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_ss_n,
	o => \ecg_ss_n~input_o\);

-- Location: FF_X27_Y15_N21
\ecg_spi_ports|bit_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[1]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(1));

-- Location: LCCOMB_X27_Y15_N22
\ecg_spi_ports|bit_cnt[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[2]~0_combout\ = !\ecg_spi_ports|bit_cnt\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(1),
	combout => \ecg_spi_ports|bit_cnt[2]~0_combout\);

-- Location: FF_X27_Y15_N23
\ecg_spi_ports|bit_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[2]~0_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(2));

-- Location: IOIBUF_X39_Y0_N15
\ecg_mosi~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_mosi,
	o => \ecg_mosi~input_o\);

-- Location: LCCOMB_X27_Y15_N12
\ecg_spi_ports|rd_add~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rd_add~0_combout\ = (\ecg_spi_ports|bit_cnt\(2) & (\ecg_mosi~input_o\)) # (!\ecg_spi_ports|bit_cnt\(2) & ((\ecg_spi_ports|rd_add~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|bit_cnt\(2),
	datab => \ecg_mosi~input_o\,
	datac => \ecg_spi_ports|rd_add~q\,
	combout => \ecg_spi_ports|rd_add~0_combout\);

-- Location: LCCOMB_X31_Y15_N0
\ecg_spi_ports|rd_add~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rd_add~feeder_combout\ = \ecg_spi_ports|rd_add~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|rd_add~0_combout\,
	combout => \ecg_spi_ports|rd_add~feeder_combout\);

-- Location: FF_X31_Y15_N1
\ecg_spi_ports|rd_add\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rd_add~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rd_add~q\);

-- Location: FF_X27_Y15_N25
\ecg_spi_ports|bit_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	asdata => \ecg_spi_ports|bit_cnt\(2),
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(3));

-- Location: LCCOMB_X27_Y15_N14
\ecg_spi_ports|bit_cnt[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[4]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(3),
	combout => \ecg_spi_ports|bit_cnt[4]~feeder_combout\);

-- Location: FF_X27_Y15_N15
\ecg_spi_ports|bit_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[4]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(4));

-- Location: FF_X27_Y15_N27
\ecg_spi_ports|bit_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	asdata => \ecg_spi_ports|bit_cnt\(4),
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(5));

-- Location: FF_X27_Y15_N17
\ecg_spi_ports|bit_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	asdata => \ecg_spi_ports|bit_cnt\(5),
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(6));

-- Location: LCCOMB_X27_Y15_N18
\ecg_spi_ports|bit_cnt[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[7]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(6),
	combout => \ecg_spi_ports|bit_cnt[7]~feeder_combout\);

-- Location: FF_X27_Y15_N19
\ecg_spi_ports|bit_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[7]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(7));

-- Location: LCCOMB_X28_Y14_N8
\ecg_spi_ports|bit_cnt[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[8]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(7),
	combout => \ecg_spi_ports|bit_cnt[8]~feeder_combout\);

-- Location: FF_X28_Y14_N9
\ecg_spi_ports|bit_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[8]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(8));

-- Location: IOIBUF_X41_Y20_N1
\ecg_tx_load_en~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_en,
	o => \ecg_tx_load_en~input_o\);

-- Location: LCCOMB_X28_Y15_N26
\ecg_spi_ports|process_1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|process_1~1_combout\ = (\ecg_tx_load_en~input_o\ & \ecg_ss_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_tx_load_en~input_o\,
	datad => \ecg_ss_n~input_o\,
	combout => \ecg_spi_ports|process_1~1_combout\);

-- Location: IOIBUF_X41_Y12_N8
\ecg_st_load_trdy~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_st_load_trdy,
	o => \ecg_st_load_trdy~input_o\);

-- Location: LCCOMB_X27_Y15_N28
\ecg_spi_ports|process_1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|process_1~2_combout\ = (!\ecg_st_load_trdy~input_o\ & \ecg_spi_ports|process_1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_st_load_trdy~input_o\,
	datad => \ecg_spi_ports|process_1~1_combout\,
	combout => \ecg_spi_ports|process_1~2_combout\);

-- Location: LCCOMB_X27_Y15_N10
\ecg_spi_ports|trdy~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|trdy~1_combout\ = (!\ecg_spi_ports|process_1~2_combout\ & ((\ecg_spi_ports|process_1~1_combout\) # (\ecg_spi_ports|trdy~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|process_1~1_combout\,
	datac => \ecg_spi_ports|process_1~2_combout\,
	datad => \ecg_spi_ports|trdy~1_combout\,
	combout => \ecg_spi_ports|trdy~1_combout\);

-- Location: LCCOMB_X27_Y14_N0
\ecg_spi_ports|wr_add~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|wr_add~0_combout\ = (\ecg_spi_ports|bit_cnt\(1) & ((\ecg_spi_ports|wr_add~q\))) # (!\ecg_spi_ports|bit_cnt\(1) & (\ecg_mosi~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_mosi~input_o\,
	datac => \ecg_spi_ports|wr_add~q\,
	datad => \ecg_spi_ports|bit_cnt\(1),
	combout => \ecg_spi_ports|wr_add~0_combout\);

-- Location: FF_X27_Y14_N1
\ecg_spi_ports|wr_add\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|wr_add~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|wr_add~q\);

-- Location: FF_X28_Y14_N17
\ecg_spi_ports|bit_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	asdata => \ecg_spi_ports|bit_cnt\(8),
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(9));

-- Location: LCCOMB_X28_Y14_N6
\ecg_spi_ports|process_1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|process_1~0_combout\ = (\ecg_spi_ports|wr_add~q\ & \ecg_spi_ports|bit_cnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|wr_add~q\,
	datad => \ecg_spi_ports|bit_cnt\(9),
	combout => \ecg_spi_ports|process_1~0_combout\);

-- Location: LCCOMB_X28_Y14_N24
\ecg_spi_ports|bit_cnt[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[10]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(9),
	combout => \ecg_spi_ports|bit_cnt[10]~feeder_combout\);

-- Location: FF_X28_Y14_N25
\ecg_spi_ports|bit_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[10]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(10));

-- Location: LCCOMB_X28_Y14_N30
\ecg_spi_ports|bit_cnt[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[11]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(10),
	combout => \ecg_spi_ports|bit_cnt[11]~feeder_combout\);

-- Location: FF_X28_Y14_N31
\ecg_spi_ports|bit_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[11]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(11));

-- Location: LCCOMB_X28_Y14_N28
\ecg_spi_ports|bit_cnt[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[12]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(11),
	combout => \ecg_spi_ports|bit_cnt[12]~feeder_combout\);

-- Location: FF_X28_Y14_N29
\ecg_spi_ports|bit_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[12]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(12));

-- Location: LCCOMB_X28_Y14_N18
\ecg_spi_ports|bit_cnt[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[13]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(12),
	combout => \ecg_spi_ports|bit_cnt[13]~feeder_combout\);

-- Location: FF_X28_Y14_N19
\ecg_spi_ports|bit_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[13]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(13));

-- Location: LCCOMB_X26_Y4_N20
\ecg_spi_ports|bit_cnt[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[14]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(13),
	combout => \ecg_spi_ports|bit_cnt[14]~feeder_combout\);

-- Location: FF_X26_Y4_N21
\ecg_spi_ports|bit_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[14]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(14));

-- Location: LCCOMB_X26_Y4_N30
\ecg_spi_ports|bit_cnt[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[15]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(14),
	combout => \ecg_spi_ports|bit_cnt[15]~feeder_combout\);

-- Location: FF_X26_Y4_N31
\ecg_spi_ports|bit_cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[15]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(15));

-- Location: FF_X26_Y4_N19
\ecg_spi_ports|bit_cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	asdata => \ecg_spi_ports|bit_cnt\(15),
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(16));

-- Location: LCCOMB_X26_Y4_N12
\ecg_spi_ports|bit_cnt[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[17]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(16),
	combout => \ecg_spi_ports|bit_cnt[17]~feeder_combout\);

-- Location: FF_X26_Y4_N13
\ecg_spi_ports|bit_cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[17]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(17));

-- Location: LCCOMB_X26_Y4_N22
\ecg_spi_ports|bit_cnt[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[18]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(17),
	combout => \ecg_spi_ports|bit_cnt[18]~feeder_combout\);

-- Location: FF_X26_Y4_N23
\ecg_spi_ports|bit_cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[18]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(18));

-- Location: FF_X26_Y4_N25
\ecg_spi_ports|bit_cnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	asdata => \ecg_spi_ports|bit_cnt\(18),
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(19));

-- Location: LCCOMB_X24_Y1_N18
\ecg_spi_ports|bit_cnt[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[20]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(19),
	combout => \ecg_spi_ports|bit_cnt[20]~feeder_combout\);

-- Location: FF_X24_Y1_N19
\ecg_spi_ports|bit_cnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[20]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(20));

-- Location: LCCOMB_X24_Y1_N28
\ecg_spi_ports|bit_cnt[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[21]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(20),
	combout => \ecg_spi_ports|bit_cnt[21]~feeder_combout\);

-- Location: FF_X24_Y1_N29
\ecg_spi_ports|bit_cnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[21]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(21));

-- Location: LCCOMB_X24_Y1_N14
\ecg_spi_ports|bit_cnt[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[22]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(21),
	combout => \ecg_spi_ports|bit_cnt[22]~feeder_combout\);

-- Location: FF_X24_Y1_N15
\ecg_spi_ports|bit_cnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[22]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(22));

-- Location: FF_X24_Y1_N23
\ecg_spi_ports|bit_cnt[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	asdata => \ecg_spi_ports|bit_cnt\(22),
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(23));

-- Location: FF_X24_Y1_N11
\ecg_spi_ports|bit_cnt[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	asdata => \ecg_spi_ports|bit_cnt\(23),
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(24));

-- Location: LCCOMB_X24_Y1_N16
\ecg_spi_ports|bit_cnt[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[25]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(24),
	combout => \ecg_spi_ports|bit_cnt[25]~feeder_combout\);

-- Location: FF_X24_Y1_N17
\ecg_spi_ports|bit_cnt[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[25]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(25));

-- Location: LCCOMB_X24_Y1_N24
\ecg_spi_ports|bit_cnt[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[26]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(25),
	combout => \ecg_spi_ports|bit_cnt[26]~feeder_combout\);

-- Location: FF_X24_Y1_N25
\ecg_spi_ports|bit_cnt[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[26]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(26));

-- Location: LCCOMB_X26_Y4_N26
\ecg_spi_ports|bit_cnt[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[27]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(26),
	combout => \ecg_spi_ports|bit_cnt[27]~feeder_combout\);

-- Location: FF_X26_Y4_N27
\ecg_spi_ports|bit_cnt[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[27]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(27));

-- Location: FF_X26_Y4_N1
\ecg_spi_ports|bit_cnt[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	asdata => \ecg_spi_ports|bit_cnt\(27),
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(28));

-- Location: LCCOMB_X26_Y4_N10
\ecg_spi_ports|bit_cnt[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[29]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(28),
	combout => \ecg_spi_ports|bit_cnt[29]~feeder_combout\);

-- Location: FF_X26_Y4_N11
\ecg_spi_ports|bit_cnt[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[29]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(29));

-- Location: LCCOMB_X26_Y4_N4
\ecg_spi_ports|bit_cnt[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[30]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(29),
	combout => \ecg_spi_ports|bit_cnt[30]~feeder_combout\);

-- Location: FF_X26_Y4_N5
\ecg_spi_ports|bit_cnt[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[30]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(30));

-- Location: FF_X26_Y4_N7
\ecg_spi_ports|bit_cnt[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	asdata => \ecg_spi_ports|bit_cnt\(30),
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(31));

-- Location: LCCOMB_X26_Y4_N8
\ecg_spi_ports|bit_cnt[32]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|bit_cnt[32]~feeder_combout\ = \ecg_spi_ports|bit_cnt\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ecg_spi_ports|bit_cnt\(31),
	combout => \ecg_spi_ports|bit_cnt[32]~feeder_combout\);

-- Location: FF_X26_Y4_N9
\ecg_spi_ports|bit_cnt[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|bit_cnt[32]~feeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|bit_cnt\(32));

-- Location: LCCOMB_X27_Y15_N0
\ecg_spi_ports|trdy~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|trdy~7_combout\ = (!\ecg_spi_ports|process_1~0_combout\ & (\ecg_spi_ports|trdy~2_combout\ & ((\ecg_spi_ports|rd_add~q\) # (!\ecg_spi_ports|bit_cnt\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|bit_cnt\(32),
	datab => \ecg_spi_ports|rd_add~q\,
	datac => \ecg_spi_ports|process_1~0_combout\,
	datad => \ecg_spi_ports|trdy~2_combout\,
	combout => \ecg_spi_ports|trdy~7_combout\);

-- Location: LCCOMB_X27_Y15_N4
\ecg_spi_ports|trdy~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|trdy~3_combout\ = \ecg_spi_ports|trdy~1_combout\ $ (((\ecg_spi_ports|trdy~7_combout\) # ((\ecg_spi_ports|process_1~0_combout\ & \ecg_mosi~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|trdy~1_combout\,
	datab => \ecg_spi_ports|process_1~0_combout\,
	datac => \ecg_mosi~input_o\,
	datad => \ecg_spi_ports|trdy~7_combout\,
	combout => \ecg_spi_ports|trdy~3_combout\);

-- Location: LCCOMB_X27_Y15_N30
\ecg_spi_ports|trdy~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|trdy~0_combout\ = (\ecg_spi_ports|process_1~1_combout\) # (\ecg_spi_ports|process_1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|process_1~2_combout\,
	combout => \ecg_spi_ports|trdy~0_combout\);

-- Location: FF_X27_Y15_N5
\ecg_spi_ports|trdy~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|trdy~3_combout\,
	clrn => \ecg_spi_ports|ALT_INV_trdy~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|trdy~_emulated_q\);

-- Location: LCCOMB_X27_Y15_N2
\ecg_spi_ports|trdy~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|trdy~2_combout\ = (!\ecg_spi_ports|process_1~2_combout\ & ((\ecg_spi_ports|process_1~1_combout\) # (\ecg_spi_ports|trdy~1_combout\ $ (\ecg_spi_ports|trdy~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|trdy~1_combout\,
	datab => \ecg_spi_ports|process_1~1_combout\,
	datac => \ecg_spi_ports|trdy~_emulated_q\,
	datad => \ecg_spi_ports|process_1~2_combout\,
	combout => \ecg_spi_ports|trdy~2_combout\);

-- Location: IOIBUF_X41_Y14_N1
\ecg_st_load_roe~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_st_load_roe,
	o => \ecg_st_load_roe~input_o\);

-- Location: LCCOMB_X29_Y15_N12
\ecg_spi_ports|process_1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|process_1~5_combout\ = (!\ecg_st_load_roe~input_o\ & \ecg_spi_ports|process_1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_st_load_roe~input_o\,
	datac => \ecg_spi_ports|process_1~1_combout\,
	combout => \ecg_spi_ports|process_1~5_combout\);

-- Location: LCCOMB_X29_Y15_N18
\ecg_spi_ports|roe~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|roe~1_combout\ = (!\ecg_spi_ports|process_1~5_combout\ & ((\ecg_spi_ports|process_1~1_combout\) # (\ecg_spi_ports|roe~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|process_1~1_combout\,
	datac => \ecg_spi_ports|process_1~5_combout\,
	datad => \ecg_spi_ports|roe~1_combout\,
	combout => \ecg_spi_ports|roe~1_combout\);

-- Location: LCCOMB_X28_Y15_N16
\ecg_spi_ports|roe~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|roe~6_combout\ = \ecg_spi_ports|roe~1_combout\ $ (((\ecg_mosi~input_o\) # ((!\ecg_spi_ports|bit_cnt\(11)) # (!\ecg_spi_ports|wr_add~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_mosi~input_o\,
	datab => \ecg_spi_ports|roe~1_combout\,
	datac => \ecg_spi_ports|wr_add~q\,
	datad => \ecg_spi_ports|bit_cnt\(11),
	combout => \ecg_spi_ports|roe~6_combout\);

-- Location: IOIBUF_X41_Y18_N1
\ecg_st_load_rrdy~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_st_load_rrdy,
	o => \ecg_st_load_rrdy~input_o\);

-- Location: IOIBUF_X26_Y0_N22
\ecg_rx_req~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_rx_req,
	o => \ecg_rx_req~input_o\);

-- Location: LCCOMB_X28_Y15_N20
\ecg_spi_ports|process_1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|process_1~4_combout\ = (\ecg_ss_n~input_o\ & ((\ecg_rx_req~input_o\) # ((\ecg_tx_load_en~input_o\ & !\ecg_st_load_rrdy~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_en~input_o\,
	datab => \ecg_st_load_rrdy~input_o\,
	datac => \ecg_rx_req~input_o\,
	datad => \ecg_ss_n~input_o\,
	combout => \ecg_spi_ports|process_1~4_combout\);

-- Location: LCCOMB_X28_Y15_N10
\ecg_spi_ports|rrdy~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rrdy~1_combout\ = (!\ecg_spi_ports|process_1~4_combout\ & ((\ecg_spi_ports|process_1~1_combout\) # (\ecg_spi_ports|rrdy~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|process_1~4_combout\,
	datac => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|rrdy~1_combout\,
	combout => \ecg_spi_ports|rrdy~1_combout\);

-- Location: LCCOMB_X28_Y14_N16
\ecg_spi_ports|process_1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|process_1~3_combout\ = (\ecg_spi_ports|wr_add~q\ & \ecg_spi_ports|bit_cnt\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|wr_add~q\,
	datad => \ecg_spi_ports|bit_cnt\(10),
	combout => \ecg_spi_ports|process_1~3_combout\);

-- Location: LCCOMB_X28_Y15_N28
\ecg_spi_ports|rrdy~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rrdy~6_combout\ = (\ecg_spi_ports|rrdy~2_combout\) # ((!\ecg_spi_ports|wr_add~q\ & \ecg_spi_ports|bit_cnt\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|wr_add~q\,
	datac => \ecg_spi_ports|bit_cnt\(32),
	datad => \ecg_spi_ports|rrdy~2_combout\,
	combout => \ecg_spi_ports|rrdy~6_combout\);

-- Location: LCCOMB_X28_Y15_N14
\ecg_spi_ports|rrdy~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rrdy~3_combout\ = \ecg_spi_ports|rrdy~1_combout\ $ (((\ecg_spi_ports|process_1~3_combout\ & (\ecg_mosi~input_o\)) # (!\ecg_spi_ports|process_1~3_combout\ & ((\ecg_spi_ports|rrdy~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_mosi~input_o\,
	datab => \ecg_spi_ports|rrdy~1_combout\,
	datac => \ecg_spi_ports|process_1~3_combout\,
	datad => \ecg_spi_ports|rrdy~6_combout\,
	combout => \ecg_spi_ports|rrdy~3_combout\);

-- Location: LCCOMB_X28_Y15_N30
\ecg_spi_ports|rrdy~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rrdy~0_combout\ = (\ecg_spi_ports|process_1~1_combout\) # (\ecg_spi_ports|process_1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|process_1~4_combout\,
	combout => \ecg_spi_ports|rrdy~0_combout\);

-- Location: FF_X28_Y15_N15
\ecg_spi_ports|rrdy~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rrdy~3_combout\,
	clrn => \ecg_spi_ports|ALT_INV_rrdy~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rrdy~_emulated_q\);

-- Location: LCCOMB_X28_Y15_N18
\ecg_spi_ports|rrdy~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rrdy~2_combout\ = (!\ecg_spi_ports|process_1~4_combout\ & ((\ecg_spi_ports|process_1~1_combout\) # (\ecg_spi_ports|rrdy~1_combout\ $ (\ecg_spi_ports|rrdy~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|process_1~1_combout\,
	datab => \ecg_spi_ports|rrdy~1_combout\,
	datac => \ecg_spi_ports|rrdy~_emulated_q\,
	datad => \ecg_spi_ports|process_1~4_combout\,
	combout => \ecg_spi_ports|rrdy~2_combout\);

-- Location: LCCOMB_X28_Y15_N2
\ecg_spi_ports|roe~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|roe~7_combout\ = (\ecg_spi_ports|wr_add~q\ & (\ecg_spi_ports|bit_cnt\(11))) # (!\ecg_spi_ports|wr_add~q\ & (((\ecg_spi_ports|bit_cnt\(32) & \ecg_spi_ports|rrdy~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|wr_add~q\,
	datab => \ecg_spi_ports|bit_cnt\(11),
	datac => \ecg_spi_ports|bit_cnt\(32),
	datad => \ecg_spi_ports|rrdy~2_combout\,
	combout => \ecg_spi_ports|roe~7_combout\);

-- Location: LCCOMB_X29_Y15_N20
\ecg_spi_ports|roe~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|roe~3_combout\ = \ecg_spi_ports|roe~6_combout\ $ (((!\ecg_spi_ports|roe~2_combout\ & !\ecg_spi_ports|roe~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|roe~2_combout\,
	datac => \ecg_spi_ports|roe~6_combout\,
	datad => \ecg_spi_ports|roe~7_combout\,
	combout => \ecg_spi_ports|roe~3_combout\);

-- Location: LCCOMB_X29_Y15_N14
\ecg_spi_ports|roe~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|roe~0_combout\ = (\ecg_spi_ports|process_1~1_combout\) # (\ecg_spi_ports|process_1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|process_1~5_combout\,
	combout => \ecg_spi_ports|roe~0_combout\);

-- Location: FF_X29_Y15_N21
\ecg_spi_ports|roe~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|roe~3_combout\,
	clrn => \ecg_spi_ports|ALT_INV_roe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|roe~_emulated_q\);

-- Location: LCCOMB_X29_Y15_N22
\ecg_spi_ports|roe~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|roe~2_combout\ = (!\ecg_spi_ports|process_1~5_combout\ & ((\ecg_spi_ports|process_1~1_combout\) # (\ecg_spi_ports|roe~1_combout\ $ (\ecg_spi_ports|roe~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|process_1~1_combout\,
	datab => \ecg_spi_ports|roe~1_combout\,
	datac => \ecg_spi_ports|roe~_emulated_q\,
	datad => \ecg_spi_ports|process_1~5_combout\,
	combout => \ecg_spi_ports|roe~2_combout\);

-- Location: LCCOMB_X29_Y15_N10
\ecg_spi_ports|miso~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|miso~0_combout\ = (\ecg_spi_ports|bit_cnt\(9) & ((\ecg_spi_ports|rrdy~2_combout\))) # (!\ecg_spi_ports|bit_cnt\(9) & (\ecg_spi_ports|roe~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|bit_cnt\(9),
	datac => \ecg_spi_ports|roe~2_combout\,
	datad => \ecg_spi_ports|rrdy~2_combout\,
	combout => \ecg_spi_ports|miso~0_combout\);

-- Location: LCCOMB_X29_Y15_N8
\ecg_spi_ports|miso~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|miso~1_combout\ = (\ecg_spi_ports|bit_cnt\(8) & (\ecg_spi_ports|trdy~2_combout\)) # (!\ecg_spi_ports|bit_cnt\(8) & ((\ecg_spi_ports|miso~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|bit_cnt\(8),
	datac => \ecg_spi_ports|trdy~2_combout\,
	datad => \ecg_spi_ports|miso~0_combout\,
	combout => \ecg_spi_ports|miso~1_combout\);

-- Location: IOIBUF_X30_Y29_N8
\ecg_tx_load_data[23]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(23),
	o => \ecg_tx_load_data[23]~input_o\);

-- Location: CLKCTRL_G8
\ecg_spi_ports|process_1~1clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \ecg_spi_ports|process_1~1clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \ecg_spi_ports|process_1~1clkctrl_outclk\);

-- Location: LCCOMB_X30_Y15_N18
\ecg_spi_ports|tx_buf[23]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[23]~1_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[23]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[23]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_tx_load_data[23]~input_o\,
	datac => \ecg_spi_ports|tx_buf[23]~1_combout\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[23]~1_combout\);

-- Location: IOIBUF_X30_Y29_N15
\ecg_tx_load_data[22]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(22),
	o => \ecg_tx_load_data[22]~input_o\);

-- Location: LCCOMB_X30_Y15_N16
\ecg_spi_ports|tx_buf[22]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[22]~5_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_tx_load_data[22]~input_o\))) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_spi_ports|tx_buf[22]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|tx_buf[22]~5_combout\,
	datac => \ecg_tx_load_data[22]~input_o\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[22]~5_combout\);

-- Location: IOIBUF_X41_Y13_N8
\ecg_tx_load_data[21]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(21),
	o => \ecg_tx_load_data[21]~input_o\);

-- Location: LCCOMB_X32_Y15_N18
\ecg_spi_ports|tx_buf[21]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[21]~9_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[21]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[21]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_tx_load_data[21]~input_o\,
	datac => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	datad => \ecg_spi_ports|tx_buf[21]~9_combout\,
	combout => \ecg_spi_ports|tx_buf[21]~9_combout\);

-- Location: IOIBUF_X41_Y13_N22
\ecg_tx_load_data[20]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(20),
	o => \ecg_tx_load_data[20]~input_o\);

-- Location: LCCOMB_X32_Y15_N8
\ecg_spi_ports|tx_buf[20]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[20]~13_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[20]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[20]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_tx_load_data[20]~input_o\,
	datac => \ecg_spi_ports|tx_buf[20]~13_combout\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[20]~13_combout\);

-- Location: IOIBUF_X41_Y11_N1
\ecg_tx_load_data[19]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(19),
	o => \ecg_tx_load_data[19]~input_o\);

-- Location: LCCOMB_X32_Y15_N6
\ecg_spi_ports|tx_buf[19]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[19]~17_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_tx_load_data[19]~input_o\))) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_spi_ports|tx_buf[19]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[19]~17_combout\,
	datac => \ecg_tx_load_data[19]~input_o\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[19]~17_combout\);

-- Location: IOIBUF_X41_Y17_N8
\ecg_tx_load_data[18]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(18),
	o => \ecg_tx_load_data[18]~input_o\);

-- Location: LCCOMB_X32_Y15_N16
\ecg_spi_ports|tx_buf[18]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[18]~21_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_tx_load_data[18]~input_o\))) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_spi_ports|tx_buf[18]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|tx_buf[18]~21_combout\,
	datac => \ecg_tx_load_data[18]~input_o\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[18]~21_combout\);

-- Location: IOIBUF_X41_Y18_N15
\ecg_tx_load_data[16]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(16),
	o => \ecg_tx_load_data[16]~input_o\);

-- Location: LCCOMB_X33_Y15_N22
\ecg_spi_ports|tx_buf[16]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[16]~29_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[16]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[16]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[16]~input_o\,
	datac => \ecg_spi_ports|tx_buf[16]~29_combout\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[16]~29_combout\);

-- Location: IOIBUF_X41_Y13_N1
\ecg_tx_load_data[14]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(14),
	o => \ecg_tx_load_data[14]~input_o\);

-- Location: IOIBUF_X41_Y19_N1
\ecg_tx_load_data[13]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(13),
	o => \ecg_tx_load_data[13]~input_o\);

-- Location: LCCOMB_X33_Y15_N20
\ecg_spi_ports|tx_buf[13]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[13]~41_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_tx_load_data[13]~input_o\))) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_spi_ports|tx_buf[13]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[13]~41_combout\,
	datab => \ecg_tx_load_data[13]~input_o\,
	datac => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[13]~41_combout\);

-- Location: IOIBUF_X41_Y14_N15
\ecg_tx_load_data[12]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(12),
	o => \ecg_tx_load_data[12]~input_o\);

-- Location: LCCOMB_X32_Y15_N30
\ecg_spi_ports|tx_buf[12]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[12]~45_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[12]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[12]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[12]~input_o\,
	datac => \ecg_spi_ports|tx_buf[12]~45_combout\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[12]~45_combout\);

-- Location: IOIBUF_X41_Y17_N1
\ecg_tx_load_data[11]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(11),
	o => \ecg_tx_load_data[11]~input_o\);

-- Location: IOIBUF_X41_Y13_N15
\ecg_tx_load_data[9]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(9),
	o => \ecg_tx_load_data[9]~input_o\);

-- Location: LCCOMB_X31_Y15_N10
\ecg_spi_ports|tx_buf[9]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[9]~57_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_tx_load_data[9]~input_o\))) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_spi_ports|tx_buf[9]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[9]~57_combout\,
	datab => \ecg_tx_load_data[9]~input_o\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[9]~57_combout\);

-- Location: IOIBUF_X30_Y29_N22
\ecg_tx_load_data[8]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(8),
	o => \ecg_tx_load_data[8]~input_o\);

-- Location: LCCOMB_X31_Y15_N12
\ecg_spi_ports|tx_buf[8]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[8]~61_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[8]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[8]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[8]~input_o\,
	datac => \ecg_spi_ports|tx_buf[8]~61_combout\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[8]~61_combout\);

-- Location: IOIBUF_X41_Y19_N8
\ecg_tx_load_data[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(7),
	o => \ecg_tx_load_data[7]~input_o\);

-- Location: LCCOMB_X35_Y15_N12
\ecg_spi_ports|tx_buf[7]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[7]~65_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_tx_load_data[7]~input_o\))) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_spi_ports|tx_buf[7]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[7]~65_combout\,
	datab => \ecg_tx_load_data[7]~input_o\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[7]~65_combout\);

-- Location: IOIBUF_X41_Y18_N8
\ecg_tx_load_data[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(6),
	o => \ecg_tx_load_data[6]~input_o\);

-- Location: LCCOMB_X35_Y15_N14
\ecg_spi_ports|tx_buf[6]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[6]~69_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[6]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[6]~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[6]~input_o\,
	datac => \ecg_spi_ports|tx_buf[6]~69_combout\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[6]~69_combout\);

-- Location: IOIBUF_X41_Y12_N22
\ecg_tx_load_data[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(4),
	o => \ecg_tx_load_data[4]~input_o\);

-- Location: LCCOMB_X35_Y15_N6
\ecg_spi_ports|tx_buf[4]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[4]~77_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[4]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[4]~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_tx_load_data[4]~input_o\,
	datac => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	datad => \ecg_spi_ports|tx_buf[4]~77_combout\,
	combout => \ecg_spi_ports|tx_buf[4]~77_combout\);

-- Location: IOIBUF_X41_Y10_N8
\ecg_tx_load_data[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(3),
	o => \ecg_tx_load_data[3]~input_o\);

-- Location: IOIBUF_X30_Y29_N29
\ecg_tx_load_data[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(2),
	o => \ecg_tx_load_data[2]~input_o\);

-- Location: LCCOMB_X30_Y15_N22
\ecg_spi_ports|tx_buf[2]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[2]~85_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[2]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[2]~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_tx_load_data[2]~input_o\,
	datac => \ecg_spi_ports|tx_buf[2]~85_combout\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[2]~85_combout\);

-- Location: IOIBUF_X21_Y0_N22
\ecg_tx_load_data[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(1),
	o => \ecg_tx_load_data[1]~input_o\);

-- Location: LCCOMB_X30_Y15_N20
\ecg_spi_ports|tx_buf[1]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[1]~89_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[1]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[1]~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_tx_load_data[1]~input_o\,
	datac => \ecg_spi_ports|tx_buf[1]~89_combout\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[1]~89_combout\);

-- Location: IOIBUF_X21_Y0_N15
\ecg_tx_load_data[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(0),
	o => \ecg_tx_load_data[0]~input_o\);

-- Location: LCCOMB_X30_Y15_N30
\ecg_spi_ports|tx_buf[0]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[0]~93_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[0]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[0]~93_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_tx_load_data[0]~input_o\,
	datac => \ecg_spi_ports|tx_buf[0]~93_combout\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[0]~93_combout\);

-- Location: LCCOMB_X30_Y15_N6
\ecg_spi_ports|tx_buf[0]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[0]~95_combout\ = \ecg_spi_ports|tx_buf[0]~93_combout\ $ (\ecg_spi_ports|tx_buf[23]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[0]~93_combout\,
	datad => \ecg_spi_ports|tx_buf[23]~2_combout\,
	combout => \ecg_spi_ports|tx_buf[0]~95_combout\);

-- Location: LCCOMB_X27_Y15_N24
\ecg_spi_ports|process_1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|process_1~7_combout\ = (!\ecg_spi_ports|bit_cnt\(2) & (!\ecg_spi_ports|bit_cnt\(4) & (!\ecg_spi_ports|bit_cnt\(3) & \ecg_spi_ports|bit_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|bit_cnt\(2),
	datab => \ecg_spi_ports|bit_cnt\(4),
	datac => \ecg_spi_ports|bit_cnt\(3),
	datad => \ecg_spi_ports|bit_cnt\(1),
	combout => \ecg_spi_ports|process_1~7_combout\);

-- Location: LCCOMB_X27_Y15_N16
\ecg_spi_ports|process_1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|process_1~6_combout\ = (!\ecg_spi_ports|bit_cnt\(5) & (!\ecg_spi_ports|bit_cnt\(7) & (!\ecg_spi_ports|bit_cnt\(6) & !\ecg_spi_ports|bit_cnt\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|bit_cnt\(5),
	datab => \ecg_spi_ports|bit_cnt\(7),
	datac => \ecg_spi_ports|bit_cnt\(6),
	datad => \ecg_spi_ports|bit_cnt\(32),
	combout => \ecg_spi_ports|process_1~6_combout\);

-- Location: LCCOMB_X31_Y15_N8
\ecg_spi_ports|process_1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|process_1~8_combout\ = (\ecg_spi_ports|process_1~7_combout\ & (\ecg_spi_ports|process_1~6_combout\ & !\ecg_spi_ports|rd_add~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|process_1~7_combout\,
	datac => \ecg_spi_ports|process_1~6_combout\,
	datad => \ecg_spi_ports|rd_add~q\,
	combout => \ecg_spi_ports|process_1~8_combout\);

-- Location: FF_X30_Y15_N7
\ecg_spi_ports|tx_buf[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[0]~95_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[0]~_emulated_q\);

-- Location: LCCOMB_X30_Y15_N8
\ecg_spi_ports|tx_buf[0]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[0]~94_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (\ecg_tx_load_data[0]~input_o\)) # (!\ecg_spi_ports|process_1~1_combout\ & ((\ecg_spi_ports|tx_buf[0]~93_combout\ $ (\ecg_spi_ports|tx_buf[0]~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|process_1~1_combout\,
	datab => \ecg_tx_load_data[0]~input_o\,
	datac => \ecg_spi_ports|tx_buf[0]~93_combout\,
	datad => \ecg_spi_ports|tx_buf[0]~_emulated_q\,
	combout => \ecg_spi_ports|tx_buf[0]~94_combout\);

-- Location: LCCOMB_X30_Y15_N14
\ecg_spi_ports|tx_buf[1]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[1]~91_combout\ = \ecg_spi_ports|tx_buf[1]~89_combout\ $ (\ecg_spi_ports|tx_buf[0]~94_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|tx_buf[1]~89_combout\,
	datad => \ecg_spi_ports|tx_buf[0]~94_combout\,
	combout => \ecg_spi_ports|tx_buf[1]~91_combout\);

-- Location: FF_X30_Y15_N15
\ecg_spi_ports|tx_buf[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[1]~91_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[1]~_emulated_q\);

-- Location: LCCOMB_X30_Y15_N12
\ecg_spi_ports|tx_buf[1]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[1]~90_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (\ecg_tx_load_data[1]~input_o\)) # (!\ecg_spi_ports|process_1~1_combout\ & ((\ecg_spi_ports|tx_buf[1]~_emulated_q\ $ (\ecg_spi_ports|tx_buf[1]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|process_1~1_combout\,
	datab => \ecg_tx_load_data[1]~input_o\,
	datac => \ecg_spi_ports|tx_buf[1]~_emulated_q\,
	datad => \ecg_spi_ports|tx_buf[1]~89_combout\,
	combout => \ecg_spi_ports|tx_buf[1]~90_combout\);

-- Location: LCCOMB_X30_Y15_N2
\ecg_spi_ports|tx_buf[2]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[2]~87_combout\ = \ecg_spi_ports|tx_buf[1]~90_combout\ $ (\ecg_spi_ports|tx_buf[2]~85_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[1]~90_combout\,
	datac => \ecg_spi_ports|tx_buf[2]~85_combout\,
	combout => \ecg_spi_ports|tx_buf[2]~87_combout\);

-- Location: FF_X30_Y15_N3
\ecg_spi_ports|tx_buf[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[2]~87_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[2]~_emulated_q\);

-- Location: LCCOMB_X30_Y15_N4
\ecg_spi_ports|tx_buf[2]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[2]~86_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (\ecg_tx_load_data[2]~input_o\)) # (!\ecg_spi_ports|process_1~1_combout\ & ((\ecg_spi_ports|tx_buf[2]~85_combout\ $ (\ecg_spi_ports|tx_buf[2]~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|process_1~1_combout\,
	datab => \ecg_tx_load_data[2]~input_o\,
	datac => \ecg_spi_ports|tx_buf[2]~85_combout\,
	datad => \ecg_spi_ports|tx_buf[2]~_emulated_q\,
	combout => \ecg_spi_ports|tx_buf[2]~86_combout\);

-- Location: LCCOMB_X35_Y15_N24
\ecg_spi_ports|tx_buf[3]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[3]~81_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[3]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[3]~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[3]~input_o\,
	datac => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	datad => \ecg_spi_ports|tx_buf[3]~81_combout\,
	combout => \ecg_spi_ports|tx_buf[3]~81_combout\);

-- Location: LCCOMB_X30_Y15_N0
\ecg_spi_ports|tx_buf[3]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[3]~83_combout\ = \ecg_spi_ports|tx_buf[2]~86_combout\ $ (\ecg_spi_ports|tx_buf[3]~81_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[2]~86_combout\,
	datad => \ecg_spi_ports|tx_buf[3]~81_combout\,
	combout => \ecg_spi_ports|tx_buf[3]~83_combout\);

-- Location: FF_X30_Y15_N1
\ecg_spi_ports|tx_buf[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[3]~83_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[3]~_emulated_q\);

-- Location: LCCOMB_X35_Y15_N22
\ecg_spi_ports|tx_buf[3]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[3]~82_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (\ecg_tx_load_data[3]~input_o\)) # (!\ecg_spi_ports|process_1~1_combout\ & ((\ecg_spi_ports|tx_buf[3]~_emulated_q\ $ (\ecg_spi_ports|tx_buf[3]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[3]~input_o\,
	datab => \ecg_spi_ports|tx_buf[3]~_emulated_q\,
	datac => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|tx_buf[3]~81_combout\,
	combout => \ecg_spi_ports|tx_buf[3]~82_combout\);

-- Location: LCCOMB_X35_Y15_N18
\ecg_spi_ports|tx_buf[4]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[4]~79_combout\ = \ecg_spi_ports|tx_buf[4]~77_combout\ $ (\ecg_spi_ports|tx_buf[3]~82_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[4]~77_combout\,
	datac => \ecg_spi_ports|tx_buf[3]~82_combout\,
	combout => \ecg_spi_ports|tx_buf[4]~79_combout\);

-- Location: FF_X35_Y15_N19
\ecg_spi_ports|tx_buf[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[4]~79_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[4]~_emulated_q\);

-- Location: LCCOMB_X35_Y15_N8
\ecg_spi_ports|tx_buf[4]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[4]~78_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (((\ecg_tx_load_data[4]~input_o\)))) # (!\ecg_spi_ports|process_1~1_combout\ & (\ecg_spi_ports|tx_buf[4]~_emulated_q\ $ (((\ecg_spi_ports|tx_buf[4]~77_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[4]~_emulated_q\,
	datab => \ecg_tx_load_data[4]~input_o\,
	datac => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|tx_buf[4]~77_combout\,
	combout => \ecg_spi_ports|tx_buf[4]~78_combout\);

-- Location: IOIBUF_X41_Y12_N15
\ecg_tx_load_data[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(5),
	o => \ecg_tx_load_data[5]~input_o\);

-- Location: LCCOMB_X35_Y15_N20
\ecg_spi_ports|tx_buf[5]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[5]~73_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[5]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[5]~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_tx_load_data[5]~input_o\,
	datac => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	datad => \ecg_spi_ports|tx_buf[5]~73_combout\,
	combout => \ecg_spi_ports|tx_buf[5]~73_combout\);

-- Location: LCCOMB_X35_Y15_N30
\ecg_spi_ports|tx_buf[5]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[5]~75_combout\ = \ecg_spi_ports|tx_buf[4]~78_combout\ $ (\ecg_spi_ports|tx_buf[5]~73_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[4]~78_combout\,
	datad => \ecg_spi_ports|tx_buf[5]~73_combout\,
	combout => \ecg_spi_ports|tx_buf[5]~75_combout\);

-- Location: FF_X35_Y15_N31
\ecg_spi_ports|tx_buf[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[5]~75_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[5]~_emulated_q\);

-- Location: LCCOMB_X35_Y15_N28
\ecg_spi_ports|tx_buf[5]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[5]~74_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (((\ecg_tx_load_data[5]~input_o\)))) # (!\ecg_spi_ports|process_1~1_combout\ & (\ecg_spi_ports|tx_buf[5]~_emulated_q\ $ (((\ecg_spi_ports|tx_buf[5]~73_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[5]~_emulated_q\,
	datab => \ecg_tx_load_data[5]~input_o\,
	datac => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|tx_buf[5]~73_combout\,
	combout => \ecg_spi_ports|tx_buf[5]~74_combout\);

-- Location: LCCOMB_X35_Y15_N26
\ecg_spi_ports|tx_buf[6]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[6]~71_combout\ = \ecg_spi_ports|tx_buf[6]~69_combout\ $ (\ecg_spi_ports|tx_buf[5]~74_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[6]~69_combout\,
	datad => \ecg_spi_ports|tx_buf[5]~74_combout\,
	combout => \ecg_spi_ports|tx_buf[6]~71_combout\);

-- Location: FF_X35_Y15_N27
\ecg_spi_ports|tx_buf[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[6]~71_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[6]~_emulated_q\);

-- Location: LCCOMB_X35_Y15_N0
\ecg_spi_ports|tx_buf[6]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[6]~70_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (\ecg_tx_load_data[6]~input_o\)) # (!\ecg_spi_ports|process_1~1_combout\ & ((\ecg_spi_ports|tx_buf[6]~_emulated_q\ $ (\ecg_spi_ports|tx_buf[6]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[6]~input_o\,
	datab => \ecg_spi_ports|tx_buf[6]~_emulated_q\,
	datac => \ecg_spi_ports|tx_buf[6]~69_combout\,
	datad => \ecg_spi_ports|process_1~1_combout\,
	combout => \ecg_spi_ports|tx_buf[6]~70_combout\);

-- Location: LCCOMB_X35_Y15_N10
\ecg_spi_ports|tx_buf[7]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[7]~67_combout\ = \ecg_spi_ports|tx_buf[7]~65_combout\ $ (\ecg_spi_ports|tx_buf[6]~70_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[7]~65_combout\,
	datab => \ecg_spi_ports|tx_buf[6]~70_combout\,
	combout => \ecg_spi_ports|tx_buf[7]~67_combout\);

-- Location: FF_X35_Y15_N11
\ecg_spi_ports|tx_buf[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[7]~67_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[7]~_emulated_q\);

-- Location: LCCOMB_X35_Y15_N4
\ecg_spi_ports|tx_buf[7]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[7]~66_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (((\ecg_tx_load_data[7]~input_o\)))) # (!\ecg_spi_ports|process_1~1_combout\ & (\ecg_spi_ports|tx_buf[7]~_emulated_q\ $ (((\ecg_spi_ports|tx_buf[7]~65_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[7]~_emulated_q\,
	datab => \ecg_tx_load_data[7]~input_o\,
	datac => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|tx_buf[7]~65_combout\,
	combout => \ecg_spi_ports|tx_buf[7]~66_combout\);

-- Location: LCCOMB_X35_Y15_N16
\ecg_spi_ports|tx_buf[8]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[8]~63_combout\ = \ecg_spi_ports|tx_buf[8]~61_combout\ $ (\ecg_spi_ports|tx_buf[7]~66_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|tx_buf[8]~61_combout\,
	datac => \ecg_spi_ports|tx_buf[7]~66_combout\,
	combout => \ecg_spi_ports|tx_buf[8]~63_combout\);

-- Location: FF_X35_Y15_N17
\ecg_spi_ports|tx_buf[8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[8]~63_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[8]~_emulated_q\);

-- Location: LCCOMB_X31_Y15_N24
\ecg_spi_ports|tx_buf[8]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[8]~62_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (((\ecg_tx_load_data[8]~input_o\)))) # (!\ecg_spi_ports|process_1~1_combout\ & (\ecg_spi_ports|tx_buf[8]~_emulated_q\ $ (((\ecg_spi_ports|tx_buf[8]~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[8]~_emulated_q\,
	datab => \ecg_spi_ports|process_1~1_combout\,
	datac => \ecg_tx_load_data[8]~input_o\,
	datad => \ecg_spi_ports|tx_buf[8]~61_combout\,
	combout => \ecg_spi_ports|tx_buf[8]~62_combout\);

-- Location: LCCOMB_X30_Y15_N10
\ecg_spi_ports|tx_buf[9]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[9]~59_combout\ = \ecg_spi_ports|tx_buf[9]~57_combout\ $ (\ecg_spi_ports|tx_buf[8]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[9]~57_combout\,
	datad => \ecg_spi_ports|tx_buf[8]~62_combout\,
	combout => \ecg_spi_ports|tx_buf[9]~59_combout\);

-- Location: FF_X30_Y15_N11
\ecg_spi_ports|tx_buf[9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[9]~59_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[9]~_emulated_q\);

-- Location: LCCOMB_X31_Y15_N26
\ecg_spi_ports|tx_buf[9]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[9]~58_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (((\ecg_tx_load_data[9]~input_o\)))) # (!\ecg_spi_ports|process_1~1_combout\ & (\ecg_spi_ports|tx_buf[9]~_emulated_q\ $ (((\ecg_spi_ports|tx_buf[9]~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[9]~_emulated_q\,
	datab => \ecg_spi_ports|process_1~1_combout\,
	datac => \ecg_tx_load_data[9]~input_o\,
	datad => \ecg_spi_ports|tx_buf[9]~57_combout\,
	combout => \ecg_spi_ports|tx_buf[9]~58_combout\);

-- Location: IOIBUF_X41_Y19_N22
\ecg_tx_load_data[10]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(10),
	o => \ecg_tx_load_data[10]~input_o\);

-- Location: LCCOMB_X31_Y15_N16
\ecg_spi_ports|tx_buf[10]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[10]~53_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_tx_load_data[10]~input_o\))) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_spi_ports|tx_buf[10]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|tx_buf[10]~53_combout\,
	datac => \ecg_tx_load_data[10]~input_o\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[10]~53_combout\);

-- Location: LCCOMB_X31_Y15_N22
\ecg_spi_ports|tx_buf[10]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[10]~55_combout\ = \ecg_spi_ports|tx_buf[9]~58_combout\ $ (\ecg_spi_ports|tx_buf[10]~53_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[9]~58_combout\,
	datad => \ecg_spi_ports|tx_buf[10]~53_combout\,
	combout => \ecg_spi_ports|tx_buf[10]~55_combout\);

-- Location: FF_X31_Y15_N23
\ecg_spi_ports|tx_buf[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[10]~55_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[10]~_emulated_q\);

-- Location: LCCOMB_X31_Y15_N4
\ecg_spi_ports|tx_buf[10]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[10]~54_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (((\ecg_tx_load_data[10]~input_o\)))) # (!\ecg_spi_ports|process_1~1_combout\ & (\ecg_spi_ports|tx_buf[10]~_emulated_q\ $ (((\ecg_spi_ports|tx_buf[10]~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[10]~_emulated_q\,
	datab => \ecg_spi_ports|process_1~1_combout\,
	datac => \ecg_tx_load_data[10]~input_o\,
	datad => \ecg_spi_ports|tx_buf[10]~53_combout\,
	combout => \ecg_spi_ports|tx_buf[10]~54_combout\);

-- Location: LCCOMB_X31_Y15_N6
\ecg_spi_ports|tx_buf[11]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[11]~49_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_tx_load_data[11]~input_o\))) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_spi_ports|tx_buf[11]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[11]~49_combout\,
	datab => \ecg_tx_load_data[11]~input_o\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[11]~49_combout\);

-- Location: LCCOMB_X31_Y15_N30
\ecg_spi_ports|tx_buf[11]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[11]~51_combout\ = \ecg_spi_ports|tx_buf[10]~54_combout\ $ (\ecg_spi_ports|tx_buf[11]~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[10]~54_combout\,
	datad => \ecg_spi_ports|tx_buf[11]~49_combout\,
	combout => \ecg_spi_ports|tx_buf[11]~51_combout\);

-- Location: FF_X31_Y15_N31
\ecg_spi_ports|tx_buf[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[11]~51_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[11]~_emulated_q\);

-- Location: LCCOMB_X31_Y15_N28
\ecg_spi_ports|tx_buf[11]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[11]~50_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (\ecg_tx_load_data[11]~input_o\)) # (!\ecg_spi_ports|process_1~1_combout\ & ((\ecg_spi_ports|tx_buf[11]~_emulated_q\ $ (\ecg_spi_ports|tx_buf[11]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[11]~input_o\,
	datab => \ecg_spi_ports|process_1~1_combout\,
	datac => \ecg_spi_ports|tx_buf[11]~_emulated_q\,
	datad => \ecg_spi_ports|tx_buf[11]~49_combout\,
	combout => \ecg_spi_ports|tx_buf[11]~50_combout\);

-- Location: LCCOMB_X31_Y15_N20
\ecg_spi_ports|tx_buf[12]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[12]~47_combout\ = \ecg_spi_ports|tx_buf[12]~45_combout\ $ (\ecg_spi_ports|tx_buf[11]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[12]~45_combout\,
	datad => \ecg_spi_ports|tx_buf[11]~50_combout\,
	combout => \ecg_spi_ports|tx_buf[12]~47_combout\);

-- Location: FF_X31_Y15_N21
\ecg_spi_ports|tx_buf[12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[12]~47_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[12]~_emulated_q\);

-- Location: LCCOMB_X32_Y15_N4
\ecg_spi_ports|tx_buf[12]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[12]~46_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (\ecg_tx_load_data[12]~input_o\)) # (!\ecg_spi_ports|process_1~1_combout\ & ((\ecg_spi_ports|tx_buf[12]~45_combout\ $ (\ecg_spi_ports|tx_buf[12]~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[12]~input_o\,
	datab => \ecg_spi_ports|process_1~1_combout\,
	datac => \ecg_spi_ports|tx_buf[12]~45_combout\,
	datad => \ecg_spi_ports|tx_buf[12]~_emulated_q\,
	combout => \ecg_spi_ports|tx_buf[12]~46_combout\);

-- Location: LCCOMB_X32_Y15_N10
\ecg_spi_ports|tx_buf[13]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[13]~43_combout\ = \ecg_spi_ports|tx_buf[13]~41_combout\ $ (\ecg_spi_ports|tx_buf[12]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[13]~41_combout\,
	datad => \ecg_spi_ports|tx_buf[12]~46_combout\,
	combout => \ecg_spi_ports|tx_buf[13]~43_combout\);

-- Location: FF_X32_Y15_N11
\ecg_spi_ports|tx_buf[13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[13]~43_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[13]~_emulated_q\);

-- Location: LCCOMB_X33_Y15_N26
\ecg_spi_ports|tx_buf[13]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[13]~42_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (\ecg_tx_load_data[13]~input_o\)) # (!\ecg_spi_ports|process_1~1_combout\ & ((\ecg_spi_ports|tx_buf[13]~_emulated_q\ $ (\ecg_spi_ports|tx_buf[13]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|process_1~1_combout\,
	datab => \ecg_tx_load_data[13]~input_o\,
	datac => \ecg_spi_ports|tx_buf[13]~_emulated_q\,
	datad => \ecg_spi_ports|tx_buf[13]~41_combout\,
	combout => \ecg_spi_ports|tx_buf[13]~42_combout\);

-- Location: LCCOMB_X33_Y15_N18
\ecg_spi_ports|tx_buf[14]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[14]~37_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_tx_load_data[14]~input_o\))) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_spi_ports|tx_buf[14]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[14]~37_combout\,
	datac => \ecg_tx_load_data[14]~input_o\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[14]~37_combout\);

-- Location: LCCOMB_X33_Y15_N30
\ecg_spi_ports|tx_buf[14]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[14]~39_combout\ = \ecg_spi_ports|tx_buf[13]~42_combout\ $ (\ecg_spi_ports|tx_buf[14]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[13]~42_combout\,
	datad => \ecg_spi_ports|tx_buf[14]~37_combout\,
	combout => \ecg_spi_ports|tx_buf[14]~39_combout\);

-- Location: FF_X33_Y15_N31
\ecg_spi_ports|tx_buf[14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[14]~39_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[14]~_emulated_q\);

-- Location: LCCOMB_X33_Y15_N8
\ecg_spi_ports|tx_buf[14]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[14]~38_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (\ecg_tx_load_data[14]~input_o\)) # (!\ecg_spi_ports|process_1~1_combout\ & ((\ecg_spi_ports|tx_buf[14]~_emulated_q\ $ (\ecg_spi_ports|tx_buf[14]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|process_1~1_combout\,
	datab => \ecg_tx_load_data[14]~input_o\,
	datac => \ecg_spi_ports|tx_buf[14]~_emulated_q\,
	datad => \ecg_spi_ports|tx_buf[14]~37_combout\,
	combout => \ecg_spi_ports|tx_buf[14]~38_combout\);

-- Location: IOIBUF_X41_Y18_N22
\ecg_tx_load_data[15]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(15),
	o => \ecg_tx_load_data[15]~input_o\);

-- Location: LCCOMB_X33_Y15_N24
\ecg_spi_ports|tx_buf[15]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[15]~33_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[15]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[15]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_tx_load_data[15]~input_o\,
	datac => \ecg_spi_ports|tx_buf[15]~33_combout\,
	datad => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	combout => \ecg_spi_ports|tx_buf[15]~33_combout\);

-- Location: LCCOMB_X33_Y15_N6
\ecg_spi_ports|tx_buf[15]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[15]~35_combout\ = \ecg_spi_ports|tx_buf[14]~38_combout\ $ (\ecg_spi_ports|tx_buf[15]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[14]~38_combout\,
	datad => \ecg_spi_ports|tx_buf[15]~33_combout\,
	combout => \ecg_spi_ports|tx_buf[15]~35_combout\);

-- Location: FF_X33_Y15_N7
\ecg_spi_ports|tx_buf[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[15]~35_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[15]~_emulated_q\);

-- Location: LCCOMB_X33_Y15_N28
\ecg_spi_ports|tx_buf[15]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[15]~34_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (((\ecg_tx_load_data[15]~input_o\)))) # (!\ecg_spi_ports|process_1~1_combout\ & (\ecg_spi_ports|tx_buf[15]~_emulated_q\ $ (((\ecg_spi_ports|tx_buf[15]~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[15]~_emulated_q\,
	datab => \ecg_tx_load_data[15]~input_o\,
	datac => \ecg_spi_ports|process_1~1_combout\,
	datad => \ecg_spi_ports|tx_buf[15]~33_combout\,
	combout => \ecg_spi_ports|tx_buf[15]~34_combout\);

-- Location: LCCOMB_X33_Y15_N14
\ecg_spi_ports|tx_buf[16]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[16]~31_combout\ = \ecg_spi_ports|tx_buf[16]~29_combout\ $ (\ecg_spi_ports|tx_buf[15]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[16]~29_combout\,
	datad => \ecg_spi_ports|tx_buf[15]~34_combout\,
	combout => \ecg_spi_ports|tx_buf[16]~31_combout\);

-- Location: FF_X33_Y15_N15
\ecg_spi_ports|tx_buf[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[16]~31_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[16]~_emulated_q\);

-- Location: LCCOMB_X33_Y15_N12
\ecg_spi_ports|tx_buf[16]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[16]~30_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (\ecg_tx_load_data[16]~input_o\)) # (!\ecg_spi_ports|process_1~1_combout\ & ((\ecg_spi_ports|tx_buf[16]~_emulated_q\ $ (\ecg_spi_ports|tx_buf[16]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[16]~input_o\,
	datab => \ecg_spi_ports|tx_buf[16]~_emulated_q\,
	datac => \ecg_spi_ports|tx_buf[16]~29_combout\,
	datad => \ecg_spi_ports|process_1~1_combout\,
	combout => \ecg_spi_ports|tx_buf[16]~30_combout\);

-- Location: IOIBUF_X41_Y12_N1
\ecg_tx_load_data[17]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_tx_load_data(17),
	o => \ecg_tx_load_data[17]~input_o\);

-- Location: LCCOMB_X33_Y15_N16
\ecg_spi_ports|tx_buf[17]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[17]~25_combout\ = (GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & (\ecg_tx_load_data[17]~input_o\)) # (!GLOBAL(\ecg_spi_ports|process_1~1clkctrl_outclk\) & ((\ecg_spi_ports|tx_buf[17]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[17]~input_o\,
	datac => \ecg_spi_ports|process_1~1clkctrl_outclk\,
	datad => \ecg_spi_ports|tx_buf[17]~25_combout\,
	combout => \ecg_spi_ports|tx_buf[17]~25_combout\);

-- Location: LCCOMB_X33_Y15_N10
\ecg_spi_ports|tx_buf[17]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[17]~27_combout\ = \ecg_spi_ports|tx_buf[16]~30_combout\ $ (\ecg_spi_ports|tx_buf[17]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[16]~30_combout\,
	datad => \ecg_spi_ports|tx_buf[17]~25_combout\,
	combout => \ecg_spi_ports|tx_buf[17]~27_combout\);

-- Location: FF_X33_Y15_N11
\ecg_spi_ports|tx_buf[17]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[17]~27_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[17]~_emulated_q\);

-- Location: LCCOMB_X33_Y15_N4
\ecg_spi_ports|tx_buf[17]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[17]~26_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (((\ecg_tx_load_data[17]~input_o\)))) # (!\ecg_spi_ports|process_1~1_combout\ & (\ecg_spi_ports|tx_buf[17]~_emulated_q\ $ (((\ecg_spi_ports|tx_buf[17]~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|process_1~1_combout\,
	datab => \ecg_spi_ports|tx_buf[17]~_emulated_q\,
	datac => \ecg_tx_load_data[17]~input_o\,
	datad => \ecg_spi_ports|tx_buf[17]~25_combout\,
	combout => \ecg_spi_ports|tx_buf[17]~26_combout\);

-- Location: LCCOMB_X33_Y15_N0
\ecg_spi_ports|tx_buf[18]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[18]~23_combout\ = \ecg_spi_ports|tx_buf[18]~21_combout\ $ (\ecg_spi_ports|tx_buf[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[18]~21_combout\,
	datad => \ecg_spi_ports|tx_buf[17]~26_combout\,
	combout => \ecg_spi_ports|tx_buf[18]~23_combout\);

-- Location: FF_X33_Y15_N1
\ecg_spi_ports|tx_buf[18]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[18]~23_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[18]~_emulated_q\);

-- Location: LCCOMB_X32_Y15_N28
\ecg_spi_ports|tx_buf[18]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[18]~22_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (\ecg_tx_load_data[18]~input_o\)) # (!\ecg_spi_ports|process_1~1_combout\ & ((\ecg_spi_ports|tx_buf[18]~_emulated_q\ $ (\ecg_spi_ports|tx_buf[18]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[18]~input_o\,
	datab => \ecg_spi_ports|process_1~1_combout\,
	datac => \ecg_spi_ports|tx_buf[18]~_emulated_q\,
	datad => \ecg_spi_ports|tx_buf[18]~21_combout\,
	combout => \ecg_spi_ports|tx_buf[18]~22_combout\);

-- Location: LCCOMB_X32_Y15_N24
\ecg_spi_ports|tx_buf[19]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[19]~19_combout\ = \ecg_spi_ports|tx_buf[19]~17_combout\ $ (\ecg_spi_ports|tx_buf[18]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[19]~17_combout\,
	datad => \ecg_spi_ports|tx_buf[18]~22_combout\,
	combout => \ecg_spi_ports|tx_buf[19]~19_combout\);

-- Location: FF_X32_Y15_N25
\ecg_spi_ports|tx_buf[19]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[19]~19_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[19]~_emulated_q\);

-- Location: LCCOMB_X32_Y15_N14
\ecg_spi_ports|tx_buf[19]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[19]~18_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (\ecg_tx_load_data[19]~input_o\)) # (!\ecg_spi_ports|process_1~1_combout\ & ((\ecg_spi_ports|tx_buf[19]~_emulated_q\ $ (\ecg_spi_ports|tx_buf[19]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_tx_load_data[19]~input_o\,
	datab => \ecg_spi_ports|process_1~1_combout\,
	datac => \ecg_spi_ports|tx_buf[19]~_emulated_q\,
	datad => \ecg_spi_ports|tx_buf[19]~17_combout\,
	combout => \ecg_spi_ports|tx_buf[19]~18_combout\);

-- Location: LCCOMB_X32_Y15_N12
\ecg_spi_ports|tx_buf[20]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[20]~15_combout\ = \ecg_spi_ports|tx_buf[20]~13_combout\ $ (\ecg_spi_ports|tx_buf[19]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|tx_buf[20]~13_combout\,
	datac => \ecg_spi_ports|tx_buf[19]~18_combout\,
	combout => \ecg_spi_ports|tx_buf[20]~15_combout\);

-- Location: FF_X32_Y15_N13
\ecg_spi_ports|tx_buf[20]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[20]~15_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[20]~_emulated_q\);

-- Location: LCCOMB_X32_Y15_N22
\ecg_spi_ports|tx_buf[20]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[20]~14_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (((\ecg_tx_load_data[20]~input_o\)))) # (!\ecg_spi_ports|process_1~1_combout\ & (\ecg_spi_ports|tx_buf[20]~_emulated_q\ $ (((\ecg_spi_ports|tx_buf[20]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[20]~_emulated_q\,
	datab => \ecg_spi_ports|process_1~1_combout\,
	datac => \ecg_tx_load_data[20]~input_o\,
	datad => \ecg_spi_ports|tx_buf[20]~13_combout\,
	combout => \ecg_spi_ports|tx_buf[20]~14_combout\);

-- Location: LCCOMB_X32_Y15_N20
\ecg_spi_ports|tx_buf[21]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[21]~11_combout\ = \ecg_spi_ports|tx_buf[21]~9_combout\ $ (\ecg_spi_ports|tx_buf[20]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[21]~9_combout\,
	datac => \ecg_spi_ports|tx_buf[20]~14_combout\,
	combout => \ecg_spi_ports|tx_buf[21]~11_combout\);

-- Location: FF_X32_Y15_N21
\ecg_spi_ports|tx_buf[21]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[21]~11_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[21]~_emulated_q\);

-- Location: LCCOMB_X32_Y15_N26
\ecg_spi_ports|tx_buf[21]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[21]~10_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (((\ecg_tx_load_data[21]~input_o\)))) # (!\ecg_spi_ports|process_1~1_combout\ & (\ecg_spi_ports|tx_buf[21]~_emulated_q\ $ (((\ecg_spi_ports|tx_buf[21]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|tx_buf[21]~_emulated_q\,
	datab => \ecg_spi_ports|process_1~1_combout\,
	datac => \ecg_tx_load_data[21]~input_o\,
	datad => \ecg_spi_ports|tx_buf[21]~9_combout\,
	combout => \ecg_spi_ports|tx_buf[21]~10_combout\);

-- Location: LCCOMB_X31_Y15_N14
\ecg_spi_ports|tx_buf[22]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[22]~7_combout\ = \ecg_spi_ports|tx_buf[22]~5_combout\ $ (\ecg_spi_ports|tx_buf[21]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[22]~5_combout\,
	datad => \ecg_spi_ports|tx_buf[21]~10_combout\,
	combout => \ecg_spi_ports|tx_buf[22]~7_combout\);

-- Location: FF_X31_Y15_N15
\ecg_spi_ports|tx_buf[22]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[22]~7_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[22]~_emulated_q\);

-- Location: LCCOMB_X30_Y15_N28
\ecg_spi_ports|tx_buf[22]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[22]~6_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (\ecg_tx_load_data[22]~input_o\)) # (!\ecg_spi_ports|process_1~1_combout\ & ((\ecg_spi_ports|tx_buf[22]~_emulated_q\ $ (\ecg_spi_ports|tx_buf[22]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|process_1~1_combout\,
	datab => \ecg_tx_load_data[22]~input_o\,
	datac => \ecg_spi_ports|tx_buf[22]~_emulated_q\,
	datad => \ecg_spi_ports|tx_buf[22]~5_combout\,
	combout => \ecg_spi_ports|tx_buf[22]~6_combout\);

-- Location: LCCOMB_X30_Y15_N24
\ecg_spi_ports|tx_buf[23]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[23]~3_combout\ = \ecg_spi_ports|tx_buf[23]~1_combout\ $ (\ecg_spi_ports|tx_buf[22]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_spi_ports|tx_buf[23]~1_combout\,
	datad => \ecg_spi_ports|tx_buf[22]~6_combout\,
	combout => \ecg_spi_ports|tx_buf[23]~3_combout\);

-- Location: FF_X30_Y15_N25
\ecg_spi_ports|tx_buf[23]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|tx_buf[23]~3_combout\,
	clrn => \ecg_spi_ports|ALT_INV_process_1~1clkctrl_outclk\,
	ena => \ecg_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|tx_buf[23]~_emulated_q\);

-- Location: LCCOMB_X30_Y15_N26
\ecg_spi_ports|tx_buf[23]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|tx_buf[23]~2_combout\ = (\ecg_spi_ports|process_1~1_combout\ & (((\ecg_tx_load_data[23]~input_o\)))) # (!\ecg_spi_ports|process_1~1_combout\ & (\ecg_spi_ports|tx_buf[23]~_emulated_q\ $ (((\ecg_spi_ports|tx_buf[23]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|process_1~1_combout\,
	datab => \ecg_spi_ports|tx_buf[23]~_emulated_q\,
	datac => \ecg_tx_load_data[23]~input_o\,
	datad => \ecg_spi_ports|tx_buf[23]~1_combout\,
	combout => \ecg_spi_ports|tx_buf[23]~2_combout\);

-- Location: LCCOMB_X29_Y15_N16
\ecg_spi_ports|miso~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|miso~2_combout\ = (\ecg_spi_ports|rd_add~q\ & (\ecg_spi_ports|miso~1_combout\)) # (!\ecg_spi_ports|rd_add~q\ & ((\ecg_spi_ports|tx_buf[23]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rd_add~q\,
	datac => \ecg_spi_ports|miso~1_combout\,
	datad => \ecg_spi_ports|tx_buf[23]~2_combout\,
	combout => \ecg_spi_ports|miso~2_combout\);

-- Location: LCCOMB_X28_Y14_N26
\ecg_spi_ports|miso~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|miso~3_combout\ = (\ecg_spi_ports|bit_cnt\(9) & (!\ecg_spi_ports|bit_cnt\(8) & !\ecg_spi_ports|bit_cnt\(10))) # (!\ecg_spi_ports|bit_cnt\(9) & (\ecg_spi_ports|bit_cnt\(8) $ (\ecg_spi_ports|bit_cnt\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|bit_cnt\(9),
	datac => \ecg_spi_ports|bit_cnt\(8),
	datad => \ecg_spi_ports|bit_cnt\(10),
	combout => \ecg_spi_ports|miso~3_combout\);

-- Location: LCCOMB_X31_Y15_N18
\ecg_spi_ports|miso~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|miso~4_combout\ = (\ecg_spi_ports|rd_add~q\ & (\ecg_spi_ports|miso~3_combout\)) # (!\ecg_spi_ports|rd_add~q\ & (((\ecg_spi_ports|process_1~7_combout\ & \ecg_spi_ports|process_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|miso~3_combout\,
	datab => \ecg_spi_ports|process_1~7_combout\,
	datac => \ecg_spi_ports|process_1~6_combout\,
	datad => \ecg_spi_ports|rd_add~q\,
	combout => \ecg_spi_ports|miso~4_combout\);

-- Location: FF_X29_Y15_N17
\ecg_spi_ports|miso~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|miso~2_combout\,
	ena => \ecg_spi_ports|miso~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|miso~reg0_q\);

-- Location: LCCOMB_X30_Y14_N8
\ecg_spi_ports|miso~enfeeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|miso~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ecg_spi_ports|miso~enfeeder_combout\);

-- Location: FF_X30_Y14_N9
\ecg_spi_ports|miso~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ecg_sclk~input_o\,
	d => \ecg_spi_ports|miso~enfeeder_combout\,
	clrn => \ALT_INV_ecg_ss_n~input_o\,
	ena => \ecg_spi_ports|miso~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|miso~en_q\);

-- Location: IOIBUF_X28_Y0_N8
\rec_sclk~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rec_sclk,
	o => \rec_sclk~input_o\);

-- Location: IOIBUF_X28_Y0_N1
\rec_ss_n~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rec_ss_n,
	o => \rec_ss_n~input_o\);

-- Location: IOIBUF_X35_Y0_N29
\rec_mosi~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rec_mosi,
	o => \rec_mosi~input_o\);

-- Location: LCCOMB_X29_Y1_N4
\rec_spi_ports|bit_cnt[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rec_spi_ports|bit_cnt[1]~feeder_combout\);

-- Location: FF_X29_Y1_N5
\rec_spi_ports|bit_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[1]~feeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(1));

-- Location: LCCOMB_X28_Y1_N8
\rec_spi_ports|bit_cnt[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[2]~0_combout\ = !\rec_spi_ports|bit_cnt\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|bit_cnt\(1),
	combout => \rec_spi_ports|bit_cnt[2]~0_combout\);

-- Location: FF_X28_Y1_N9
\rec_spi_ports|bit_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[2]~0_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(2));

-- Location: FF_X28_Y1_N23
\rec_spi_ports|bit_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(2),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(3));

-- Location: FF_X28_Y1_N27
\rec_spi_ports|bit_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(3),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(4));

-- Location: LCCOMB_X27_Y3_N30
\rec_spi_ports|ch_add2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|ch_add2~0_combout\ = (\rec_spi_ports|bit_cnt\(4) & (\rec_mosi~input_o\)) # (!\rec_spi_ports|bit_cnt\(4) & ((\rec_spi_ports|ch_add2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_mosi~input_o\,
	datac => \rec_spi_ports|ch_add2~q\,
	datad => \rec_spi_ports|bit_cnt\(4),
	combout => \rec_spi_ports|ch_add2~0_combout\);

-- Location: FF_X27_Y3_N31
\rec_spi_ports|ch_add2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|ch_add2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|ch_add2~q\);

-- Location: IOIBUF_X41_Y15_N15
\fir_clk~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_fir_clk,
	o => \fir_clk~input_o\);

-- Location: CLKCTRL_G9
\fir_clk~inputclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \fir_clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \fir_clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X20_Y7_N26
\~GND\ : cycloneiii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X24_Y5_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~22_combout\ = !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~22_combout\);

-- Location: LCCOMB_X11_Y2_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0_combout\ = !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0_combout\);

-- Location: LCCOMB_X11_Y2_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~0_combout\ = (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & 
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~0_combout\);

-- Location: FF_X11_Y2_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\);

-- Location: LCCOMB_X11_Y2_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~1_cout\ = CARRY(\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\,
	datad => VCC,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~1_cout\);

-- Location: LCCOMB_X11_Y2_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~1_cout\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\ & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~1_cout\))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\ & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~1_cout\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3\);

-- Location: FF_X11_Y2_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\);

-- Location: LCCOMB_X11_Y2_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\ & ((GND) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3\ $ (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5\);

-- Location: FF_X11_Y2_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\);

-- Location: LCCOMB_X11_Y2_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5\))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7\);

-- Location: LCCOMB_X11_Y2_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~23_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & 
-- ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6_combout\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~23_combout\);

-- Location: FF_X11_Y2_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~23_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\);

-- Location: LCCOMB_X11_Y2_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\ & ((GND) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7\ $ (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9\);

-- Location: LCCOMB_X12_Y2_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~1\ = CARRY(\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\,
	datad => VCC,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~1\);

-- Location: LCCOMB_X12_Y2_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~2_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\ & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~1\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\ & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~1\) # (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~3\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~1\) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~1\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~2_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~3\);

-- Location: LCCOMB_X12_Y2_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~22_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~2_combout\))) 
-- # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8_combout\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~2_combout\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~22_combout\);

-- Location: FF_X12_Y2_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~22_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\);

-- Location: LCCOMB_X12_Y2_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~4_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & ((GND) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~3\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~3\ $ (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~5\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~3\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~4_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~5\);

-- Location: LCCOMB_X11_Y2_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9\))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11\);

-- Location: LCCOMB_X12_Y2_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~21_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~4_combout\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~4_combout\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10_combout\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~21_combout\);

-- Location: FF_X12_Y2_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~21_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\);

-- Location: LCCOMB_X11_Y2_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~12_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\ & ((GND) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11\))) 
-- # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11\ $ (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~13\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~12_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~13\);

-- Location: LCCOMB_X12_Y2_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~6_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~5\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\ & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~5\))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~7\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\ & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~5\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~6_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~7\);

-- Location: LCCOMB_X12_Y2_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~20_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~6_combout\))) 
-- # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~12_combout\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~6_combout\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~20_combout\);

-- Location: FF_X12_Y2_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~20_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\);

-- Location: LCCOMB_X12_Y2_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~8_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\ & ((GND) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~7\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~7\ $ (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~9\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~7\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~8_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~9\);

-- Location: LCCOMB_X11_Y2_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~14_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~13\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\ & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~13\))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~15\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\ & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~13\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~14_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~15\);

-- Location: LCCOMB_X11_Y2_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~19_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~8_combout\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~8_combout\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~14_combout\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~19_combout\);

-- Location: FF_X11_Y2_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~19_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\);

-- Location: LCCOMB_X12_Y2_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~10_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~9\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\ & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~9\))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~11\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\ & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~9\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~10_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~11\);

-- Location: LCCOMB_X11_Y2_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~16_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\ & ((GND) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~15\))) 
-- # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~15\ $ (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~17\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~15\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~16_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~17\);

-- Location: LCCOMB_X12_Y2_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~18_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~10_combout\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~10_combout\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~16_combout\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~18_combout\);

-- Location: FF_X12_Y2_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~18_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\);

-- Location: LCCOMB_X12_Y2_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~12_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\ & ((GND) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~11\))) 
-- # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~11\ $ (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~13\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~11\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~12_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~13\);

-- Location: LCCOMB_X11_Y2_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~18_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~17\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\ & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~17\))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~19\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\ & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~17\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~18_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~19\);

-- Location: LCCOMB_X11_Y2_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~17_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~12_combout\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~12_combout\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~18_combout\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~17_combout\);

-- Location: FF_X11_Y2_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~17_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\);

-- Location: LCCOMB_X12_Y2_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~14_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~13\ $ (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~13\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~14_combout\);

-- Location: LCCOMB_X12_Y2_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~16_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~14_combout\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~14_combout\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~20_combout\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~16_combout\);

-- Location: FF_X12_Y2_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~16_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\);

-- Location: LCCOMB_X11_Y2_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~20_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~19\ $ (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~19\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~20_combout\);

-- Location: LCCOMB_X12_Y2_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~14_combout\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~20_combout\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~14_combout\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0_combout\);

-- Location: FF_X12_Y2_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0));

-- Location: IOIBUF_X14_Y0_N1
\i2s_lrclk~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i2s_lrclk,
	o => \i2s_lrclk~input_o\);

-- Location: LCCOMB_X12_Y2_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~1_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0) $ (\i2s_lrclk~input_o\ $ 
-- (((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0),
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0),
	datad => \i2s_lrclk~input_o\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~1_combout\);

-- Location: FF_X12_Y2_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0));

-- Location: LCCOMB_X12_Y2_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & 
-- ((!\i2s_lrclk~input_o\) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0))))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0)) # (\i2s_lrclk~input_o\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & ((!\i2s_lrclk~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0),
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	datad => \i2s_lrclk~input_o\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0_combout\);

-- Location: FF_X12_Y2_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1));

-- Location: FF_X12_Y2_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q\(0));

-- Location: FF_X11_Y3_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\);

-- Location: LCCOMB_X11_Y3_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X11_Y3_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\);

-- Location: LCCOMB_X14_Y5_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X14_Y5_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\);

-- Location: LCCOMB_X23_Y5_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~8_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) $ (VCC)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9\ = CARRY(\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datad => VCC,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~8_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9\);

-- Location: LCCOMB_X24_Y5_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~0_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) $ (VCC))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & VCC))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~1\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	datad => VCC,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~0_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~1\);

-- Location: FF_X24_Y5_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~0_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1));

-- Location: LCCOMB_X24_Y5_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~2_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~1\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~1\) # (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~3\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~1\) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~1\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~2_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~3\);

-- Location: FF_X24_Y5_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~2_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2));

-- Location: LCCOMB_X24_Y5_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~4_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~3\ $ (GND))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~3\ & VCC))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~5\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~3\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~4_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~5\);

-- Location: FF_X23_Y5_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~8_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~4_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_ca0_eq~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3));

-- Location: LCCOMB_X23_Y5_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~10_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9\ & VCC)) 
-- # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9\))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~10_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11\);

-- Location: LCCOMB_X24_Y5_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~6_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~5\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~5\) # (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~7\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~5\) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~5\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~6_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~7\);

-- Location: FF_X23_Y5_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~10_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~6_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_ca0_eq~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4));

-- Location: LCCOMB_X23_Y5_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~12_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11\ $ 
-- (GND))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11\ & VCC))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~13\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~12_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~13\);

-- Location: LCCOMB_X24_Y5_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~8_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~7\ $ (GND))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~7\ & VCC))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~9\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~7\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~8_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~9\);

-- Location: FF_X23_Y5_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~12_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~8_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_ca0_eq~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5));

-- Location: LCCOMB_X23_Y5_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~14_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~13\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~13\) # (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~15\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~13\) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~13\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~14_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~15\);

-- Location: LCCOMB_X24_Y5_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~10_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~9\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~9\) # (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~11\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~9\) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~9\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~10_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~11\);

-- Location: FF_X23_Y5_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~14_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~10_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_ca0_eq~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6));

-- Location: LCCOMB_X24_Y5_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~1_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6),
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~1_combout\);

-- Location: LCCOMB_X23_Y5_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~16_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~15\ $ 
-- (GND))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~15\ & VCC))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~17\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~15\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~16_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~17\);

-- Location: LCCOMB_X24_Y5_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~12_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~11\ $ (GND))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~11\ & VCC))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~13\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~11\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~12_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~13\);

-- Location: FF_X23_Y5_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~16_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~12_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_ca0_eq~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7));

-- Location: LCCOMB_X23_Y5_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~18_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~17\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~17\) # (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~19\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~17\) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~17\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~18_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~19\);

-- Location: LCCOMB_X24_Y5_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~14_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~13\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~13\) # (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~15\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~13\) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~13\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~14_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~15\);

-- Location: FF_X23_Y5_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~18_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~14_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_ca0_eq~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8));

-- Location: LCCOMB_X23_Y5_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[9]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[9]~20_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~19\ $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(9),
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~19\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[9]~20_combout\);

-- Location: LCCOMB_X24_Y5_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~16_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~15\ $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(9),
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~15\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~16_combout\);

-- Location: FF_X23_Y5_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[9]~20_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~16_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_ca0_eq~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(9));

-- Location: LCCOMB_X24_Y5_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~2_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~1_combout\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(9) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8) & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~1_combout\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(9),
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~2_combout\);

-- Location: LCCOMB_X24_Y5_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\);

-- Location: LCCOMB_X24_Y5_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~3_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\ & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~2_combout\ & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\ & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\) # 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~2_combout\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~2_combout\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~3_combout\);

-- Location: FF_X24_Y5_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\);

-- Location: LCCOMB_X24_Y5_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~7_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\ & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~7_combout\);

-- Location: FF_X24_Y5_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~22_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0));

-- Location: M9K_X25_Y4_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000FE7F3F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FCFD7EBF5FAFD7EBF5FAFD7EBF5FAFD7EBF5FAFC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3EDF6FB7DBEDF6FB7DBEDF6FB7DBEDF6FA7D3E9F4FA7D3E9F4FA7D3E9F4FA7CBE5F2F97CBE5F2F97CBE5F2F97CBE5F0F87C3E",
	mem_init3 => X"1F0F87C3E1F0F87C3E1F0F87BBDDEEF77BBDDEEF77BBDDEEF77BBDDEEF77B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67ABD5EAF57ABD5EAF57ABD5EAF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9EEF77BBDDEEF77BBDDEEF77C3E1F0F87C3E1F0F87CBE5F2F97CBE5F2FA7D3E9F4FA7DBEDF6FB7DBF1F8FC7E3F1FAFD7EBF5FCFE7F3F9FEFF7F8000000000000000008040202010080603018100804028140A060301C0E0704020120904828140B05830180C068341C0E0783C20100884424120984C28140A8542C160B85C30180C868341B0D870381D0F0783E1F1008042221108C4624128944C26138",
	mem_init2 => X"A05029150A8562C160B45A2E178BC6031188C866331A0D46A361B8DC70391C8E8763B1E0F47A3E1F8FC8041209088643221148A462391C904924928964B261349A4E2793CA05028948A4532A150AA562B15CAE582C964B45B2D970B85D2F178BE5F30184C2623118CC66432194CC663399CD068349A4D46A359ACD86C369B4DC6E379BCDE70381C4E272391C8E6733A1D0E8753A9D4EC763B1DCEE773C1E0F0793C9E4F27A3D1E8F47B3D9ECF67C3E1F0F87C3E9F4FA7D3E9F4FA7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7F3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3E9F4FA7D3E9F4FA7C3E1F0F87C3D9ECF67B3D1E8F47A3C9E4F2793C1E0F0773B",
	mem_init1 => X"9DCEC763B1D4EA753A1D0E873399C8E472389C4E070379BCDE6E371B4DA6C361ACD66A351A4D2683419CCE6633194C8643198CC46230984C05F2F978BC5D2E170B65B2D164B2582B95CAC562A950A85329148A2502813C9E4E26934984B2592892492411C8E46229148843219088241200FC7E3E1E8F4783B1D8E872391C0DC6E361A8D46833198C86231180BC5E2E168B4582C158A85429140A04E26130944A241188C442210880401F0F8783C1D0E070361B0D06832180C05C2E160B0542A140A04C26120904422100803C1E0E070341A0C06030160B0502812090482010070381C0C06028140A0402010060301808040200804020000000000000001FEFF7",
	mem_init0 => X"FBF9FCFE7F3F5FAFD7EBF1F8FC7E3F1F6FB7DBEDF6FA7D3E9F4FA7CBE5F2F97CBE5F2F87C3E1F0F87C3E1F0F77BBDDEEF77BBDDEEF77BBD9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67ABD5EAF57ABD5EAF57ABD5EAF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF77BBDDEEF77BBDDEEF77BBDDEEF77BBDDEEF87C3E1F0F87C3E1F0F87C3E1F0F87C3E5F2F97CBE5F2F97CBE5F2F97CBE5F2FA7D3E9F4FA7D3E9F4FA7D3E9F4FA7DBEDF6FB7DBEDF6FB7DBEDF6FB7DBEDF8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7EBF5FAFD7EBF5FAFD7EBF5FAFD7EBF5FAFD7F3F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FCFE",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "LP1000_0002_rtl_u0_m0_wo0_cm0_lutmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1001,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1001,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \fir_clk~inputclkctrl_outclk\,
	clk1 => \fir_clk~inputclkctrl_outclk\,
	ena0 => GND,
	clr0 => GND,
	portadatain => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y4_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0]~0_combout\ = !\i2s_lrclk~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_lrclk~input_o\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0]~0_combout\);

-- Location: FF_X14_Y4_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0]~q\);

-- Location: LCCOMB_X14_Y4_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]~feeder_combout\);

-- Location: FF_X14_Y4_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]~q\);

-- Location: LCCOMB_X14_Y4_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~feeder_combout\);

-- Location: FF_X14_Y4_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~q\);

-- Location: LCCOMB_X14_Y4_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X14_Y4_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~q\);

-- Location: IOIBUF_X41_Y15_N1
\i2s_clk~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i2s_clk,
	o => \i2s_clk~input_o\);

-- Location: CLKCTRL_G7
\i2s_clk~inputclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \i2s_clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \i2s_clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X3_Y0_N1
\i2s_adc_data~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i2s_adc_data,
	o => \i2s_adc_data~input_o\);

-- Location: LCCOMB_X15_Y4_N20
\i2s_ports|r_sr_in[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[0]~feeder_combout\ = \i2s_adc_data~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_adc_data~input_o\,
	combout => \i2s_ports|r_sr_in[0]~feeder_combout\);

-- Location: IOIBUF_X5_Y0_N29
\i2s_bclk~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i2s_bclk,
	o => \i2s_bclk~input_o\);

-- Location: LCCOMB_X15_Y5_N8
\i2s_ports|zbclk~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|zbclk~feeder_combout\ = \i2s_bclk~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_bclk~input_o\,
	combout => \i2s_ports|zbclk~feeder_combout\);

-- Location: FF_X15_Y5_N9
\i2s_ports|zbclk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|zbclk~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|zbclk~q\);

-- Location: LCCOMB_X15_Y5_N26
\i2s_ports|zzbclk~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|zzbclk~feeder_combout\ = \i2s_ports|zbclk~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|zbclk~q\,
	combout => \i2s_ports|zzbclk~feeder_combout\);

-- Location: FF_X15_Y5_N27
\i2s_ports|zzbclk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|zzbclk~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|zzbclk~q\);

-- Location: FF_X15_Y5_N15
\i2s_ports|zzzbclk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	asdata => \i2s_ports|zzbclk~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|zzzbclk~q\);

-- Location: LCCOMB_X15_Y5_N24
\i2s_ports|pos_edge~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|pos_edge~0_combout\ = (\i2s_ports|zzbclk~q\ & (!\i2s_ports|zzzbclk~q\)) # (!\i2s_ports|zzbclk~q\ & (\i2s_ports|zzzbclk~q\ & \i2s_ports|pos_edge~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i2s_ports|zzbclk~q\,
	datab => \i2s_ports|zzzbclk~q\,
	datac => \i2s_ports|pos_edge~q\,
	combout => \i2s_ports|pos_edge~0_combout\);

-- Location: FF_X15_Y5_N25
\i2s_ports|pos_edge\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|pos_edge~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|pos_edge~q\);

-- Location: LCCOMB_X15_Y5_N20
\i2s_ports|r_get_data~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_get_data~0_combout\ = (\i2s_lrclk~input_o\ & \i2s_ports|pos_edge~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_lrclk~input_o\,
	datad => \i2s_ports|pos_edge~q\,
	combout => \i2s_ports|r_get_data~0_combout\);

-- Location: FF_X15_Y4_N21
\i2s_ports|r_sr_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[0]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(0));

-- Location: LCCOMB_X15_Y4_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][0]~feeder_combout\ = \i2s_ports|r_sr_in\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(0),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][0]~feeder_combout\);

-- Location: FF_X15_Y4_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][0]~q\);

-- Location: LCCOMB_X15_Y4_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]~feeder_combout\);

-- Location: FF_X15_Y4_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]~q\);

-- Location: LCCOMB_X15_Y4_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]~feeder_combout\);

-- Location: FF_X15_Y4_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]~q\);

-- Location: LCCOMB_X15_Y4_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X15_Y4_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][0]~q\);

-- Location: LCCOMB_X14_Y3_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~9_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~9_combout\);

-- Location: LCCOMB_X14_Y3_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~9_combout\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~feeder_combout\);

-- Location: FF_X14_Y3_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0));

-- Location: FF_X14_Y3_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~_Duplicate_29\);

-- Location: LCCOMB_X14_Y3_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~10_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~_Duplicate_29\ $ (VCC))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~_Duplicate_29\ & VCC))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~11\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1) & 
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~_Duplicate_29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~_Duplicate_29\,
	datad => VCC,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~10_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~11\);

-- Location: FF_X14_Y3_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~10_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1));

-- Location: LCCOMB_X14_Y3_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~12_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~11\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~11\) # (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~13\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~11\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~11\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~12_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~13\);

-- Location: FF_X14_Y3_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~12_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2));

-- Location: LCCOMB_X14_Y3_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~14_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~13\ $ (GND))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~13\ & VCC))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~15\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~13\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~14_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~15\);

-- Location: FF_X14_Y3_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~14_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3));

-- Location: LCCOMB_X14_Y3_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~16_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~15\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~15\) # (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~17\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~15\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~15\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~16_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~17\);

-- Location: FF_X14_Y3_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~16_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4));

-- Location: LCCOMB_X14_Y3_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~18_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(5) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~17\ $ (GND))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(5) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~17\ & VCC))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~19\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(5) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(5),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~17\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~18_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~19\);

-- Location: FF_X14_Y3_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~18_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(5));

-- Location: LCCOMB_X14_Y3_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~20_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(6) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~19\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(6) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~19\) # (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~21\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~19\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(6),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~19\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~20_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~21\);

-- Location: FF_X14_Y3_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~20_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(6));

-- Location: LCCOMB_X14_Y3_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~22_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(7) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~21\ $ (GND))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(7) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~21\ & VCC))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~23\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(7) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(7),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~21\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~22_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~23\);

-- Location: FF_X14_Y3_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~22_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(7));

-- Location: LCCOMB_X14_Y3_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~24_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(8) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~23\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(8) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~23\) # (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~25\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~23\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(8),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~23\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~24_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~25\);

-- Location: FF_X14_Y3_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~24_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(8));

-- Location: LCCOMB_X14_Y3_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[9]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[9]~26_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(9) $ 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(9),
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~25\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[9]~26_combout\);

-- Location: FF_X14_Y3_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[9]~26_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(9));

-- Location: LCCOMB_X11_Y3_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~9_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\ $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~9_combout\);

-- Location: FF_X11_Y3_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0));

-- Location: LCCOMB_X11_Y3_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~27_combout\ = !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~27_combout\);

-- Location: FF_X11_Y3_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(0));

-- Location: LCCOMB_X11_Y3_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~10_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) $ (VCC))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & VCC))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~11\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0) & 
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1),
	datad => VCC,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~10_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~11\);

-- Location: FF_X11_Y3_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~10_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1));

-- Location: LCCOMB_X12_Y3_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~9_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0) $ (VCC))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0) & VCC))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~10\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & 
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0),
	datad => VCC,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~9_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~10\);

-- Location: FF_X12_Y3_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(1));

-- Location: LCCOMB_X11_Y3_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~12_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~11\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~11\) # (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~13\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~11\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~11\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~12_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~13\);

-- Location: FF_X11_Y3_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~12_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2));

-- Location: LCCOMB_X12_Y3_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~11_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~10\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~10\) # (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~12\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~10\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~10\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~11_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~12\);

-- Location: FF_X12_Y3_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(2));

-- Location: LCCOMB_X10_Y3_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~8_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3) $ (VCC)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~9\ = CARRY(\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3),
	datad => VCC,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~8_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~9\);

-- Location: LCCOMB_X9_Y3_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~25_combout\ = !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~25_combout\);

-- Location: LCCOMB_X10_Y3_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~24_combout\ = (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10) & 
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~24_combout\);

-- Location: FF_X9_Y3_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~25_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0));

-- Location: LCCOMB_X9_Y3_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~1_cout\ = CARRY(\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0),
	datad => VCC,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~1_cout\);

-- Location: LCCOMB_X9_Y3_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~2_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~1_cout\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~1_cout\))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~3\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~1_cout\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~2_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~3\);

-- Location: FF_X9_Y3_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~2_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1));

-- Location: LCCOMB_X9_Y3_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~4_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2) & ((GND) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~3\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~3\ $ (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~5\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~3\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~4_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~5\);

-- Location: FF_X9_Y3_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~4_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2));

-- Location: LCCOMB_X9_Y3_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~6_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~5\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~5\))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~7\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~5\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~6_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~7\);

-- Location: FF_X10_Y3_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~8_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~6_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\(10),
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3));

-- Location: LCCOMB_X10_Y3_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~10_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~9\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~9\) # (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~11\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~9\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~9\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~10_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~11\);

-- Location: LCCOMB_X9_Y3_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~8_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4) & ((GND) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~7\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~7\ $ (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~9\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~7\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~8_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~9\);

-- Location: FF_X10_Y3_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~10_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~8_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\(10),
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4));

-- Location: LCCOMB_X10_Y3_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~12_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & ((GND) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~11\))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~11\ $ (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~13\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~11\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~12_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~13\);

-- Location: LCCOMB_X9_Y3_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~10_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~9\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~9\))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~11\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~9\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~10_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~11\);

-- Location: FF_X10_Y3_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~12_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~10_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\(10),
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5));

-- Location: LCCOMB_X10_Y3_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~14_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(6) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~13\ & VCC)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(6) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~13\))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~15\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(6) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(6),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~13\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~14_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~15\);

-- Location: LCCOMB_X9_Y3_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~12_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(6) & ((GND) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~11\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(6) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~11\ $ (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~13\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(6)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(6),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~11\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~12_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~13\);

-- Location: FF_X10_Y3_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~14_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~12_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\(10),
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(6));

-- Location: LCCOMB_X10_Y3_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~16_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(7) & ((GND) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~15\))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(7) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~15\ $ (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~17\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(7)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(7),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~15\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~16_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~17\);

-- Location: LCCOMB_X9_Y3_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~14_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(7) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~13\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(7) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~13\))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~15\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(7) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(7),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~13\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~14_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~15\);

-- Location: FF_X10_Y3_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~16_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~14_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\(10),
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(7));

-- Location: LCCOMB_X10_Y3_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~18_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(8) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~17\ & VCC)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(8) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~17\))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~19\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(8) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(8),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~17\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~18_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~19\);

-- Location: LCCOMB_X9_Y3_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~16_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(8) & ((GND) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~15\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(8) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~15\ $ (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~17\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(8)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(8),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~15\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~16_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~17\);

-- Location: FF_X10_Y3_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~18_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~16_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\(10),
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(8));

-- Location: LCCOMB_X10_Y3_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~20_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(9) & ((GND) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~19\))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(9) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~19\ $ (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~21\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(9)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(9),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~19\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~20_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~21\);

-- Location: LCCOMB_X9_Y3_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~18_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(9) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~17\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(9) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~17\))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~19\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(9) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(9),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~17\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~18_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~19\);

-- Location: FF_X10_Y3_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~20_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~18_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\(10),
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(9));

-- Location: LCCOMB_X10_Y3_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[10]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[10]~22_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~21\ $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10),
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~21\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[10]~22_combout\);

-- Location: LCCOMB_X9_Y3_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~20_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~19\ $ (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10),
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~19\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~20_combout\);

-- Location: FF_X10_Y3_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[10]~22_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~20_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\(10),
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10));

-- Location: LCCOMB_X11_Y3_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~6_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) $ 
-- (((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~6_combout\);

-- Location: FF_X11_Y3_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3));

-- Location: LCCOMB_X11_Y3_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~14_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~13\ $ (GND))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~13\ & VCC))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~15\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~13\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~14_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~15\);

-- Location: FF_X11_Y3_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~14_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3));

-- Location: LCCOMB_X12_Y3_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~13_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~12\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~12\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~12\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~13_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\);

-- Location: FF_X12_Y3_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(3));

-- Location: LCCOMB_X11_Y3_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~16_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~15\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~15\) # (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~17\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~15\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~15\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~16_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~17\);

-- Location: FF_X11_Y3_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~16_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4));

-- Location: LCCOMB_X12_Y3_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~8_cout\ = CARRY(\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3),
	datad => VCC,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~8_cout\);

-- Location: LCCOMB_X12_Y3_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~9_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~8_cout\ & VCC)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~8_cout\))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~10\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~8_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~8_cout\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~9_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~10\);

-- Location: LCCOMB_X11_Y3_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10) & 
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10),
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11_combout\);

-- Location: FF_X12_Y3_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~9_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4));

-- Location: LCCOMB_X12_Y3_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~15_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~16\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~15_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~16\);

-- Location: FF_X12_Y3_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(4));

-- Location: LCCOMB_X11_Y3_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~18_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(5) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~17\ $ (GND))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(5) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~17\ & VCC))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~19\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(5) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(5),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~17\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~18_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~19\);

-- Location: FF_X11_Y3_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~18_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(5));

-- Location: LCCOMB_X12_Y3_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~12_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(5) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~10\ $ (GND))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(5) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~10\ & VCC))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~13\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(5) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(5),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~10\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~12_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~13\);

-- Location: FF_X12_Y3_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~12_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(5));

-- Location: LCCOMB_X12_Y3_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~17_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(5) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(5) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~16\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(5) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(5)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~16\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(5) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(5) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(5),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(5),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~16\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~17_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\);

-- Location: FF_X12_Y3_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(5));

-- Location: LCCOMB_X12_Y3_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~14_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~13\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~13\) # (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~15\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~13\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~13\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~14_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~15\);

-- Location: FF_X12_Y3_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~14_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6));

-- Location: LCCOMB_X11_Y3_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~20_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~19\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~19\) # (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~21\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~19\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~19\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~20_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~21\);

-- Location: FF_X11_Y3_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~20_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6));

-- Location: LCCOMB_X12_Y3_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~19_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~20\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~19_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~20\);

-- Location: FF_X12_Y3_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(6));

-- Location: LCCOMB_X11_Y3_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~22_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(7) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~21\ $ (GND))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(7) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~21\ & VCC))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~23\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(7) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(7),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~21\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~22_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~23\);

-- Location: FF_X11_Y3_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~22_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(7));

-- Location: LCCOMB_X12_Y3_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~16_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(7) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~15\ $ (GND))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(7) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~15\ & VCC))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~17\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(7) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(7),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~15\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~16_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~17\);

-- Location: FF_X12_Y3_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~16_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(7));

-- Location: LCCOMB_X12_Y3_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~21_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(7) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(7) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~20\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(7) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(7)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~20\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(7) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(7) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(7),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(7),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~20\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~21_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\);

-- Location: FF_X12_Y3_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(7));

-- Location: LCCOMB_X12_Y3_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~18_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~17\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~17\) # (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~19\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~17\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~17\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~18_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~19\);

-- Location: FF_X12_Y3_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~18_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8));

-- Location: LCCOMB_X11_Y3_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~24_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~23\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~23\) # (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~25\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~23\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~23\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~24_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~25\);

-- Location: FF_X11_Y3_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~24_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8));

-- Location: LCCOMB_X12_Y3_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~23_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~24\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~23_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~24\);

-- Location: FF_X12_Y3_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(8));

-- Location: LCCOMB_X12_Y3_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[9]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[9]~20_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~19\ $ 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(9),
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~19\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[9]~20_combout\);

-- Location: FF_X12_Y3_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[9]~20_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(9));

-- Location: LCCOMB_X11_Y3_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[9]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[9]~26_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~25\ $ 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(9),
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~25\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[9]~26_combout\);

-- Location: FF_X11_Y3_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[9]~26_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(9));

-- Location: LCCOMB_X12_Y3_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[9]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[9]~25_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(9) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(9) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(9),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(9),
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~24\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[9]~25_combout\);

-- Location: FF_X12_Y3_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[9]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(9));

-- Location: LCCOMB_X15_Y4_N2
\i2s_ports|r_sr_in[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[1]~feeder_combout\ = \i2s_ports|r_sr_in\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(0),
	combout => \i2s_ports|r_sr_in[1]~feeder_combout\);

-- Location: FF_X15_Y4_N3
\i2s_ports|r_sr_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[1]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(1));

-- Location: LCCOMB_X15_Y4_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][1]~feeder_combout\ = \i2s_ports|r_sr_in\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(1),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][1]~feeder_combout\);

-- Location: FF_X15_Y4_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][1]~q\);

-- Location: LCCOMB_X16_Y3_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][1]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]~feeder_combout\);

-- Location: FF_X16_Y3_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]~q\);

-- Location: LCCOMB_X17_Y3_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]~feeder_combout\);

-- Location: FF_X17_Y3_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]~q\);

-- Location: LCCOMB_X17_Y3_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][1]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][1]~feeder_combout\);

-- Location: FF_X17_Y3_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][1]~q\);

-- Location: LCCOMB_X12_Y5_N18
\i2s_ports|r_sr_in[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[2]~feeder_combout\ = \i2s_ports|r_sr_in\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(1),
	combout => \i2s_ports|r_sr_in[2]~feeder_combout\);

-- Location: FF_X12_Y5_N19
\i2s_ports|r_sr_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[2]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(2));

-- Location: LCCOMB_X17_Y5_N12
\i2s_ports|r_sr_in[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[3]~feeder_combout\ = \i2s_ports|r_sr_in\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(2),
	combout => \i2s_ports|r_sr_in[3]~feeder_combout\);

-- Location: FF_X17_Y5_N13
\i2s_ports|r_sr_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[3]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(3));

-- Location: LCCOMB_X16_Y8_N12
\i2s_ports|r_sr_in[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[4]~feeder_combout\ = \i2s_ports|r_sr_in\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|r_sr_in\(3),
	combout => \i2s_ports|r_sr_in[4]~feeder_combout\);

-- Location: FF_X16_Y8_N13
\i2s_ports|r_sr_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[4]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(4));

-- Location: LCCOMB_X16_Y8_N10
\i2s_ports|r_sr_in[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[5]~feeder_combout\ = \i2s_ports|r_sr_in\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(4),
	combout => \i2s_ports|r_sr_in[5]~feeder_combout\);

-- Location: FF_X16_Y8_N11
\i2s_ports|r_sr_in[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[5]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(5));

-- Location: LCCOMB_X12_Y5_N20
\i2s_ports|r_sr_in[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[6]~feeder_combout\ = \i2s_ports|r_sr_in\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(5),
	combout => \i2s_ports|r_sr_in[6]~feeder_combout\);

-- Location: FF_X12_Y5_N21
\i2s_ports|r_sr_in[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[6]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(6));

-- Location: LCCOMB_X15_Y4_N16
\i2s_ports|r_sr_in[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[7]~feeder_combout\ = \i2s_ports|r_sr_in\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(6),
	combout => \i2s_ports|r_sr_in[7]~feeder_combout\);

-- Location: FF_X15_Y4_N17
\i2s_ports|r_sr_in[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[7]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(7));

-- Location: LCCOMB_X15_Y4_N6
\i2s_ports|r_sr_in[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[8]~feeder_combout\ = \i2s_ports|r_sr_in\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(7),
	combout => \i2s_ports|r_sr_in[8]~feeder_combout\);

-- Location: FF_X15_Y4_N7
\i2s_ports|r_sr_in[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[8]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(8));

-- Location: LCCOMB_X12_Y5_N10
\i2s_ports|r_sr_in[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[9]~feeder_combout\ = \i2s_ports|r_sr_in\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(8),
	combout => \i2s_ports|r_sr_in[9]~feeder_combout\);

-- Location: FF_X12_Y5_N11
\i2s_ports|r_sr_in[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[9]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(9));

-- Location: LCCOMB_X14_Y5_N2
\i2s_ports|r_sr_in[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[10]~feeder_combout\ = \i2s_ports|r_sr_in\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(9),
	combout => \i2s_ports|r_sr_in[10]~feeder_combout\);

-- Location: FF_X14_Y5_N3
\i2s_ports|r_sr_in[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[10]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(10));

-- Location: LCCOMB_X14_Y5_N0
\i2s_ports|r_sr_in[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[11]~feeder_combout\ = \i2s_ports|r_sr_in\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(10),
	combout => \i2s_ports|r_sr_in[11]~feeder_combout\);

-- Location: FF_X14_Y5_N1
\i2s_ports|r_sr_in[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[11]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(11));

-- Location: LCCOMB_X14_Y5_N18
\i2s_ports|r_sr_in[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[12]~feeder_combout\ = \i2s_ports|r_sr_in\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(11),
	combout => \i2s_ports|r_sr_in[12]~feeder_combout\);

-- Location: FF_X14_Y5_N19
\i2s_ports|r_sr_in[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[12]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(12));

-- Location: LCCOMB_X14_Y5_N24
\i2s_ports|r_sr_in[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[13]~feeder_combout\ = \i2s_ports|r_sr_in\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(12),
	combout => \i2s_ports|r_sr_in[13]~feeder_combout\);

-- Location: FF_X14_Y5_N25
\i2s_ports|r_sr_in[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[13]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(13));

-- Location: LCCOMB_X14_Y5_N6
\i2s_ports|r_sr_in[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[14]~feeder_combout\ = \i2s_ports|r_sr_in\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(13),
	combout => \i2s_ports|r_sr_in[14]~feeder_combout\);

-- Location: FF_X14_Y5_N7
\i2s_ports|r_sr_in[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[14]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(14));

-- Location: LCCOMB_X17_Y5_N18
\i2s_ports|r_sr_in[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[15]~feeder_combout\ = \i2s_ports|r_sr_in\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(14),
	combout => \i2s_ports|r_sr_in[15]~feeder_combout\);

-- Location: FF_X17_Y5_N19
\i2s_ports|r_sr_in[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[15]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(15));

-- Location: LCCOMB_X17_Y5_N28
\i2s_ports|r_sr_in[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[16]~feeder_combout\ = \i2s_ports|r_sr_in\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(15),
	combout => \i2s_ports|r_sr_in[16]~feeder_combout\);

-- Location: FF_X17_Y5_N29
\i2s_ports|r_sr_in[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[16]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(16));

-- Location: LCCOMB_X17_Y5_N10
\i2s_ports|r_sr_in[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[17]~feeder_combout\ = \i2s_ports|r_sr_in\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(16),
	combout => \i2s_ports|r_sr_in[17]~feeder_combout\);

-- Location: FF_X17_Y5_N11
\i2s_ports|r_sr_in[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[17]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(17));

-- Location: LCCOMB_X17_Y5_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][17]~feeder_combout\ = \i2s_ports|r_sr_in\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(17),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][17]~feeder_combout\);

-- Location: FF_X17_Y5_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][17]~q\);

-- Location: LCCOMB_X15_Y3_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][17]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][17]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]~feeder_combout\);

-- Location: FF_X15_Y3_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]~q\);

-- Location: LCCOMB_X15_Y3_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]~feeder_combout\);

-- Location: FF_X15_Y3_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]~q\);

-- Location: LCCOMB_X14_Y3_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][17]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][17]~feeder_combout\);

-- Location: FF_X14_Y3_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][17]~q\);

-- Location: LCCOMB_X15_Y3_N20
\i2s_ports|r_sr_in[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[18]~feeder_combout\ = \i2s_ports|r_sr_in\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(17),
	combout => \i2s_ports|r_sr_in[18]~feeder_combout\);

-- Location: FF_X15_Y3_N21
\i2s_ports|r_sr_in[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[18]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(18));

-- Location: LCCOMB_X15_Y3_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][18]~feeder_combout\ = \i2s_ports|r_sr_in\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(18),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][18]~feeder_combout\);

-- Location: FF_X15_Y3_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][18]~q\);

-- Location: LCCOMB_X15_Y3_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][18]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][18]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]~feeder_combout\);

-- Location: FF_X15_Y3_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]~q\);

-- Location: LCCOMB_X15_Y3_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]~feeder_combout\);

-- Location: FF_X15_Y3_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]~q\);

-- Location: LCCOMB_X14_Y3_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][18]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][18]~feeder_combout\);

-- Location: FF_X14_Y3_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][18]~q\);

-- Location: LCCOMB_X15_Y3_N10
\i2s_ports|r_sr_in[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[19]~feeder_combout\ = \i2s_ports|r_sr_in\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(18),
	combout => \i2s_ports|r_sr_in[19]~feeder_combout\);

-- Location: FF_X15_Y3_N11
\i2s_ports|r_sr_in[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[19]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(19));

-- Location: LCCOMB_X15_Y3_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][19]~feeder_combout\ = \i2s_ports|r_sr_in\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(19),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][19]~feeder_combout\);

-- Location: FF_X15_Y3_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][19]~q\);

-- Location: LCCOMB_X15_Y3_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][19]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][19]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]~feeder_combout\);

-- Location: FF_X15_Y3_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]~q\);

-- Location: LCCOMB_X15_Y3_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~feeder_combout\);

-- Location: FF_X15_Y3_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~q\);

-- Location: LCCOMB_X16_Y3_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][19]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][19]~feeder_combout\);

-- Location: FF_X16_Y3_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][19]~q\);

-- Location: LCCOMB_X17_Y5_N24
\i2s_ports|r_sr_in[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[20]~feeder_combout\ = \i2s_ports|r_sr_in\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(19),
	combout => \i2s_ports|r_sr_in[20]~feeder_combout\);

-- Location: FF_X17_Y5_N25
\i2s_ports|r_sr_in[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[20]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(20));

-- Location: LCCOMB_X17_Y5_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][20]~feeder_combout\ = \i2s_ports|r_sr_in\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(20),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][20]~feeder_combout\);

-- Location: FF_X17_Y5_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][20]~q\);

-- Location: LCCOMB_X16_Y3_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][20]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][20]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]~feeder_combout\);

-- Location: FF_X16_Y3_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]~q\);

-- Location: LCCOMB_X16_Y3_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]~feeder_combout\);

-- Location: FF_X16_Y3_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]~q\);

-- Location: LCCOMB_X16_Y3_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][20]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][20]~feeder_combout\);

-- Location: FF_X16_Y3_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][20]~q\);

-- Location: LCCOMB_X16_Y3_N18
\i2s_ports|r_sr_in[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[21]~feeder_combout\ = \i2s_ports|r_sr_in\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|r_sr_in\(20),
	combout => \i2s_ports|r_sr_in[21]~feeder_combout\);

-- Location: FF_X16_Y3_N19
\i2s_ports|r_sr_in[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[21]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(21));

-- Location: LCCOMB_X16_Y3_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][21]~feeder_combout\ = \i2s_ports|r_sr_in\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(21),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][21]~feeder_combout\);

-- Location: FF_X16_Y3_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][21]~q\);

-- Location: LCCOMB_X16_Y3_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][21]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][21]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~feeder_combout\);

-- Location: FF_X16_Y3_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~q\);

-- Location: LCCOMB_X16_Y3_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]~feeder_combout\);

-- Location: FF_X16_Y3_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]~q\);

-- Location: LCCOMB_X16_Y3_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][21]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][21]~feeder_combout\);

-- Location: FF_X16_Y3_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][21]~q\);

-- Location: LCCOMB_X16_Y3_N16
\i2s_ports|r_sr_in[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[22]~feeder_combout\ = \i2s_ports|r_sr_in\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(21),
	combout => \i2s_ports|r_sr_in[22]~feeder_combout\);

-- Location: FF_X16_Y3_N17
\i2s_ports|r_sr_in[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[22]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(22));

-- Location: LCCOMB_X16_Y3_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][22]~feeder_combout\ = \i2s_ports|r_sr_in\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(22),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][22]~feeder_combout\);

-- Location: FF_X16_Y3_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][22]~q\);

-- Location: LCCOMB_X16_Y3_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][22]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][22]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]~feeder_combout\);

-- Location: FF_X16_Y3_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]~q\);

-- Location: LCCOMB_X16_Y3_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]~feeder_combout\);

-- Location: FF_X16_Y3_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]~q\);

-- Location: LCCOMB_X16_Y3_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][22]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][22]~feeder_combout\);

-- Location: FF_X16_Y3_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][22]~q\);

-- Location: LCCOMB_X17_Y5_N6
\i2s_ports|r_sr_in[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|r_sr_in[23]~feeder_combout\ = \i2s_ports|r_sr_in\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|r_sr_in\(22),
	combout => \i2s_ports|r_sr_in[23]~feeder_combout\);

-- Location: FF_X17_Y5_N7
\i2s_ports|r_sr_in[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|r_sr_in[23]~feeder_combout\,
	ena => \i2s_ports|r_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|r_sr_in\(23));

-- Location: LCCOMB_X17_Y5_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][23]~feeder_combout\ = \i2s_ports|r_sr_in\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(23),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][23]~feeder_combout\);

-- Location: FF_X17_Y5_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][23]~q\);

-- Location: LCCOMB_X16_Y3_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~_Duplicate_3feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~_Duplicate_3feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][23]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][23]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~_Duplicate_3feeder_combout\);

-- Location: FF_X16_Y3_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~_Duplicate_3feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~_Duplicate_3\);

-- Location: LCCOMB_X15_Y3_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~_Duplicate_3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~_Duplicate_3\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~feeder_combout\);

-- Location: FF_X15_Y3_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~q\);

-- Location: LCCOMB_X14_Y3_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][23]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][23]~feeder_combout\);

-- Location: FF_X14_Y3_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][23]~q\);

-- Location: M9K_X13_Y3_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~q\,
	portbre => VCC,
	clk0 => \fir_clk~inputclkctrl_outclk\,
	clr0 => GND,
	portadatain => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: DSPMULT_X18_Y3_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAA_bus\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X18_Y3_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: FF_X19_Y3_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(14));

-- Location: LCCOMB_X12_Y5_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][2]~feeder_combout\ = \i2s_ports|r_sr_in\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(2),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][2]~feeder_combout\);

-- Location: FF_X12_Y5_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][2]~q\);

-- Location: LCCOMB_X12_Y5_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~_Duplicate_4feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~_Duplicate_4feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][2]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~_Duplicate_4feeder_combout\);

-- Location: FF_X12_Y5_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~_Duplicate_4feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~_Duplicate_4\);

-- Location: LCCOMB_X12_Y5_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~_Duplicate_4\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~_Duplicate_4\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]~feeder_combout\);

-- Location: FF_X12_Y5_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]~q\);

-- Location: LCCOMB_X14_Y4_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][2]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][2]~feeder_combout\);

-- Location: FF_X14_Y4_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][2]~q\);

-- Location: LCCOMB_X17_Y5_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][3]~feeder_combout\ = \i2s_ports|r_sr_in\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(3),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][3]~feeder_combout\);

-- Location: FF_X17_Y5_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][3]~q\);

-- Location: LCCOMB_X16_Y8_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][3]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]~feeder_combout\);

-- Location: FF_X16_Y8_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]~q\);

-- Location: LCCOMB_X16_Y8_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]~feeder_combout\);

-- Location: FF_X16_Y8_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]~q\);

-- Location: LCCOMB_X16_Y8_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][3]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][3]~feeder_combout\);

-- Location: FF_X16_Y8_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][3]~q\);

-- Location: LCCOMB_X16_Y8_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][4]~feeder_combout\ = \i2s_ports|r_sr_in\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(4),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][4]~feeder_combout\);

-- Location: FF_X16_Y8_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][4]~q\);

-- Location: LCCOMB_X16_Y8_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][4]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]~feeder_combout\);

-- Location: FF_X16_Y8_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]~q\);

-- Location: LCCOMB_X16_Y8_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]~feeder_combout\);

-- Location: FF_X16_Y8_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]~q\);

-- Location: LCCOMB_X16_Y8_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][4]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][4]~feeder_combout\);

-- Location: FF_X16_Y8_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][4]~q\);

-- Location: LCCOMB_X16_Y8_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][5]~feeder_combout\ = \i2s_ports|r_sr_in\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(5),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][5]~feeder_combout\);

-- Location: FF_X16_Y8_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][5]~q\);

-- Location: LCCOMB_X16_Y8_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][5]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]~feeder_combout\);

-- Location: FF_X16_Y8_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]~q\);

-- Location: LCCOMB_X16_Y8_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]~feeder_combout\);

-- Location: FF_X16_Y8_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]~q\);

-- Location: LCCOMB_X15_Y4_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][5]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][5]~feeder_combout\);

-- Location: FF_X15_Y4_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][5]~q\);

-- Location: LCCOMB_X12_Y5_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][6]~feeder_combout\ = \i2s_ports|r_sr_in\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(6),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][6]~feeder_combout\);

-- Location: FF_X12_Y5_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][6]~q\);

-- Location: LCCOMB_X14_Y4_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][6]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]~feeder_combout\);

-- Location: FF_X14_Y4_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]~q\);

-- Location: LCCOMB_X14_Y4_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]~feeder_combout\);

-- Location: FF_X14_Y4_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]~q\);

-- Location: LCCOMB_X14_Y4_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][6]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][6]~feeder_combout\);

-- Location: FF_X14_Y4_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][6]~q\);

-- Location: LCCOMB_X15_Y4_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][7]~feeder_combout\ = \i2s_ports|r_sr_in\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(7),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][7]~feeder_combout\);

-- Location: FF_X15_Y4_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][7]~q\);

-- Location: LCCOMB_X15_Y4_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][7]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]~feeder_combout\);

-- Location: FF_X15_Y4_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]~q\);

-- Location: LCCOMB_X12_Y5_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~_Duplicate_1feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~_Duplicate_1feeder_combout\);

-- Location: FF_X12_Y5_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~_Duplicate_1\);

-- Location: LCCOMB_X14_Y4_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][7]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~_Duplicate_1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~_Duplicate_1\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][7]~feeder_combout\);

-- Location: FF_X14_Y4_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][7]~q\);

-- Location: LCCOMB_X15_Y4_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][8]~feeder_combout\ = \i2s_ports|r_sr_in\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(8),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][8]~feeder_combout\);

-- Location: FF_X15_Y4_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][8]~q\);

-- Location: LCCOMB_X15_Y4_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][8]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]~feeder_combout\);

-- Location: FF_X15_Y4_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]~q\);

-- Location: LCCOMB_X15_Y4_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]~feeder_combout\);

-- Location: FF_X15_Y4_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]~q\);

-- Location: LCCOMB_X15_Y4_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][8]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][8]~feeder_combout\);

-- Location: FF_X15_Y4_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][8]~q\);

-- Location: LCCOMB_X12_Y5_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][9]~feeder_combout\ = \i2s_ports|r_sr_in\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(9),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][9]~feeder_combout\);

-- Location: FF_X12_Y5_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][9]~q\);

-- Location: LCCOMB_X12_Y5_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][9]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]~feeder_combout\);

-- Location: FF_X12_Y5_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]~q\);

-- Location: LCCOMB_X14_Y4_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]~feeder_combout\);

-- Location: FF_X14_Y4_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]~q\);

-- Location: LCCOMB_X14_Y4_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][9]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][9]~feeder_combout\);

-- Location: FF_X14_Y4_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][9]~q\);

-- Location: LCCOMB_X14_Y5_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][10]~feeder_combout\ = \i2s_ports|r_sr_in\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(10),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][10]~feeder_combout\);

-- Location: FF_X14_Y5_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][10]~q\);

-- Location: LCCOMB_X12_Y5_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][10]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]~feeder_combout\);

-- Location: FF_X12_Y5_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]~q\);

-- Location: LCCOMB_X12_Y5_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~feeder_combout\);

-- Location: FF_X12_Y5_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~q\);

-- Location: LCCOMB_X14_Y4_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][10]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][10]~feeder_combout\);

-- Location: FF_X14_Y4_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][10]~q\);

-- Location: M9K_X13_Y4_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~q\,
	portbre => VCC,
	clk0 => \fir_clk~inputclkctrl_outclk\,
	clr0 => GND,
	portadatain => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y5_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][11]~feeder_combout\ = \i2s_ports|r_sr_in\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(11),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][11]~feeder_combout\);

-- Location: FF_X14_Y5_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][11]~q\);

-- Location: LCCOMB_X14_Y4_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][11]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~feeder_combout\);

-- Location: FF_X14_Y4_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~q\);

-- Location: LCCOMB_X14_Y4_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]~feeder_combout\);

-- Location: FF_X14_Y4_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]~q\);

-- Location: LCCOMB_X14_Y4_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][11]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][11]~feeder_combout\);

-- Location: FF_X14_Y4_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][11]~q\);

-- Location: LCCOMB_X14_Y5_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][12]~feeder_combout\ = \i2s_ports|r_sr_in\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(12),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][12]~feeder_combout\);

-- Location: FF_X14_Y5_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][12]~q\);

-- Location: LCCOMB_X15_Y8_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][12]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][12]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]~feeder_combout\);

-- Location: FF_X15_Y8_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]~q\);

-- Location: LCCOMB_X14_Y8_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]~feeder_combout\);

-- Location: FF_X14_Y8_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]~q\);

-- Location: LCCOMB_X14_Y6_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][12]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][12]~feeder_combout\);

-- Location: FF_X14_Y6_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][12]~q\);

-- Location: LCCOMB_X14_Y5_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][13]~feeder_combout\ = \i2s_ports|r_sr_in\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(13),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][13]~feeder_combout\);

-- Location: FF_X14_Y5_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][13]~q\);

-- Location: LCCOMB_X14_Y6_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][13]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][13]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]~feeder_combout\);

-- Location: FF_X14_Y6_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]~q\);

-- Location: LCCOMB_X14_Y6_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]~feeder_combout\);

-- Location: FF_X14_Y6_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]~q\);

-- Location: LCCOMB_X14_Y6_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][13]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][13]~feeder_combout\);

-- Location: FF_X14_Y6_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][13]~q\);

-- Location: LCCOMB_X14_Y5_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][14]~feeder_combout\ = \i2s_ports|r_sr_in\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(14),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][14]~feeder_combout\);

-- Location: FF_X14_Y5_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][14]~q\);

-- Location: LCCOMB_X14_Y5_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][14]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][14]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]~feeder_combout\);

-- Location: FF_X14_Y5_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]~q\);

-- Location: LCCOMB_X14_Y5_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]~feeder_combout\);

-- Location: FF_X14_Y5_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]~q\);

-- Location: LCCOMB_X14_Y5_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][14]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][14]~feeder_combout\);

-- Location: FF_X14_Y5_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][14]~q\);

-- Location: LCCOMB_X17_Y5_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][15]~feeder_combout\ = \i2s_ports|r_sr_in\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(15),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][15]~feeder_combout\);

-- Location: FF_X17_Y5_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][15]~q\);

-- Location: LCCOMB_X15_Y5_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][15]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][15]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]~feeder_combout\);

-- Location: FF_X15_Y5_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]~q\);

-- Location: LCCOMB_X15_Y3_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]~feeder_combout\);

-- Location: FF_X15_Y3_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]~q\);

-- Location: LCCOMB_X14_Y3_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][15]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][15]~feeder_combout\);

-- Location: FF_X14_Y3_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][15]~q\);

-- Location: LCCOMB_X17_Y5_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][16]~feeder_combout\ = \i2s_ports|r_sr_in\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|r_sr_in\(16),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][16]~feeder_combout\);

-- Location: FF_X17_Y5_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][16]~q\);

-- Location: LCCOMB_X17_Y5_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][16]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][16]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]~feeder_combout\);

-- Location: FF_X17_Y5_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]~q\);

-- Location: LCCOMB_X15_Y5_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~_Duplicate_2feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~_Duplicate_2feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~_Duplicate_2feeder_combout\);

-- Location: FF_X15_Y5_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~_Duplicate_2feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~_Duplicate_2\);

-- Location: LCCOMB_X14_Y6_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][16]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~_Duplicate_2\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~_Duplicate_2\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][16]~feeder_combout\);

-- Location: FF_X14_Y6_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][16]~q\);

-- Location: M9K_X13_Y5_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~q\,
	portbre => VCC,
	clk0 => \fir_clk~inputclkctrl_outclk\,
	clr0 => GND,
	portadatain => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: DSPMULT_X18_Y4_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAA_bus\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X18_Y4_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: FF_X19_Y4_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24));

-- Location: LCCOMB_X19_Y3_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(13),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13]~feeder_combout\);

-- Location: FF_X19_Y3_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13));

-- Location: LCCOMB_X19_Y3_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(12),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]~feeder_combout\);

-- Location: FF_X19_Y3_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12));

-- Location: FF_X19_Y3_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11));

-- Location: LCCOMB_X19_Y3_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(10),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder_combout\);

-- Location: FF_X19_Y3_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10));

-- Location: LCCOMB_X19_Y3_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(9),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9]~feeder_combout\);

-- Location: FF_X19_Y3_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9));

-- Location: FF_X19_Y3_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8));

-- Location: FF_X19_Y3_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7));

-- Location: LCCOMB_X19_Y3_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(23),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder_combout\);

-- Location: FF_X19_Y3_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23));

-- Location: LCCOMB_X19_Y3_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(6),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder_combout\);

-- Location: FF_X19_Y3_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6));

-- Location: FF_X20_Y4_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22));

-- Location: LCCOMB_X19_Y3_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(5),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder_combout\);

-- Location: FF_X19_Y3_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5));

-- Location: LCCOMB_X20_Y4_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(21),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]~feeder_combout\);

-- Location: FF_X20_Y4_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21));

-- Location: FF_X19_Y3_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4));

-- Location: LCCOMB_X20_Y3_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(20),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder_combout\);

-- Location: FF_X20_Y3_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20));

-- Location: LCCOMB_X19_Y3_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(3),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder_combout\);

-- Location: FF_X19_Y3_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3));

-- Location: LCCOMB_X19_Y3_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(2),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder_combout\);

-- Location: FF_X19_Y3_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2));

-- Location: FF_X17_Y4_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19));

-- Location: LCCOMB_X19_Y3_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(1),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1]~feeder_combout\);

-- Location: FF_X19_Y3_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1));

-- Location: LCCOMB_X19_Y4_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(18),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]~feeder_combout\);

-- Location: FF_X19_Y4_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18));

-- Location: FF_X19_Y4_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17));

-- Location: FF_X19_Y3_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0));

-- Location: LCCOMB_X20_Y3_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0) $ (VCC))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0) & VCC))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17) & 
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0),
	datad => VCC,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\);

-- Location: LCCOMB_X20_Y3_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\);

-- Location: LCCOMB_X20_Y3_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\);

-- Location: LCCOMB_X20_Y3_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\);

-- Location: LCCOMB_X20_Y3_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\);

-- Location: LCCOMB_X20_Y3_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\);

-- Location: LCCOMB_X20_Y3_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\);

-- Location: LCCOMB_X20_Y3_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\);

-- Location: LCCOMB_X20_Y3_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\);

-- Location: LCCOMB_X20_Y3_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\);

-- Location: LCCOMB_X20_Y3_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\);

-- Location: LCCOMB_X20_Y3_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\);

-- Location: LCCOMB_X20_Y3_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\);

-- Location: LCCOMB_X20_Y3_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\);

-- Location: LCCOMB_X20_Y3_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(14) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(14),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43_combout\);

-- Location: FF_X20_Y3_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31));

-- Location: FF_X20_Y3_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30));

-- Location: FF_X20_Y3_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29));

-- Location: FF_X20_Y3_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28));

-- Location: FF_X20_Y3_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27));

-- Location: FF_X20_Y3_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26));

-- Location: FF_X20_Y3_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25));

-- Location: FF_X20_Y3_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24));

-- Location: FF_X20_Y3_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23));

-- Location: FF_X20_Y3_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22));

-- Location: FF_X20_Y3_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21));

-- Location: FF_X20_Y3_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20));

-- Location: FF_X20_Y3_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19));

-- Location: FF_X20_Y3_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18));

-- Location: FF_X20_Y3_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17));

-- Location: LCCOMB_X19_Y4_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(16),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]~feeder_combout\);

-- Location: FF_X19_Y4_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(16));

-- Location: LCCOMB_X20_Y4_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(16),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]~feeder_combout\);

-- Location: FF_X20_Y4_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16));

-- Location: LCCOMB_X19_Y4_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(15),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder_combout\);

-- Location: FF_X19_Y4_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(15));

-- Location: LCCOMB_X20_Y4_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(15),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder_combout\);

-- Location: FF_X20_Y4_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15));

-- Location: LCCOMB_X17_Y4_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(14),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]~feeder_combout\);

-- Location: FF_X17_Y4_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(14));

-- Location: FF_X17_Y3_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14));

-- Location: LCCOMB_X19_Y4_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(13),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]~feeder_combout\);

-- Location: FF_X19_Y4_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(13));

-- Location: LCCOMB_X20_Y4_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(13),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder_combout\);

-- Location: FF_X20_Y4_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13));

-- Location: LCCOMB_X19_Y4_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(12),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]~feeder_combout\);

-- Location: FF_X19_Y4_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(12));

-- Location: FF_X20_Y4_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12));

-- Location: LCCOMB_X19_Y4_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(11),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder_combout\);

-- Location: FF_X19_Y4_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(11));

-- Location: FF_X20_Y4_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11));

-- Location: LCCOMB_X19_Y4_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(10),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]~feeder_combout\);

-- Location: FF_X19_Y4_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(10));

-- Location: LCCOMB_X20_Y4_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(10),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder_combout\);

-- Location: FF_X20_Y4_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10));

-- Location: FF_X19_Y4_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(9));

-- Location: FF_X20_Y4_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9));

-- Location: LCCOMB_X19_Y4_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(8),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder_combout\);

-- Location: FF_X19_Y4_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(8));

-- Location: FF_X20_Y4_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8));

-- Location: FF_X19_Y4_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(7));

-- Location: LCCOMB_X20_Y4_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(7),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder_combout\);

-- Location: FF_X20_Y4_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7));

-- Location: LCCOMB_X19_Y4_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(6),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder_combout\);

-- Location: FF_X19_Y4_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(6));

-- Location: LCCOMB_X20_Y4_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(6),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder_combout\);

-- Location: FF_X20_Y4_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6));

-- Location: LCCOMB_X19_Y4_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(5),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]~feeder_combout\);

-- Location: FF_X19_Y4_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(5));

-- Location: LCCOMB_X20_Y4_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(5),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]~feeder_combout\);

-- Location: FF_X20_Y4_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5));

-- Location: FF_X19_Y4_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(4));

-- Location: FF_X20_Y4_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4));

-- Location: LCCOMB_X17_Y4_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(3),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]~feeder_combout\);

-- Location: FF_X17_Y4_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(3));

-- Location: LCCOMB_X21_Y4_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(3),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]~feeder_combout\);

-- Location: FF_X21_Y4_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3));

-- Location: FF_X20_Y4_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(2));

-- Location: LCCOMB_X21_Y4_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(2),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder_combout\);

-- Location: FF_X21_Y4_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2));

-- Location: FF_X19_Y4_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(1));

-- Location: LCCOMB_X20_Y4_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(1),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]~feeder_combout\);

-- Location: FF_X20_Y4_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1));

-- Location: LCCOMB_X17_Y4_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(0),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0]~feeder_combout\);

-- Location: FF_X17_Y4_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(0));

-- Location: LCCOMB_X21_Y4_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(0),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder_combout\);

-- Location: FF_X21_Y4_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0));

-- Location: LCCOMB_X21_Y4_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~42_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0) $ (VCC))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0) & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0) & VCC))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0) & 
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0),
	datad => VCC,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~42_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\);

-- Location: LCCOMB_X23_Y4_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ $ (VCC)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\ = CARRY(\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\,
	datad => VCC,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\);

-- Location: LCCOMB_X22_Y4_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~1_combout\ = !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~1_combout\);

-- Location: LCCOMB_X23_Y5_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[3][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[3][0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[3][0]~feeder_combout\);

-- Location: FF_X23_Y5_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[3][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[3][0]~q\);

-- Location: LCCOMB_X23_Y4_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[2][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[2][0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[3][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[3][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[2][0]~feeder_combout\);

-- Location: FF_X23_Y4_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[2][0]~q\);

-- Location: LCCOMB_X23_Y4_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[2][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]~feeder_combout\);

-- Location: FF_X23_Y4_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]~q\);

-- Location: LCCOMB_X23_Y4_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X23_Y4_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\);

-- Location: LCCOMB_X22_Y4_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\ = (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\ & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\ & 
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\);

-- Location: LCCOMB_X23_Y4_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\ = (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\ & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\);

-- Location: LCCOMB_X23_Y4_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2_combout\ = (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\ & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\ & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2_combout\);

-- Location: LCCOMB_X23_Y4_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~3_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\ & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2_combout\ & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\,
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2_combout\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~3_combout\);

-- Location: LCCOMB_X23_Y4_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~4_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~3_combout\) # ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ 
-- & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~3_combout\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~4_combout\);

-- Location: FF_X23_Y4_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\);

-- Location: LCCOMB_X22_Y4_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\ = (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & 
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\);

-- Location: FF_X22_Y4_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~1_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\);

-- Location: LCCOMB_X22_Y4_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~1_cout\ = CARRY(\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\,
	datad => VCC,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~1_cout\);

-- Location: LCCOMB_X22_Y4_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~2_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~1_cout\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~1_cout\))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~3\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~1_cout\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~2_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~3\);

-- Location: FF_X22_Y4_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~2_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\);

-- Location: LCCOMB_X22_Y4_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~4_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\ & ((GND) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~3\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~3\ $ (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~5\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~3\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~4_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~5\);

-- Location: FF_X22_Y4_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~4_combout\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\);

-- Location: LCCOMB_X22_Y4_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~6_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~5\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~5\))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~7\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~5\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~6_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~7\);

-- Location: FF_X23_Y4_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~6_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\);

-- Location: LCCOMB_X23_Y4_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\) # (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\);

-- Location: LCCOMB_X22_Y4_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~8_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ & ((GND) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~7\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~7\ $ (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~9\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~7\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~8_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~9\);

-- Location: FF_X23_Y4_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~8_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\);

-- Location: LCCOMB_X23_Y4_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & ((GND) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\ $ (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\);

-- Location: LCCOMB_X22_Y4_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~10_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~9\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~9\))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~11\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~9\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~10_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~11\);

-- Location: FF_X23_Y4_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~10_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\);

-- Location: LCCOMB_X23_Y4_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\ & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\ & VCC)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\ & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~2\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\ & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~2\);

-- Location: LCCOMB_X22_Y4_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~12_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\ & ((GND) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~11\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~11\ $ (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~13\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~11\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~12_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~13\);

-- Location: FF_X23_Y4_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~12_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\);

-- Location: LCCOMB_X23_Y4_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~1_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\ & ((GND) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~2\))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\ & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~2\ $ (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~2\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~2\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~1_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~2\);

-- Location: LCCOMB_X22_Y4_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~14_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~13\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\ & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~13\))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~15\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\ & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~13\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~14_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~15\);

-- Location: FF_X23_Y4_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~1_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~14_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\);

-- Location: LCCOMB_X23_Y4_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~1_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\ & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~2\ & VCC)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\ & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~2\))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~2\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\ & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~2\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~1_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~2\);

-- Location: LCCOMB_X22_Y4_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~16_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\ & ((GND) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~15\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~15\ $ (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~17\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~15\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~16_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~17\);

-- Location: FF_X23_Y4_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~1_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~16_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\);

-- Location: LCCOMB_X23_Y4_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~1_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\ & ((GND) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~2\))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\ & 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~2\ $ (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~2\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~2\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~1_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~2\);

-- Location: LCCOMB_X22_Y4_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~18_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~17\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\ & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~17\))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~19\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\ & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~17\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~18_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~19\);

-- Location: FF_X23_Y4_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~1_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~18_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\);

-- Location: LCCOMB_X23_Y4_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~1_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\ & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~2\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\ & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~2\) # (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~2\ = CARRY((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~2\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~2\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~1_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~2\);

-- Location: LCCOMB_X22_Y4_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~20_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\ & ((GND) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~19\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\ & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~19\ $ (GND)))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~21\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\,
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~19\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~20_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~21\);

-- Location: FF_X23_Y4_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~1_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~20_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\);

-- Location: LCCOMB_X23_Y4_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~1_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~2\ $ 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~2\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~1_combout\);

-- Location: LCCOMB_X22_Y4_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~22_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\ $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~21\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~22_combout\);

-- Location: FF_X23_Y4_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~1_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~22_combout\,
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\);

-- Location: LCCOMB_X22_Y4_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X22_Y4_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\);

-- Location: FF_X21_Y4_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~42_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0));

-- Location: LCCOMB_X21_Y4_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~44_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\ & VCC)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\)))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~45\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~44_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~45\);

-- Location: FF_X21_Y4_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~44_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1));

-- Location: LCCOMB_X21_Y4_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~46_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~45\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~45\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~45\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~46_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\);

-- Location: FF_X21_Y4_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~46_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2));

-- Location: LCCOMB_X21_Y4_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~48_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~49\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~48_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~49\);

-- Location: FF_X21_Y4_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~48_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3));

-- Location: LCCOMB_X21_Y4_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~50_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~49\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~49\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~49\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~50_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\);

-- Location: FF_X21_Y4_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~50_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4));

-- Location: LCCOMB_X21_Y4_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~52_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~53\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~52_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~53\);

-- Location: FF_X21_Y4_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~52_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5));

-- Location: LCCOMB_X21_Y4_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~54_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~53\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~53\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~53\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~54_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\);

-- Location: FF_X21_Y4_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~54_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6));

-- Location: LCCOMB_X21_Y4_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~56_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\ & VCC)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\)))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~57\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~56_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~57\);

-- Location: FF_X21_Y4_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~56_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7));

-- Location: LCCOMB_X21_Y4_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~58_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~57\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~57\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~57\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~58_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\);

-- Location: FF_X21_Y4_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~58_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8));

-- Location: LCCOMB_X21_Y4_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~60_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\ & VCC)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\)))) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~61\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~60_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~61\);

-- Location: FF_X21_Y4_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~60_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9));

-- Location: LCCOMB_X21_Y4_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~62_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~61\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~61\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~61\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~62_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\);

-- Location: FF_X21_Y4_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~62_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10));

-- Location: LCCOMB_X21_Y4_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~64_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~65\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~64_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~65\);

-- Location: FF_X21_Y4_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~64_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11));

-- Location: LCCOMB_X21_Y4_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~66_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~65\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~65\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~65\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~65\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~66_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\);

-- Location: FF_X21_Y4_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~66_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12));

-- Location: LCCOMB_X21_Y3_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~68_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\) 
-- # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~69\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~68_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~69\);

-- Location: FF_X21_Y3_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~68_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13));

-- Location: LCCOMB_X21_Y3_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~70_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~69\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~69\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~69\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~69\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~70_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\);

-- Location: FF_X21_Y3_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~70_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14));

-- Location: LCCOMB_X21_Y3_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~72_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\) 
-- # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~73\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~72_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~73\);

-- Location: FF_X21_Y3_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~72_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15));

-- Location: LCCOMB_X21_Y3_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~74_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~73\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~73\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~73\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~73\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~74_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\);

-- Location: FF_X21_Y3_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~74_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16));

-- Location: LCCOMB_X21_Y3_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~76_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\) 
-- # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~77\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~76_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~77\);

-- Location: FF_X21_Y3_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~76_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17));

-- Location: LCCOMB_X21_Y3_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~78_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~77\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~77\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~77\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~77\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~78_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\);

-- Location: FF_X21_Y3_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~78_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18));

-- Location: LCCOMB_X21_Y3_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~80_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~81\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~80_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~81\);

-- Location: FF_X21_Y3_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~80_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19));

-- Location: LCCOMB_X21_Y3_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~82_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~81\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~81\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~81\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~81\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~82_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\);

-- Location: FF_X21_Y3_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~82_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20));

-- Location: LCCOMB_X21_Y3_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~84_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~85\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~84_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~85\);

-- Location: FF_X21_Y3_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~84_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21));

-- Location: LCCOMB_X21_Y3_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~86_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~85\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~85\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~85\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~85\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~86_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\);

-- Location: FF_X21_Y3_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~86_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22));

-- Location: LCCOMB_X21_Y3_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~88_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~89\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~88_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~89\);

-- Location: FF_X21_Y3_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~88_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23));

-- Location: LCCOMB_X21_Y3_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~90_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~89\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~89\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~89\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~89\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~90_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\);

-- Location: FF_X21_Y3_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~90_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24));

-- Location: LCCOMB_X21_Y3_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~92_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\) 
-- # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~93\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~92_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~93\);

-- Location: FF_X21_Y3_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~92_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25));

-- Location: LCCOMB_X21_Y3_N26
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~94_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~93\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~93\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~93\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~93\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~94_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\);

-- Location: FF_X21_Y3_N27
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~94_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26));

-- Location: LCCOMB_X21_Y3_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~96_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\) 
-- # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~97\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~96_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~97\);

-- Location: FF_X21_Y3_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~96_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27));

-- Location: LCCOMB_X21_Y3_N30
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~98_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~97\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~97\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~97\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~97\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~98_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\);

-- Location: FF_X21_Y3_N31
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~98_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28));

-- Location: LCCOMB_X21_Y2_N0
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~100_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~101\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~100_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~101\);

-- Location: FF_X21_Y2_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~100_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29));

-- Location: LCCOMB_X21_Y2_N2
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~102_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~101\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~101\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~101\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~101\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~102_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\);

-- Location: FF_X21_Y2_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~102_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30));

-- Location: LCCOMB_X21_Y2_N4
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~104_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~105\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~104_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~105\);

-- Location: FF_X21_Y2_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~104_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31));

-- Location: LCCOMB_X21_Y2_N6
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~106_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~105\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~105\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~105\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~105\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~106_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\);

-- Location: FF_X21_Y2_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~106_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32));

-- Location: LCCOMB_X21_Y2_N8
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~108_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~109\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~108_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~109\);

-- Location: FF_X21_Y2_N9
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~108_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33));

-- Location: LCCOMB_X21_Y2_N10
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~110_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~109\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~109\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~109\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~109\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~110_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\);

-- Location: FF_X21_Y2_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~110_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34));

-- Location: LCCOMB_X21_Y2_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~112_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~113\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~112_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~113\);

-- Location: FF_X21_Y2_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~112_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35));

-- Location: LCCOMB_X21_Y2_N14
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~114_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~113\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~113\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~113\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~113\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~114_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\);

-- Location: FF_X21_Y2_N15
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~114_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36));

-- Location: FF_X28_Y2_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(18));

-- Location: LCCOMB_X27_Y3_N0
\rec_spi_ports|ch_add1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|ch_add1~0_combout\ = (\rec_spi_ports|bit_cnt\(3) & (\rec_mosi~input_o\)) # (!\rec_spi_ports|bit_cnt\(3) & ((\rec_spi_ports|ch_add1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_mosi~input_o\,
	datac => \rec_spi_ports|ch_add1~q\,
	datad => \rec_spi_ports|bit_cnt\(3),
	combout => \rec_spi_ports|ch_add1~0_combout\);

-- Location: FF_X27_Y3_N1
\rec_spi_ports|ch_add1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|ch_add1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|ch_add1~q\);

-- Location: LCCOMB_X24_Y8_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~22_combout\ = !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~22_combout\);

-- Location: LCCOMB_X23_Y14_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0_combout\ = !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0_combout\);

-- Location: LCCOMB_X23_Y14_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~0_combout\ = (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & 
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~0_combout\);

-- Location: FF_X23_Y14_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\);

-- Location: LCCOMB_X23_Y14_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~1_cout\ = CARRY(\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\,
	datad => VCC,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~1_cout\);

-- Location: LCCOMB_X23_Y14_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~1_cout\ & 
-- VCC)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\ & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~1_cout\))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\ & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~1_cout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3\);

-- Location: FF_X23_Y14_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\);

-- Location: LCCOMB_X23_Y14_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\ & ((GND) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3\))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3\ $ (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5\);

-- Location: FF_X23_Y14_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\);

-- Location: LCCOMB_X23_Y14_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5\ & VCC)) 
-- # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5\))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7\);

-- Location: LCCOMB_X23_Y14_N30
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~23_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6_combout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~23_combout\);

-- Location: FF_X23_Y14_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~23_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\);

-- Location: LCCOMB_X24_Y14_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~1\ = CARRY(\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\,
	datad => VCC,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~1\);

-- Location: LCCOMB_X24_Y14_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~2_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\ & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~1\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\ & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~1\) # (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~3\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~1\) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~1\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~2_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~3\);

-- Location: LCCOMB_X23_Y14_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\ & ((GND) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7\))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7\ $ (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9\);

-- Location: LCCOMB_X24_Y14_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~22_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~2_combout\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~2_combout\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8_combout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~22_combout\);

-- Location: FF_X24_Y14_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~22_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\);

-- Location: LCCOMB_X23_Y14_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9\ & VCC)) 
-- # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9\))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11\);

-- Location: LCCOMB_X24_Y14_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~4_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & ((GND) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~3\))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~3\ $ (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~5\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~3\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~4_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~5\);

-- Location: LCCOMB_X24_Y14_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~21_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~4_combout\))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10_combout\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~4_combout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~21_combout\);

-- Location: FF_X24_Y14_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~21_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\);

-- Location: LCCOMB_X23_Y14_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~12_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\ & ((GND) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11\))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11\ $ 
-- (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~13\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~12_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~13\);

-- Location: LCCOMB_X24_Y14_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~6_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~5\ & VCC)) 
-- # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\ & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~5\))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~7\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\ & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~5\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~6_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~7\);

-- Location: LCCOMB_X24_Y14_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~20_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~6_combout\))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~12_combout\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~6_combout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~20_combout\);

-- Location: FF_X24_Y14_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~20_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\);

-- Location: LCCOMB_X24_Y14_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~8_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\ & ((GND) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~7\))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~7\ $ (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~9\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~7\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~8_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~9\);

-- Location: LCCOMB_X23_Y14_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~14_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~13\ & 
-- VCC)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\ & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~13\))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~15\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\ & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~13\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~14_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~15\);

-- Location: LCCOMB_X24_Y14_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~19_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~8_combout\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~8_combout\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~14_combout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~19_combout\);

-- Location: FF_X24_Y14_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~19_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\);

-- Location: LCCOMB_X23_Y14_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~16_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\ & ((GND) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~15\))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~15\ $ 
-- (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~17\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~15\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~16_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~17\);

-- Location: LCCOMB_X24_Y14_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~10_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~9\ & VCC)) 
-- # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\ & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~9\))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~11\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\ & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~9\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~10_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~11\);

-- Location: LCCOMB_X24_Y14_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~18_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~10_combout\))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~16_combout\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~10_combout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~18_combout\);

-- Location: FF_X24_Y14_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~18_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\);

-- Location: LCCOMB_X23_Y14_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~18_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~17\ & 
-- VCC)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\ & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~17\))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~19\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\ & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~17\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~18_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~19\);

-- Location: LCCOMB_X24_Y14_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~12_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\ & ((GND) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~11\))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~11\ $ 
-- (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~13\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~11\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~12_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~13\);

-- Location: LCCOMB_X24_Y14_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~17_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~12_combout\))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~18_combout\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~12_combout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~17_combout\);

-- Location: FF_X24_Y14_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~17_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\);

-- Location: LCCOMB_X24_Y14_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~14_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ $ (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~13\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~14_combout\);

-- Location: LCCOMB_X24_Y14_N30
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~16_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~14_combout\))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~20_combout\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~14_combout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~16_combout\);

-- Location: FF_X24_Y14_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~16_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\);

-- Location: LCCOMB_X23_Y14_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~20_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ $ (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~19\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~20_combout\);

-- Location: LCCOMB_X24_Y14_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~14_combout\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~20_combout\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~14_combout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0_combout\);

-- Location: FF_X24_Y14_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0));

-- Location: LCCOMB_X28_Y15_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[0]~0_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0) $ (\ecg_spi_ports|rrdy~2_combout\ $ 
-- (((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0),
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0),
	datad => \ecg_spi_ports|rrdy~2_combout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[0]~0_combout\);

-- Location: FF_X28_Y15_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0));

-- Location: LCCOMB_X28_Y15_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & 
-- ((\ecg_spi_ports|rrdy~2_combout\) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0))))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0)) # (!\ecg_spi_ports|rrdy~2_combout\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & ((\ecg_spi_ports|rrdy~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0),
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	datad => \ecg_spi_ports|rrdy~2_combout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0_combout\);

-- Location: FF_X28_Y15_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1));

-- Location: FF_X20_Y8_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q\(0));

-- Location: FF_X20_Y8_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\);

-- Location: LCCOMB_X20_Y8_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X20_Y8_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\);

-- Location: LCCOMB_X23_Y8_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X23_Y8_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\);

-- Location: LCCOMB_X24_Y8_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~0_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) $ (VCC))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & VCC))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~1\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datad => VCC,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~0_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~1\);

-- Location: FF_X24_Y8_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~0_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1));

-- Location: LCCOMB_X24_Y8_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~2_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~1\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~1\) # (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~3\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~1\) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~1\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~2_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~3\);

-- Location: FF_X24_Y8_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~2_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2));

-- Location: LCCOMB_X24_Y8_N30
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\);

-- Location: LCCOMB_X23_Y8_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~8_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) $ (VCC)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9\ = CARRY(\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datad => VCC,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~8_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9\);

-- Location: LCCOMB_X24_Y8_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~4_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~3\ $ (GND))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~3\ & VCC))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~5\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~3\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~4_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~5\);

-- Location: FF_X23_Y8_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~8_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~4_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_ca0_eq~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3));

-- Location: LCCOMB_X23_Y8_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~10_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9\ & 
-- VCC)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9\))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~10_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11\);

-- Location: LCCOMB_X24_Y8_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~6_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~5\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~5\) # (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~7\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~5\) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~5\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~6_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~7\);

-- Location: FF_X23_Y8_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~10_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~6_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_ca0_eq~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4));

-- Location: LCCOMB_X23_Y8_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~12_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11\ $ 
-- (GND))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11\ & VCC))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~13\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~12_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~13\);

-- Location: LCCOMB_X24_Y8_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~8_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~7\ $ (GND))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~7\ & VCC))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~9\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~7\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~8_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~9\);

-- Location: FF_X23_Y8_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~12_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~8_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_ca0_eq~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5));

-- Location: LCCOMB_X23_Y8_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~14_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~13\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~13\) # 
-- (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~15\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~13\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~13\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~14_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~15\);

-- Location: LCCOMB_X24_Y8_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~10_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~9\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~9\) # (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~11\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~9\) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~9\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~10_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~11\);

-- Location: FF_X23_Y8_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~14_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~10_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_ca0_eq~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6));

-- Location: LCCOMB_X23_Y8_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~16_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~15\ $ 
-- (GND))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~15\ & VCC))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~17\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~15\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~16_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~17\);

-- Location: LCCOMB_X24_Y8_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~12_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~11\ $ (GND))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~11\ & VCC))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~13\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~11\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~12_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~13\);

-- Location: FF_X23_Y8_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~16_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~12_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_ca0_eq~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7));

-- Location: LCCOMB_X23_Y8_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~18_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~17\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~17\) # 
-- (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~19\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~17\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~17\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~18_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~19\);

-- Location: LCCOMB_X24_Y8_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~14_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~13\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~13\) # (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~15\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~13\) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~13\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~14_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~15\);

-- Location: FF_X23_Y8_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~18_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~14_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_ca0_eq~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8));

-- Location: LCCOMB_X23_Y8_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[9]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[9]~20_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~19\ $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(9),
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~19\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[9]~20_combout\);

-- Location: LCCOMB_X24_Y8_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~16_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~15\ $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(9),
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~15\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~16_combout\);

-- Location: FF_X23_Y8_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[9]~20_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~16_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_ca0_eq~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(9));

-- Location: LCCOMB_X24_Y8_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~1_combout\ = (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6),
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~1_combout\);

-- Location: LCCOMB_X24_Y8_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~2_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(9) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~1_combout\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(9),
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~1_combout\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~2_combout\);

-- Location: LCCOMB_X24_Y8_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~3_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\ & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~2_combout\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\ & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\) # 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~2_combout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~3_combout\);

-- Location: FF_X24_Y8_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\);

-- Location: LCCOMB_X24_Y8_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~7_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\ & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~7_combout\);

-- Location: FF_X24_Y8_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~22_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0));

-- Location: M9K_X25_Y6_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000FE7F3F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FCFD7EBF5FAFD7EBF5FAFD7EBF5FAFD7EBF5FAFC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3EDF6FB7DBEDF6FB7DBEDF6FB7DBEDF6FA7D3E9F4FA7D3E9F4FA7D3E9F4FA7CBE5F2F97CBE5F2F97CBE5F2F97CBE5F0F87C3E",
	mem_init3 => X"1F0F87C3E1F0F87C3E1F0F87BBDDEEF77BBDDEEF77BBDDEEF77BBDDEEF77B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67ABD5EAF57ABD5EAF57ABD5EAF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9EEF77BBDDEEF77BBDDEEF77C3E1F0F87C3E1F0F87CBE5F2F97CBE5F2FA7D3E9F4FA7DBEDF6FB7DBF1F8FC7E3F1FAFD7EBF5FCFE7F3F9FEFF7F8000000000000000008040202010080603018100804028140A060301C0E0704020120904828140B05830180C068341C0E0783C20100884424120984C28140A8542C160B85C30180C868341B0D870381D0F0783E1F1008042221108C4624128944C26138",
	mem_init2 => X"A05029150A8562C160B45A2E178BC6031188C866331A0D46A361B8DC70391C8E8763B1E0F47A3E1F8FC8041209088643221148A462391C904924928964B261349A4E2793CA05028948A4532A150AA562B15CAE582C964B45B2D970B85D2F178BE5F30184C2623118CC66432194CC663399CD068349A4D46A359ACD86C369B4DC6E379BCDE70381C4E272391C8E6733A1D0E8753A9D4EC763B1DCEE773C1E0F0793C9E4F27A3D1E8F47B3D9ECF67C3E1F0F87C3E9F4FA7D3E9F4FA7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7F3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3E9F4FA7D3E9F4FA7C3E1F0F87C3D9ECF67B3D1E8F47A3C9E4F2793C1E0F0773B",
	mem_init1 => X"9DCEC763B1D4EA753A1D0E873399C8E472389C4E070379BCDE6E371B4DA6C361ACD66A351A4D2683419CCE6633194C8643198CC46230984C05F2F978BC5D2E170B65B2D164B2582B95CAC562A950A85329148A2502813C9E4E26934984B2592892492411C8E46229148843219088241200FC7E3E1E8F4783B1D8E872391C0DC6E361A8D46833198C86231180BC5E2E168B4582C158A85429140A04E26130944A241188C442210880401F0F8783C1D0E070361B0D06832180C05C2E160B0542A140A04C26120904422100803C1E0E070341A0C06030160B0502812090482010070381C0C06028140A0402010060301808040200804020000000000000001FEFF7",
	mem_init0 => X"FBF9FCFE7F3F5FAFD7EBF1F8FC7E3F1F6FB7DBEDF6FA7D3E9F4FA7CBE5F2F97CBE5F2F87C3E1F0F87C3E1F0F77BBDDEEF77BBDDEEF77BBD9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67ABD5EAF57ABD5EAF57ABD5EAF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF77BBDDEEF77BBDDEEF77BBDDEEF77BBDDEEF87C3E1F0F87C3E1F0F87C3E1F0F87C3E5F2F97CBE5F2F97CBE5F2F97CBE5F2FA7D3E9F4FA7D3E9F4FA7D3E9F4FA7DBEDF6FB7DBEDF6FB7DBEDF6FB7DBEDF8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7EBF5FAFD7EBF5FAFD7EBF5FAFD7EBF5FAFD7F3F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FCFE",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "LP1000_0002_rtl_u0_m0_wo0_cm0_lutmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1001,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1001,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \fir_clk~inputclkctrl_outclk\,
	clk1 => \fir_clk~inputclkctrl_outclk\,
	ena0 => GND,
	clr0 => GND,
	portadatain => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X28_Y15_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rrdy~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0]~q\);

-- Location: LCCOMB_X21_Y9_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]~feeder_combout\);

-- Location: FF_X21_Y9_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]~q\);

-- Location: LCCOMB_X21_Y9_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~feeder_combout\);

-- Location: FF_X21_Y9_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~q\);

-- Location: LCCOMB_X22_Y7_N30
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X22_Y7_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~q\);

-- Location: LCCOMB_X27_Y14_N26
\ecg_spi_ports|rx_buf[0]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[0]~7_combout\ = (\ecg_spi_ports|wr_add~q\ & (((\ecg_spi_ports|rx_buf\(0))))) # (!\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|bit_cnt\(32) & (\ecg_mosi~input_o\)) # (!\ecg_spi_ports|bit_cnt\(32) & ((\ecg_spi_ports|rx_buf\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|wr_add~q\,
	datab => \ecg_mosi~input_o\,
	datac => \ecg_spi_ports|rx_buf\(0),
	datad => \ecg_spi_ports|bit_cnt\(32),
	combout => \ecg_spi_ports|rx_buf[0]~7_combout\);

-- Location: FF_X27_Y14_N27
\ecg_spi_ports|rx_buf[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(0));

-- Location: LCCOMB_X27_Y1_N14
\ecg_spi_ports|process_1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|process_1~9_combout\ = (\ecg_ss_n~input_o\ & \ecg_rx_req~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_ss_n~input_o\,
	datad => \ecg_rx_req~input_o\,
	combout => \ecg_spi_ports|process_1~9_combout\);

-- Location: CLKCTRL_G19
\ecg_spi_ports|process_1~9clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \ecg_spi_ports|process_1~9clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \ecg_spi_ports|process_1~9clkctrl_outclk\);

-- Location: LCCOMB_X27_Y14_N8
\ecg_spi_ports|rx_data[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(0) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(0))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rx_buf\(0),
	datac => \ecg_spi_ports|rx_data\(0),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(0));

-- Location: FF_X27_Y14_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][0]~q\);

-- Location: LCCOMB_X24_Y6_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][0]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]~feeder_combout\);

-- Location: FF_X24_Y6_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]~q\);

-- Location: LCCOMB_X24_Y6_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]~feeder_combout\);

-- Location: FF_X24_Y6_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]~q\);

-- Location: LCCOMB_X24_Y6_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][0]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X24_Y6_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][0]~q\);

-- Location: LCCOMB_X22_Y7_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_1feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_1feeder_combout\);

-- Location: FF_X22_Y7_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_1\);

-- Location: LCCOMB_X22_Y7_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~9_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_1\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~9_combout\);

-- Location: FF_X22_Y7_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0));

-- Location: LCCOMB_X23_Y7_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~10_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1) $ (VCC))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1) & VCC))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~11\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0) & 
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1),
	datad => VCC,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~10_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~11\);

-- Location: FF_X23_Y7_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~10_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1));

-- Location: LCCOMB_X23_Y7_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~12_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~11\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~11\) # (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~13\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~11\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~11\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~12_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~13\);

-- Location: FF_X23_Y7_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~12_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2));

-- Location: LCCOMB_X23_Y7_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~14_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~13\ $ (GND))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~13\ & VCC))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~15\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~13\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~14_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~15\);

-- Location: FF_X23_Y7_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~14_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3));

-- Location: LCCOMB_X23_Y7_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~16_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~15\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~15\) # (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~17\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~15\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~15\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~16_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~17\);

-- Location: FF_X23_Y7_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~16_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4));

-- Location: LCCOMB_X23_Y7_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~18_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(5) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~17\ $ (GND))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(5) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~17\ & VCC))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~19\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(5) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(5),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~17\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~18_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~19\);

-- Location: FF_X23_Y7_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~18_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(5));

-- Location: LCCOMB_X23_Y7_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~20_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(6) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~19\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(6) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~19\) # (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~21\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~19\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(6),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~19\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~20_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~21\);

-- Location: FF_X23_Y7_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~20_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(6));

-- Location: LCCOMB_X23_Y7_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~22_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(7) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~21\ $ (GND))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(7) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~21\ & VCC))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~23\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(7) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(7),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~21\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~22_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~23\);

-- Location: FF_X23_Y7_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~22_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(7));

-- Location: LCCOMB_X23_Y7_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~24_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(8) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~23\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(8) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~23\) # (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~25\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~23\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(8),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~23\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~24_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~25\);

-- Location: FF_X23_Y7_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~24_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(8));

-- Location: LCCOMB_X23_Y7_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[9]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[9]~26_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~25\ $ 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(9),
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~25\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[9]~26_combout\);

-- Location: FF_X23_Y7_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[9]~26_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(9));

-- Location: LCCOMB_X20_Y8_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~9_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~9_combout\);

-- Location: FF_X20_Y8_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0));

-- Location: LCCOMB_X20_Y8_N30
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~27_combout\ = !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~27_combout\);

-- Location: FF_X20_Y8_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(0));

-- Location: LCCOMB_X20_Y8_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~10_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0) $ (VCC))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0) & VCC))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~11\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & 
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0),
	datad => VCC,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~10_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~11\);

-- Location: FF_X20_Y8_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~10_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1));

-- Location: LCCOMB_X19_Y8_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~9_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0) $ (VCC))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0) & VCC))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~10\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & 
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0),
	datad => VCC,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~9_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~10\);

-- Location: FF_X19_Y8_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(1));

-- Location: LCCOMB_X20_Y8_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~12_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~11\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~11\) # (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~13\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~11\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~11\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~12_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~13\);

-- Location: FF_X20_Y8_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~12_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2));

-- Location: LCCOMB_X19_Y8_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~11_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~10\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~10\) # (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~12\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~10\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~10\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~11_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~12\);

-- Location: FF_X19_Y8_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(2));

-- Location: LCCOMB_X21_Y8_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~8_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3) $ (VCC)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~9\ = CARRY(\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3),
	datad => VCC,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~8_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~9\);

-- Location: LCCOMB_X22_Y8_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~25_combout\ = !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~25_combout\);

-- Location: LCCOMB_X21_Y8_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~24_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\ & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~24_combout\);

-- Location: FF_X22_Y8_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~25_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0));

-- Location: LCCOMB_X22_Y8_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~1_cout\ = CARRY(\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0),
	datad => VCC,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~1_cout\);

-- Location: LCCOMB_X22_Y8_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~2_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~1_cout\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~1_cout\))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~3\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~1_cout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~2_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~3\);

-- Location: FF_X22_Y8_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~2_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1));

-- Location: LCCOMB_X22_Y8_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~4_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2) & ((GND) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~3\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~3\ $ (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~5\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~3\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~4_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~5\);

-- Location: FF_X22_Y8_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~4_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2));

-- Location: LCCOMB_X22_Y8_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~6_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~5\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~5\))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~7\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~5\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~6_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~7\);

-- Location: FF_X21_Y8_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~8_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~6_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\(10),
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3));

-- Location: LCCOMB_X21_Y8_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~10_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~9\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~9\) # (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~11\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~9\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~9\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~10_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~11\);

-- Location: LCCOMB_X22_Y8_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~8_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4) & ((GND) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~7\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~7\ $ (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~9\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~7\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~8_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~9\);

-- Location: FF_X21_Y8_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~10_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~8_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\(10),
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4));

-- Location: LCCOMB_X21_Y8_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~12_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & ((GND) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~11\))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~11\ $ (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~13\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~11\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~12_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~13\);

-- Location: LCCOMB_X22_Y8_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~10_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~9\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~9\))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~11\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~9\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~10_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~11\);

-- Location: FF_X21_Y8_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~12_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~10_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\(10),
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5));

-- Location: LCCOMB_X21_Y8_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~14_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(6) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~13\ & VCC)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(6) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~13\))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~15\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(6) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(6),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~13\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~14_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~15\);

-- Location: LCCOMB_X22_Y8_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~12_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(6) & ((GND) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~11\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(6) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~11\ $ (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~13\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(6)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(6),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~11\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~12_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~13\);

-- Location: FF_X21_Y8_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~14_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~12_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\(10),
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(6));

-- Location: LCCOMB_X21_Y8_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~16_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(7) & ((GND) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~15\))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(7) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~15\ $ (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~17\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(7)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(7),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~15\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~16_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~17\);

-- Location: LCCOMB_X22_Y8_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~14_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(7) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~13\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(7) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~13\))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~15\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(7) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(7),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~13\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~14_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~15\);

-- Location: FF_X21_Y8_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~16_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~14_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\(10),
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(7));

-- Location: LCCOMB_X21_Y8_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~18_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(8) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~17\ & VCC)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(8) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~17\))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~19\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(8) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(8),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~17\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~18_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~19\);

-- Location: LCCOMB_X22_Y8_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~16_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(8) & ((GND) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~15\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(8) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~15\ $ (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~17\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(8)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(8),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~15\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~16_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~17\);

-- Location: FF_X21_Y8_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~18_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~16_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\(10),
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(8));

-- Location: LCCOMB_X21_Y8_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~20_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(9) & ((GND) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~19\))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(9) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~19\ $ (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~21\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(9)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(9),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~19\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~20_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~21\);

-- Location: LCCOMB_X22_Y8_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~18_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(9) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~17\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(9) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~17\))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~19\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(9) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(9),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~17\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~18_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~19\);

-- Location: FF_X21_Y8_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~20_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~18_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\(10),
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(9));

-- Location: LCCOMB_X21_Y8_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[10]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[10]~22_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~21\ $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10),
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~21\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[10]~22_combout\);

-- Location: LCCOMB_X22_Y8_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~20_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~19\ $ (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10),
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~19\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~20_combout\);

-- Location: FF_X21_Y8_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[10]~22_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~20_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\(10),
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10));

-- Location: LCCOMB_X20_Y8_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~6_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) $ 
-- (((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\ & \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~6_combout\);

-- Location: FF_X20_Y8_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3));

-- Location: LCCOMB_X20_Y8_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~14_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~13\ $ (GND))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~13\ & VCC))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~15\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~13\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~14_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~15\);

-- Location: FF_X20_Y8_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~14_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3));

-- Location: LCCOMB_X19_Y8_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~13_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~12\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~12\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~12\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~13_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\);

-- Location: FF_X19_Y8_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(3));

-- Location: LCCOMB_X20_Y8_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~16_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~15\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~15\) # (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~17\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~15\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~15\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~16_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~17\);

-- Location: FF_X20_Y8_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~16_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4));

-- Location: LCCOMB_X19_Y8_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~8_cout\ = CARRY(\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3),
	datad => VCC,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~8_cout\);

-- Location: LCCOMB_X19_Y8_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~9_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~8_cout\ & VCC)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~8_cout\))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~10\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~8_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~8_cout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~9_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~10\);

-- Location: LCCOMB_X20_Y8_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\ & 
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11_combout\);

-- Location: FF_X19_Y8_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~9_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4));

-- Location: LCCOMB_X19_Y8_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~15_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~16\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~15_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~16\);

-- Location: FF_X19_Y8_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(4));

-- Location: LCCOMB_X19_Y8_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~12_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(5) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~10\ $ (GND))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(5) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~10\ & VCC))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~13\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(5) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(5),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~10\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~12_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~13\);

-- Location: FF_X19_Y8_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~12_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(5));

-- Location: LCCOMB_X20_Y8_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~18_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(5) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~17\ $ (GND))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(5) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~17\ & VCC))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~19\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(5) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(5),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~17\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~18_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~19\);

-- Location: FF_X20_Y8_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~18_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(5));

-- Location: LCCOMB_X19_Y8_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~17_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(5) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(5) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~16\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(5) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(5)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~16\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(5) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(5) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(5),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(5),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~16\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~17_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\);

-- Location: FF_X19_Y8_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(5));

-- Location: LCCOMB_X20_Y8_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~20_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~19\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~19\) # (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~21\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~19\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~19\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~20_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~21\);

-- Location: FF_X20_Y8_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~20_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6));

-- Location: LCCOMB_X19_Y8_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~14_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~13\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~13\) # (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~15\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~13\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~13\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~14_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~15\);

-- Location: FF_X19_Y8_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~14_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6));

-- Location: LCCOMB_X19_Y8_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~19_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~20\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~19_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~20\);

-- Location: FF_X19_Y8_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(6));

-- Location: LCCOMB_X19_Y8_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~16_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(7) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~15\ $ (GND))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(7) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~15\ & VCC))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~17\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(7) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(7),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~15\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~16_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~17\);

-- Location: FF_X19_Y8_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~16_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(7));

-- Location: LCCOMB_X20_Y8_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~22_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(7) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~21\ $ (GND))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(7) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~21\ & VCC))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~23\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(7) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(7),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~21\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~22_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~23\);

-- Location: FF_X20_Y8_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~22_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(7));

-- Location: LCCOMB_X19_Y8_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~21_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(7) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(7) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~20\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(7) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(7)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~20\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(7) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(7) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(7),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(7),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~20\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~21_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\);

-- Location: FF_X19_Y8_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(7));

-- Location: LCCOMB_X20_Y8_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~24_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~23\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~23\) # (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~25\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~23\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~23\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~24_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~25\);

-- Location: FF_X20_Y8_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~24_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8));

-- Location: LCCOMB_X19_Y8_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~18_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~17\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~17\) # (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~19\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~17\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~17\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~18_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~19\);

-- Location: FF_X19_Y8_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~18_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8));

-- Location: LCCOMB_X19_Y8_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~23_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~24\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~23_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~24\);

-- Location: FF_X19_Y8_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(8));

-- Location: LCCOMB_X19_Y8_N30
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[9]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[9]~20_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(9) $ 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(9),
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~19\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[9]~20_combout\);

-- Location: FF_X19_Y8_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[9]~20_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(9));

-- Location: LCCOMB_X20_Y8_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[9]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[9]~26_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~25\ $ 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(9),
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~25\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[9]~26_combout\);

-- Location: FF_X20_Y8_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[9]~26_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(9));

-- Location: LCCOMB_X19_Y8_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[9]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[9]~25_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(9) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~24\ $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(9),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(9),
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~24\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[9]~25_combout\);

-- Location: FF_X19_Y8_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[9]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(9));

-- Location: LCCOMB_X26_Y8_N0
\ecg_spi_ports|rx_buf[1]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[1]~8_combout\ = (\ecg_spi_ports|bit_cnt\(31) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(1)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(31) & (((\ecg_spi_ports|rx_buf\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_mosi~input_o\,
	datab => \ecg_spi_ports|bit_cnt\(31),
	datac => \ecg_spi_ports|rx_buf\(1),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[1]~8_combout\);

-- Location: FF_X26_Y8_N1
\ecg_spi_ports|rx_buf[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(1));

-- Location: LCCOMB_X26_Y8_N8
\ecg_spi_ports|rx_data[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(1) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(1))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|rx_buf\(1),
	datac => \ecg_spi_ports|rx_data\(1),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(1));

-- Location: FF_X26_Y8_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][1]~q\);

-- Location: LCCOMB_X23_Y6_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][1]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]~feeder_combout\);

-- Location: FF_X23_Y6_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]~q\);

-- Location: LCCOMB_X23_Y6_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]~feeder_combout\);

-- Location: FF_X23_Y6_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]~q\);

-- Location: LCCOMB_X24_Y6_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][1]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][1]~feeder_combout\);

-- Location: FF_X24_Y6_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][1]~q\);

-- Location: LCCOMB_X23_Y2_N18
\ecg_spi_ports|rx_buf[17]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[17]~0_combout\ = (\ecg_spi_ports|bit_cnt\(15) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(17)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(15) & (((\ecg_spi_ports|rx_buf\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|bit_cnt\(15),
	datab => \ecg_mosi~input_o\,
	datac => \ecg_spi_ports|rx_buf\(17),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[17]~0_combout\);

-- Location: FF_X23_Y2_N19
\ecg_spi_ports|rx_buf[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(17));

-- Location: LCCOMB_X23_Y2_N24
\ecg_spi_ports|rx_data[17]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(17) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(17))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rx_buf\(17),
	datab => \ecg_spi_ports|rx_data\(17),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(17));

-- Location: FF_X23_Y2_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][17]~q\);

-- Location: LCCOMB_X23_Y6_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][17]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][17]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]~feeder_combout\);

-- Location: FF_X23_Y6_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]~q\);

-- Location: LCCOMB_X23_Y6_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]~feeder_combout\);

-- Location: FF_X23_Y6_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]~q\);

-- Location: LCCOMB_X24_Y6_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][17]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][17]~feeder_combout\);

-- Location: FF_X24_Y6_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][17]~q\);

-- Location: LCCOMB_X23_Y1_N28
\ecg_spi_ports|rx_buf[18]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[18]~1_combout\ = (\ecg_spi_ports|bit_cnt\(14) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(18)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(14) & (((\ecg_spi_ports|rx_buf\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_mosi~input_o\,
	datab => \ecg_spi_ports|bit_cnt\(14),
	datac => \ecg_spi_ports|rx_buf\(18),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[18]~1_combout\);

-- Location: FF_X23_Y1_N29
\ecg_spi_ports|rx_buf[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(18));

-- Location: LCCOMB_X23_Y1_N4
\ecg_spi_ports|rx_data[18]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(18) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(18))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|rx_buf\(18),
	datac => \ecg_spi_ports|rx_data\(18),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(18));

-- Location: FF_X23_Y1_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][18]~q\);

-- Location: LCCOMB_X23_Y3_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][18]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][18]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]~feeder_combout\);

-- Location: FF_X23_Y3_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]~q\);

-- Location: LCCOMB_X23_Y6_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]~feeder_combout\);

-- Location: FF_X23_Y6_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]~q\);

-- Location: LCCOMB_X24_Y6_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][18]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][18]~feeder_combout\);

-- Location: FF_X24_Y6_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][18]~q\);

-- Location: LCCOMB_X28_Y14_N20
\ecg_spi_ports|rx_buf[19]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[19]~2_combout\ = (\ecg_spi_ports|wr_add~q\ & (((\ecg_spi_ports|rx_buf\(19))))) # (!\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|bit_cnt\(13) & ((\ecg_mosi~input_o\))) # (!\ecg_spi_ports|bit_cnt\(13) & (\ecg_spi_ports|rx_buf\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|wr_add~q\,
	datab => \ecg_spi_ports|bit_cnt\(13),
	datac => \ecg_spi_ports|rx_buf\(19),
	datad => \ecg_mosi~input_o\,
	combout => \ecg_spi_ports|rx_buf[19]~2_combout\);

-- Location: FF_X28_Y14_N21
\ecg_spi_ports|rx_buf[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[19]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(19));

-- Location: LCCOMB_X27_Y14_N2
\ecg_spi_ports|rx_data[19]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(19) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(19))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|rx_buf\(19),
	datac => \ecg_spi_ports|rx_data\(19),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(19));

-- Location: FF_X27_Y14_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][19]~q\);

-- Location: LCCOMB_X26_Y6_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][19]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][19]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]~feeder_combout\);

-- Location: FF_X26_Y6_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]~q\);

-- Location: LCCOMB_X26_Y6_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~_Duplicate_3feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~_Duplicate_3feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~_Duplicate_3feeder_combout\);

-- Location: FF_X26_Y6_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~_Duplicate_3feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~_Duplicate_3\);

-- Location: LCCOMB_X26_Y6_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][19]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~_Duplicate_3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~_Duplicate_3\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][19]~feeder_combout\);

-- Location: FF_X26_Y6_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][19]~q\);

-- Location: LCCOMB_X27_Y14_N14
\ecg_spi_ports|rx_buf[20]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[20]~3_combout\ = (\ecg_spi_ports|wr_add~q\ & (((\ecg_spi_ports|rx_buf\(20))))) # (!\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|bit_cnt\(12) & (\ecg_mosi~input_o\)) # (!\ecg_spi_ports|bit_cnt\(12) & ((\ecg_spi_ports|rx_buf\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|wr_add~q\,
	datab => \ecg_mosi~input_o\,
	datac => \ecg_spi_ports|rx_buf\(20),
	datad => \ecg_spi_ports|bit_cnt\(12),
	combout => \ecg_spi_ports|rx_buf[20]~3_combout\);

-- Location: FF_X27_Y14_N15
\ecg_spi_ports|rx_buf[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[20]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(20));

-- Location: LCCOMB_X27_Y14_N4
\ecg_spi_ports|rx_data[20]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(20) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(20))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|rx_buf\(20),
	datac => \ecg_spi_ports|rx_data\(20),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(20));

-- Location: FF_X27_Y14_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][20]~q\);

-- Location: LCCOMB_X23_Y6_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][20]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][20]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]~feeder_combout\);

-- Location: FF_X23_Y6_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]~q\);

-- Location: LCCOMB_X23_Y6_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]~feeder_combout\);

-- Location: FF_X23_Y6_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]~q\);

-- Location: LCCOMB_X24_Y6_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][20]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][20]~feeder_combout\);

-- Location: FF_X24_Y6_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][20]~q\);

-- Location: LCCOMB_X28_Y14_N22
\ecg_spi_ports|rx_buf[21]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[21]~4_combout\ = (\ecg_spi_ports|wr_add~q\ & (((\ecg_spi_ports|rx_buf\(21))))) # (!\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|bit_cnt\(11) & ((\ecg_mosi~input_o\))) # (!\ecg_spi_ports|bit_cnt\(11) & (\ecg_spi_ports|rx_buf\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|wr_add~q\,
	datab => \ecg_spi_ports|bit_cnt\(11),
	datac => \ecg_spi_ports|rx_buf\(21),
	datad => \ecg_mosi~input_o\,
	combout => \ecg_spi_ports|rx_buf[21]~4_combout\);

-- Location: FF_X28_Y14_N23
\ecg_spi_ports|rx_buf[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(21));

-- Location: LCCOMB_X27_Y14_N22
\ecg_spi_ports|rx_data[21]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(21) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(21))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rx_buf\(21),
	datac => \ecg_spi_ports|rx_data\(21),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(21));

-- Location: FF_X27_Y14_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][21]~q\);

-- Location: LCCOMB_X26_Y6_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~_Duplicate_4feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~_Duplicate_4feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][21]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][21]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~_Duplicate_4feeder_combout\);

-- Location: FF_X26_Y6_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~_Duplicate_4feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~_Duplicate_4\);

-- Location: LCCOMB_X26_Y6_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~_Duplicate_4\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~_Duplicate_4\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]~feeder_combout\);

-- Location: FF_X26_Y6_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]~q\);

-- Location: LCCOMB_X26_Y6_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][21]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][21]~feeder_combout\);

-- Location: FF_X26_Y6_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][21]~q\);

-- Location: LCCOMB_X27_Y14_N12
\ecg_spi_ports|rx_buf[22]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[22]~5_combout\ = (\ecg_spi_ports|wr_add~q\ & (((\ecg_spi_ports|rx_buf\(22))))) # (!\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|bit_cnt\(10) & (\ecg_mosi~input_o\)) # (!\ecg_spi_ports|bit_cnt\(10) & ((\ecg_spi_ports|rx_buf\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|wr_add~q\,
	datab => \ecg_mosi~input_o\,
	datac => \ecg_spi_ports|rx_buf\(22),
	datad => \ecg_spi_ports|bit_cnt\(10),
	combout => \ecg_spi_ports|rx_buf[22]~5_combout\);

-- Location: FF_X27_Y14_N13
\ecg_spi_ports|rx_buf[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[22]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(22));

-- Location: LCCOMB_X27_Y14_N24
\ecg_spi_ports|rx_data[22]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(22) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_buf\(22)))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_data\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|rx_data\(22),
	datac => \ecg_spi_ports|rx_buf\(22),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(22));

-- Location: FF_X27_Y14_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][22]~q\);

-- Location: LCCOMB_X26_Y6_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][22]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][22]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]~feeder_combout\);

-- Location: FF_X26_Y6_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]~q\);

-- Location: LCCOMB_X26_Y6_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]~feeder_combout\);

-- Location: FF_X26_Y6_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]~q\);

-- Location: LCCOMB_X26_Y6_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][22]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][22]~feeder_combout\);

-- Location: FF_X26_Y6_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][22]~q\);

-- Location: LCCOMB_X28_Y14_N12
\ecg_spi_ports|rx_buf[23]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[23]~6_combout\ = (\ecg_spi_ports|wr_add~q\ & (((\ecg_spi_ports|rx_buf\(23))))) # (!\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|bit_cnt\(9) & ((\ecg_mosi~input_o\))) # (!\ecg_spi_ports|bit_cnt\(9) & (\ecg_spi_ports|rx_buf\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|wr_add~q\,
	datab => \ecg_spi_ports|bit_cnt\(9),
	datac => \ecg_spi_ports|rx_buf\(23),
	datad => \ecg_mosi~input_o\,
	combout => \ecg_spi_ports|rx_buf[23]~6_combout\);

-- Location: FF_X28_Y14_N13
\ecg_spi_ports|rx_buf[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[23]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(23));

-- Location: LCCOMB_X27_Y14_N18
\ecg_spi_ports|rx_data[23]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(23) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(23))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|rx_buf\(23),
	datac => \ecg_spi_ports|rx_data\(23),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(23));

-- Location: FF_X27_Y14_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][23]~q\);

-- Location: LCCOMB_X26_Y6_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~_Duplicate_5feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~_Duplicate_5feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][23]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][23]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~_Duplicate_5feeder_combout\);

-- Location: FF_X26_Y6_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~_Duplicate_5feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~_Duplicate_5\);

-- Location: LCCOMB_X26_Y6_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~_Duplicate_5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~_Duplicate_5\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~feeder_combout\);

-- Location: FF_X26_Y6_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~q\);

-- Location: LCCOMB_X26_Y6_N30
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][23]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][23]~feeder_combout\);

-- Location: FF_X26_Y6_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][23]~q\);

-- Location: M9K_X13_Y6_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~q\,
	portbre => VCC,
	clk0 => \fir_clk~inputclkctrl_outclk\,
	clr0 => GND,
	portadatain => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: DSPMULT_X18_Y6_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAA_bus\,
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X18_Y6_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: FF_X19_Y6_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(14));

-- Location: LCCOMB_X26_Y8_N22
\ecg_spi_ports|rx_buf[2]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[2]~9_combout\ = (\ecg_spi_ports|wr_add~q\ & (((\ecg_spi_ports|rx_buf\(2))))) # (!\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|bit_cnt\(30) & (\ecg_mosi~input_o\)) # (!\ecg_spi_ports|bit_cnt\(30) & ((\ecg_spi_ports|rx_buf\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_mosi~input_o\,
	datab => \ecg_spi_ports|wr_add~q\,
	datac => \ecg_spi_ports|rx_buf\(2),
	datad => \ecg_spi_ports|bit_cnt\(30),
	combout => \ecg_spi_ports|rx_buf[2]~9_combout\);

-- Location: FF_X26_Y8_N23
\ecg_spi_ports|rx_buf[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[2]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(2));

-- Location: LCCOMB_X26_Y8_N26
\ecg_spi_ports|rx_data[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(2) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_buf\(2)))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_data\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rx_data\(2),
	datac => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	datad => \ecg_spi_ports|rx_buf\(2),
	combout => \ecg_spi_ports|rx_data\(2));

-- Location: FF_X26_Y8_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][2]~q\);

-- Location: LCCOMB_X21_Y7_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][2]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~feeder_combout\);

-- Location: FF_X21_Y7_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~q\);

-- Location: LCCOMB_X21_Y7_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]~feeder_combout\);

-- Location: FF_X21_Y7_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]~q\);

-- Location: LCCOMB_X21_Y7_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][2]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][2]~feeder_combout\);

-- Location: FF_X21_Y7_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][2]~q\);

-- Location: LCCOMB_X26_Y8_N4
\ecg_spi_ports|rx_buf[3]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[3]~10_combout\ = (\ecg_spi_ports|bit_cnt\(29) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(3)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(29) & (((\ecg_spi_ports|rx_buf\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_mosi~input_o\,
	datab => \ecg_spi_ports|bit_cnt\(29),
	datac => \ecg_spi_ports|rx_buf\(3),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[3]~10_combout\);

-- Location: FF_X26_Y8_N5
\ecg_spi_ports|rx_buf[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(3));

-- Location: LCCOMB_X26_Y8_N28
\ecg_spi_ports|rx_data[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(3) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(3))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rx_buf\(3),
	datab => \ecg_spi_ports|rx_data\(3),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(3));

-- Location: FF_X26_Y8_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][3]~q\);

-- Location: LCCOMB_X24_Y7_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][3]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]~feeder_combout\);

-- Location: FF_X24_Y7_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]~q\);

-- Location: LCCOMB_X24_Y7_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]~feeder_combout\);

-- Location: FF_X24_Y7_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]~q\);

-- Location: LCCOMB_X24_Y7_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][3]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][3]~feeder_combout\);

-- Location: FF_X24_Y7_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][3]~q\);

-- Location: LCCOMB_X26_Y8_N18
\ecg_spi_ports|rx_buf[4]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[4]~11_combout\ = (\ecg_spi_ports|bit_cnt\(28) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(4)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(28) & (((\ecg_spi_ports|rx_buf\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_mosi~input_o\,
	datab => \ecg_spi_ports|bit_cnt\(28),
	datac => \ecg_spi_ports|rx_buf\(4),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[4]~11_combout\);

-- Location: FF_X26_Y8_N19
\ecg_spi_ports|rx_buf[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(4));

-- Location: LCCOMB_X26_Y8_N30
\ecg_spi_ports|rx_data[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(4) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(4))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|rx_buf\(4),
	datac => \ecg_spi_ports|rx_data\(4),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(4));

-- Location: FF_X26_Y8_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][4]~q\);

-- Location: LCCOMB_X24_Y7_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][4]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]~feeder_combout\);

-- Location: FF_X24_Y7_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]~q\);

-- Location: LCCOMB_X24_Y7_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]~feeder_combout\);

-- Location: FF_X24_Y7_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]~q\);

-- Location: LCCOMB_X24_Y7_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][4]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][4]~feeder_combout\);

-- Location: FF_X24_Y7_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][4]~q\);

-- Location: LCCOMB_X23_Y1_N6
\ecg_spi_ports|rx_buf[5]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[5]~12_combout\ = (\ecg_spi_ports|bit_cnt\(27) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(5)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(27) & (((\ecg_spi_ports|rx_buf\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_mosi~input_o\,
	datab => \ecg_spi_ports|bit_cnt\(27),
	datac => \ecg_spi_ports|rx_buf\(5),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[5]~12_combout\);

-- Location: FF_X23_Y1_N7
\ecg_spi_ports|rx_buf[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[5]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(5));

-- Location: LCCOMB_X23_Y1_N22
\ecg_spi_ports|rx_data[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(5) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(5))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rx_buf\(5),
	datac => \ecg_spi_ports|rx_data\(5),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(5));

-- Location: FF_X23_Y1_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][5]~q\);

-- Location: LCCOMB_X23_Y7_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][5]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]~feeder_combout\);

-- Location: FF_X23_Y7_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]~q\);

-- Location: LCCOMB_X24_Y7_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]~feeder_combout\);

-- Location: FF_X24_Y7_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]~q\);

-- Location: LCCOMB_X24_Y7_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][5]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][5]~feeder_combout\);

-- Location: FF_X24_Y7_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][5]~q\);

-- Location: LCCOMB_X23_Y1_N0
\ecg_spi_ports|rx_buf[6]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[6]~13_combout\ = (\ecg_spi_ports|bit_cnt\(26) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(6)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(26) & (((\ecg_spi_ports|rx_buf\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_mosi~input_o\,
	datab => \ecg_spi_ports|bit_cnt\(26),
	datac => \ecg_spi_ports|rx_buf\(6),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[6]~13_combout\);

-- Location: FF_X23_Y1_N1
\ecg_spi_ports|rx_buf[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(6));

-- Location: LCCOMB_X23_Y1_N20
\ecg_spi_ports|rx_data[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(6) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(6))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rx_buf\(6),
	datab => \ecg_spi_ports|rx_data\(6),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(6));

-- Location: FF_X23_Y1_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][6]~q\);

-- Location: LCCOMB_X23_Y7_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][6]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]~feeder_combout\);

-- Location: FF_X23_Y7_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]~q\);

-- Location: LCCOMB_X24_Y7_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]~feeder_combout\);

-- Location: FF_X24_Y7_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]~q\);

-- Location: LCCOMB_X24_Y7_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][6]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][6]~feeder_combout\);

-- Location: FF_X24_Y7_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][6]~q\);

-- Location: LCCOMB_X23_Y1_N30
\ecg_spi_ports|rx_buf[7]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[7]~14_combout\ = (\ecg_spi_ports|bit_cnt\(25) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(7)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(25) & (((\ecg_spi_ports|rx_buf\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_mosi~input_o\,
	datab => \ecg_spi_ports|bit_cnt\(25),
	datac => \ecg_spi_ports|rx_buf\(7),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[7]~14_combout\);

-- Location: FF_X23_Y1_N31
\ecg_spi_ports|rx_buf[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(7));

-- Location: LCCOMB_X23_Y1_N18
\ecg_spi_ports|rx_data[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(7) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(7))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rx_buf\(7),
	datab => \ecg_spi_ports|rx_data\(7),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(7));

-- Location: FF_X23_Y1_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][7]~q\);

-- Location: LCCOMB_X24_Y7_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][7]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]~feeder_combout\);

-- Location: FF_X24_Y7_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]~q\);

-- Location: LCCOMB_X24_Y7_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~feeder_combout\);

-- Location: FF_X24_Y7_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~q\);

-- Location: LCCOMB_X24_Y7_N30
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][7]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][7]~feeder_combout\);

-- Location: FF_X24_Y7_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][7]~q\);

-- Location: LCCOMB_X26_Y1_N12
\ecg_spi_ports|rx_buf[8]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[8]~15_combout\ = (\ecg_spi_ports|bit_cnt\(24) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(8)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(24) & (((\ecg_spi_ports|rx_buf\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|bit_cnt\(24),
	datab => \ecg_mosi~input_o\,
	datac => \ecg_spi_ports|rx_buf\(8),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[8]~15_combout\);

-- Location: FF_X26_Y1_N13
\ecg_spi_ports|rx_buf[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(8));

-- Location: LCCOMB_X22_Y1_N4
\ecg_spi_ports|rx_data[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(8) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(8))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|rx_buf\(8),
	datac => \ecg_spi_ports|rx_data\(8),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(8));

-- Location: FF_X22_Y1_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][8]~q\);

-- Location: LCCOMB_X24_Y4_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][8]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]~feeder_combout\);

-- Location: FF_X24_Y4_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]~q\);

-- Location: LCCOMB_X24_Y7_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]~feeder_combout\);

-- Location: FF_X24_Y7_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]~q\);

-- Location: LCCOMB_X24_Y7_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][8]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][8]~feeder_combout\);

-- Location: FF_X24_Y7_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][8]~q\);

-- Location: LCCOMB_X23_Y1_N16
\ecg_spi_ports|rx_buf[9]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[9]~16_combout\ = (\ecg_spi_ports|bit_cnt\(23) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(9)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(23) & (((\ecg_spi_ports|rx_buf\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_mosi~input_o\,
	datab => \ecg_spi_ports|bit_cnt\(23),
	datac => \ecg_spi_ports|rx_buf\(9),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[9]~16_combout\);

-- Location: FF_X23_Y1_N17
\ecg_spi_ports|rx_buf[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[9]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(9));

-- Location: LCCOMB_X23_Y1_N8
\ecg_spi_ports|rx_data[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(9) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(9))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|rx_buf\(9),
	datac => \ecg_spi_ports|rx_data\(9),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(9));

-- Location: FF_X23_Y1_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][9]~q\);

-- Location: LCCOMB_X22_Y5_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][9]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]~feeder_combout\);

-- Location: FF_X22_Y5_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]~q\);

-- Location: LCCOMB_X22_Y7_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]~feeder_combout\);

-- Location: FF_X22_Y7_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]~q\);

-- Location: LCCOMB_X21_Y7_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][9]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][9]~feeder_combout\);

-- Location: FF_X21_Y7_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][9]~q\);

-- Location: LCCOMB_X23_Y1_N14
\ecg_spi_ports|rx_buf[10]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[10]~17_combout\ = (\ecg_spi_ports|bit_cnt\(22) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(10)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(22) & (((\ecg_spi_ports|rx_buf\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_mosi~input_o\,
	datab => \ecg_spi_ports|bit_cnt\(22),
	datac => \ecg_spi_ports|rx_buf\(10),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[10]~17_combout\);

-- Location: FF_X23_Y1_N15
\ecg_spi_ports|rx_buf[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[10]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(10));

-- Location: LCCOMB_X23_Y1_N26
\ecg_spi_ports|rx_data[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(10) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(10))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rx_buf\(10),
	datac => \ecg_spi_ports|rx_data\(10),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(10));

-- Location: FF_X23_Y1_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][10]~q\);

-- Location: LCCOMB_X23_Y7_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][10]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]~feeder_combout\);

-- Location: FF_X23_Y7_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]~q\);

-- Location: LCCOMB_X22_Y7_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~feeder_combout\);

-- Location: FF_X22_Y7_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~q\);

-- Location: LCCOMB_X21_Y7_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][10]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][10]~feeder_combout\);

-- Location: FF_X21_Y7_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][10]~q\);

-- Location: M9K_X13_Y7_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~q\,
	portbre => VCC,
	clk0 => \fir_clk~inputclkctrl_outclk\,
	clr0 => GND,
	portadatain => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y1_N12
\ecg_spi_ports|rx_buf[11]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[11]~18_combout\ = (\ecg_spi_ports|bit_cnt\(21) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(11)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(21) & (((\ecg_spi_ports|rx_buf\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_mosi~input_o\,
	datab => \ecg_spi_ports|bit_cnt\(21),
	datac => \ecg_spi_ports|rx_buf\(11),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[11]~18_combout\);

-- Location: FF_X23_Y1_N13
\ecg_spi_ports|rx_buf[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[11]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(11));

-- Location: LCCOMB_X23_Y1_N24
\ecg_spi_ports|rx_data[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(11) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(11))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rx_buf\(11),
	datab => \ecg_spi_ports|rx_data\(11),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(11));

-- Location: FF_X23_Y1_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][11]~q\);

-- Location: LCCOMB_X15_Y5_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~_Duplicate_6feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~_Duplicate_6feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][11]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~_Duplicate_6feeder_combout\);

-- Location: FF_X15_Y5_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~_Duplicate_6feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~_Duplicate_6\);

-- Location: LCCOMB_X16_Y5_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~_Duplicate_6\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~_Duplicate_6\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]~feeder_combout\);

-- Location: FF_X16_Y5_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]~q\);

-- Location: LCCOMB_X16_Y6_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][11]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][11]~feeder_combout\);

-- Location: FF_X16_Y6_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][11]~q\);

-- Location: LCCOMB_X23_Y1_N10
\ecg_spi_ports|rx_buf[12]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[12]~19_combout\ = (\ecg_spi_ports|bit_cnt\(20) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(12)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(20) & (((\ecg_spi_ports|rx_buf\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_mosi~input_o\,
	datab => \ecg_spi_ports|bit_cnt\(20),
	datac => \ecg_spi_ports|rx_buf\(12),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[12]~19_combout\);

-- Location: FF_X23_Y1_N11
\ecg_spi_ports|rx_buf[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[12]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(12));

-- Location: LCCOMB_X23_Y1_N2
\ecg_spi_ports|rx_data[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(12) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(12))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rx_buf\(12),
	datab => \ecg_spi_ports|rx_data\(12),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(12));

-- Location: FF_X23_Y1_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][12]~q\);

-- Location: LCCOMB_X22_Y6_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][12]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][12]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]~feeder_combout\);

-- Location: FF_X22_Y6_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]~q\);

-- Location: LCCOMB_X21_Y6_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]~feeder_combout\);

-- Location: FF_X21_Y6_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]~q\);

-- Location: LCCOMB_X20_Y7_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][12]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][12]~feeder_combout\);

-- Location: FF_X20_Y7_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][12]~q\);

-- Location: LCCOMB_X23_Y2_N20
\ecg_spi_ports|rx_buf[13]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[13]~20_combout\ = (\ecg_spi_ports|bit_cnt\(19) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(13)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(19) & (((\ecg_spi_ports|rx_buf\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|bit_cnt\(19),
	datab => \ecg_mosi~input_o\,
	datac => \ecg_spi_ports|rx_buf\(13),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[13]~20_combout\);

-- Location: FF_X23_Y2_N21
\ecg_spi_ports|rx_buf[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(13));

-- Location: LCCOMB_X23_Y2_N26
\ecg_spi_ports|rx_data[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(13) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(13))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|rx_buf\(13),
	datac => \ecg_spi_ports|rx_data\(13),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(13));

-- Location: FF_X23_Y2_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][13]~q\);

-- Location: LCCOMB_X22_Y6_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][13]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][13]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]~feeder_combout\);

-- Location: FF_X22_Y6_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]~q\);

-- Location: LCCOMB_X21_Y6_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]~feeder_combout\);

-- Location: FF_X21_Y6_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]~q\);

-- Location: LCCOMB_X16_Y6_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][13]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][13]~_Duplicate_1feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][13]~_Duplicate_1feeder_combout\);

-- Location: FF_X16_Y6_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][13]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][13]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][13]~_Duplicate_1\);

-- Location: LCCOMB_X23_Y2_N30
\ecg_spi_ports|rx_buf[14]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[14]~21_combout\ = (\ecg_spi_ports|bit_cnt\(18) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(14)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(18) & (((\ecg_spi_ports|rx_buf\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|bit_cnt\(18),
	datab => \ecg_mosi~input_o\,
	datac => \ecg_spi_ports|rx_buf\(14),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[14]~21_combout\);

-- Location: FF_X23_Y2_N31
\ecg_spi_ports|rx_buf[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[14]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(14));

-- Location: LCCOMB_X23_Y2_N4
\ecg_spi_ports|rx_data[14]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(14) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(14))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ecg_spi_ports|rx_buf\(14),
	datac => \ecg_spi_ports|rx_data\(14),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(14));

-- Location: FF_X23_Y2_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][14]~q\);

-- Location: LCCOMB_X23_Y2_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][14]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][14]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]~feeder_combout\);

-- Location: FF_X23_Y2_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]~q\);

-- Location: LCCOMB_X22_Y5_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]~feeder_combout\);

-- Location: FF_X22_Y5_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]~q\);

-- Location: LCCOMB_X21_Y5_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][14]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][14]~feeder_combout\);

-- Location: FF_X21_Y5_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][14]~q\);

-- Location: LCCOMB_X23_Y2_N12
\ecg_spi_ports|rx_buf[15]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[15]~22_combout\ = (\ecg_spi_ports|bit_cnt\(17) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(15)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(17) & (((\ecg_spi_ports|rx_buf\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|bit_cnt\(17),
	datab => \ecg_mosi~input_o\,
	datac => \ecg_spi_ports|rx_buf\(15),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[15]~22_combout\);

-- Location: FF_X23_Y2_N13
\ecg_spi_ports|rx_buf[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[15]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(15));

-- Location: LCCOMB_X23_Y2_N2
\ecg_spi_ports|rx_data[15]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(15) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(15))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rx_buf\(15),
	datab => \ecg_spi_ports|rx_data\(15),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(15));

-- Location: FF_X23_Y2_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][15]~q\);

-- Location: LCCOMB_X22_Y6_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][15]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][15]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]~feeder_combout\);

-- Location: FF_X22_Y6_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]~q\);

-- Location: LCCOMB_X22_Y6_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]~feeder_combout\);

-- Location: FF_X22_Y6_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]~q\);

-- Location: LCCOMB_X21_Y6_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][15]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][15]~feeder_combout\);

-- Location: FF_X21_Y6_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][15]~q\);

-- Location: LCCOMB_X23_Y2_N22
\ecg_spi_ports|rx_buf[16]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_buf[16]~23_combout\ = (\ecg_spi_ports|bit_cnt\(16) & ((\ecg_spi_ports|wr_add~q\ & ((\ecg_spi_ports|rx_buf\(16)))) # (!\ecg_spi_ports|wr_add~q\ & (\ecg_mosi~input_o\)))) # (!\ecg_spi_ports|bit_cnt\(16) & (((\ecg_spi_ports|rx_buf\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|bit_cnt\(16),
	datab => \ecg_mosi~input_o\,
	datac => \ecg_spi_ports|rx_buf\(16),
	datad => \ecg_spi_ports|wr_add~q\,
	combout => \ecg_spi_ports|rx_buf[16]~23_combout\);

-- Location: FF_X23_Y2_N23
\ecg_spi_ports|rx_buf[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ecg_sclk~input_o\,
	d => \ecg_spi_ports|rx_buf[16]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ecg_spi_ports|rx_buf\(16));

-- Location: LCCOMB_X23_Y2_N16
\ecg_spi_ports|rx_data[16]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \ecg_spi_ports|rx_data\(16) = (GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & (\ecg_spi_ports|rx_buf\(16))) # (!GLOBAL(\ecg_spi_ports|process_1~9clkctrl_outclk\) & ((\ecg_spi_ports|rx_data\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ecg_spi_ports|rx_buf\(16),
	datab => \ecg_spi_ports|rx_data\(16),
	datad => \ecg_spi_ports|process_1~9clkctrl_outclk\,
	combout => \ecg_spi_ports|rx_data\(16));

-- Location: FF_X23_Y2_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \ecg_spi_ports|rx_data\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][16]~q\);

-- Location: LCCOMB_X22_Y6_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][16]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][16]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]~feeder_combout\);

-- Location: FF_X22_Y6_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]~q\);

-- Location: LCCOMB_X22_Y6_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~feeder_combout\);

-- Location: FF_X22_Y6_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~q\);

-- Location: LCCOMB_X22_Y6_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][16]~_Duplicate_2feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][16]~_Duplicate_2feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][16]~_Duplicate_2feeder_combout\);

-- Location: FF_X22_Y6_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][16]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][16]~_Duplicate_2feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][16]~_Duplicate_2\);

-- Location: M9K_X25_Y7_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~q\,
	portbre => VCC,
	clk0 => \fir_clk~inputclkctrl_outclk\,
	clr0 => GND,
	portadatain => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: DSPMULT_X18_Y7_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAA_bus\,
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X18_Y7_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y7_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(24),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24]~feeder_combout\);

-- Location: FF_X19_Y7_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24));

-- Location: FF_X19_Y6_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13));

-- Location: LCCOMB_X19_Y6_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(12),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]~feeder_combout\);

-- Location: FF_X19_Y6_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12));

-- Location: FF_X19_Y6_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11));

-- Location: LCCOMB_X19_Y6_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(10),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder_combout\);

-- Location: FF_X19_Y6_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10));

-- Location: LCCOMB_X19_Y6_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(9),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9]~feeder_combout\);

-- Location: FF_X19_Y6_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9));

-- Location: FF_X19_Y6_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8));

-- Location: FF_X19_Y6_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7));

-- Location: LCCOMB_X19_Y6_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(6),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder_combout\);

-- Location: FF_X19_Y6_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6));

-- Location: LCCOMB_X19_Y6_N30
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(23),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder_combout\);

-- Location: FF_X19_Y6_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23));

-- Location: LCCOMB_X19_Y6_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(5),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder_combout\);

-- Location: FF_X19_Y6_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5));

-- Location: LCCOMB_X20_Y6_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(22),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22]~feeder_combout\);

-- Location: FF_X20_Y6_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22));

-- Location: FF_X19_Y6_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4));

-- Location: LCCOMB_X19_Y7_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(21),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]~feeder_combout\);

-- Location: FF_X19_Y7_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21));

-- Location: LCCOMB_X19_Y7_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(20),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder_combout\);

-- Location: FF_X19_Y7_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20));

-- Location: LCCOMB_X19_Y6_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(3),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder_combout\);

-- Location: FF_X19_Y6_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3));

-- Location: LCCOMB_X19_Y6_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(19),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19]~feeder_combout\);

-- Location: FF_X19_Y6_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19));

-- Location: LCCOMB_X19_Y6_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(2),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder_combout\);

-- Location: FF_X19_Y6_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2));

-- Location: FF_X19_Y6_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1));

-- Location: FF_X19_Y7_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18));

-- Location: LCCOMB_X19_Y7_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(17),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]~feeder_combout\);

-- Location: FF_X19_Y7_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17));

-- Location: FF_X20_Y6_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0));

-- Location: LCCOMB_X20_Y6_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0) $ (VCC))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0) & VCC))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17) & 
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0),
	datad => VCC,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\);

-- Location: LCCOMB_X20_Y6_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\);

-- Location: LCCOMB_X20_Y6_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\);

-- Location: LCCOMB_X20_Y6_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\);

-- Location: LCCOMB_X20_Y6_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\);

-- Location: LCCOMB_X20_Y6_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\);

-- Location: LCCOMB_X20_Y6_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\);

-- Location: LCCOMB_X20_Y6_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\);

-- Location: LCCOMB_X20_Y6_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\);

-- Location: LCCOMB_X20_Y6_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\);

-- Location: LCCOMB_X20_Y6_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\);

-- Location: LCCOMB_X20_Y6_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\);

-- Location: LCCOMB_X20_Y6_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\);

-- Location: LCCOMB_X20_Y6_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\);

-- Location: LCCOMB_X20_Y6_N30
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(14) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\ $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(14),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43_combout\);

-- Location: FF_X20_Y6_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31));

-- Location: FF_X20_Y6_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30));

-- Location: FF_X20_Y6_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29));

-- Location: FF_X20_Y6_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28));

-- Location: FF_X20_Y6_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27));

-- Location: FF_X20_Y6_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26));

-- Location: FF_X20_Y6_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25));

-- Location: FF_X20_Y6_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24));

-- Location: FF_X20_Y6_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23));

-- Location: FF_X20_Y6_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22));

-- Location: FF_X20_Y6_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21));

-- Location: FF_X20_Y6_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20));

-- Location: FF_X20_Y6_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19));

-- Location: FF_X20_Y6_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18));

-- Location: LCCOMB_X24_Y6_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15_combout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~feeder_combout\);

-- Location: FF_X24_Y6_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17));

-- Location: LCCOMB_X19_Y7_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(16),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]~feeder_combout\);

-- Location: FF_X19_Y7_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(16));

-- Location: LCCOMB_X24_Y6_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(16),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]~feeder_combout\);

-- Location: FF_X24_Y6_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16));

-- Location: LCCOMB_X22_Y6_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(15),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder_combout\);

-- Location: FF_X22_Y6_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(15));

-- Location: LCCOMB_X23_Y6_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(15),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder_combout\);

-- Location: FF_X23_Y6_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15));

-- Location: FF_X22_Y6_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(14));

-- Location: LCCOMB_X26_Y6_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(14),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]~feeder_combout\);

-- Location: FF_X26_Y6_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14));

-- Location: FF_X23_Y6_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(13));

-- Location: LCCOMB_X23_Y6_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(13),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder_combout\);

-- Location: FF_X23_Y6_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13));

-- Location: LCCOMB_X29_Y7_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(12),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]~feeder_combout\);

-- Location: FF_X29_Y7_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(12));

-- Location: LCCOMB_X29_Y7_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(12),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]~feeder_combout\);

-- Location: FF_X29_Y7_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12));

-- Location: LCCOMB_X29_Y7_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(11),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder_combout\);

-- Location: FF_X29_Y7_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(11));

-- Location: LCCOMB_X29_Y7_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(11),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]~feeder_combout\);

-- Location: FF_X29_Y7_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11));

-- Location: LCCOMB_X26_Y7_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(10),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]~feeder_combout\);

-- Location: FF_X26_Y7_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(10));

-- Location: LCCOMB_X27_Y7_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(10),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder_combout\);

-- Location: FF_X27_Y7_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10));

-- Location: LCCOMB_X29_Y7_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(9),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]~feeder_combout\);

-- Location: FF_X29_Y7_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(9));

-- Location: LCCOMB_X29_Y7_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(9),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]~feeder_combout\);

-- Location: FF_X29_Y7_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9));

-- Location: LCCOMB_X21_Y7_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(8),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder_combout\);

-- Location: FF_X21_Y7_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(8));

-- Location: FF_X29_Y7_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8));

-- Location: FF_X22_Y7_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(7));

-- Location: LCCOMB_X29_Y7_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(7),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder_combout\);

-- Location: FF_X29_Y7_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7));

-- Location: LCCOMB_X19_Y7_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(6),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder_combout\);

-- Location: FF_X19_Y7_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(6));

-- Location: LCCOMB_X29_Y7_N30
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(6),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder_combout\);

-- Location: FF_X29_Y7_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6));

-- Location: FF_X23_Y7_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(5));

-- Location: FF_X24_Y7_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5));

-- Location: FF_X21_Y7_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(4));

-- Location: LCCOMB_X28_Y7_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(4),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]~feeder_combout\);

-- Location: FF_X28_Y7_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4));

-- Location: LCCOMB_X29_Y7_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(3),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]~feeder_combout\);

-- Location: FF_X29_Y7_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(3));

-- Location: FF_X29_Y7_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3));

-- Location: LCCOMB_X29_Y7_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(2),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]~feeder_combout\);

-- Location: FF_X29_Y7_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(2));

-- Location: LCCOMB_X29_Y7_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(2),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder_combout\);

-- Location: FF_X29_Y7_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2));

-- Location: LCCOMB_X29_Y7_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(1),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]~feeder_combout\);

-- Location: FF_X29_Y7_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(1));

-- Location: LCCOMB_X28_Y7_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(1),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]~feeder_combout\);

-- Location: FF_X28_Y7_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1));

-- Location: LCCOMB_X21_Y7_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(0),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0]~feeder_combout\);

-- Location: FF_X21_Y7_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(0));

-- Location: LCCOMB_X28_Y7_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(0),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder_combout\);

-- Location: FF_X28_Y7_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0));

-- Location: LCCOMB_X28_Y7_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~42_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0) $ (VCC))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0) & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0) & VCC))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0) & 
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0),
	datad => VCC,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~42_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\);

-- Location: LCCOMB_X28_Y8_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ $ (VCC)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\ = CARRY(\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\,
	datad => VCC,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\);

-- Location: LCCOMB_X29_Y8_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~1_combout\ = !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~1_combout\);

-- Location: LCCOMB_X28_Y8_N30
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\ = (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\ & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\ & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\);

-- Location: FF_X24_Y8_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[3][0]~q\);

-- Location: FF_X24_Y8_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[3][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[2][0]~q\);

-- Location: LCCOMB_X28_Y8_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[2][0]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]~feeder_combout\);

-- Location: FF_X28_Y8_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]~q\);

-- Location: LCCOMB_X28_Y8_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X28_Y8_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\);

-- Location: LCCOMB_X29_Y8_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\ = (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\ & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\ & 
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\,
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\);

-- Location: LCCOMB_X28_Y8_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2_combout\ = (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\ & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\ & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\,
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2_combout\);

-- Location: LCCOMB_X28_Y8_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~3_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\ & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\ & 
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\,
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2_combout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~3_combout\);

-- Location: LCCOMB_X28_Y8_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~4_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~3_combout\) # 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~3_combout\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~4_combout\);

-- Location: FF_X28_Y8_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\);

-- Location: LCCOMB_X29_Y8_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\ = (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & 
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\,
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\);

-- Location: FF_X29_Y8_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~1_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\);

-- Location: LCCOMB_X29_Y8_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~1_cout\ = CARRY(\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\,
	datad => VCC,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~1_cout\);

-- Location: LCCOMB_X29_Y8_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~2_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~1_cout\ & VCC)) 
-- # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~1_cout\))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~3\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~1_cout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~2_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~3\);

-- Location: FF_X29_Y8_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~2_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\);

-- Location: LCCOMB_X29_Y8_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~4_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\ & ((GND) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~3\))) 
-- # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~3\ $ (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~5\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~3\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~4_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~5\);

-- Location: FF_X29_Y8_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~4_combout\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\);

-- Location: LCCOMB_X29_Y8_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~6_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~5\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~5\))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~7\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~5\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~6_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~7\);

-- Location: FF_X28_Y8_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~6_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\);

-- Location: LCCOMB_X28_Y8_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\) # (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\);

-- Location: LCCOMB_X29_Y8_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~8_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ & ((GND) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~7\))) 
-- # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~7\ $ (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~9\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~7\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~8_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~9\);

-- Location: FF_X28_Y8_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~8_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\);

-- Location: LCCOMB_X28_Y8_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & ((GND) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\ $ (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\);

-- Location: LCCOMB_X29_Y8_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~10_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~9\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~9\))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~11\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~9\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~10_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~11\);

-- Location: FF_X28_Y8_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~10_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\);

-- Location: LCCOMB_X28_Y8_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\ & VCC)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\ & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~2\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\ & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~2\);

-- Location: LCCOMB_X29_Y8_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~12_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\ & ((GND) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~11\))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~11\ $ (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~13\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~11\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~12_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~13\);

-- Location: FF_X28_Y8_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~12_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\);

-- Location: LCCOMB_X28_Y8_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~1_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\ & ((GND) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~2\))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~2\ $ (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~2\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~2\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~1_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~2\);

-- Location: LCCOMB_X29_Y8_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~14_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~13\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\ & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~13\))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~15\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\ & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~13\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~14_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~15\);

-- Location: FF_X28_Y8_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~1_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~14_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\);

-- Location: LCCOMB_X28_Y8_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~1_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~2\ & VCC)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\ & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~2\))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~2\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\ & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~2\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~1_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~2\);

-- Location: LCCOMB_X29_Y8_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~16_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\ & ((GND) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~15\))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~15\ $ (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~17\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~15\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~16_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~17\);

-- Location: FF_X28_Y8_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~1_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~16_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\);

-- Location: LCCOMB_X28_Y8_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~1_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\ & ((GND) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~2\))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~2\ $ (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~2\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~2\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~1_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~2\);

-- Location: LCCOMB_X29_Y8_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~18_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~17\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\ & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~17\))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~19\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\ & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~17\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~18_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~19\);

-- Location: FF_X28_Y8_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~1_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~18_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\);

-- Location: LCCOMB_X28_Y8_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~1_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\ & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~2\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\ & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~2\) # (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~2\ = CARRY((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~2\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~2\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~1_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~2\);

-- Location: LCCOMB_X29_Y8_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~20_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\ & ((GND) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~19\))) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\ & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~19\ $ (GND)))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~21\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\,
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~19\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~20_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~21\);

-- Location: FF_X28_Y8_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~1_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~20_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\);

-- Location: LCCOMB_X28_Y8_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~1_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\ $ 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~2\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~1_combout\);

-- Location: LCCOMB_X29_Y8_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~22_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~21\ $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~21\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~22_combout\);

-- Location: FF_X28_Y8_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~1_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~22_combout\,
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\);

-- Location: LCCOMB_X28_Y8_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X28_Y8_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\);

-- Location: FF_X28_Y7_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~42_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0));

-- Location: LCCOMB_X28_Y7_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~44_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~45\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~44_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~45\);

-- Location: FF_X28_Y7_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~44_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1));

-- Location: LCCOMB_X28_Y7_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~46_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~45\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~45\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~45\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~46_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\);

-- Location: FF_X28_Y7_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~46_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2));

-- Location: LCCOMB_X28_Y7_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~48_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~49\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~48_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~49\);

-- Location: FF_X28_Y7_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~48_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3));

-- Location: LCCOMB_X28_Y7_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~50_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~49\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~49\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~49\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~50_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\);

-- Location: FF_X28_Y7_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~50_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4));

-- Location: LCCOMB_X28_Y7_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~52_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~53\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~52_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~53\);

-- Location: FF_X28_Y7_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~52_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5));

-- Location: LCCOMB_X28_Y7_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~54_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~53\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~53\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~53\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~54_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\);

-- Location: FF_X28_Y7_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~54_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6));

-- Location: LCCOMB_X28_Y7_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~56_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~57\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~56_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~57\);

-- Location: FF_X28_Y7_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~56_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7));

-- Location: LCCOMB_X28_Y7_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~58_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~57\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~57\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~57\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~58_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\);

-- Location: FF_X28_Y7_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~58_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8));

-- Location: LCCOMB_X28_Y7_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~60_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~61\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~60_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~61\);

-- Location: FF_X28_Y7_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~60_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9));

-- Location: LCCOMB_X28_Y7_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~62_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~61\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~61\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~61\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~62_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\);

-- Location: FF_X28_Y7_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~62_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10));

-- Location: LCCOMB_X28_Y7_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~64_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~65\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~64_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~65\);

-- Location: FF_X28_Y7_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~64_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11));

-- Location: LCCOMB_X28_Y7_N30
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~66_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~65\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~65\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~65\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~65\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~66_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\);

-- Location: FF_X28_Y7_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~66_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12));

-- Location: LCCOMB_X28_Y6_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~68_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~69\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~68_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~69\);

-- Location: FF_X28_Y6_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~68_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13));

-- Location: LCCOMB_X28_Y6_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~70_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~69\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~69\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~69\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~69\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~70_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\);

-- Location: FF_X28_Y6_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~70_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14));

-- Location: LCCOMB_X28_Y6_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~72_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~73\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~72_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~73\);

-- Location: FF_X28_Y6_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~72_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15));

-- Location: LCCOMB_X28_Y6_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~74_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~73\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~73\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~73\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~73\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~74_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\);

-- Location: FF_X28_Y6_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~74_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16));

-- Location: LCCOMB_X28_Y6_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~76_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~77\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~76_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~77\);

-- Location: FF_X28_Y6_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~76_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17));

-- Location: LCCOMB_X28_Y6_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~78_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~77\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~77\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~77\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~77\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~78_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\);

-- Location: FF_X28_Y6_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~78_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18));

-- Location: LCCOMB_X28_Y6_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~80_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~81\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~80_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~81\);

-- Location: FF_X28_Y6_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~80_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19));

-- Location: LCCOMB_X28_Y6_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~82_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~81\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~81\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~81\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~81\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~82_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\);

-- Location: FF_X28_Y6_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~82_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20));

-- Location: LCCOMB_X28_Y6_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~84_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~85\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~84_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~85\);

-- Location: FF_X28_Y6_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~84_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21));

-- Location: LCCOMB_X28_Y6_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~86_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~85\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~85\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~85\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~85\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~86_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\);

-- Location: FF_X28_Y6_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~86_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22));

-- Location: LCCOMB_X28_Y6_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~88_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~89\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~88_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~89\);

-- Location: FF_X28_Y6_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~88_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23));

-- Location: LCCOMB_X28_Y6_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~90_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~89\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~89\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~89\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~89\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~90_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\);

-- Location: FF_X28_Y6_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~90_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24));

-- Location: LCCOMB_X28_Y6_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~92_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~93\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~92_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~93\);

-- Location: FF_X28_Y6_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~92_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25));

-- Location: LCCOMB_X28_Y6_N26
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~94_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~93\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~93\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~93\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~93\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~94_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\);

-- Location: FF_X28_Y6_N27
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~94_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26));

-- Location: LCCOMB_X28_Y6_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~96_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~97\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~96_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~97\);

-- Location: FF_X28_Y6_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~96_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27));

-- Location: LCCOMB_X28_Y6_N30
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~98_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~97\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~97\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~97\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~97\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~98_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\);

-- Location: FF_X28_Y6_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~98_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28));

-- Location: LCCOMB_X28_Y5_N0
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~100_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~101\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~100_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~101\);

-- Location: FF_X28_Y5_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~100_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29));

-- Location: LCCOMB_X28_Y5_N2
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~102_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~101\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~101\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~101\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~101\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~102_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\);

-- Location: FF_X28_Y5_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~102_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30));

-- Location: LCCOMB_X28_Y5_N4
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~104_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~105\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~104_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~105\);

-- Location: FF_X28_Y5_N5
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~104_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31));

-- Location: LCCOMB_X28_Y5_N6
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~106_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~105\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~105\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~105\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~105\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~106_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\);

-- Location: FF_X28_Y5_N7
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~106_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32));

-- Location: LCCOMB_X28_Y5_N8
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~108_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~109\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~108_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~109\);

-- Location: FF_X28_Y5_N9
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~108_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33));

-- Location: LCCOMB_X28_Y5_N10
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~110_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~109\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~109\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~109\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~109\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~110_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\);

-- Location: FF_X28_Y5_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~110_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34));

-- Location: LCCOMB_X28_Y5_N12
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~112_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~113\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~112_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~113\);

-- Location: FF_X28_Y5_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~112_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35));

-- Location: LCCOMB_X28_Y5_N14
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~114_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~113\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~113\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~113\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~113\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~114_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\);

-- Location: FF_X28_Y5_N15
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~114_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36));

-- Location: FF_X28_Y2_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(18));

-- Location: LCCOMB_X26_Y9_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~22_combout\ = !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~22_combout\);

-- Location: LCCOMB_X11_Y9_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0_combout\ = !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0_combout\);

-- Location: LCCOMB_X11_Y9_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~0_combout\ = (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & 
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~0_combout\);

-- Location: FF_X11_Y9_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\);

-- Location: LCCOMB_X11_Y9_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~1_cout\ = CARRY(\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~q\,
	datad => VCC,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~1_cout\);

-- Location: LCCOMB_X11_Y9_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~1_cout\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\ & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~1_cout\))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\ & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~1_cout\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3\);

-- Location: FF_X11_Y9_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~2_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~q\);

-- Location: LCCOMB_X11_Y9_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\ & ((GND) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3\ $ (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~3\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5\);

-- Location: FF_X11_Y9_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~4_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]~q\);

-- Location: LCCOMB_X11_Y9_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5\))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\ & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~5\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7\);

-- Location: LCCOMB_X11_Y9_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~23_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & 
-- ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~6_combout\,
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~23_combout\);

-- Location: FF_X11_Y9_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~23_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\);

-- Location: LCCOMB_X11_Y9_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\ & ((GND) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7\ $ (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~7\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9\);

-- Location: LCCOMB_X12_Y9_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~1\ = CARRY(\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]~q\,
	datad => VCC,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~1\);

-- Location: LCCOMB_X12_Y9_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~2_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\ & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~1\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~1\) # (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~3\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~1\) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~1\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~2_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~3\);

-- Location: LCCOMB_X12_Y9_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~22_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~2_combout\))) 
-- # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~8_combout\,
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~2_combout\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~22_combout\);

-- Location: FF_X12_Y9_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~22_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]~q\);

-- Location: LCCOMB_X12_Y9_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~4_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & ((GND) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~3\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~3\ $ (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~5\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~3\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~4_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~5\);

-- Location: LCCOMB_X11_Y9_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9\))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\ & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~9\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11\);

-- Location: LCCOMB_X12_Y9_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~21_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~4_combout\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~4_combout\,
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~10_combout\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~21_combout\);

-- Location: FF_X12_Y9_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~21_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]~q\);

-- Location: LCCOMB_X12_Y9_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~6_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~5\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\ & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~5\))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~7\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\ & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~5\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~6_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~7\);

-- Location: LCCOMB_X11_Y9_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~12_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\ & ((GND) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11\))) 
-- # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11\ $ (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~13\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~11\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~12_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~13\);

-- Location: LCCOMB_X11_Y9_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~20_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~6_combout\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~6_combout\,
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~12_combout\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~20_combout\);

-- Location: FF_X11_Y9_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~20_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]~q\);

-- Location: LCCOMB_X11_Y9_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~14_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~13\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\ & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~13\))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~15\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\ & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~13\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~14_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~15\);

-- Location: LCCOMB_X12_Y9_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~8_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\ & ((GND) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~7\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~7\ $ (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~9\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~7\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~8_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~9\);

-- Location: LCCOMB_X12_Y9_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~19_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~8_combout\))) 
-- # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~14_combout\,
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~8_combout\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~19_combout\);

-- Location: FF_X12_Y9_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~19_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]~q\);

-- Location: LCCOMB_X12_Y9_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~10_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~9\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\ & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~9\))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~11\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\ & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~9\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~10_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~11\);

-- Location: LCCOMB_X11_Y9_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~16_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\ & ((GND) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~15\))) 
-- # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~15\ $ (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~17\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~15\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~16_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~17\);

-- Location: LCCOMB_X12_Y9_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~18_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~10_combout\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~10_combout\,
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~16_combout\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~18_combout\);

-- Location: FF_X12_Y9_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~18_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[8]~q\);

-- Location: LCCOMB_X11_Y9_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~18_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~17\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\ & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~17\))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~19\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\ & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~17\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~18_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~19\);

-- Location: LCCOMB_X12_Y9_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~12_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\ & ((GND) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~11\))) 
-- # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~11\ $ (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~13\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~11\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~12_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~13\);

-- Location: LCCOMB_X11_Y9_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~17_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~12_combout\))) 
-- # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~18_combout\,
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~12_combout\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~17_combout\);

-- Location: FF_X11_Y9_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~17_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[9]~q\);

-- Location: LCCOMB_X12_Y9_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~14_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ $ (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~13\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~14_combout\);

-- Location: LCCOMB_X12_Y9_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~16_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~14_combout\))) 
-- # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~20_combout\,
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~14_combout\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~16_combout\);

-- Location: FF_X12_Y9_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~16_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\);

-- Location: LCCOMB_X11_Y9_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~20_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ $ (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~19\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~20_combout\);

-- Location: LCCOMB_X12_Y9_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~14_combout\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add1~20_combout\,
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run:u0_m0_wo0_run_enable_c[10]~q\,
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add0~14_combout\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0_combout\);

-- Location: FF_X12_Y9_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0));

-- Location: LCCOMB_X12_Y9_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[0]~0_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0) $ (\i2s_lrclk~input_o\ $ 
-- (((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0),
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0),
	datad => \i2s_lrclk~input_o\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[0]~0_combout\);

-- Location: FF_X12_Y9_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0));

-- Location: LCCOMB_X12_Y9_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & 
-- ((\i2s_lrclk~input_o\) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0))))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0)) # (!\i2s_lrclk~input_o\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1) & ((\i2s_lrclk~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(0),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_enable_q\(0),
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	datad => \i2s_lrclk~input_o\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0_combout\);

-- Location: FF_X12_Y9_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1));

-- Location: FF_X12_Y9_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_count\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q\(0));

-- Location: LCCOMB_X14_Y7_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_run_q\(0),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X14_Y7_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\);

-- Location: LCCOMB_X14_Y7_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_memread|delay_signals[0][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X14_Y7_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\);

-- Location: LCCOMB_X20_Y9_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X20_Y9_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\);

-- Location: LCCOMB_X26_Y9_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~0_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) $ (VCC))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1) & VCC))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~1\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	datad => VCC,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~0_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~1\);

-- Location: FF_X26_Y9_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~0_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1));

-- Location: LCCOMB_X26_Y9_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~2_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~1\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~1\) # (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~3\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~1\) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~1\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~2_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~3\);

-- Location: FF_X26_Y9_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~2_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2));

-- Location: LCCOMB_X26_Y9_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\ & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(2),
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(1),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\);

-- Location: LCCOMB_X27_Y9_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~8_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) $ (VCC)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9\ = CARRY(\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datad => VCC,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~8_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9\);

-- Location: LCCOMB_X26_Y9_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~4_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~3\ $ (GND))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~3\ & VCC))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~5\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~3\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~4_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~5\);

-- Location: FF_X27_Y9_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~8_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~4_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_ca0_eq~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3));

-- Location: LCCOMB_X27_Y9_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~10_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9\ & VCC)) 
-- # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9\))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[3]~9\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~10_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11\);

-- Location: LCCOMB_X26_Y9_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~6_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~5\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~5\) # (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~7\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~5\) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~5\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~6_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~7\);

-- Location: FF_X27_Y9_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~10_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~6_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_ca0_eq~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4));

-- Location: LCCOMB_X27_Y9_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~12_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11\ $ 
-- (GND))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11\ & VCC))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~13\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[4]~11\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~12_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~13\);

-- Location: LCCOMB_X26_Y9_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~8_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~7\ $ (GND))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~7\ & VCC))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~9\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~7\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~8_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~9\);

-- Location: FF_X27_Y9_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~12_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~8_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_ca0_eq~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5));

-- Location: LCCOMB_X27_Y9_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~14_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~13\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~13\) # (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~15\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~13\) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[5]~13\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~14_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~15\);

-- Location: LCCOMB_X26_Y9_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~10_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~9\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~9\) # (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~11\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~9\) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~9\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~10_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~11\);

-- Location: FF_X27_Y9_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~14_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~10_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_ca0_eq~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6));

-- Location: LCCOMB_X27_Y9_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~16_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~15\ $ 
-- (GND))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~15\ & VCC))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~17\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[6]~15\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~16_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~17\);

-- Location: LCCOMB_X26_Y9_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~12_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~11\ $ (GND))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~11\ & VCC))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~13\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~11\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~12_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~13\);

-- Location: FF_X27_Y9_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~16_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~12_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_ca0_eq~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7));

-- Location: LCCOMB_X27_Y9_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~18_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~17\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~17\) # (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~19\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~17\) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[7]~17\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~18_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~19\);

-- Location: LCCOMB_X26_Y9_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~14_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~13\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~13\) # (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~15\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~13\) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~13\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~14_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~15\);

-- Location: FF_X27_Y9_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~18_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~14_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_ca0_eq~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8));

-- Location: LCCOMB_X27_Y9_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~1_combout\ = (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(3),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(6),
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(5),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(4),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~1_combout\);

-- Location: LCCOMB_X27_Y9_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[9]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[9]~20_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(9) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(9),
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[8]~19\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[9]~20_combout\);

-- Location: LCCOMB_X26_Y9_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~16_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~15\ $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(9),
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~15\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~16_combout\);

-- Location: FF_X27_Y9_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[9]~20_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add6~16_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_ca0_eq~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(9));

-- Location: LCCOMB_X27_Y9_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~2_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~1_combout\ & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(9) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(8),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~1_combout\,
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(9),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(7),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~2_combout\);

-- Location: LCCOMB_X26_Y9_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~3_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\ & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~2_combout\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\) # 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\ & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~0_combout\,
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\,
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~2_combout\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~3_combout\);

-- Location: FF_X26_Y9_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\);

-- Location: LCCOMB_X26_Y9_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~7_combout\ = (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\ & 
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_eq~q\,
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~7_combout\);

-- Location: FF_X26_Y9_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~22_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_ca0_i\(0));

-- Location: M9K_X25_Y9_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000FE7F3F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FCFD7EBF5FAFD7EBF5FAFD7EBF5FAFD7EBF5FAFC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3EDF6FB7DBEDF6FB7DBEDF6FB7DBEDF6FA7D3E9F4FA7D3E9F4FA7D3E9F4FA7CBE5F2F97CBE5F2F97CBE5F2F97CBE5F0F87C3E",
	mem_init3 => X"1F0F87C3E1F0F87C3E1F0F87BBDDEEF77BBDDEEF77BBDDEEF77BBDDEEF77B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67ABD5EAF57ABD5EAF57ABD5EAF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9EEF77BBDDEEF77BBDDEEF77C3E1F0F87C3E1F0F87CBE5F2F97CBE5F2FA7D3E9F4FA7DBEDF6FB7DBF1F8FC7E3F1FAFD7EBF5FCFE7F3F9FEFF7F8000000000000000008040202010080603018100804028140A060301C0E0704020120904828140B05830180C068341C0E0783C20100884424120984C28140A8542C160B85C30180C868341B0D870381D0F0783E1F1008042221108C4624128944C26138",
	mem_init2 => X"A05029150A8562C160B45A2E178BC6031188C866331A0D46A361B8DC70391C8E8763B1E0F47A3E1F8FC8041209088643221148A462391C904924928964B261349A4E2793CA05028948A4532A150AA562B15CAE582C964B45B2D970B85D2F178BE5F30184C2623118CC66432194CC663399CD068349A4D46A359ACD86C369B4DC6E379BCDE70381C4E272391C8E6733A1D0E8753A9D4EC763B1DCEE773C1E0F0793C9E4F27A3D1E8F47B3D9ECF67C3E1F0F87C3E9F4FA7D3E9F4FA7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7F3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3E9F4FA7D3E9F4FA7C3E1F0F87C3D9ECF67B3D1E8F47A3C9E4F2793C1E0F0773B",
	mem_init1 => X"9DCEC763B1D4EA753A1D0E873399C8E472389C4E070379BCDE6E371B4DA6C361ACD66A351A4D2683419CCE6633194C8643198CC46230984C05F2F978BC5D2E170B65B2D164B2582B95CAC562A950A85329148A2502813C9E4E26934984B2592892492411C8E46229148843219088241200FC7E3E1E8F4783B1D8E872391C0DC6E361A8D46833198C86231180BC5E2E168B4582C158A85429140A04E26130944A241188C442210880401F0F8783C1D0E070361B0D06832180C05C2E160B0542A140A04C26120904422100803C1E0E070341A0C06030160B0502812090482010070381C0C06028140A0402010060301808040200804020000000000000001FEFF7",
	mem_init0 => X"FBF9FCFE7F3F5FAFD7EBF1F8FC7E3F1F6FB7DBEDF6FA7D3E9F4FA7CBE5F2F97CBE5F2F87C3E1F0F87C3E1F0F77BBDDEEF77BBDDEEF77BBD9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67ABD5EAF57ABD5EAF57ABD5EAF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF67B3D9ECF77BBDDEEF77BBDDEEF77BBDDEEF77BBDDEEF87C3E1F0F87C3E1F0F87C3E1F0F87C3E5F2F97CBE5F2F97CBE5F2F97CBE5F2FA7D3E9F4FA7D3E9F4FA7D3E9F4FA7DBEDF6FB7DBEDF6FB7DBEDF6FB7DBEDF8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7EBF5FAFD7EBF5FAFD7EBF5FAFD7EBF5FAFD7F3F9FCFE7F3F9FCFE7F3F9FCFE7F3F9FCFE",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "LP1000_0002_rtl_u0_m0_wo0_cm0_lutmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1001,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1001,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \fir_clk~inputclkctrl_outclk\,
	clk1 => \fir_clk~inputclkctrl_outclk\,
	ena0 => GND,
	clr0 => GND,
	portadatain => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_cm0_lutmem_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X15_Y10_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0]~feeder_combout\ = \i2s_lrclk~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_lrclk~input_o\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0]~feeder_combout\);

-- Location: FF_X15_Y10_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0]~q\);

-- Location: LCCOMB_X15_Y10_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[3][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]~feeder_combout\);

-- Location: FF_X15_Y10_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]~q\);

-- Location: LCCOMB_X14_Y10_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[2][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~feeder_combout\);

-- Location: FF_X14_Y10_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~q\);

-- Location: LCCOMB_X14_Y9_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X14_Y9_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~q\);

-- Location: LCCOMB_X15_Y5_N14
\i2s_ports|l_get_data~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_get_data~0_combout\ = (!\i2s_lrclk~input_o\ & \i2s_ports|pos_edge~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i2s_lrclk~input_o\,
	datad => \i2s_ports|pos_edge~q\,
	combout => \i2s_ports|l_get_data~0_combout\);

-- Location: FF_X16_Y5_N13
\i2s_ports|l_sr_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	asdata => \i2s_adc_data~input_o\,
	sload => VCC,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(0));

-- Location: LCCOMB_X16_Y5_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][0]~feeder_combout\ = \i2s_ports|l_sr_in\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(0),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][0]~feeder_combout\);

-- Location: FF_X16_Y5_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][0]~q\);

-- Location: LCCOMB_X16_Y6_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]~feeder_combout\);

-- Location: FF_X16_Y6_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]~q\);

-- Location: LCCOMB_X16_Y6_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]~feeder_combout\);

-- Location: FF_X16_Y6_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]~q\);

-- Location: LCCOMB_X16_Y6_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X16_Y6_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][0]~q\);

-- Location: LCCOMB_X14_Y9_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_2feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_2feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[1][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_2feeder_combout\);

-- Location: FF_X14_Y9_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_2feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_2\);

-- Location: LCCOMB_X15_Y9_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~9_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_2\ $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_2\,
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~9_combout\);

-- Location: FF_X15_Y9_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0));

-- Location: LCCOMB_X14_Y9_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~10_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1) $ (VCC))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1) & VCC))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~11\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(0),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1),
	datad => VCC,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~10_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~11\);

-- Location: FF_X14_Y9_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~10_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(1));

-- Location: LCCOMB_X14_Y9_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~12_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~11\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~11\) # (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~13\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~11\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[1]~11\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~12_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~13\);

-- Location: FF_X14_Y9_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~12_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(2));

-- Location: LCCOMB_X14_Y9_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~14_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~13\ $ (GND))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~13\ & VCC))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~15\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[2]~13\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~14_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~15\);

-- Location: FF_X14_Y9_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~14_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(3));

-- Location: LCCOMB_X14_Y9_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~16_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~15\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~15\) # (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~17\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~15\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[3]~15\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~16_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~17\);

-- Location: FF_X14_Y9_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~16_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(4));

-- Location: LCCOMB_X14_Y9_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~18_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(5) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~17\ $ (GND))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(5) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~17\ & VCC))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~19\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(5) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(5),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[4]~17\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~18_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~19\);

-- Location: FF_X14_Y9_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~18_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(5));

-- Location: LCCOMB_X14_Y9_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~20_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(6) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~19\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(6) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~19\) # (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~21\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~19\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(6),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[5]~19\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~20_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~21\);

-- Location: FF_X14_Y9_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~20_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(6));

-- Location: LCCOMB_X14_Y9_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~22_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(7) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~21\ $ (GND))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(7) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~21\ & VCC))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~23\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(7) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(7),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[6]~21\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~22_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~23\);

-- Location: FF_X14_Y9_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~22_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(7));

-- Location: LCCOMB_X14_Y9_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~24_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(8) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~23\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(8) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~23\) # (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~25\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~23\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(8),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[7]~23\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~24_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~25\);

-- Location: FF_X14_Y9_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~24_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(8));

-- Location: LCCOMB_X14_Y9_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[9]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[9]~26_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~25\ $ 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(9),
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[8]~25\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[9]~26_combout\);

-- Location: FF_X14_Y9_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i[9]~26_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~_Duplicate_2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_wa0_i\(9));

-- Location: LCCOMB_X14_Y7_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~9_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~9_combout\);

-- Location: FF_X14_Y7_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0));

-- Location: LCCOMB_X14_Y7_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~27_combout\ = !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~27_combout\);

-- Location: FF_X14_Y7_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(0));

-- Location: LCCOMB_X14_Y7_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~10_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) $ (VCC))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & VCC))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~11\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0) & 
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1),
	datad => VCC,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~10_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~11\);

-- Location: FF_X14_Y7_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~10_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1));

-- Location: LCCOMB_X15_Y7_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~9_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) $ (VCC))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1) & VCC))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~10\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0) & 
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(0),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(1),
	datad => VCC,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~9_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~10\);

-- Location: FF_X15_Y7_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(1));

-- Location: LCCOMB_X14_Y7_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~12_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~11\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~11\) # (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~13\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~11\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~11\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~12_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~13\);

-- Location: FF_X14_Y7_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~12_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2));

-- Location: LCCOMB_X15_Y7_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~11_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~10\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~10\) # (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~12\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~10\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(2),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~10\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~11_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~12\);

-- Location: FF_X15_Y7_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(2));

-- Location: LCCOMB_X12_Y8_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~8_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3) $ (VCC)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~9\ = CARRY(\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3),
	datad => VCC,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~8_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~9\);

-- Location: LCCOMB_X11_Y8_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~25_combout\ = !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~25_combout\);

-- Location: LCCOMB_X12_Y8_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~24_combout\ = (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10) & 
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~24_combout\);

-- Location: FF_X11_Y8_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~25_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0));

-- Location: LCCOMB_X11_Y8_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~1_cout\ = CARRY(\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(0),
	datad => VCC,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~1_cout\);

-- Location: LCCOMB_X11_Y8_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~2_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~1_cout\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~1_cout\))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~3\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~1_cout\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~2_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~3\);

-- Location: FF_X11_Y8_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~2_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(1));

-- Location: LCCOMB_X11_Y8_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~4_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2) & ((GND) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~3\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~3\ $ (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~5\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~3\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~4_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~5\);

-- Location: FF_X11_Y8_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~4_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(2));

-- Location: LCCOMB_X11_Y8_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~6_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~5\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~5\))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~7\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~5\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~6_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~7\);

-- Location: FF_X12_Y8_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~8_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~6_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\(10),
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(3));

-- Location: LCCOMB_X12_Y8_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~10_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~9\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~9\) # (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~11\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~9\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~9\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~10_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~11\);

-- Location: LCCOMB_X11_Y8_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~8_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4) & ((GND) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~7\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~7\ $ (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~9\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~7\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~8_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~9\);

-- Location: FF_X12_Y8_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~10_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~8_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\(10),
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(4));

-- Location: LCCOMB_X12_Y8_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~12_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & ((GND) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~11\))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~11\ $ (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~13\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~11\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~12_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~13\);

-- Location: LCCOMB_X11_Y8_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~10_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~9\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~9\))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~11\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~9\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~10_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~11\);

-- Location: FF_X12_Y8_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~12_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~10_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\(10),
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(5));

-- Location: LCCOMB_X12_Y8_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~14_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(6) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~13\ & VCC)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(6) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~13\))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~15\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(6) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(6),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~13\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~14_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~15\);

-- Location: LCCOMB_X11_Y8_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~12_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(6) & ((GND) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~11\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(6) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~11\ $ (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~13\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(6)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(6),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~11\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~12_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~13\);

-- Location: FF_X12_Y8_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~14_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~12_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\(10),
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(6));

-- Location: LCCOMB_X12_Y8_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~16_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(7) & ((GND) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~15\))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(7) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~15\ $ (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~17\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(7)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(7),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~15\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~16_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~17\);

-- Location: LCCOMB_X11_Y8_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~14_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(7) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~13\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(7) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~13\))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~15\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(7) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(7),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~13\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~14_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~15\);

-- Location: FF_X12_Y8_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~16_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~14_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\(10),
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(7));

-- Location: LCCOMB_X12_Y8_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~18_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(8) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~17\ & VCC)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(8) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~17\))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~19\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(8) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(8),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~17\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~18_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~19\);

-- Location: LCCOMB_X11_Y8_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~16_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(8) & ((GND) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~15\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(8) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~15\ $ (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~17\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(8)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(8),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~15\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~16_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~17\);

-- Location: FF_X12_Y8_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~18_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~16_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\(10),
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(8));

-- Location: LCCOMB_X12_Y8_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~20_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(9) & ((GND) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~19\))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(9) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~19\ $ (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~21\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(9)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(9),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[8]~19\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~20_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~21\);

-- Location: LCCOMB_X11_Y8_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~18_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(9) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~17\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(9) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~17\))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~19\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(9) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(9),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~17\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~18_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~19\);

-- Location: FF_X12_Y8_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~20_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~18_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\(10),
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(9));

-- Location: LCCOMB_X12_Y8_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[10]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[10]~22_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10),
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[9]~21\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[10]~22_combout\);

-- Location: LCCOMB_X11_Y8_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~20_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10) $ (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10),
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~19\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~20_combout\);

-- Location: FF_X12_Y8_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[10]~22_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add10~20_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_wi0_ra0_count0_sc\(10),
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10));

-- Location: LCCOMB_X14_Y7_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~6_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) $ 
-- (((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10) & \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10),
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~6_combout\);

-- Location: FF_X14_Y7_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3));

-- Location: LCCOMB_X14_Y7_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~14_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~13\ $ (GND))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~13\ & VCC))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~15\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~13\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~14_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~15\);

-- Location: FF_X14_Y7_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~14_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3));

-- Location: LCCOMB_X15_Y7_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~13_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~12\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~12\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(3),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~12\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~13_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\);

-- Location: FF_X15_Y7_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(3));

-- Location: LCCOMB_X14_Y7_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~16_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~15\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~15\) # (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~17\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~15\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~15\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~16_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~17\);

-- Location: FF_X14_Y7_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~16_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4));

-- Location: LCCOMB_X15_Y7_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~8_cout\ = CARRY(\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(3),
	datad => VCC,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~8_cout\);

-- Location: LCCOMB_X15_Y7_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~9_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~8_cout\ & VCC)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~8_cout\))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~10\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~8_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~8_cout\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~9_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~10\);

-- Location: LCCOMB_X14_Y7_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10) & 
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_sc\(10),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11_combout\);

-- Location: FF_X15_Y7_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~9_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4));

-- Location: LCCOMB_X15_Y7_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~15_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~16\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(4),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(4),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~14\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~15_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~16\);

-- Location: FF_X15_Y7_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(4));

-- Location: LCCOMB_X15_Y7_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~12_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(5) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~10\ $ (GND))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(5) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~10\ & VCC))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~13\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(5) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(5),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~10\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~12_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~13\);

-- Location: FF_X15_Y7_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~12_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(5));

-- Location: LCCOMB_X14_Y7_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~18_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(5) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~17\ $ (GND))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(5) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~17\ & VCC))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~19\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(5) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(5),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~17\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~18_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~19\);

-- Location: FF_X14_Y7_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~18_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(5));

-- Location: LCCOMB_X15_Y7_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~17_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(5) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(5) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~16\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(5) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(5)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~16\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(5) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(5) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(5),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(5),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~16\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~17_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\);

-- Location: FF_X15_Y7_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(5));

-- Location: LCCOMB_X15_Y7_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~14_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~13\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~13\) # (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~15\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~13\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~13\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~14_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~15\);

-- Location: FF_X15_Y7_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~14_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6));

-- Location: LCCOMB_X14_Y7_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~20_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~19\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~19\) # (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~21\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~19\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~19\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~20_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~21\);

-- Location: FF_X14_Y7_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~20_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6));

-- Location: LCCOMB_X15_Y7_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~19_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~20\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(6),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(6),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~18\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~19_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~20\);

-- Location: FF_X15_Y7_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(6));

-- Location: LCCOMB_X14_Y7_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~22_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(7) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~21\ $ (GND))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(7) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~21\ & VCC))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~23\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(7) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(7),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~21\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~22_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~23\);

-- Location: FF_X14_Y7_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~22_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(7));

-- Location: LCCOMB_X15_Y7_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~16_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(7) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~15\ $ (GND))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(7) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~15\ & VCC))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~17\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(7) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(7),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~15\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~16_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~17\);

-- Location: FF_X15_Y7_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~16_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(7));

-- Location: LCCOMB_X15_Y7_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~21_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(7) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(7) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~20\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(7) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(7)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~20\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(7) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(7) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(7),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(7),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~20\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~21_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\);

-- Location: FF_X15_Y7_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(7));

-- Location: LCCOMB_X14_Y7_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~24_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~23\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~23\) # (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~25\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~23\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[7]~23\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~24_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~25\);

-- Location: FF_X14_Y7_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~24_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8));

-- Location: LCCOMB_X15_Y7_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~18_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~17\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~17\) # (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~19\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~17\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[7]~17\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~18_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~19\);

-- Location: FF_X15_Y7_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~18_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8));

-- Location: LCCOMB_X15_Y7_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~23_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~24\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(8),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(8),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[7]~22\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~23_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~24\);

-- Location: FF_X15_Y7_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(8));

-- Location: LCCOMB_X15_Y7_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[9]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[9]~20_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(9) $ 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(9),
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[8]~19\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[9]~20_combout\);

-- Location: FF_X15_Y7_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[9]~20_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(9));

-- Location: LCCOMB_X14_Y7_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[9]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[9]~26_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(9) $ 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(9),
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[8]~25\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[9]~26_combout\);

-- Location: FF_X14_Y7_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i[9]~26_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_13|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(9));

-- Location: LCCOMB_X15_Y7_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[9]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[9]~25_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(9) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(9) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count0_i\(9),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_count1_i\(9),
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[8]~24\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[9]~25_combout\);

-- Location: FF_X15_Y7_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[9]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o\(9));

-- Location: LCCOMB_X16_Y5_N6
\i2s_ports|l_sr_in[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[1]~feeder_combout\ = \i2s_ports|l_sr_in\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(0),
	combout => \i2s_ports|l_sr_in[1]~feeder_combout\);

-- Location: FF_X16_Y5_N7
\i2s_ports|l_sr_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[1]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(1));

-- Location: LCCOMB_X16_Y5_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][1]~feeder_combout\ = \i2s_ports|l_sr_in\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(1),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][1]~feeder_combout\);

-- Location: FF_X16_Y5_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][1]~q\);

-- Location: LCCOMB_X15_Y3_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][1]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]~feeder_combout\);

-- Location: FF_X15_Y3_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]~q\);

-- Location: LCCOMB_X15_Y3_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][1]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]~feeder_combout\);

-- Location: FF_X15_Y3_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]~q\);

-- Location: LCCOMB_X14_Y3_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][1]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][1]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][1]~feeder_combout\);

-- Location: FF_X14_Y3_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][1]~q\);

-- Location: LCCOMB_X16_Y5_N24
\i2s_ports|l_sr_in[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[2]~feeder_combout\ = \i2s_ports|l_sr_in\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(1),
	combout => \i2s_ports|l_sr_in[2]~feeder_combout\);

-- Location: FF_X16_Y5_N25
\i2s_ports|l_sr_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[2]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(2));

-- Location: LCCOMB_X14_Y6_N20
\i2s_ports|l_sr_in[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[3]~feeder_combout\ = \i2s_ports|l_sr_in\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(2),
	combout => \i2s_ports|l_sr_in[3]~feeder_combout\);

-- Location: FF_X14_Y6_N21
\i2s_ports|l_sr_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[3]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(3));

-- Location: LCCOMB_X16_Y5_N30
\i2s_ports|l_sr_in[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[4]~feeder_combout\ = \i2s_ports|l_sr_in\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(3),
	combout => \i2s_ports|l_sr_in[4]~feeder_combout\);

-- Location: FF_X16_Y5_N31
\i2s_ports|l_sr_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[4]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(4));

-- Location: LCCOMB_X16_Y4_N10
\i2s_ports|l_sr_in[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[5]~feeder_combout\ = \i2s_ports|l_sr_in\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(4),
	combout => \i2s_ports|l_sr_in[5]~feeder_combout\);

-- Location: FF_X16_Y4_N11
\i2s_ports|l_sr_in[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[5]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(5));

-- Location: LCCOMB_X16_Y4_N12
\i2s_ports|l_sr_in[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[6]~feeder_combout\ = \i2s_ports|l_sr_in\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(5),
	combout => \i2s_ports|l_sr_in[6]~feeder_combout\);

-- Location: FF_X16_Y4_N13
\i2s_ports|l_sr_in[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[6]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(6));

-- Location: LCCOMB_X16_Y4_N6
\i2s_ports|l_sr_in[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[7]~feeder_combout\ = \i2s_ports|l_sr_in\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(6),
	combout => \i2s_ports|l_sr_in[7]~feeder_combout\);

-- Location: FF_X16_Y4_N7
\i2s_ports|l_sr_in[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[7]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(7));

-- Location: LCCOMB_X16_Y4_N16
\i2s_ports|l_sr_in[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[8]~feeder_combout\ = \i2s_ports|l_sr_in\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(7),
	combout => \i2s_ports|l_sr_in[8]~feeder_combout\);

-- Location: FF_X16_Y4_N17
\i2s_ports|l_sr_in[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[8]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(8));

-- Location: LCCOMB_X16_Y4_N18
\i2s_ports|l_sr_in[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[9]~feeder_combout\ = \i2s_ports|l_sr_in\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(8),
	combout => \i2s_ports|l_sr_in[9]~feeder_combout\);

-- Location: FF_X16_Y4_N19
\i2s_ports|l_sr_in[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[9]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(9));

-- Location: LCCOMB_X19_Y5_N2
\i2s_ports|l_sr_in[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[10]~feeder_combout\ = \i2s_ports|l_sr_in\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(9),
	combout => \i2s_ports|l_sr_in[10]~feeder_combout\);

-- Location: FF_X19_Y5_N3
\i2s_ports|l_sr_in[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[10]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(10));

-- Location: LCCOMB_X19_Y5_N0
\i2s_ports|l_sr_in[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[11]~feeder_combout\ = \i2s_ports|l_sr_in\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(10),
	combout => \i2s_ports|l_sr_in[11]~feeder_combout\);

-- Location: FF_X19_Y5_N1
\i2s_ports|l_sr_in[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[11]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(11));

-- Location: LCCOMB_X19_Y5_N6
\i2s_ports|l_sr_in[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[12]~feeder_combout\ = \i2s_ports|l_sr_in\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(11),
	combout => \i2s_ports|l_sr_in[12]~feeder_combout\);

-- Location: FF_X19_Y5_N7
\i2s_ports|l_sr_in[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[12]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(12));

-- Location: LCCOMB_X16_Y6_N6
\i2s_ports|l_sr_in[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[13]~feeder_combout\ = \i2s_ports|l_sr_in\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(12),
	combout => \i2s_ports|l_sr_in[13]~feeder_combout\);

-- Location: FF_X16_Y6_N7
\i2s_ports|l_sr_in[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[13]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(13));

-- Location: LCCOMB_X15_Y6_N10
\i2s_ports|l_sr_in[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[14]~feeder_combout\ = \i2s_ports|l_sr_in\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(13),
	combout => \i2s_ports|l_sr_in[14]~feeder_combout\);

-- Location: FF_X15_Y6_N11
\i2s_ports|l_sr_in[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[14]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(14));

-- Location: LCCOMB_X14_Y8_N16
\i2s_ports|l_sr_in[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[15]~feeder_combout\ = \i2s_ports|l_sr_in\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(14),
	combout => \i2s_ports|l_sr_in[15]~feeder_combout\);

-- Location: FF_X14_Y8_N17
\i2s_ports|l_sr_in[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[15]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(15));

-- Location: LCCOMB_X14_Y8_N6
\i2s_ports|l_sr_in[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[16]~feeder_combout\ = \i2s_ports|l_sr_in\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(15),
	combout => \i2s_ports|l_sr_in[16]~feeder_combout\);

-- Location: FF_X14_Y8_N7
\i2s_ports|l_sr_in[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[16]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(16));

-- Location: LCCOMB_X14_Y8_N2
\i2s_ports|l_sr_in[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[17]~feeder_combout\ = \i2s_ports|l_sr_in\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(16),
	combout => \i2s_ports|l_sr_in[17]~feeder_combout\);

-- Location: FF_X14_Y8_N3
\i2s_ports|l_sr_in[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[17]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(17));

-- Location: LCCOMB_X14_Y8_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][17]~feeder_combout\ = \i2s_ports|l_sr_in\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(17),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][17]~feeder_combout\);

-- Location: FF_X14_Y8_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][17]~q\);

-- Location: LCCOMB_X14_Y8_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][17]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][17]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]~feeder_combout\);

-- Location: FF_X14_Y8_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]~q\);

-- Location: LCCOMB_X14_Y8_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][17]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]~feeder_combout\);

-- Location: FF_X14_Y8_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]~q\);

-- Location: LCCOMB_X14_Y9_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][17]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][17]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][17]~feeder_combout\);

-- Location: FF_X14_Y9_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][17]~q\);

-- Location: LCCOMB_X15_Y6_N24
\i2s_ports|l_sr_in[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[18]~feeder_combout\ = \i2s_ports|l_sr_in\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(17),
	combout => \i2s_ports|l_sr_in[18]~feeder_combout\);

-- Location: FF_X15_Y6_N25
\i2s_ports|l_sr_in[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[18]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(18));

-- Location: LCCOMB_X15_Y6_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][18]~feeder_combout\ = \i2s_ports|l_sr_in\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(18),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][18]~feeder_combout\);

-- Location: FF_X15_Y6_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][18]~q\);

-- Location: LCCOMB_X15_Y6_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][18]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][18]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]~feeder_combout\);

-- Location: FF_X15_Y6_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]~q\);

-- Location: LCCOMB_X14_Y8_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][18]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]~feeder_combout\);

-- Location: FF_X14_Y8_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]~q\);

-- Location: LCCOMB_X14_Y8_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][18]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][18]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][18]~feeder_combout\);

-- Location: FF_X14_Y8_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][18]~q\);

-- Location: LCCOMB_X15_Y6_N18
\i2s_ports|l_sr_in[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[19]~feeder_combout\ = \i2s_ports|l_sr_in\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(18),
	combout => \i2s_ports|l_sr_in[19]~feeder_combout\);

-- Location: FF_X15_Y6_N19
\i2s_ports|l_sr_in[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[19]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(19));

-- Location: LCCOMB_X15_Y6_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][19]~feeder_combout\ = \i2s_ports|l_sr_in\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(19),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][19]~feeder_combout\);

-- Location: FF_X15_Y6_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][19]~q\);

-- Location: LCCOMB_X15_Y6_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][19]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][19]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]~feeder_combout\);

-- Location: FF_X15_Y6_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]~q\);

-- Location: LCCOMB_X15_Y6_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][19]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~feeder_combout\);

-- Location: FF_X15_Y6_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~q\);

-- Location: LCCOMB_X15_Y6_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][19]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][19]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][19]~feeder_combout\);

-- Location: FF_X15_Y6_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][19]~q\);

-- Location: LCCOMB_X15_Y6_N20
\i2s_ports|l_sr_in[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[20]~feeder_combout\ = \i2s_ports|l_sr_in\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(19),
	combout => \i2s_ports|l_sr_in[20]~feeder_combout\);

-- Location: FF_X15_Y6_N21
\i2s_ports|l_sr_in[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[20]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(20));

-- Location: LCCOMB_X15_Y6_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][20]~feeder_combout\ = \i2s_ports|l_sr_in\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(20),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][20]~feeder_combout\);

-- Location: FF_X15_Y6_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][20]~q\);

-- Location: LCCOMB_X15_Y6_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][20]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][20]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]~feeder_combout\);

-- Location: FF_X15_Y6_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]~q\);

-- Location: LCCOMB_X15_Y6_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][20]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]~feeder_combout\);

-- Location: FF_X15_Y6_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]~q\);

-- Location: LCCOMB_X15_Y6_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][20]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][20]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][20]~feeder_combout\);

-- Location: FF_X15_Y6_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][20]~q\);

-- Location: LCCOMB_X14_Y6_N6
\i2s_ports|l_sr_in[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[21]~feeder_combout\ = \i2s_ports|l_sr_in\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(20),
	combout => \i2s_ports|l_sr_in[21]~feeder_combout\);

-- Location: FF_X14_Y6_N7
\i2s_ports|l_sr_in[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[21]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(21));

-- Location: LCCOMB_X14_Y6_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][21]~feeder_combout\ = \i2s_ports|l_sr_in\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(21),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][21]~feeder_combout\);

-- Location: FF_X14_Y6_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][21]~q\);

-- Location: LCCOMB_X14_Y6_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][21]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][21]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~feeder_combout\);

-- Location: FF_X14_Y6_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~q\);

-- Location: LCCOMB_X14_Y9_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][21]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]~feeder_combout\);

-- Location: FF_X14_Y9_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]~q\);

-- Location: LCCOMB_X14_Y9_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][21]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][21]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][21]~feeder_combout\);

-- Location: FF_X14_Y9_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][21]~q\);

-- Location: LCCOMB_X14_Y6_N12
\i2s_ports|l_sr_in[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[22]~feeder_combout\ = \i2s_ports|l_sr_in\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(21),
	combout => \i2s_ports|l_sr_in[22]~feeder_combout\);

-- Location: FF_X14_Y6_N13
\i2s_ports|l_sr_in[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[22]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(22));

-- Location: LCCOMB_X14_Y6_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][22]~feeder_combout\ = \i2s_ports|l_sr_in\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(22),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][22]~feeder_combout\);

-- Location: FF_X14_Y6_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][22]~q\);

-- Location: LCCOMB_X15_Y8_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][22]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][22]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]~feeder_combout\);

-- Location: FF_X15_Y8_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]~q\);

-- Location: LCCOMB_X16_Y8_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][22]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]~feeder_combout\);

-- Location: FF_X16_Y8_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]~q\);

-- Location: LCCOMB_X16_Y8_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][22]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][22]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][22]~feeder_combout\);

-- Location: FF_X16_Y8_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][22]~q\);

-- Location: LCCOMB_X14_Y6_N18
\i2s_ports|l_sr_in[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \i2s_ports|l_sr_in[23]~feeder_combout\ = \i2s_ports|l_sr_in\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(22),
	combout => \i2s_ports|l_sr_in[23]~feeder_combout\);

-- Location: FF_X14_Y6_N19
\i2s_ports|l_sr_in[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i2s_clk~inputclkctrl_outclk\,
	d => \i2s_ports|l_sr_in[23]~feeder_combout\,
	ena => \i2s_ports|l_get_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \i2s_ports|l_sr_in\(23));

-- Location: LCCOMB_X14_Y6_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][23]~feeder_combout\ = \i2s_ports|l_sr_in\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(23),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][23]~feeder_combout\);

-- Location: FF_X14_Y6_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][23]~q\);

-- Location: LCCOMB_X14_Y6_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][23]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][23]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~feeder_combout\);

-- Location: FF_X14_Y6_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~q\);

-- Location: LCCOMB_X14_Y9_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~_Duplicate_4feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~_Duplicate_4feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][23]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~_Duplicate_4feeder_combout\);

-- Location: FF_X14_Y9_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~_Duplicate_4feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~_Duplicate_4\);

-- Location: LCCOMB_X14_Y9_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][23]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~_Duplicate_4\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][23]~_Duplicate_4\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][23]~feeder_combout\);

-- Location: FF_X14_Y9_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][23]~q\);

-- Location: M9K_X13_Y9_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~q\,
	portbre => VCC,
	clk0 => \fir_clk~inputclkctrl_outclk\,
	clr0 => GND,
	portadatain => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: DSPMULT_X18_Y9_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAA_bus\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X18_Y9_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: FF_X19_Y9_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(14));

-- Location: LCCOMB_X16_Y5_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][2]~feeder_combout\ = \i2s_ports|l_sr_in\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(2),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][2]~feeder_combout\);

-- Location: FF_X16_Y5_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][2]~q\);

-- Location: LCCOMB_X15_Y8_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][2]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~feeder_combout\);

-- Location: FF_X15_Y8_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~q\);

-- Location: LCCOMB_X14_Y8_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][2]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]~feeder_combout\);

-- Location: FF_X14_Y8_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]~q\);

-- Location: LCCOMB_X14_Y8_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][2]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][2]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][2]~feeder_combout\);

-- Location: FF_X14_Y8_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][2]~q\);

-- Location: LCCOMB_X14_Y6_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][3]~feeder_combout\ = \i2s_ports|l_sr_in\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(3),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][3]~feeder_combout\);

-- Location: FF_X14_Y6_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][3]~q\);

-- Location: LCCOMB_X15_Y5_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][3]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]~feeder_combout\);

-- Location: FF_X15_Y5_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]~q\);

-- Location: LCCOMB_X17_Y8_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][3]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]~feeder_combout\);

-- Location: FF_X17_Y8_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]~q\);

-- Location: LCCOMB_X17_Y8_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][3]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][3]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][3]~feeder_combout\);

-- Location: FF_X17_Y8_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][3]~q\);

-- Location: LCCOMB_X16_Y5_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][4]~feeder_combout\ = \i2s_ports|l_sr_in\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_ports|l_sr_in\(4),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][4]~feeder_combout\);

-- Location: FF_X16_Y5_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][4]~q\);

-- Location: LCCOMB_X16_Y8_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][4]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]~feeder_combout\);

-- Location: FF_X16_Y8_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]~q\);

-- Location: LCCOMB_X17_Y8_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][4]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]~feeder_combout\);

-- Location: FF_X17_Y8_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]~q\);

-- Location: LCCOMB_X17_Y8_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][4]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][4]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][4]~feeder_combout\);

-- Location: FF_X17_Y8_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][4]~q\);

-- Location: LCCOMB_X16_Y4_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][5]~feeder_combout\ = \i2s_ports|l_sr_in\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(5),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][5]~feeder_combout\);

-- Location: FF_X16_Y4_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][5]~q\);

-- Location: LCCOMB_X17_Y8_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][5]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]~feeder_combout\);

-- Location: FF_X17_Y8_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]~q\);

-- Location: LCCOMB_X17_Y8_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][5]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]~feeder_combout\);

-- Location: FF_X17_Y8_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]~q\);

-- Location: LCCOMB_X17_Y8_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][5]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][5]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][5]~feeder_combout\);

-- Location: FF_X17_Y8_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][5]~q\);

-- Location: LCCOMB_X16_Y4_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][6]~feeder_combout\ = \i2s_ports|l_sr_in\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(6),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][6]~feeder_combout\);

-- Location: FF_X16_Y4_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][6]~q\);

-- Location: LCCOMB_X17_Y8_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][6]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]~feeder_combout\);

-- Location: FF_X17_Y8_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]~q\);

-- Location: LCCOMB_X17_Y8_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][6]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]~feeder_combout\);

-- Location: FF_X17_Y8_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]~q\);

-- Location: LCCOMB_X17_Y8_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][6]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][6]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][6]~feeder_combout\);

-- Location: FF_X17_Y8_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][6]~q\);

-- Location: LCCOMB_X16_Y4_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][7]~feeder_combout\ = \i2s_ports|l_sr_in\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(7),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][7]~feeder_combout\);

-- Location: FF_X16_Y4_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][7]~q\);

-- Location: LCCOMB_X15_Y8_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][7]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]~feeder_combout\);

-- Location: FF_X15_Y8_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]~q\);

-- Location: LCCOMB_X15_Y8_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][7]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~feeder_combout\);

-- Location: FF_X15_Y8_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~q\);

-- Location: LCCOMB_X14_Y8_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][7]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][7]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][7]~feeder_combout\);

-- Location: FF_X14_Y8_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][7]~q\);

-- Location: LCCOMB_X16_Y4_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][8]~feeder_combout\ = \i2s_ports|l_sr_in\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(8),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][8]~feeder_combout\);

-- Location: FF_X16_Y4_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][8]~q\);

-- Location: LCCOMB_X16_Y9_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][8]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]~feeder_combout\);

-- Location: FF_X16_Y9_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]~q\);

-- Location: LCCOMB_X16_Y9_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][8]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]~feeder_combout\);

-- Location: FF_X16_Y9_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]~q\);

-- Location: LCCOMB_X16_Y9_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][8]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][8]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][8]~feeder_combout\);

-- Location: FF_X16_Y9_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][8]~q\);

-- Location: LCCOMB_X16_Y4_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][9]~feeder_combout\ = \i2s_ports|l_sr_in\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(9),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][9]~feeder_combout\);

-- Location: FF_X16_Y4_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][9]~q\);

-- Location: LCCOMB_X16_Y9_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][9]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]~feeder_combout\);

-- Location: FF_X16_Y9_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]~q\);

-- Location: LCCOMB_X16_Y9_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][9]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]~feeder_combout\);

-- Location: FF_X16_Y9_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]~q\);

-- Location: LCCOMB_X16_Y9_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][9]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][9]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][9]~feeder_combout\);

-- Location: FF_X16_Y9_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][9]~q\);

-- Location: LCCOMB_X19_Y5_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][10]~feeder_combout\ = \i2s_ports|l_sr_in\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(10),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][10]~feeder_combout\);

-- Location: FF_X19_Y5_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][10]~q\);

-- Location: LCCOMB_X17_Y8_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][10]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]~feeder_combout\);

-- Location: FF_X17_Y8_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]~q\);

-- Location: LCCOMB_X17_Y8_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~_Duplicate_3feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~_Duplicate_3feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][10]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~_Duplicate_3feeder_combout\);

-- Location: FF_X17_Y8_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~_Duplicate_3feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~_Duplicate_3\);

-- Location: LCCOMB_X16_Y8_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][10]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~_Duplicate_3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][10]~_Duplicate_3\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][10]~feeder_combout\);

-- Location: FF_X16_Y8_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][10]~q\);

-- Location: M9K_X25_Y8_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~q\,
	portbre => VCC,
	clk0 => \fir_clk~inputclkctrl_outclk\,
	clr0 => GND,
	portadatain => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y5_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][11]~feeder_combout\ = \i2s_ports|l_sr_in\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(11),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][11]~feeder_combout\);

-- Location: FF_X19_Y5_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][11]~q\);

-- Location: LCCOMB_X17_Y5_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][11]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~feeder_combout\);

-- Location: FF_X17_Y5_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~q\);

-- Location: LCCOMB_X17_Y5_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][11]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]~feeder_combout\);

-- Location: FF_X17_Y5_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]~q\);

-- Location: LCCOMB_X15_Y5_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][11]~_Duplicate_1feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][11]~_Duplicate_1feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][11]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][11]~_Duplicate_1feeder_combout\);

-- Location: FF_X15_Y5_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][11]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][11]~_Duplicate_1feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][11]~_Duplicate_1\);

-- Location: LCCOMB_X19_Y5_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][12]~feeder_combout\ = \i2s_ports|l_sr_in\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(12),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][12]~feeder_combout\);

-- Location: FF_X19_Y5_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][12]~q\);

-- Location: LCCOMB_X20_Y7_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][12]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][12]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]~feeder_combout\);

-- Location: FF_X20_Y7_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]~q\);

-- Location: LCCOMB_X20_Y7_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][12]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]~feeder_combout\);

-- Location: FF_X20_Y7_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]~q\);

-- Location: LCCOMB_X16_Y7_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][12]~_Duplicate_2feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][12]~_Duplicate_2feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][12]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][12]~_Duplicate_2feeder_combout\);

-- Location: FF_X16_Y7_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][12]~_Duplicate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][12]~_Duplicate_2feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][12]~_Duplicate_2\);

-- Location: LCCOMB_X16_Y6_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][13]~feeder_combout\ = \i2s_ports|l_sr_in\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(13),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][13]~feeder_combout\);

-- Location: FF_X16_Y6_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][13]~q\);

-- Location: LCCOMB_X16_Y6_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][13]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][13]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]~feeder_combout\);

-- Location: FF_X16_Y6_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]~q\);

-- Location: LCCOMB_X16_Y5_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][13]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]~feeder_combout\);

-- Location: FF_X16_Y5_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]~q\);

-- Location: LCCOMB_X15_Y6_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][13]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][13]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][13]~feeder_combout\);

-- Location: FF_X15_Y6_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][13]~q\);

-- Location: LCCOMB_X15_Y6_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][14]~feeder_combout\ = \i2s_ports|l_sr_in\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(14),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][14]~feeder_combout\);

-- Location: FF_X15_Y6_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][14]~q\);

-- Location: LCCOMB_X16_Y6_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][14]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][14]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]~feeder_combout\);

-- Location: FF_X16_Y6_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]~q\);

-- Location: LCCOMB_X16_Y6_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][14]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]~feeder_combout\);

-- Location: FF_X16_Y6_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]~q\);

-- Location: LCCOMB_X16_Y6_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][14]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][14]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][14]~feeder_combout\);

-- Location: FF_X16_Y6_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][14]~q\);

-- Location: LCCOMB_X14_Y8_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][15]~feeder_combout\ = \i2s_ports|l_sr_in\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(15),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][15]~feeder_combout\);

-- Location: FF_X14_Y8_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][15]~q\);

-- Location: LCCOMB_X15_Y8_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][15]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][15]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]~feeder_combout\);

-- Location: FF_X15_Y8_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]~q\);

-- Location: LCCOMB_X15_Y8_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][15]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]~feeder_combout\);

-- Location: FF_X15_Y8_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]~q\);

-- Location: LCCOMB_X15_Y8_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][15]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][15]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][15]~feeder_combout\);

-- Location: FF_X15_Y8_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][15]~q\);

-- Location: LCCOMB_X14_Y8_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][16]~feeder_combout\ = \i2s_ports|l_sr_in\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i2s_ports|l_sr_in\(16),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][16]~feeder_combout\);

-- Location: FF_X14_Y8_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][16]~q\);

-- Location: LCCOMB_X14_Y8_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][16]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[3][16]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]~feeder_combout\);

-- Location: FF_X14_Y8_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]~q\);

-- Location: LCCOMB_X14_Y8_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[2][16]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~feeder_combout\);

-- Location: FF_X14_Y8_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~q\);

-- Location: LCCOMB_X14_Y10_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][16]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[1][16]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][16]~feeder_combout\);

-- Location: FF_X14_Y10_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_xIn_0_14|delay_signals[0][16]~q\);

-- Location: M9K_X13_Y8_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_7do3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_in0_m0_wi0_wo0_assign_sel_q_14|delay_signals[0][0]~q\,
	portbre => VCC,
	clk0 => \fir_clk~inputclkctrl_outclk\,
	clr0 => GND,
	portadatain => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr0_dmem|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: DSPMULT_X18_Y8_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAA_bus\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X18_Y8_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => VCC,
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X22_Y9_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(24),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24]~feeder_combout\);

-- Location: FF_X22_Y9_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24));

-- Location: LCCOMB_X19_Y9_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(13),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13]~feeder_combout\);

-- Location: FF_X19_Y9_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13));

-- Location: LCCOMB_X22_Y9_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(12),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]~feeder_combout\);

-- Location: FF_X22_Y9_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12));

-- Location: FF_X19_Y9_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11));

-- Location: LCCOMB_X19_Y9_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(10),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder_combout\);

-- Location: FF_X19_Y9_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10));

-- Location: FF_X22_Y9_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9));

-- Location: FF_X22_Y9_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8));

-- Location: FF_X22_Y9_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7));

-- Location: LCCOMB_X22_Y9_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(23),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder_combout\);

-- Location: FF_X22_Y9_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23));

-- Location: LCCOMB_X22_Y9_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(6),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder_combout\);

-- Location: FF_X22_Y9_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6));

-- Location: LCCOMB_X22_Y9_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(5),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder_combout\);

-- Location: FF_X22_Y9_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5));

-- Location: LCCOMB_X22_Y9_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(22),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22]~feeder_combout\);

-- Location: FF_X22_Y9_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22));

-- Location: FF_X22_Y9_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4));

-- Location: LCCOMB_X22_Y9_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(21),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]~feeder_combout\);

-- Location: FF_X22_Y9_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21));

-- Location: LCCOMB_X19_Y9_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(3),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder_combout\);

-- Location: FF_X19_Y9_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3));

-- Location: LCCOMB_X22_Y9_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(20),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder_combout\);

-- Location: FF_X22_Y9_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20));

-- Location: LCCOMB_X19_Y9_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(2),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder_combout\);

-- Location: FF_X19_Y9_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2));

-- Location: LCCOMB_X22_Y9_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(19),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19]~feeder_combout\);

-- Location: FF_X22_Y9_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19));

-- Location: LCCOMB_X22_Y9_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(18),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]~feeder_combout\);

-- Location: FF_X22_Y9_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18));

-- Location: FF_X22_Y9_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1));

-- Location: FF_X19_Y9_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_component|auto_generated|result\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0));

-- Location: LCCOMB_X22_Y9_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(17),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]~feeder_combout\);

-- Location: FF_X22_Y9_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17));

-- Location: LCCOMB_X23_Y9_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17) $ (VCC))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17) & VCC))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0) & 
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(0),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(17),
	datad => VCC,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\);

-- Location: LCCOMB_X23_Y9_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(18),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(1),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\);

-- Location: LCCOMB_X23_Y9_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(2),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(19),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\);

-- Location: LCCOMB_X23_Y9_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(3),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(20),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\);

-- Location: LCCOMB_X23_Y9_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(4),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(21),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\);

-- Location: LCCOMB_X23_Y9_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(5),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(22),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\);

-- Location: LCCOMB_X23_Y9_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(23),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(6),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\);

-- Location: LCCOMB_X23_Y9_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(7),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\);

-- Location: LCCOMB_X23_Y9_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(8),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\);

-- Location: LCCOMB_X23_Y9_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(9),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\);

-- Location: LCCOMB_X23_Y9_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(10),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\);

-- Location: LCCOMB_X23_Y9_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(11),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\);

-- Location: LCCOMB_X23_Y9_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(12),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\);

-- Location: LCCOMB_X23_Y9_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(13),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\);

-- Location: LCCOMB_X23_Y9_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(14) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\ $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q\(14),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(24),
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43_combout\);

-- Location: FF_X23_Y9_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31));

-- Location: FF_X23_Y9_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30));

-- Location: FF_X23_Y9_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29));

-- Location: FF_X23_Y9_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28));

-- Location: FF_X23_Y9_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27));

-- Location: FF_X23_Y9_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26));

-- Location: FF_X23_Y9_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25));

-- Location: FF_X23_Y9_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24));

-- Location: FF_X23_Y9_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23));

-- Location: FF_X23_Y9_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22));

-- Location: FF_X23_Y9_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21));

-- Location: FF_X23_Y9_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20));

-- Location: FF_X23_Y9_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19));

-- Location: FF_X23_Y9_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18));

-- Location: LCCOMB_X23_Y9_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15_combout\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~feeder_combout\);

-- Location: FF_X23_Y9_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17));

-- Location: LCCOMB_X22_Y6_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(16),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]~feeder_combout\);

-- Location: FF_X22_Y6_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(16));

-- Location: LCCOMB_X23_Y6_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(16),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]~feeder_combout\);

-- Location: FF_X23_Y6_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16));

-- Location: LCCOMB_X23_Y6_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(15),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder_combout\);

-- Location: FF_X23_Y6_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(15));

-- Location: LCCOMB_X26_Y6_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(15),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder_combout\);

-- Location: FF_X26_Y6_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15));

-- Location: LCCOMB_X22_Y6_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(14),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]~feeder_combout\);

-- Location: FF_X22_Y6_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(14));

-- Location: LCCOMB_X26_Y6_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(14),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]~feeder_combout\);

-- Location: FF_X26_Y6_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14));

-- Location: LCCOMB_X22_Y6_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(13),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]~feeder_combout\);

-- Location: FF_X22_Y6_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(13));

-- Location: LCCOMB_X26_Y6_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(13),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder_combout\);

-- Location: FF_X26_Y6_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13));

-- Location: LCCOMB_X26_Y7_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(12),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]~feeder_combout\);

-- Location: FF_X26_Y7_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(12));

-- Location: FF_X26_Y7_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12));

-- Location: LCCOMB_X27_Y8_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(11),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder_combout\);

-- Location: FF_X27_Y8_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(11));

-- Location: LCCOMB_X27_Y7_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(11),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]~feeder_combout\);

-- Location: FF_X27_Y7_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11));

-- Location: FF_X22_Y7_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(10));

-- Location: LCCOMB_X26_Y7_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(10),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder_combout\);

-- Location: FF_X26_Y7_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10));

-- Location: LCCOMB_X22_Y7_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(9),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]~feeder_combout\);

-- Location: FF_X22_Y7_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(9));

-- Location: LCCOMB_X26_Y7_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(9),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]~feeder_combout\);

-- Location: FF_X26_Y7_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9));

-- Location: LCCOMB_X22_Y7_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(8),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder_combout\);

-- Location: FF_X22_Y7_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(8));

-- Location: LCCOMB_X26_Y7_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(8),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]~feeder_combout\);

-- Location: FF_X26_Y7_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8));

-- Location: LCCOMB_X22_Y7_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(7),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7]~feeder_combout\);

-- Location: FF_X22_Y7_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(7));

-- Location: LCCOMB_X26_Y7_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(7),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder_combout\);

-- Location: FF_X26_Y7_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7));

-- Location: LCCOMB_X21_Y7_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(6),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder_combout\);

-- Location: FF_X21_Y7_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(6));

-- Location: LCCOMB_X26_Y7_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(6),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder_combout\);

-- Location: FF_X26_Y7_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6));

-- Location: LCCOMB_X22_Y7_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(5),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]~feeder_combout\);

-- Location: FF_X22_Y7_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(5));

-- Location: FF_X26_Y7_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5));

-- Location: FF_X26_Y8_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(4));

-- Location: FF_X26_Y7_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4));

-- Location: LCCOMB_X22_Y7_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(3),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]~feeder_combout\);

-- Location: FF_X22_Y7_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(3));

-- Location: LCCOMB_X26_Y7_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(3),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]~feeder_combout\);

-- Location: FF_X26_Y7_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3));

-- Location: LCCOMB_X26_Y7_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(2),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]~feeder_combout\);

-- Location: FF_X26_Y7_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(2));

-- Location: LCCOMB_X26_Y7_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(2),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder_combout\);

-- Location: FF_X26_Y7_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2));

-- Location: LCCOMB_X26_Y8_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(1),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]~feeder_combout\);

-- Location: FF_X26_Y8_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(1));

-- Location: FF_X26_Y7_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1));

-- Location: FF_X19_Y8_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_component|auto_generated|result\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(0));

-- Location: LCCOMB_X27_Y7_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q\(0),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder_combout\);

-- Location: FF_X27_Y7_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0));

-- Location: LCCOMB_X27_Y7_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~42_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0) $ (VCC))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0) & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0) & VCC))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0) & 
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0),
	datad => VCC,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~42_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\);

-- Location: LCCOMB_X23_Y3_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ $ (VCC)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\ = CARRY(\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\,
	datad => VCC,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\);

-- Location: LCCOMB_X22_Y3_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~1_combout\ = !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~1_combout\);

-- Location: LCCOMB_X23_Y3_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2_combout\ = (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\ & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\ & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\,
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\,
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2_combout\);

-- Location: LCCOMB_X23_Y3_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\ = (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\ & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\ & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\,
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\,
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\);

-- Location: FF_X26_Y9_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_compute|delay_signals[0][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[3][0]~q\);

-- Location: FF_X26_Y7_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[3][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[2][0]~q\);

-- Location: LCCOMB_X26_Y7_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[2][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]~feeder_combout\);

-- Location: FF_X26_Y7_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]~q\);

-- Location: LCCOMB_X23_Y3_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[1][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X23_Y3_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\);

-- Location: LCCOMB_X22_Y3_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\ = (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\ & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\ & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\,
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\);

-- Location: LCCOMB_X23_Y3_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~3_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2_combout\ & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\ & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~2_combout\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~1_combout\,
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~0_combout\,
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~3_combout\);

-- Location: LCCOMB_X23_Y3_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~4_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~3_combout\) # ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ 
-- & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~3_combout\,
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\,
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~4_combout\);

-- Location: FF_X23_Y3_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\);

-- Location: LCCOMB_X22_Y3_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\ = (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\ & 
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq_eq~q\,
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\);

-- Location: FF_X22_Y3_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~1_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\);

-- Location: LCCOMB_X22_Y3_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~1_cout\ = CARRY(\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~q\,
	datad => VCC,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~1_cout\);

-- Location: LCCOMB_X22_Y3_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~2_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~1_cout\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~1_cout\))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~3\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\ & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~1_cout\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~2_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~3\);

-- Location: FF_X22_Y3_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~2_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]~q\);

-- Location: LCCOMB_X22_Y3_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~4_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\ & ((GND) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~3\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~3\ $ (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~5\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~3\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~4_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~5\);

-- Location: FF_X22_Y3_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~4_combout\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~q\);

-- Location: LCCOMB_X22_Y3_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~6_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~5\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~5\))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~7\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\ & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~5\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~6_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~7\);

-- Location: FF_X23_Y3_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~6_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~q\);

-- Location: LCCOMB_X23_Y3_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\) # (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\);

-- Location: LCCOMB_X22_Y3_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~8_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ & ((GND) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~7\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~7\ $ (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~9\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~7\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~8_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~9\);

-- Location: FF_X23_Y3_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~8_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~q\);

-- Location: LCCOMB_X23_Y3_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & ((GND) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\ $ (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\);

-- Location: LCCOMB_X22_Y3_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~10_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~9\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~9\))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~11\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\ & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~9\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~10_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~11\);

-- Location: FF_X23_Y3_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~10_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~q\);

-- Location: LCCOMB_X23_Y3_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\ & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\ & VCC)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\ & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~2\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\ & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~2\);

-- Location: LCCOMB_X22_Y3_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~12_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\ & ((GND) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~11\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~11\ $ (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~13\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~11\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~12_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~13\);

-- Location: FF_X23_Y3_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~12_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~q\);

-- Location: LCCOMB_X23_Y3_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~1_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\ & ((GND) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~2\))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\ & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~2\ $ (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~2\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~2\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~1_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~2\);

-- Location: LCCOMB_X22_Y3_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~14_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~13\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\ & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~13\))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~15\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\ & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~13\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~14_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~15\);

-- Location: FF_X23_Y3_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~1_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~14_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~q\);

-- Location: LCCOMB_X23_Y3_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~1_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\ & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~2\ & VCC)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\ & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~2\))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~2\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\ & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~2\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~1_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~2\);

-- Location: LCCOMB_X22_Y3_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~16_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\ & ((GND) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~15\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~15\ $ (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~17\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~15\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~16_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~17\);

-- Location: FF_X23_Y3_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~1_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~16_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~q\);

-- Location: LCCOMB_X23_Y3_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~1_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\ & ((GND) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~2\))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\ & 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~2\ $ (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~2\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~2\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~1_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~2\);

-- Location: LCCOMB_X22_Y3_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~18_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~17\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\ & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~17\))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~19\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\ & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~17\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~18_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~19\);

-- Location: FF_X23_Y3_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~1_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~18_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~q\);

-- Location: LCCOMB_X23_Y3_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~1_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\ & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~2\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\ & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~2\) # (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~2\ = CARRY((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~2\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[9]~2\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~1_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~2\);

-- Location: LCCOMB_X22_Y3_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~20_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\ & ((GND) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~19\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~19\ $ (GND)))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~21\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\,
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~19\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~20_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~21\);

-- Location: FF_X23_Y3_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~1_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~20_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~q\);

-- Location: LCCOMB_X23_Y3_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~1_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~2\ $ 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[10]~2\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~1_combout\);

-- Location: LCCOMB_X22_Y3_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~22_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~21\ $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~21\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~22_combout\);

-- Location: FF_X23_Y3_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~1_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|Add4~22_combout\,
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|ALT_INV_u0_m0_wo0_aseq_eq~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\);

-- Location: LCCOMB_X23_Y3_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_16|delay_signals[0][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~feeder_combout\);

-- Location: FF_X23_Y3_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\);

-- Location: FF_X27_Y7_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~42_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(0),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(0));

-- Location: LCCOMB_X27_Y7_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~44_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\ & VCC)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\)))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~45\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[0]~43\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~44_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~45\);

-- Location: FF_X27_Y7_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~44_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(1),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(1));

-- Location: LCCOMB_X27_Y7_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~46_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~45\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~45\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[1]~45\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~46_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\);

-- Location: FF_X27_Y7_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~46_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(2),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(2));

-- Location: LCCOMB_X27_Y7_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~48_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~49\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[2]~47\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~48_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~49\);

-- Location: FF_X27_Y7_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~48_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(3),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(3));

-- Location: LCCOMB_X27_Y7_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~50_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~49\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~49\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[3]~49\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~50_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\);

-- Location: FF_X27_Y7_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~50_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(4),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(4));

-- Location: LCCOMB_X27_Y7_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~52_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\ & VCC)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\)))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~53\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[4]~51\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~52_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~53\);

-- Location: FF_X27_Y7_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~52_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(5),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(5));

-- Location: LCCOMB_X27_Y7_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~54_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~53\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~53\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[5]~53\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~54_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\);

-- Location: FF_X27_Y7_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~54_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(6),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(6));

-- Location: LCCOMB_X27_Y7_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~56_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\ & VCC)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\)))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~57\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[6]~55\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~56_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~57\);

-- Location: FF_X27_Y7_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~56_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(7),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(7));

-- Location: LCCOMB_X27_Y7_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~58_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~57\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~57\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[7]~57\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~58_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\);

-- Location: FF_X27_Y7_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~58_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(8),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(8));

-- Location: LCCOMB_X27_Y7_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~60_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\ & VCC)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\)))) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~61\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[8]~59\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~60_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~61\);

-- Location: FF_X27_Y7_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~60_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(9),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(9));

-- Location: LCCOMB_X27_Y7_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~62_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~61\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~61\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[9]~61\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~62_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\);

-- Location: FF_X27_Y7_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~62_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(10),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(10));

-- Location: LCCOMB_X27_Y7_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~64_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~65\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[10]~63\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~64_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~65\);

-- Location: FF_X27_Y7_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~64_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(11),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(11));

-- Location: LCCOMB_X27_Y7_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~66_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~65\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~65\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~65\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[11]~65\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~66_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\);

-- Location: FF_X27_Y7_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~66_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(12),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(12));

-- Location: LCCOMB_X27_Y6_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~68_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\) 
-- # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~69\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[12]~67\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~68_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~69\);

-- Location: FF_X27_Y6_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~68_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(13),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(13));

-- Location: LCCOMB_X27_Y6_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~70_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~69\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~69\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~69\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[13]~69\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~70_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\);

-- Location: FF_X27_Y6_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~70_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(14),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(14));

-- Location: LCCOMB_X27_Y6_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~72_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\) 
-- # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~73\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[14]~71\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~72_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~73\);

-- Location: FF_X27_Y6_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~72_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(15),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(15));

-- Location: LCCOMB_X27_Y6_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~74_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~73\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~73\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~73\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[15]~73\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~74_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\);

-- Location: FF_X27_Y6_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~74_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(16),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(16));

-- Location: LCCOMB_X27_Y6_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~76_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\) 
-- # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~77\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[16]~75\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~76_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~77\);

-- Location: FF_X27_Y6_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~76_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(17),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(17));

-- Location: LCCOMB_X27_Y6_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~78_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~77\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~77\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~77\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[17]~77\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~78_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\);

-- Location: FF_X27_Y6_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~78_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(18),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18));

-- Location: LCCOMB_X27_Y6_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~80_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~81\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[18]~79\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~80_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~81\);

-- Location: FF_X27_Y6_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~80_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(19),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19));

-- Location: LCCOMB_X27_Y6_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~82_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~81\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~81\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~81\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[19]~81\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~82_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\);

-- Location: FF_X27_Y6_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~82_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(20),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20));

-- Location: LCCOMB_X27_Y6_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~84_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\) 
-- # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~85\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[20]~83\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~84_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~85\);

-- Location: FF_X27_Y6_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~84_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(21),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21));

-- Location: LCCOMB_X27_Y6_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~86_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~85\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~85\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~85\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[21]~85\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~86_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\);

-- Location: FF_X27_Y6_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~86_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(22),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22));

-- Location: LCCOMB_X27_Y6_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~88_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~89\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[22]~87\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~88_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~89\);

-- Location: FF_X27_Y6_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~88_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(23),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23));

-- Location: LCCOMB_X27_Y6_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~90_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~89\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~89\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~89\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[23]~89\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~90_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\);

-- Location: FF_X27_Y6_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~90_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(24),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24));

-- Location: LCCOMB_X27_Y6_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~92_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~93\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[24]~91\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~92_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~93\);

-- Location: FF_X27_Y6_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~92_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(25),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25));

-- Location: LCCOMB_X27_Y6_N26
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~94_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~93\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~93\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~93\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[25]~93\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~94_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\);

-- Location: FF_X27_Y6_N27
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~94_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(26),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26));

-- Location: LCCOMB_X27_Y6_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~96_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\) 
-- # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~97\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[26]~95\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~96_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~97\);

-- Location: FF_X27_Y6_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~96_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(27),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27));

-- Location: LCCOMB_X27_Y6_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~98_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~97\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~97\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~97\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[27]~97\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~98_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\);

-- Location: FF_X27_Y6_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~98_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(28),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28));

-- Location: LCCOMB_X27_Y5_N0
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~100_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\) 
-- # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~101\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[28]~99\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~100_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~101\);

-- Location: FF_X27_Y5_N1
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~100_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(29),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29));

-- Location: LCCOMB_X27_Y5_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~102_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~101\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~101\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~101\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[29]~101\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~102_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\);

-- Location: FF_X27_Y5_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~102_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(30),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30));

-- Location: LCCOMB_X27_Y5_N4
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~104_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~105\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[30]~103\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~104_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~105\);

-- Location: FF_X27_Y5_N5
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~104_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31));

-- Location: LCCOMB_X27_Y5_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~106_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~105\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~105\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~105\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[31]~105\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~106_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\);

-- Location: FF_X27_Y5_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~106_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32));

-- Location: LCCOMB_X27_Y5_N8
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~108_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~109\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[32]~107\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~108_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~109\);

-- Location: FF_X27_Y5_N9
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~108_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33));

-- Location: LCCOMB_X27_Y5_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~110_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~109\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~109\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~109\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[33]~109\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~110_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\);

-- Location: FF_X27_Y5_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~110_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34));

-- Location: LCCOMB_X27_Y5_N12
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~112_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~113\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[34]~111\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~112_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~113\);

-- Location: FF_X27_Y5_N13
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~112_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35));

-- Location: LCCOMB_X27_Y5_N14
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~114_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~113\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~113\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~113\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[35]~113\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~114_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\);

-- Location: FF_X27_Y5_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~114_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36));

-- Location: FF_X28_Y2_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(36),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(18));

-- Location: LCCOMB_X28_Y2_N20
\mux_ports|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux5~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(18)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(18),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(18),
	combout => \mux_ports|Mux5~0_combout\);

-- Location: LCCOMB_X28_Y2_N10
\mux_ports|Mux5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux5~1_combout\ = (\mux_ports|Mux5~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(18),
	datad => \mux_ports|Mux5~0_combout\,
	combout => \mux_ports|Mux5~1_combout\);

-- Location: LCCOMB_X28_Y2_N2
\rec_spi_ports|tx_buf[18]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[18]~21_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux5~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[18]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[18]~21_combout\,
	datad => \mux_ports|Mux5~1_combout\,
	combout => \rec_spi_ports|tx_buf[18]~21_combout\);

-- Location: FF_X28_Y2_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(16));

-- Location: FF_X28_Y2_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(16));

-- Location: FF_X28_Y2_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(34),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(16));

-- Location: LCCOMB_X28_Y2_N16
\mux_ports|Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux7~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(16)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(16),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(16),
	combout => \mux_ports|Mux7~0_combout\);

-- Location: LCCOMB_X28_Y2_N18
\mux_ports|Mux7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux7~1_combout\ = (\mux_ports|Mux7~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(16),
	datad => \mux_ports|Mux7~0_combout\,
	combout => \mux_ports|Mux7~1_combout\);

-- Location: LCCOMB_X28_Y2_N22
\rec_spi_ports|tx_buf[16]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[16]~29_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux7~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[16]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[16]~29_combout\,
	datab => \rec_ss_n~input_o\,
	datad => \mux_ports|Mux7~1_combout\,
	combout => \rec_spi_ports|tx_buf[16]~29_combout\);

-- Location: FF_X26_Y3_N5
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(14));

-- Location: FF_X26_Y3_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(14));

-- Location: LCCOMB_X26_Y3_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[14]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(32),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[14]~feeder_combout\);

-- Location: FF_X26_Y3_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(14));

-- Location: LCCOMB_X26_Y3_N18
\mux_ports|Mux9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux9~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(14)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(14),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(14),
	combout => \mux_ports|Mux9~0_combout\);

-- Location: LCCOMB_X26_Y3_N4
\mux_ports|Mux9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux9~1_combout\ = (\mux_ports|Mux9~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(14),
	datad => \mux_ports|Mux9~0_combout\,
	combout => \mux_ports|Mux9~1_combout\);

-- Location: LCCOMB_X26_Y3_N2
\rec_spi_ports|tx_buf[14]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[14]~37_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux9~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[14]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|tx_buf[14]~37_combout\,
	datac => \mux_ports|Mux9~1_combout\,
	datad => \rec_ss_n~input_o\,
	combout => \rec_spi_ports|tx_buf[14]~37_combout\);

-- Location: FF_X27_Y4_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(13));

-- Location: FF_X27_Y4_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(13));

-- Location: FF_X27_Y4_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(13));

-- Location: LCCOMB_X27_Y4_N12
\mux_ports|Mux10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux10~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(13)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(13),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(13),
	combout => \mux_ports|Mux10~0_combout\);

-- Location: LCCOMB_X27_Y4_N18
\mux_ports|Mux10~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux10~1_combout\ = (\mux_ports|Mux10~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(13),
	datad => \mux_ports|Mux10~0_combout\,
	combout => \mux_ports|Mux10~1_combout\);

-- Location: LCCOMB_X27_Y4_N26
\rec_spi_ports|tx_buf[13]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[13]~41_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux10~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[13]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[13]~41_combout\,
	datad => \mux_ports|Mux10~1_combout\,
	combout => \rec_spi_ports|tx_buf[13]~41_combout\);

-- Location: FF_X27_Y4_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(12));

-- Location: FF_X27_Y4_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(12));

-- Location: LCCOMB_X27_Y4_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[12]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(30),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[12]~feeder_combout\);

-- Location: FF_X27_Y4_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(12));

-- Location: LCCOMB_X27_Y4_N2
\mux_ports|Mux11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux11~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(12)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(12),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(12),
	combout => \mux_ports|Mux11~0_combout\);

-- Location: LCCOMB_X27_Y4_N0
\mux_ports|Mux11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux11~1_combout\ = (\mux_ports|Mux11~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(12),
	datad => \mux_ports|Mux11~0_combout\,
	combout => \mux_ports|Mux11~1_combout\);

-- Location: LCCOMB_X27_Y4_N4
\rec_spi_ports|tx_buf[12]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[12]~45_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux11~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[12]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[12]~45_combout\,
	datad => \mux_ports|Mux11~1_combout\,
	combout => \rec_spi_ports|tx_buf[12]~45_combout\);

-- Location: FF_X26_Y2_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(10));

-- Location: FF_X26_Y2_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(10));

-- Location: FF_X26_Y2_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(10));

-- Location: LCCOMB_X26_Y2_N10
\mux_ports|Mux13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux13~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(10)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add1~q\,
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(10),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(10),
	combout => \mux_ports|Mux13~0_combout\);

-- Location: LCCOMB_X26_Y2_N28
\mux_ports|Mux13~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux13~1_combout\ = (\mux_ports|Mux13~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(10),
	datad => \mux_ports|Mux13~0_combout\,
	combout => \mux_ports|Mux13~1_combout\);

-- Location: LCCOMB_X26_Y2_N24
\rec_spi_ports|tx_buf[10]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[10]~53_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux13~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[10]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[10]~53_combout\,
	datad => \mux_ports|Mux13~1_combout\,
	combout => \rec_spi_ports|tx_buf[10]~53_combout\);

-- Location: FF_X26_Y2_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(9));

-- Location: LCCOMB_X26_Y2_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[9]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[9]~feeder_combout\);

-- Location: FF_X26_Y2_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(9));

-- Location: FF_X26_Y2_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(9));

-- Location: LCCOMB_X26_Y2_N16
\mux_ports|Mux14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux14~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(9))) # (!\rec_spi_ports|ch_add1~q\ & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(9),
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(9),
	datad => \rec_spi_ports|ch_add1~q\,
	combout => \mux_ports|Mux14~0_combout\);

-- Location: LCCOMB_X26_Y2_N18
\mux_ports|Mux14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux14~1_combout\ = (\mux_ports|Mux14~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(9),
	datad => \mux_ports|Mux14~0_combout\,
	combout => \mux_ports|Mux14~1_combout\);

-- Location: LCCOMB_X26_Y2_N8
\rec_spi_ports|tx_buf[9]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[9]~57_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux14~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[9]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|tx_buf[9]~57_combout\,
	datac => \rec_ss_n~input_o\,
	datad => \mux_ports|Mux14~1_combout\,
	combout => \rec_spi_ports|tx_buf[9]~57_combout\);

-- Location: FF_X28_Y3_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(7));

-- Location: FF_X28_Y3_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(7));

-- Location: LCCOMB_X28_Y3_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[7]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(25),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[7]~feeder_combout\);

-- Location: FF_X28_Y3_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(7));

-- Location: LCCOMB_X28_Y3_N16
\mux_ports|Mux16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux16~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(7)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add1~q\,
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(7),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(7),
	combout => \mux_ports|Mux16~0_combout\);

-- Location: LCCOMB_X28_Y3_N2
\mux_ports|Mux16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux16~1_combout\ = (\mux_ports|Mux16~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(7),
	datad => \mux_ports|Mux16~0_combout\,
	combout => \mux_ports|Mux16~1_combout\);

-- Location: LCCOMB_X28_Y3_N18
\rec_spi_ports|tx_buf[7]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[7]~65_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux16~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[7]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|tx_buf[7]~65_combout\,
	datac => \rec_ss_n~input_o\,
	datad => \mux_ports|Mux16~1_combout\,
	combout => \rec_spi_ports|tx_buf[7]~65_combout\);

-- Location: FF_X28_Y3_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(6));

-- Location: FF_X28_Y3_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(6));

-- Location: LCCOMB_X28_Y3_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[6]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(24),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[6]~feeder_combout\);

-- Location: FF_X28_Y3_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(6));

-- Location: LCCOMB_X28_Y3_N10
\mux_ports|Mux17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux17~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(6)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add1~q\,
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(6),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(6),
	combout => \mux_ports|Mux17~0_combout\);

-- Location: LCCOMB_X28_Y3_N28
\mux_ports|Mux17~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux17~1_combout\ = (\mux_ports|Mux17~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(6),
	datad => \mux_ports|Mux17~0_combout\,
	combout => \mux_ports|Mux17~1_combout\);

-- Location: LCCOMB_X28_Y3_N12
\rec_spi_ports|tx_buf[6]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[6]~69_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux17~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[6]~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[6]~69_combout\,
	datac => \rec_ss_n~input_o\,
	datad => \mux_ports|Mux17~1_combout\,
	combout => \rec_spi_ports|tx_buf[6]~69_combout\);

-- Location: FF_X28_Y3_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(5));

-- Location: FF_X27_Y3_N3
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(5));

-- Location: LCCOMB_X27_Y3_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[5]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(23),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[5]~feeder_combout\);

-- Location: FF_X27_Y3_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(5));

-- Location: LCCOMB_X27_Y3_N2
\mux_ports|Mux18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux18~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(5)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(5),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(5),
	combout => \mux_ports|Mux18~0_combout\);

-- Location: LCCOMB_X28_Y3_N24
\mux_ports|Mux18~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux18~1_combout\ = (\mux_ports|Mux18~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(5),
	datad => \mux_ports|Mux18~0_combout\,
	combout => \mux_ports|Mux18~1_combout\);

-- Location: LCCOMB_X28_Y3_N22
\rec_spi_ports|tx_buf[5]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[5]~73_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux18~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[5]~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[5]~73_combout\,
	datad => \mux_ports|Mux18~1_combout\,
	combout => \rec_spi_ports|tx_buf[5]~73_combout\);

-- Location: FF_X29_Y3_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(4));

-- Location: FF_X29_Y3_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(4));

-- Location: LCCOMB_X29_Y3_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[4]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(22),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[4]~feeder_combout\);

-- Location: FF_X29_Y3_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(4));

-- Location: LCCOMB_X29_Y3_N16
\mux_ports|Mux19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux19~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(4)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(4),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(4),
	combout => \mux_ports|Mux19~0_combout\);

-- Location: LCCOMB_X29_Y3_N18
\mux_ports|Mux19~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux19~1_combout\ = (\mux_ports|Mux19~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(4),
	datad => \mux_ports|Mux19~0_combout\,
	combout => \mux_ports|Mux19~1_combout\);

-- Location: LCCOMB_X29_Y3_N22
\rec_spi_ports|tx_buf[4]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[4]~77_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux19~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[4]~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[4]~77_combout\,
	datad => \mux_ports|Mux19~1_combout\,
	combout => \rec_spi_ports|tx_buf[4]~77_combout\);

-- Location: FF_X29_Y3_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(3));

-- Location: FF_X29_Y3_N11
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(3));

-- Location: LCCOMB_X29_Y3_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[3]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(21),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[3]~feeder_combout\);

-- Location: FF_X29_Y3_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(3));

-- Location: LCCOMB_X29_Y3_N10
\mux_ports|Mux20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux20~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(3)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(3),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(3),
	combout => \mux_ports|Mux20~0_combout\);

-- Location: LCCOMB_X29_Y3_N0
\mux_ports|Mux20~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux20~1_combout\ = (\mux_ports|Mux20~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(3),
	datad => \mux_ports|Mux20~0_combout\,
	combout => \mux_ports|Mux20~1_combout\);

-- Location: LCCOMB_X29_Y3_N12
\rec_spi_ports|tx_buf[3]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[3]~81_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux20~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[3]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[3]~81_combout\,
	datab => \rec_ss_n~input_o\,
	datad => \mux_ports|Mux20~1_combout\,
	combout => \rec_spi_ports|tx_buf[3]~81_combout\);

-- Location: FF_X28_Y4_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(1));

-- Location: LCCOMB_X28_Y4_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[1]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[1]~feeder_combout\);

-- Location: FF_X28_Y4_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(1));

-- Location: FF_X28_Y4_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(1));

-- Location: LCCOMB_X28_Y4_N12
\mux_ports|Mux22~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux22~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(1))) # (!\rec_spi_ports|ch_add1~q\ & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add1~q\,
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(1),
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(1),
	datad => \rec_spi_ports|ch_add2~q\,
	combout => \mux_ports|Mux22~0_combout\);

-- Location: LCCOMB_X28_Y4_N10
\mux_ports|Mux22~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux22~1_combout\ = (\mux_ports|Mux22~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(1),
	datad => \mux_ports|Mux22~0_combout\,
	combout => \mux_ports|Mux22~1_combout\);

-- Location: LCCOMB_X28_Y4_N20
\rec_spi_ports|tx_buf[1]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[1]~89_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux22~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[1]~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|tx_buf[1]~89_combout\,
	datac => \rec_ss_n~input_o\,
	datad => \mux_ports|Mux22~1_combout\,
	combout => \rec_spi_ports|tx_buf[1]~89_combout\);

-- Location: FF_X28_Y4_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(0));

-- Location: FF_X28_Y4_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(0));

-- Location: LCCOMB_X28_Y4_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(18),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[0]~feeder_combout\);

-- Location: FF_X28_Y4_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(0));

-- Location: LCCOMB_X28_Y4_N24
\mux_ports|Mux23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux23~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(0)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add1~q\,
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(0),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(0),
	combout => \mux_ports|Mux23~0_combout\);

-- Location: LCCOMB_X28_Y4_N2
\mux_ports|Mux23~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux23~1_combout\ = (\mux_ports|Mux23~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(0),
	datad => \mux_ports|Mux23~0_combout\,
	combout => \mux_ports|Mux23~1_combout\);

-- Location: LCCOMB_X28_Y4_N30
\rec_spi_ports|tx_buf[0]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[0]~93_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux23~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[0]~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[0]~93_combout\,
	datad => \mux_ports|Mux23~1_combout\,
	combout => \rec_spi_ports|tx_buf[0]~93_combout\);

-- Location: LCCOMB_X24_Y3_N8
\rec_spi_ports|tx_buf[0]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[0]~95_combout\ = \rec_spi_ports|tx_buf[0]~93_combout\ $ (\rec_spi_ports|tx_buf[23]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[0]~93_combout\,
	datad => \rec_spi_ports|tx_buf[23]~2_combout\,
	combout => \rec_spi_ports|tx_buf[0]~95_combout\);

-- Location: LCCOMB_X28_Y1_N24
\rec_spi_ports|rd_add~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rd_add~0_combout\ = (\rec_spi_ports|bit_cnt\(2) & ((\rec_mosi~input_o\))) # (!\rec_spi_ports|bit_cnt\(2) & (\rec_spi_ports|rd_add~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rd_add~q\,
	datab => \rec_mosi~input_o\,
	datad => \rec_spi_ports|bit_cnt\(2),
	combout => \rec_spi_ports|rd_add~0_combout\);

-- Location: LCCOMB_X27_Y3_N20
\rec_spi_ports|rd_add~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rd_add~feeder_combout\ = \rec_spi_ports|rd_add~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|rd_add~0_combout\,
	combout => \rec_spi_ports|rd_add~feeder_combout\);

-- Location: FF_X27_Y3_N21
\rec_spi_ports|rd_add\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rd_add~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rd_add~q\);

-- Location: FF_X28_Y1_N13
\rec_spi_ports|bit_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(4),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(5));

-- Location: LCCOMB_X28_Y1_N14
\rec_spi_ports|bit_cnt[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[6]~feeder_combout\ = \rec_spi_ports|bit_cnt\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|bit_cnt\(5),
	combout => \rec_spi_ports|bit_cnt[6]~feeder_combout\);

-- Location: FF_X28_Y1_N15
\rec_spi_ports|bit_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[6]~feeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(6));

-- Location: FF_X28_Y1_N11
\rec_spi_ports|bit_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(6),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(7));

-- Location: FF_X27_Y1_N19
\rec_spi_ports|bit_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(7),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(8));

-- Location: FF_X27_Y1_N27
\rec_spi_ports|bit_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(8),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(9));

-- Location: FF_X27_Y1_N9
\rec_spi_ports|bit_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(9),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(10));

-- Location: FF_X27_Y1_N25
\rec_spi_ports|bit_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(10),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(11));

-- Location: LCCOMB_X29_Y2_N0
\rec_spi_ports|bit_cnt[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[12]~feeder_combout\ = \rec_spi_ports|bit_cnt\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|bit_cnt\(11),
	combout => \rec_spi_ports|bit_cnt[12]~feeder_combout\);

-- Location: FF_X29_Y2_N1
\rec_spi_ports|bit_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[12]~feeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(12));

-- Location: LCCOMB_X29_Y2_N30
\rec_spi_ports|bit_cnt[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[13]~feeder_combout\ = \rec_spi_ports|bit_cnt\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|bit_cnt\(12),
	combout => \rec_spi_ports|bit_cnt[13]~feeder_combout\);

-- Location: FF_X29_Y2_N31
\rec_spi_ports|bit_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[13]~feeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(13));

-- Location: FF_X29_Y2_N25
\rec_spi_ports|bit_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(13),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(14));

-- Location: LCCOMB_X29_Y2_N26
\rec_spi_ports|bit_cnt[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[15]~feeder_combout\ = \rec_spi_ports|bit_cnt\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|bit_cnt\(14),
	combout => \rec_spi_ports|bit_cnt[15]~feeder_combout\);

-- Location: FF_X29_Y2_N27
\rec_spi_ports|bit_cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[15]~feeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(15));

-- Location: FF_X29_Y2_N21
\rec_spi_ports|bit_cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(15),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(16));

-- Location: FF_X29_Y1_N31
\rec_spi_ports|bit_cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(16),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(17));

-- Location: FF_X29_Y1_N21
\rec_spi_ports|bit_cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(17),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(18));

-- Location: FF_X29_Y1_N25
\rec_spi_ports|bit_cnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(18),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(19));

-- Location: LCCOMB_X29_Y1_N14
\rec_spi_ports|bit_cnt[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[20]~feeder_combout\ = \rec_spi_ports|bit_cnt\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|bit_cnt\(19),
	combout => \rec_spi_ports|bit_cnt[20]~feeder_combout\);

-- Location: FF_X29_Y1_N15
\rec_spi_ports|bit_cnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[20]~feeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(20));

-- Location: FF_X29_Y1_N19
\rec_spi_ports|bit_cnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(20),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(21));

-- Location: FF_X29_Y1_N3
\rec_spi_ports|bit_cnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(21),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(22));

-- Location: FF_X29_Y1_N13
\rec_spi_ports|bit_cnt[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(22),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(23));

-- Location: LCCOMB_X29_Y1_N10
\rec_spi_ports|bit_cnt[24]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[24]~feeder_combout\ = \rec_spi_ports|bit_cnt\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|bit_cnt\(23),
	combout => \rec_spi_ports|bit_cnt[24]~feeder_combout\);

-- Location: FF_X29_Y1_N11
\rec_spi_ports|bit_cnt[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[24]~feeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(24));

-- Location: LCCOMB_X29_Y1_N22
\rec_spi_ports|bit_cnt[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[25]~feeder_combout\ = \rec_spi_ports|bit_cnt\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|bit_cnt\(24),
	combout => \rec_spi_ports|bit_cnt[25]~feeder_combout\);

-- Location: FF_X29_Y1_N23
\rec_spi_ports|bit_cnt[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[25]~feeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(25));

-- Location: LCCOMB_X29_Y1_N8
\rec_spi_ports|bit_cnt[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|bit_cnt[26]~feeder_combout\ = \rec_spi_ports|bit_cnt\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|bit_cnt\(25),
	combout => \rec_spi_ports|bit_cnt[26]~feeder_combout\);

-- Location: FF_X29_Y1_N9
\rec_spi_ports|bit_cnt[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|bit_cnt[26]~feeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(26));

-- Location: FF_X28_Y1_N3
\rec_spi_ports|bit_cnt[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(26),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(27));

-- Location: FF_X27_Y1_N23
\rec_spi_ports|bit_cnt[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(27),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(28));

-- Location: FF_X27_Y1_N31
\rec_spi_ports|bit_cnt[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(28),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(29));

-- Location: FF_X27_Y1_N5
\rec_spi_ports|bit_cnt[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(29),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(30));

-- Location: FF_X27_Y1_N15
\rec_spi_ports|bit_cnt[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(30),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(31));

-- Location: FF_X27_Y1_N21
\rec_spi_ports|bit_cnt[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	asdata => \rec_spi_ports|bit_cnt\(31),
	clrn => \ALT_INV_rec_ss_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|bit_cnt\(32));

-- Location: LCCOMB_X28_Y1_N12
\rec_spi_ports|process_1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|process_1~6_combout\ = (!\rec_spi_ports|bit_cnt\(7) & (!\rec_spi_ports|bit_cnt\(6) & (!\rec_spi_ports|bit_cnt\(5) & !\rec_spi_ports|bit_cnt\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(7),
	datab => \rec_spi_ports|bit_cnt\(6),
	datac => \rec_spi_ports|bit_cnt\(5),
	datad => \rec_spi_ports|bit_cnt\(32),
	combout => \rec_spi_ports|process_1~6_combout\);

-- Location: LCCOMB_X28_Y1_N0
\rec_spi_ports|process_1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|process_1~7_combout\ = (!\rec_spi_ports|bit_cnt\(4) & (!\rec_spi_ports|bit_cnt\(2) & (!\rec_spi_ports|bit_cnt\(3) & \rec_spi_ports|bit_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(4),
	datab => \rec_spi_ports|bit_cnt\(2),
	datac => \rec_spi_ports|bit_cnt\(3),
	datad => \rec_spi_ports|bit_cnt\(1),
	combout => \rec_spi_ports|process_1~7_combout\);

-- Location: LCCOMB_X27_Y3_N16
\rec_spi_ports|process_1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|process_1~8_combout\ = (!\rec_spi_ports|rd_add~q\ & (\rec_spi_ports|process_1~6_combout\ & \rec_spi_ports|process_1~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rd_add~q\,
	datab => \rec_spi_ports|process_1~6_combout\,
	datad => \rec_spi_ports|process_1~7_combout\,
	combout => \rec_spi_ports|process_1~8_combout\);

-- Location: FF_X24_Y3_N9
\rec_spi_ports|tx_buf[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[0]~95_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[0]~_emulated_q\);

-- Location: LCCOMB_X28_Y4_N4
\rec_spi_ports|tx_buf[0]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[0]~94_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux23~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[0]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[0]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[0]~_emulated_q\,
	datac => \rec_spi_ports|tx_buf[0]~93_combout\,
	datad => \mux_ports|Mux23~1_combout\,
	combout => \rec_spi_ports|tx_buf[0]~94_combout\);

-- Location: LCCOMB_X28_Y4_N26
\rec_spi_ports|tx_buf[1]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[1]~91_combout\ = \rec_spi_ports|tx_buf[0]~94_combout\ $ (\rec_spi_ports|tx_buf[1]~89_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[0]~94_combout\,
	datad => \rec_spi_ports|tx_buf[1]~89_combout\,
	combout => \rec_spi_ports|tx_buf[1]~91_combout\);

-- Location: FF_X28_Y4_N27
\rec_spi_ports|tx_buf[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[1]~91_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[1]~_emulated_q\);

-- Location: LCCOMB_X28_Y4_N8
\rec_spi_ports|tx_buf[1]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[1]~90_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux22~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[1]~89_combout\ $ ((\rec_spi_ports|tx_buf[1]~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[1]~89_combout\,
	datac => \rec_spi_ports|tx_buf[1]~_emulated_q\,
	datad => \mux_ports|Mux22~1_combout\,
	combout => \rec_spi_ports|tx_buf[1]~90_combout\);

-- Location: FF_X29_Y3_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(2));

-- Location: FF_X26_Y3_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(2));

-- Location: LCCOMB_X26_Y3_N10
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[2]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(20),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[2]~feeder_combout\);

-- Location: FF_X26_Y3_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(2));

-- Location: LCCOMB_X26_Y3_N24
\mux_ports|Mux21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux21~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(2)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(2),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(2),
	combout => \mux_ports|Mux21~0_combout\);

-- Location: LCCOMB_X29_Y3_N24
\mux_ports|Mux21~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux21~1_combout\ = (\mux_ports|Mux21~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(2),
	datad => \mux_ports|Mux21~0_combout\,
	combout => \mux_ports|Mux21~1_combout\);

-- Location: LCCOMB_X29_Y3_N2
\rec_spi_ports|tx_buf[2]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[2]~85_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux21~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[2]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[2]~85_combout\,
	datad => \mux_ports|Mux21~1_combout\,
	combout => \rec_spi_ports|tx_buf[2]~85_combout\);

-- Location: LCCOMB_X28_Y4_N28
\rec_spi_ports|tx_buf[2]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[2]~87_combout\ = \rec_spi_ports|tx_buf[1]~90_combout\ $ (\rec_spi_ports|tx_buf[2]~85_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[1]~90_combout\,
	datad => \rec_spi_ports|tx_buf[2]~85_combout\,
	combout => \rec_spi_ports|tx_buf[2]~87_combout\);

-- Location: FF_X28_Y4_N29
\rec_spi_ports|tx_buf[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[2]~87_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[2]~_emulated_q\);

-- Location: LCCOMB_X29_Y3_N26
\rec_spi_ports|tx_buf[2]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[2]~86_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux21~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[2]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[2]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[2]~_emulated_q\,
	datab => \rec_spi_ports|tx_buf[2]~85_combout\,
	datac => \rec_ss_n~input_o\,
	datad => \mux_ports|Mux21~1_combout\,
	combout => \rec_spi_ports|tx_buf[2]~86_combout\);

-- Location: LCCOMB_X29_Y3_N4
\rec_spi_ports|tx_buf[3]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[3]~83_combout\ = \rec_spi_ports|tx_buf[2]~86_combout\ $ (\rec_spi_ports|tx_buf[3]~81_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[2]~86_combout\,
	datad => \rec_spi_ports|tx_buf[3]~81_combout\,
	combout => \rec_spi_ports|tx_buf[3]~83_combout\);

-- Location: FF_X29_Y3_N5
\rec_spi_ports|tx_buf[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[3]~83_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[3]~_emulated_q\);

-- Location: LCCOMB_X29_Y3_N14
\rec_spi_ports|tx_buf[3]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[3]~82_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux20~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[3]~81_combout\ $ ((\rec_spi_ports|tx_buf[3]~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[3]~81_combout\,
	datab => \rec_spi_ports|tx_buf[3]~_emulated_q\,
	datac => \rec_ss_n~input_o\,
	datad => \mux_ports|Mux20~1_combout\,
	combout => \rec_spi_ports|tx_buf[3]~82_combout\);

-- Location: LCCOMB_X29_Y3_N30
\rec_spi_ports|tx_buf[4]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[4]~79_combout\ = \rec_spi_ports|tx_buf[4]~77_combout\ $ (\rec_spi_ports|tx_buf[3]~82_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[4]~77_combout\,
	datad => \rec_spi_ports|tx_buf[3]~82_combout\,
	combout => \rec_spi_ports|tx_buf[4]~79_combout\);

-- Location: FF_X29_Y3_N31
\rec_spi_ports|tx_buf[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[4]~79_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[4]~_emulated_q\);

-- Location: LCCOMB_X29_Y3_N8
\rec_spi_ports|tx_buf[4]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[4]~78_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux19~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[4]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[4]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[4]~_emulated_q\,
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[4]~77_combout\,
	datad => \mux_ports|Mux19~1_combout\,
	combout => \rec_spi_ports|tx_buf[4]~78_combout\);

-- Location: LCCOMB_X29_Y3_N20
\rec_spi_ports|tx_buf[5]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[5]~75_combout\ = \rec_spi_ports|tx_buf[5]~73_combout\ $ (\rec_spi_ports|tx_buf[4]~78_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|tx_buf[5]~73_combout\,
	datad => \rec_spi_ports|tx_buf[4]~78_combout\,
	combout => \rec_spi_ports|tx_buf[5]~75_combout\);

-- Location: FF_X29_Y3_N21
\rec_spi_ports|tx_buf[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[5]~75_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[5]~_emulated_q\);

-- Location: LCCOMB_X28_Y3_N26
\rec_spi_ports|tx_buf[5]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[5]~74_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux18~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[5]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[5]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[5]~_emulated_q\,
	datac => \rec_spi_ports|tx_buf[5]~73_combout\,
	datad => \mux_ports|Mux18~1_combout\,
	combout => \rec_spi_ports|tx_buf[5]~74_combout\);

-- Location: LCCOMB_X28_Y3_N0
\rec_spi_ports|tx_buf[6]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[6]~71_combout\ = \rec_spi_ports|tx_buf[6]~69_combout\ $ (\rec_spi_ports|tx_buf[5]~74_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[6]~69_combout\,
	datad => \rec_spi_ports|tx_buf[5]~74_combout\,
	combout => \rec_spi_ports|tx_buf[6]~71_combout\);

-- Location: FF_X28_Y3_N1
\rec_spi_ports|tx_buf[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[6]~71_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[6]~_emulated_q\);

-- Location: LCCOMB_X28_Y3_N30
\rec_spi_ports|tx_buf[6]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[6]~70_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux17~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[6]~69_combout\ $ ((\rec_spi_ports|tx_buf[6]~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[6]~69_combout\,
	datab => \rec_spi_ports|tx_buf[6]~_emulated_q\,
	datac => \rec_ss_n~input_o\,
	datad => \mux_ports|Mux17~1_combout\,
	combout => \rec_spi_ports|tx_buf[6]~70_combout\);

-- Location: LCCOMB_X28_Y3_N14
\rec_spi_ports|tx_buf[7]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[7]~67_combout\ = \rec_spi_ports|tx_buf[6]~70_combout\ $ (\rec_spi_ports|tx_buf[7]~65_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[6]~70_combout\,
	datad => \rec_spi_ports|tx_buf[7]~65_combout\,
	combout => \rec_spi_ports|tx_buf[7]~67_combout\);

-- Location: FF_X28_Y3_N15
\rec_spi_ports|tx_buf[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[7]~67_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[7]~_emulated_q\);

-- Location: LCCOMB_X28_Y3_N4
\rec_spi_ports|tx_buf[7]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[7]~66_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux16~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[7]~65_combout\ $ ((\rec_spi_ports|tx_buf[7]~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[7]~65_combout\,
	datac => \rec_spi_ports|tx_buf[7]~_emulated_q\,
	datad => \mux_ports|Mux16~1_combout\,
	combout => \rec_spi_ports|tx_buf[7]~66_combout\);

-- Location: FF_X26_Y2_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(8));

-- Location: FF_X26_Y2_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(8));

-- Location: LCCOMB_X26_Y2_N6
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[8]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(26),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[8]~feeder_combout\);

-- Location: FF_X26_Y2_N7
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(8));

-- Location: LCCOMB_X26_Y2_N12
\mux_ports|Mux15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux15~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(8)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add1~q\,
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(8),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(8),
	combout => \mux_ports|Mux15~0_combout\);

-- Location: LCCOMB_X26_Y2_N2
\mux_ports|Mux15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux15~1_combout\ = (\mux_ports|Mux15~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(8),
	datad => \mux_ports|Mux15~0_combout\,
	combout => \mux_ports|Mux15~1_combout\);

-- Location: LCCOMB_X26_Y2_N30
\rec_spi_ports|tx_buf[8]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[8]~61_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux15~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[8]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[8]~61_combout\,
	datac => \rec_ss_n~input_o\,
	datad => \mux_ports|Mux15~1_combout\,
	combout => \rec_spi_ports|tx_buf[8]~61_combout\);

-- Location: LCCOMB_X28_Y3_N8
\rec_spi_ports|tx_buf[8]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[8]~63_combout\ = \rec_spi_ports|tx_buf[7]~66_combout\ $ (\rec_spi_ports|tx_buf[8]~61_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|tx_buf[7]~66_combout\,
	datad => \rec_spi_ports|tx_buf[8]~61_combout\,
	combout => \rec_spi_ports|tx_buf[8]~63_combout\);

-- Location: FF_X28_Y3_N9
\rec_spi_ports|tx_buf[8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[8]~63_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[8]~_emulated_q\);

-- Location: LCCOMB_X26_Y2_N4
\rec_spi_ports|tx_buf[8]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[8]~62_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux15~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[8]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[8]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[8]~_emulated_q\,
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[8]~61_combout\,
	datad => \mux_ports|Mux15~1_combout\,
	combout => \rec_spi_ports|tx_buf[8]~62_combout\);

-- Location: LCCOMB_X26_Y2_N26
\rec_spi_ports|tx_buf[9]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[9]~59_combout\ = \rec_spi_ports|tx_buf[9]~57_combout\ $ (\rec_spi_ports|tx_buf[8]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[9]~57_combout\,
	datad => \rec_spi_ports|tx_buf[8]~62_combout\,
	combout => \rec_spi_ports|tx_buf[9]~59_combout\);

-- Location: FF_X26_Y2_N27
\rec_spi_ports|tx_buf[9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[9]~59_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[9]~_emulated_q\);

-- Location: LCCOMB_X26_Y2_N20
\rec_spi_ports|tx_buf[9]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[9]~58_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux14~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[9]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[9]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[9]~_emulated_q\,
	datac => \rec_spi_ports|tx_buf[9]~57_combout\,
	datad => \mux_ports|Mux14~1_combout\,
	combout => \rec_spi_ports|tx_buf[9]~58_combout\);

-- Location: LCCOMB_X27_Y2_N14
\rec_spi_ports|tx_buf[10]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[10]~55_combout\ = \rec_spi_ports|tx_buf[10]~53_combout\ $ (\rec_spi_ports|tx_buf[9]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[10]~53_combout\,
	datad => \rec_spi_ports|tx_buf[9]~58_combout\,
	combout => \rec_spi_ports|tx_buf[10]~55_combout\);

-- Location: FF_X27_Y2_N15
\rec_spi_ports|tx_buf[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[10]~55_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[10]~_emulated_q\);

-- Location: LCCOMB_X26_Y2_N14
\rec_spi_ports|tx_buf[10]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[10]~54_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux13~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[10]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[10]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[10]~_emulated_q\,
	datac => \rec_spi_ports|tx_buf[10]~53_combout\,
	datad => \mux_ports|Mux13~1_combout\,
	combout => \rec_spi_ports|tx_buf[10]~54_combout\);

-- Location: FF_X27_Y4_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(11));

-- Location: FF_X28_Y4_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(11));

-- Location: FF_X28_Y4_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(11));

-- Location: LCCOMB_X28_Y4_N22
\mux_ports|Mux12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux12~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(11)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(11),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(11),
	combout => \mux_ports|Mux12~0_combout\);

-- Location: LCCOMB_X27_Y4_N16
\mux_ports|Mux12~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux12~1_combout\ = (\mux_ports|Mux12~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(11),
	datad => \mux_ports|Mux12~0_combout\,
	combout => \mux_ports|Mux12~1_combout\);

-- Location: LCCOMB_X27_Y4_N22
\rec_spi_ports|tx_buf[11]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[11]~49_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux12~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[11]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[11]~49_combout\,
	datad => \mux_ports|Mux12~1_combout\,
	combout => \rec_spi_ports|tx_buf[11]~49_combout\);

-- Location: LCCOMB_X26_Y2_N0
\rec_spi_ports|tx_buf[11]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[11]~51_combout\ = \rec_spi_ports|tx_buf[10]~54_combout\ $ (\rec_spi_ports|tx_buf[11]~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|tx_buf[10]~54_combout\,
	datad => \rec_spi_ports|tx_buf[11]~49_combout\,
	combout => \rec_spi_ports|tx_buf[11]~51_combout\);

-- Location: FF_X26_Y2_N1
\rec_spi_ports|tx_buf[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[11]~51_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[11]~_emulated_q\);

-- Location: LCCOMB_X27_Y4_N10
\rec_spi_ports|tx_buf[11]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[11]~50_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux12~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[11]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[11]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[11]~_emulated_q\,
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[11]~49_combout\,
	datad => \mux_ports|Mux12~1_combout\,
	combout => \rec_spi_ports|tx_buf[11]~50_combout\);

-- Location: LCCOMB_X27_Y4_N24
\rec_spi_ports|tx_buf[12]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[12]~47_combout\ = \rec_spi_ports|tx_buf[12]~45_combout\ $ (\rec_spi_ports|tx_buf[11]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[12]~45_combout\,
	datad => \rec_spi_ports|tx_buf[11]~50_combout\,
	combout => \rec_spi_ports|tx_buf[12]~47_combout\);

-- Location: FF_X27_Y4_N25
\rec_spi_ports|tx_buf[12]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[12]~47_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[12]~_emulated_q\);

-- Location: LCCOMB_X27_Y4_N30
\rec_spi_ports|tx_buf[12]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[12]~46_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux11~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[12]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[12]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[12]~_emulated_q\,
	datac => \rec_spi_ports|tx_buf[12]~45_combout\,
	datad => \mux_ports|Mux11~1_combout\,
	combout => \rec_spi_ports|tx_buf[12]~46_combout\);

-- Location: LCCOMB_X27_Y4_N14
\rec_spi_ports|tx_buf[13]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[13]~43_combout\ = \rec_spi_ports|tx_buf[13]~41_combout\ $ (\rec_spi_ports|tx_buf[12]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[13]~41_combout\,
	datac => \rec_spi_ports|tx_buf[12]~46_combout\,
	combout => \rec_spi_ports|tx_buf[13]~43_combout\);

-- Location: FF_X27_Y4_N15
\rec_spi_ports|tx_buf[13]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[13]~43_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[13]~_emulated_q\);

-- Location: LCCOMB_X27_Y4_N8
\rec_spi_ports|tx_buf[13]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[13]~42_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux10~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[13]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[13]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[13]~_emulated_q\,
	datac => \rec_spi_ports|tx_buf[13]~41_combout\,
	datad => \mux_ports|Mux10~1_combout\,
	combout => \rec_spi_ports|tx_buf[13]~42_combout\);

-- Location: LCCOMB_X27_Y4_N28
\rec_spi_ports|tx_buf[14]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[14]~39_combout\ = \rec_spi_ports|tx_buf[14]~37_combout\ $ (\rec_spi_ports|tx_buf[13]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[14]~37_combout\,
	datac => \rec_spi_ports|tx_buf[13]~42_combout\,
	combout => \rec_spi_ports|tx_buf[14]~39_combout\);

-- Location: FF_X27_Y4_N29
\rec_spi_ports|tx_buf[14]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[14]~39_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[14]~_emulated_q\);

-- Location: LCCOMB_X26_Y3_N30
\rec_spi_ports|tx_buf[14]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[14]~38_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux9~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[14]~_emulated_q\ $ (((\rec_spi_ports|tx_buf[14]~37_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[14]~_emulated_q\,
	datac => \mux_ports|Mux9~1_combout\,
	datad => \rec_spi_ports|tx_buf[14]~37_combout\,
	combout => \rec_spi_ports|tx_buf[14]~38_combout\);

-- Location: FF_X28_Y2_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(15));

-- Location: FF_X28_Y2_N15
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(15));

-- Location: FF_X28_Y2_N1
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(33),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(15));

-- Location: LCCOMB_X28_Y2_N0
\mux_ports|Mux8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux8~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(15))) # (!\rec_spi_ports|ch_add1~q\ & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(15),
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(15),
	datad => \rec_spi_ports|ch_add1~q\,
	combout => \mux_ports|Mux8~0_combout\);

-- Location: LCCOMB_X28_Y2_N6
\mux_ports|Mux8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux8~1_combout\ = (\mux_ports|Mux8~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(15),
	datad => \mux_ports|Mux8~0_combout\,
	combout => \mux_ports|Mux8~1_combout\);

-- Location: LCCOMB_X28_Y2_N14
\rec_spi_ports|tx_buf[15]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[15]~33_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux8~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[15]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[15]~33_combout\,
	datad => \mux_ports|Mux8~1_combout\,
	combout => \rec_spi_ports|tx_buf[15]~33_combout\);

-- Location: LCCOMB_X27_Y2_N12
\rec_spi_ports|tx_buf[15]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[15]~35_combout\ = \rec_spi_ports|tx_buf[14]~38_combout\ $ (\rec_spi_ports|tx_buf[15]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[14]~38_combout\,
	datad => \rec_spi_ports|tx_buf[15]~33_combout\,
	combout => \rec_spi_ports|tx_buf[15]~35_combout\);

-- Location: FF_X27_Y2_N13
\rec_spi_ports|tx_buf[15]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[15]~35_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[15]~_emulated_q\);

-- Location: LCCOMB_X28_Y2_N28
\rec_spi_ports|tx_buf[15]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[15]~34_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux8~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[15]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[15]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[15]~_emulated_q\,
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[15]~33_combout\,
	datad => \mux_ports|Mux8~1_combout\,
	combout => \rec_spi_ports|tx_buf[15]~34_combout\);

-- Location: LCCOMB_X28_Y2_N30
\rec_spi_ports|tx_buf[16]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[16]~31_combout\ = \rec_spi_ports|tx_buf[16]~29_combout\ $ (\rec_spi_ports|tx_buf[15]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[16]~29_combout\,
	datad => \rec_spi_ports|tx_buf[15]~34_combout\,
	combout => \rec_spi_ports|tx_buf[16]~31_combout\);

-- Location: FF_X28_Y2_N31
\rec_spi_ports|tx_buf[16]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[16]~31_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[16]~_emulated_q\);

-- Location: LCCOMB_X28_Y2_N4
\rec_spi_ports|tx_buf[16]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[16]~30_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux7~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[16]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[16]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[16]~_emulated_q\,
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[16]~29_combout\,
	datad => \mux_ports|Mux7~1_combout\,
	combout => \rec_spi_ports|tx_buf[16]~30_combout\);

-- Location: FF_X27_Y3_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(17));

-- Location: FF_X27_Y3_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(17));

-- Location: FF_X27_Y3_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(35),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(17));

-- Location: LCCOMB_X27_Y3_N12
\mux_ports|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux6~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(17)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(17),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(17),
	combout => \mux_ports|Mux6~0_combout\);

-- Location: LCCOMB_X27_Y3_N18
\mux_ports|Mux6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux6~1_combout\ = (\mux_ports|Mux6~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(17),
	datad => \mux_ports|Mux6~0_combout\,
	combout => \mux_ports|Mux6~1_combout\);

-- Location: LCCOMB_X27_Y3_N22
\rec_spi_ports|tx_buf[17]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[17]~25_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux6~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[17]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[17]~25_combout\,
	datac => \rec_ss_n~input_o\,
	datad => \mux_ports|Mux6~1_combout\,
	combout => \rec_spi_ports|tx_buf[17]~25_combout\);

-- Location: LCCOMB_X28_Y2_N12
\rec_spi_ports|tx_buf[17]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[17]~27_combout\ = \rec_spi_ports|tx_buf[16]~30_combout\ $ (\rec_spi_ports|tx_buf[17]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[16]~30_combout\,
	datad => \rec_spi_ports|tx_buf[17]~25_combout\,
	combout => \rec_spi_ports|tx_buf[17]~27_combout\);

-- Location: FF_X28_Y2_N13
\rec_spi_ports|tx_buf[17]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[17]~27_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[17]~_emulated_q\);

-- Location: LCCOMB_X27_Y3_N14
\rec_spi_ports|tx_buf[17]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[17]~26_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux6~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[17]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[17]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[17]~_emulated_q\,
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[17]~25_combout\,
	datad => \mux_ports|Mux6~1_combout\,
	combout => \rec_spi_ports|tx_buf[17]~26_combout\);

-- Location: LCCOMB_X28_Y2_N26
\rec_spi_ports|tx_buf[18]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[18]~23_combout\ = \rec_spi_ports|tx_buf[18]~21_combout\ $ (\rec_spi_ports|tx_buf[17]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[18]~21_combout\,
	datad => \rec_spi_ports|tx_buf[17]~26_combout\,
	combout => \rec_spi_ports|tx_buf[18]~23_combout\);

-- Location: FF_X28_Y2_N27
\rec_spi_ports|tx_buf[18]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[18]~23_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[18]~_emulated_q\);

-- Location: LCCOMB_X28_Y2_N8
\rec_spi_ports|tx_buf[18]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[18]~22_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux5~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[18]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[18]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[18]~_emulated_q\,
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[18]~21_combout\,
	datad => \mux_ports|Mux5~1_combout\,
	combout => \rec_spi_ports|tx_buf[18]~22_combout\);

-- Location: LCCOMB_X21_Y2_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~116_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(37) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(37) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~117\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(37) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(37) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(37),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~116_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~117\);

-- Location: FF_X21_Y2_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~116_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(37));

-- Location: FF_X27_Y2_N11
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(37),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(19));

-- Location: LCCOMB_X28_Y5_N16
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~116_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(37) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(37) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(37) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(37) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~117\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(37) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(37),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~116_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~117\);

-- Location: FF_X28_Y5_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~116_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(37));

-- Location: FF_X27_Y2_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(37),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(19));

-- Location: LCCOMB_X27_Y5_N16
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~116_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(37) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(37) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~117\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(37) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(37) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(37),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[36]~115\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~116_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~117\);

-- Location: FF_X27_Y5_N17
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~116_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(37));

-- Location: FF_X27_Y2_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(37),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(19));

-- Location: LCCOMB_X27_Y2_N16
\mux_ports|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux4~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(19)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(19),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(19),
	combout => \mux_ports|Mux4~0_combout\);

-- Location: LCCOMB_X27_Y2_N10
\mux_ports|Mux4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux4~1_combout\ = (\mux_ports|Mux4~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(19),
	datad => \mux_ports|Mux4~0_combout\,
	combout => \mux_ports|Mux4~1_combout\);

-- Location: LCCOMB_X27_Y2_N22
\rec_spi_ports|tx_buf[19]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[19]~17_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux4~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[19]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[19]~17_combout\,
	datad => \mux_ports|Mux4~1_combout\,
	combout => \rec_spi_ports|tx_buf[19]~17_combout\);

-- Location: LCCOMB_X28_Y2_N24
\rec_spi_ports|tx_buf[19]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[19]~19_combout\ = \rec_spi_ports|tx_buf[18]~22_combout\ $ (\rec_spi_ports|tx_buf[19]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[18]~22_combout\,
	datad => \rec_spi_ports|tx_buf[19]~17_combout\,
	combout => \rec_spi_ports|tx_buf[19]~19_combout\);

-- Location: FF_X28_Y2_N25
\rec_spi_ports|tx_buf[19]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[19]~19_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[19]~_emulated_q\);

-- Location: LCCOMB_X27_Y2_N8
\rec_spi_ports|tx_buf[19]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[19]~18_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux4~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[19]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[19]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[19]~_emulated_q\,
	datac => \rec_spi_ports|tx_buf[19]~17_combout\,
	datad => \mux_ports|Mux4~1_combout\,
	combout => \rec_spi_ports|tx_buf[19]~18_combout\);

-- Location: LCCOMB_X21_Y2_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~118_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(38) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~117\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(38) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~117\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(38) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~117\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(38),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~117\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~118_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\);

-- Location: FF_X21_Y2_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~118_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(38));

-- Location: FF_X27_Y2_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(38),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(20));

-- Location: LCCOMB_X28_Y5_N18
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~118_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(38) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~117\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(38)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~117\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(38) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~117\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(38),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~117\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~118_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\);

-- Location: FF_X28_Y5_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~118_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(38));

-- Location: FF_X27_Y2_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(38),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(20));

-- Location: LCCOMB_X27_Y5_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~118_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(38) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~117\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(38) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~117\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(38) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~117\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(38),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[37]~117\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~118_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\);

-- Location: FF_X27_Y5_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~118_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(38));

-- Location: LCCOMB_X27_Y2_N18
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[20]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[20]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(38)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(38),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[20]~feeder_combout\);

-- Location: FF_X27_Y2_N19
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(20));

-- Location: LCCOMB_X27_Y2_N20
\mux_ports|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux3~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(20)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datab => \rec_spi_ports|ch_add1~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(20),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(20),
	combout => \mux_ports|Mux3~0_combout\);

-- Location: LCCOMB_X27_Y2_N6
\mux_ports|Mux3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux3~1_combout\ = (\mux_ports|Mux3~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(20),
	datad => \mux_ports|Mux3~0_combout\,
	combout => \mux_ports|Mux3~1_combout\);

-- Location: LCCOMB_X27_Y2_N28
\rec_spi_ports|tx_buf[20]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[20]~13_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux3~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[20]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[20]~13_combout\,
	datad => \mux_ports|Mux3~1_combout\,
	combout => \rec_spi_ports|tx_buf[20]~13_combout\);

-- Location: LCCOMB_X27_Y2_N26
\rec_spi_ports|tx_buf[20]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[20]~15_combout\ = \rec_spi_ports|tx_buf[19]~18_combout\ $ (\rec_spi_ports|tx_buf[20]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[19]~18_combout\,
	datad => \rec_spi_ports|tx_buf[20]~13_combout\,
	combout => \rec_spi_ports|tx_buf[20]~15_combout\);

-- Location: FF_X27_Y2_N27
\rec_spi_ports|tx_buf[20]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[20]~15_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[20]~_emulated_q\);

-- Location: LCCOMB_X27_Y2_N4
\rec_spi_ports|tx_buf[20]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[20]~14_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux3~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[20]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[20]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[20]~_emulated_q\,
	datab => \rec_spi_ports|tx_buf[20]~13_combout\,
	datac => \rec_ss_n~input_o\,
	datad => \mux_ports|Mux3~1_combout\,
	combout => \rec_spi_ports|tx_buf[20]~14_combout\);

-- Location: LCCOMB_X21_Y2_N20
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~120_combout\ = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(39) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\ & VCC)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\)))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(39) & ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\) # (GND)))))
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~121\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(39) & 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\)) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(39) & ((!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(39),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~120_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~121\);

-- Location: FF_X21_Y2_N21
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~120_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(39));

-- Location: FF_X24_Y3_N3
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(39),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(21));

-- Location: LCCOMB_X28_Y5_N20
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~120_combout\ = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(39) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\ & VCC)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(39) & (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\)))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(39) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(39) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\) # (GND)))))
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~121\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(39) & !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\)) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & ((!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(39),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~120_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~121\);

-- Location: FF_X28_Y5_N21
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~120_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(39));

-- Location: FF_X24_Y3_N13
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(39),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(21));

-- Location: LCCOMB_X27_Y5_N20
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~120_combout\ = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(39) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\ & VCC)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\)))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(39) & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\) # (GND)))))
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~121\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(39) & 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\)) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(39) & ((!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(39),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[38]~119\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~120_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~121\);

-- Location: FF_X27_Y5_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~120_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(39));

-- Location: FF_X24_Y3_N11
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(39),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(21));

-- Location: LCCOMB_X24_Y3_N12
\mux_ports|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux2~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(21)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add1~q\,
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(21),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(21),
	combout => \mux_ports|Mux2~0_combout\);

-- Location: LCCOMB_X24_Y3_N2
\mux_ports|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux2~1_combout\ = (\mux_ports|Mux2~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(21),
	datad => \mux_ports|Mux2~0_combout\,
	combout => \mux_ports|Mux2~1_combout\);

-- Location: LCCOMB_X24_Y3_N10
\rec_spi_ports|tx_buf[21]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[21]~9_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux2~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[21]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[21]~9_combout\,
	datab => \rec_ss_n~input_o\,
	datad => \mux_ports|Mux2~1_combout\,
	combout => \rec_spi_ports|tx_buf[21]~9_combout\);

-- Location: LCCOMB_X27_Y2_N0
\rec_spi_ports|tx_buf[21]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[21]~11_combout\ = \rec_spi_ports|tx_buf[20]~14_combout\ $ (\rec_spi_ports|tx_buf[21]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_spi_ports|tx_buf[20]~14_combout\,
	datad => \rec_spi_ports|tx_buf[21]~9_combout\,
	combout => \rec_spi_ports|tx_buf[21]~11_combout\);

-- Location: FF_X27_Y2_N1
\rec_spi_ports|tx_buf[21]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[21]~11_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[21]~_emulated_q\);

-- Location: LCCOMB_X24_Y3_N28
\rec_spi_ports|tx_buf[21]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[21]~10_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux2~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[21]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[21]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[21]~_emulated_q\,
	datac => \rec_spi_ports|tx_buf[21]~9_combout\,
	datad => \mux_ports|Mux2~1_combout\,
	combout => \rec_spi_ports|tx_buf[21]~10_combout\);

-- Location: LCCOMB_X21_Y2_N22
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~122_combout\ = ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(40) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) $ (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~121\)))) # (GND)
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~123\ = CARRY((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(40) & 
-- ((\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31)) # (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~121\))) # 
-- (!\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(40) & (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- !\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~121\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(40),
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => VCC,
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~121\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~122_combout\,
	cout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~123\);

-- Location: FF_X21_Y2_N23
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~122_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(40));

-- Location: FF_X24_Y3_N7
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(40),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(22));

-- Location: LCCOMB_X28_Y5_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~122_combout\ = ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(40) $ (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~121\)))) # (GND)
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~123\ = CARRY((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- ((\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(40)) # (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~121\))) # 
-- (!\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(40) & 
-- !\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~121\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(40),
	datad => VCC,
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~121\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~122_combout\,
	cout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~123\);

-- Location: FF_X28_Y5_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~122_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(40));

-- Location: FF_X24_Y3_N17
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(40),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(22));

-- Location: LCCOMB_X27_Y5_N22
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~122_combout\ = ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(40) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) $ (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~121\)))) # (GND)
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~123\ = CARRY((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(40) & 
-- ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31)) # (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~121\))) # 
-- (!\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(40) & (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) & 
-- !\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~121\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(40),
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => VCC,
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[39]~121\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~122_combout\,
	cout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~123\);

-- Location: FF_X27_Y5_N23
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~122_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(40));

-- Location: LCCOMB_X24_Y3_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[22]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[22]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(40)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(40),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[22]~feeder_combout\);

-- Location: FF_X24_Y3_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(22));

-- Location: LCCOMB_X24_Y3_N16
\mux_ports|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux1~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(22)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add1~q\,
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(22),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(22),
	combout => \mux_ports|Mux1~0_combout\);

-- Location: LCCOMB_X24_Y3_N6
\mux_ports|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux1~1_combout\ = (\mux_ports|Mux1~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(22),
	datad => \mux_ports|Mux1~0_combout\,
	combout => \mux_ports|Mux1~1_combout\);

-- Location: LCCOMB_X24_Y3_N26
\rec_spi_ports|tx_buf[22]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[22]~5_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux1~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[22]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|tx_buf[22]~5_combout\,
	datad => \mux_ports|Mux1~1_combout\,
	combout => \rec_spi_ports|tx_buf[22]~5_combout\);

-- Location: LCCOMB_X24_Y3_N14
\rec_spi_ports|tx_buf[22]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[22]~7_combout\ = \rec_spi_ports|tx_buf[21]~10_combout\ $ (\rec_spi_ports|tx_buf[22]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[21]~10_combout\,
	datac => \rec_spi_ports|tx_buf[22]~5_combout\,
	combout => \rec_spi_ports|tx_buf[22]~7_combout\);

-- Location: FF_X24_Y3_N15
\rec_spi_ports|tx_buf[22]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[22]~7_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[22]~_emulated_q\);

-- Location: LCCOMB_X24_Y3_N24
\rec_spi_ports|tx_buf[22]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[22]~6_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux1~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[22]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[22]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[22]~_emulated_q\,
	datac => \rec_spi_ports|tx_buf[22]~5_combout\,
	datad => \mux_ports|Mux1~1_combout\,
	combout => \rec_spi_ports|tx_buf[22]~6_combout\);

-- Location: LCCOMB_X21_Y2_N24
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[41]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[41]~124_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) $ 
-- (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~123\ $ (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(41),
	cin => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~123\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[41]~124_combout\);

-- Location: FF_X21_Y2_N25
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[41]~124_combout\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(41));

-- Location: FF_X24_Y3_N1
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(41),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(23));

-- Location: LCCOMB_X28_Y5_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[41]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[41]~124_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) $ 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~123\ $ (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(41),
	cin => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~123\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[41]~124_combout\);

-- Location: FF_X28_Y5_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[41]~124_combout\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(41));

-- Location: FF_X24_Y3_N19
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(41),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(23));

-- Location: LCCOMB_X27_Y5_N24
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[41]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[41]~124_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31) $ 
-- (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~123\ $ (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(41),
	cin => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[40]~123\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[41]~124_combout\);

-- Location: FF_X27_Y5_N25
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o[41]~124_combout\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o\(31),
	sload => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	ena => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(41));

-- Location: FF_X24_Y3_N21
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	asdata => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_accum_o\(41),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(23));

-- Location: LCCOMB_X24_Y3_N18
\mux_ports|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux0~0_combout\ = (!\rec_spi_ports|ch_add2~q\ & ((\rec_spi_ports|ch_add1~q\ & ((\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(23)))) # (!\rec_spi_ports|ch_add1~q\ & 
-- (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|ch_add1~q\,
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(23),
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(23),
	combout => \mux_ports|Mux0~0_combout\);

-- Location: LCCOMB_X24_Y3_N0
\mux_ports|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mux_ports|Mux0~1_combout\ = (\mux_ports|Mux0~0_combout\) # ((\rec_spi_ports|ch_add2~q\ & \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|ch_add2~q\,
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_out\(23),
	datad => \mux_ports|Mux0~0_combout\,
	combout => \mux_ports|Mux0~1_combout\);

-- Location: LCCOMB_X24_Y3_N20
\rec_spi_ports|tx_buf[23]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[23]~1_combout\ = (\rec_ss_n~input_o\ & ((\mux_ports|Mux0~1_combout\))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[23]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[23]~1_combout\,
	datab => \rec_ss_n~input_o\,
	datad => \mux_ports|Mux0~1_combout\,
	combout => \rec_spi_ports|tx_buf[23]~1_combout\);

-- Location: LCCOMB_X24_Y3_N4
\rec_spi_ports|tx_buf[23]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[23]~3_combout\ = \rec_spi_ports|tx_buf[22]~6_combout\ $ (\rec_spi_ports|tx_buf[23]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|tx_buf[22]~6_combout\,
	datac => \rec_spi_ports|tx_buf[23]~1_combout\,
	combout => \rec_spi_ports|tx_buf[23]~3_combout\);

-- Location: FF_X24_Y3_N5
\rec_spi_ports|tx_buf[23]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|tx_buf[23]~3_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|tx_buf[23]~_emulated_q\);

-- Location: LCCOMB_X24_Y3_N22
\rec_spi_ports|tx_buf[23]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|tx_buf[23]~2_combout\ = (\rec_ss_n~input_o\ & (((\mux_ports|Mux0~1_combout\)))) # (!\rec_ss_n~input_o\ & (\rec_spi_ports|tx_buf[23]~_emulated_q\ $ ((\rec_spi_ports|tx_buf[23]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datab => \rec_spi_ports|tx_buf[23]~_emulated_q\,
	datac => \rec_spi_ports|tx_buf[23]~1_combout\,
	datad => \mux_ports|Mux0~1_combout\,
	combout => \rec_spi_ports|tx_buf[23]~2_combout\);

-- Location: LCCOMB_X29_Y1_N0
\rec_spi_ports|wr_add~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|wr_add~0_combout\ = (\rec_spi_ports|bit_cnt\(1) & (\rec_spi_ports|wr_add~q\)) # (!\rec_spi_ports|bit_cnt\(1) & ((\rec_mosi~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|bit_cnt\(1),
	datac => \rec_spi_ports|wr_add~q\,
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|wr_add~0_combout\);

-- Location: FF_X29_Y1_N1
\rec_spi_ports|wr_add\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|wr_add~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|wr_add~q\);

-- Location: LCCOMB_X27_Y1_N24
\rec_spi_ports|process_1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|process_1~1_combout\ = (\rec_spi_ports|bit_cnt\(9) & \rec_spi_ports|wr_add~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(9),
	datab => \rec_spi_ports|wr_add~q\,
	combout => \rec_spi_ports|process_1~1_combout\);

-- Location: LCCOMB_X27_Y1_N20
\rec_spi_ports|trdy~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|trdy~6_combout\ = (!\rec_spi_ports|process_1~1_combout\ & (\rec_spi_ports|trdy~2_combout\ & ((\rec_spi_ports|rd_add~q\) # (!\rec_spi_ports|bit_cnt\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rd_add~q\,
	datab => \rec_spi_ports|process_1~1_combout\,
	datac => \rec_spi_ports|bit_cnt\(32),
	datad => \rec_spi_ports|trdy~2_combout\,
	combout => \rec_spi_ports|trdy~6_combout\);

-- Location: IOIBUF_X28_Y29_N22
\rec_st_load_trdy~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rec_st_load_trdy,
	o => \rec_st_load_trdy~input_o\);

-- Location: LCCOMB_X27_Y1_N8
\rec_spi_ports|process_1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|process_1~2_combout\ = (\rec_ss_n~input_o\ & !\rec_st_load_trdy~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_ss_n~input_o\,
	datad => \rec_st_load_trdy~input_o\,
	combout => \rec_spi_ports|process_1~2_combout\);

-- Location: LCCOMB_X26_Y1_N0
\rec_spi_ports|trdy~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|trdy~1_combout\ = (!\rec_spi_ports|process_1~2_combout\ & ((\rec_ss_n~input_o\) # (\rec_spi_ports|trdy~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|process_1~2_combout\,
	datac => \rec_ss_n~input_o\,
	datad => \rec_spi_ports|trdy~1_combout\,
	combout => \rec_spi_ports|trdy~1_combout\);

-- Location: LCCOMB_X27_Y1_N10
\rec_spi_ports|trdy~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|trdy~3_combout\ = \rec_spi_ports|trdy~1_combout\ $ (((\rec_spi_ports|trdy~6_combout\) # ((\rec_mosi~input_o\ & \rec_spi_ports|process_1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_mosi~input_o\,
	datab => \rec_spi_ports|trdy~6_combout\,
	datac => \rec_spi_ports|trdy~1_combout\,
	datad => \rec_spi_ports|process_1~1_combout\,
	combout => \rec_spi_ports|trdy~3_combout\);

-- Location: LCCOMB_X27_Y1_N18
\rec_spi_ports|trdy~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|trdy~0_combout\ = (\rec_ss_n~input_o\) # (\rec_spi_ports|process_1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_ss_n~input_o\,
	datad => \rec_spi_ports|process_1~2_combout\,
	combout => \rec_spi_ports|trdy~0_combout\);

-- Location: FF_X27_Y1_N11
\rec_spi_ports|trdy~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|trdy~3_combout\,
	clrn => \rec_spi_ports|ALT_INV_trdy~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|trdy~_emulated_q\);

-- Location: LCCOMB_X27_Y1_N28
\rec_spi_ports|trdy~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|trdy~2_combout\ = (!\rec_spi_ports|process_1~2_combout\ & ((\rec_ss_n~input_o\) # (\rec_spi_ports|trdy~_emulated_q\ $ (\rec_spi_ports|trdy~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|trdy~_emulated_q\,
	datab => \rec_spi_ports|trdy~1_combout\,
	datac => \rec_spi_ports|process_1~2_combout\,
	datad => \rec_ss_n~input_o\,
	combout => \rec_spi_ports|trdy~2_combout\);

-- Location: LCCOMB_X27_Y1_N2
\rec_spi_ports|miso~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|miso~0_combout\ = (\rec_spi_ports|bit_cnt\(8) & \rec_spi_ports|trdy~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|bit_cnt\(8),
	datad => \rec_spi_ports|trdy~2_combout\,
	combout => \rec_spi_ports|miso~0_combout\);

-- Location: IOIBUF_X30_Y0_N8
\rec_st_load_roe~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rec_st_load_roe,
	o => \rec_st_load_roe~input_o\);

-- Location: LCCOMB_X27_Y1_N12
\rec_spi_ports|process_1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|process_1~5_combout\ = (!\rec_st_load_roe~input_o\ & \rec_ss_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_st_load_roe~input_o\,
	datac => \rec_ss_n~input_o\,
	combout => \rec_spi_ports|process_1~5_combout\);

-- Location: LCCOMB_X26_Y1_N28
\rec_spi_ports|roe~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|roe~1_combout\ = (!\rec_spi_ports|process_1~5_combout\ & ((\rec_ss_n~input_o\) # (\rec_spi_ports|roe~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|process_1~5_combout\,
	datac => \rec_ss_n~input_o\,
	datad => \rec_spi_ports|roe~1_combout\,
	combout => \rec_spi_ports|roe~1_combout\);

-- Location: LCCOMB_X27_Y1_N6
\rec_spi_ports|roe~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|roe~6_combout\ = (\rec_spi_ports|wr_add~q\ & (((!\rec_spi_ports|bit_cnt\(11))) # (!\rec_mosi~input_o\))) # (!\rec_spi_ports|wr_add~q\ & (((!\rec_spi_ports|bit_cnt\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_mosi~input_o\,
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|bit_cnt\(32),
	datad => \rec_spi_ports|bit_cnt\(11),
	combout => \rec_spi_ports|roe~6_combout\);

-- Location: IOIBUF_X26_Y29_N1
\rec_st_load_rrdy~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rec_st_load_rrdy,
	o => \rec_st_load_rrdy~input_o\);

-- Location: IOIBUF_X26_Y0_N8
\rec_rx_req~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rec_rx_req,
	o => \rec_rx_req~input_o\);

-- Location: LCCOMB_X26_Y1_N4
\rec_spi_ports|process_1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|process_1~4_combout\ = (\rec_ss_n~input_o\ & ((\rec_rx_req~input_o\) # (!\rec_st_load_rrdy~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_st_load_rrdy~input_o\,
	datac => \rec_rx_req~input_o\,
	datad => \rec_ss_n~input_o\,
	combout => \rec_spi_ports|process_1~4_combout\);

-- Location: LCCOMB_X26_Y1_N6
\rec_spi_ports|rrdy~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rrdy~1_combout\ = (!\rec_spi_ports|process_1~4_combout\ & ((\rec_ss_n~input_o\) # (\rec_spi_ports|rrdy~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|process_1~4_combout\,
	datac => \rec_ss_n~input_o\,
	datad => \rec_spi_ports|rrdy~1_combout\,
	combout => \rec_spi_ports|rrdy~1_combout\);

-- Location: LCCOMB_X26_Y1_N8
\rec_spi_ports|rrdy~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rrdy~6_combout\ = (\rec_spi_ports|rrdy~2_combout\) # ((!\rec_spi_ports|wr_add~q\ & \rec_spi_ports|bit_cnt\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rrdy~2_combout\,
	datac => \rec_spi_ports|wr_add~q\,
	datad => \rec_spi_ports|bit_cnt\(32),
	combout => \rec_spi_ports|rrdy~6_combout\);

-- Location: LCCOMB_X27_Y1_N22
\rec_spi_ports|process_1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|process_1~3_combout\ = (\rec_spi_ports|bit_cnt\(10) & \rec_spi_ports|wr_add~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(10),
	datad => \rec_spi_ports|wr_add~q\,
	combout => \rec_spi_ports|process_1~3_combout\);

-- Location: LCCOMB_X26_Y1_N20
\rec_spi_ports|rrdy~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rrdy~3_combout\ = \rec_spi_ports|rrdy~1_combout\ $ (((\rec_spi_ports|process_1~3_combout\ & (\rec_mosi~input_o\)) # (!\rec_spi_ports|process_1~3_combout\ & ((\rec_spi_ports|rrdy~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_mosi~input_o\,
	datab => \rec_spi_ports|rrdy~6_combout\,
	datac => \rec_spi_ports|process_1~3_combout\,
	datad => \rec_spi_ports|rrdy~1_combout\,
	combout => \rec_spi_ports|rrdy~3_combout\);

-- Location: LCCOMB_X26_Y1_N18
\rec_spi_ports|rrdy~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rrdy~0_combout\ = (\rec_ss_n~input_o\) # (\rec_spi_ports|process_1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_ss_n~input_o\,
	datac => \rec_spi_ports|process_1~4_combout\,
	combout => \rec_spi_ports|rrdy~0_combout\);

-- Location: FF_X26_Y1_N21
\rec_spi_ports|rrdy~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rrdy~3_combout\,
	clrn => \rec_spi_ports|ALT_INV_rrdy~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rrdy~_emulated_q\);

-- Location: LCCOMB_X26_Y1_N26
\rec_spi_ports|rrdy~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rrdy~2_combout\ = (!\rec_spi_ports|process_1~4_combout\ & ((\rec_ss_n~input_o\) # (\rec_spi_ports|rrdy~1_combout\ $ (\rec_spi_ports|rrdy~_emulated_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rrdy~1_combout\,
	datab => \rec_spi_ports|rrdy~_emulated_q\,
	datac => \rec_spi_ports|process_1~4_combout\,
	datad => \rec_ss_n~input_o\,
	combout => \rec_spi_ports|rrdy~2_combout\);

-- Location: LCCOMB_X27_Y3_N10
\rec_spi_ports|roe~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|roe~7_combout\ = (\rec_spi_ports|wr_add~q\ & (\rec_spi_ports|roe~6_combout\ & ((\rec_spi_ports|bit_cnt\(11)) # (!\rec_spi_ports|roe~2_combout\)))) # (!\rec_spi_ports|wr_add~q\ & (((!\rec_spi_ports|roe~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|wr_add~q\,
	datab => \rec_spi_ports|bit_cnt\(11),
	datac => \rec_spi_ports|roe~6_combout\,
	datad => \rec_spi_ports|roe~2_combout\,
	combout => \rec_spi_ports|roe~7_combout\);

-- Location: LCCOMB_X27_Y3_N24
\rec_spi_ports|roe~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|roe~3_combout\ = \rec_spi_ports|roe~1_combout\ $ ((((!\rec_spi_ports|roe~6_combout\ & \rec_spi_ports|rrdy~2_combout\)) # (!\rec_spi_ports|roe~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|roe~1_combout\,
	datab => \rec_spi_ports|roe~6_combout\,
	datac => \rec_spi_ports|rrdy~2_combout\,
	datad => \rec_spi_ports|roe~7_combout\,
	combout => \rec_spi_ports|roe~3_combout\);

-- Location: LCCOMB_X27_Y3_N8
\rec_spi_ports|roe~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|roe~0_combout\ = (\rec_ss_n~input_o\) # (\rec_spi_ports|process_1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rec_ss_n~input_o\,
	datad => \rec_spi_ports|process_1~5_combout\,
	combout => \rec_spi_ports|roe~0_combout\);

-- Location: FF_X27_Y3_N25
\rec_spi_ports|roe~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|roe~3_combout\,
	clrn => \rec_spi_ports|ALT_INV_roe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|roe~_emulated_q\);

-- Location: LCCOMB_X27_Y1_N16
\rec_spi_ports|roe~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|roe~2_combout\ = (!\rec_spi_ports|process_1~5_combout\ & ((\rec_ss_n~input_o\) # (\rec_spi_ports|roe~_emulated_q\ $ (\rec_spi_ports|roe~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|roe~_emulated_q\,
	datab => \rec_spi_ports|roe~1_combout\,
	datac => \rec_ss_n~input_o\,
	datad => \rec_spi_ports|process_1~5_combout\,
	combout => \rec_spi_ports|roe~2_combout\);

-- Location: LCCOMB_X27_Y1_N0
\rec_spi_ports|miso~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|miso~1_combout\ = (!\rec_spi_ports|bit_cnt\(8) & ((\rec_spi_ports|bit_cnt\(9) & ((\rec_spi_ports|rrdy~2_combout\))) # (!\rec_spi_ports|bit_cnt\(9) & (\rec_spi_ports|roe~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|roe~2_combout\,
	datab => \rec_spi_ports|bit_cnt\(8),
	datac => \rec_spi_ports|rrdy~2_combout\,
	datad => \rec_spi_ports|bit_cnt\(9),
	combout => \rec_spi_ports|miso~1_combout\);

-- Location: LCCOMB_X26_Y3_N20
\rec_spi_ports|miso~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|miso~2_combout\ = (\rec_spi_ports|rd_add~q\ & (((\rec_spi_ports|miso~0_combout\) # (\rec_spi_ports|miso~1_combout\)))) # (!\rec_spi_ports|rd_add~q\ & (\rec_spi_ports|tx_buf[23]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|tx_buf[23]~2_combout\,
	datab => \rec_spi_ports|rd_add~q\,
	datac => \rec_spi_ports|miso~0_combout\,
	datad => \rec_spi_ports|miso~1_combout\,
	combout => \rec_spi_ports|miso~2_combout\);

-- Location: LCCOMB_X27_Y1_N30
\rec_spi_ports|miso~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|miso~3_combout\ = (\rec_spi_ports|bit_cnt\(9) & (!\rec_spi_ports|bit_cnt\(8) & !\rec_spi_ports|bit_cnt\(10))) # (!\rec_spi_ports|bit_cnt\(9) & (\rec_spi_ports|bit_cnt\(8) $ (\rec_spi_ports|bit_cnt\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(9),
	datab => \rec_spi_ports|bit_cnt\(8),
	datad => \rec_spi_ports|bit_cnt\(10),
	combout => \rec_spi_ports|miso~3_combout\);

-- Location: LCCOMB_X27_Y3_N6
\rec_spi_ports|miso~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|miso~4_combout\ = (\rec_spi_ports|rd_add~q\ & (\rec_spi_ports|miso~3_combout\)) # (!\rec_spi_ports|rd_add~q\ & (((\rec_spi_ports|process_1~6_combout\ & \rec_spi_ports|process_1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rd_add~q\,
	datab => \rec_spi_ports|miso~3_combout\,
	datac => \rec_spi_ports|process_1~6_combout\,
	datad => \rec_spi_ports|process_1~7_combout\,
	combout => \rec_spi_ports|miso~4_combout\);

-- Location: FF_X26_Y3_N21
\rec_spi_ports|miso~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|miso~2_combout\,
	ena => \rec_spi_ports|miso~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|miso~reg0_q\);

-- Location: LCCOMB_X30_Y1_N28
\rec_spi_ports|miso~enfeeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|miso~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rec_spi_ports|miso~enfeeder_combout\);

-- Location: FF_X30_Y1_N29
\rec_spi_ports|miso~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rec_sclk~input_o\,
	d => \rec_spi_ports|miso~enfeeder_combout\,
	clrn => \ALT_INV_rec_ss_n~input_o\,
	ena => \rec_spi_ports|miso~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|miso~en_q\);

-- Location: LCCOMB_X28_Y5_N28
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q\(0) = (\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\ & 
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	datac => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q\(0));

-- Location: FF_X28_Y5_N29
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q\(0));

-- Location: LCCOMB_X28_Y5_N30
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q\(0),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~feeder_combout\);

-- Location: FF_X28_Y5_N31
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~q\);

-- Location: IOIBUF_X28_Y29_N8
\ecg_fir_ast_sink_error[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_fir_ast_sink_error(0),
	o => \ecg_fir_ast_sink_error[0]~input_o\);

-- Location: LCCOMB_X28_Y15_N24
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0_combout\ = (\ecg_fir_ast_sink_error[0]~input_o\ & \ecg_spi_ports|rrdy~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ecg_fir_ast_sink_error[0]~input_o\,
	datad => \ecg_spi_ports|rrdy~2_combout\,
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0_combout\);

-- Location: FF_X28_Y15_N25
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s\(0));

-- Location: LCCOMB_X28_Y15_N22
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]~feeder_combout\ = \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s\(0),
	combout => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]~feeder_combout\);

-- Location: FF_X28_Y15_N23
\fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_ecg_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s\(0));

-- Location: LCCOMB_X28_Y1_N6
\rec_spi_ports|rx_buf[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[0]~0_combout\ = (\rec_spi_ports|bit_cnt\(32) & ((\rec_spi_ports|wr_add~q\ & (\rec_spi_ports|rx_buf\(0))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_mosi~input_o\))))) # (!\rec_spi_ports|bit_cnt\(32) & (((\rec_spi_ports|rx_buf\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(32),
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(0),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[0]~0_combout\);

-- Location: FF_X28_Y1_N7
\rec_spi_ports|rx_buf[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(0));

-- Location: LCCOMB_X24_Y1_N20
\rec_spi_ports|process_1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|process_1~0_combout\ = (\rec_rx_req~input_o\ & \rec_ss_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_rx_req~input_o\,
	datac => \rec_ss_n~input_o\,
	combout => \rec_spi_ports|process_1~0_combout\);

-- Location: CLKCTRL_G18
\rec_spi_ports|process_1~0clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rec_spi_ports|process_1~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rec_spi_ports|process_1~0clkctrl_outclk\);

-- Location: LCCOMB_X27_Y1_N26
\rec_spi_ports|rx_data[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(0) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_buf\(0)))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rx_data\(0),
	datab => \rec_spi_ports|rx_buf\(0),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(0));

-- Location: LCCOMB_X28_Y1_N28
\rec_spi_ports|rx_buf[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[1]~1_combout\ = (\rec_spi_ports|bit_cnt\(31) & ((\rec_spi_ports|wr_add~q\ & (\rec_spi_ports|rx_buf\(1))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_mosi~input_o\))))) # (!\rec_spi_ports|bit_cnt\(31) & (((\rec_spi_ports|rx_buf\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(31),
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(1),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[1]~1_combout\);

-- Location: FF_X28_Y1_N29
\rec_spi_ports|rx_buf[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(1));

-- Location: LCCOMB_X27_Y1_N4
\rec_spi_ports|rx_data[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(1) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_buf\(1))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_data\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rx_buf\(1),
	datab => \rec_spi_ports|rx_data\(1),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(1));

-- Location: LCCOMB_X26_Y1_N10
\rec_spi_ports|rx_buf[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[2]~2_combout\ = (\rec_spi_ports|wr_add~q\ & (((\rec_spi_ports|rx_buf\(2))))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|bit_cnt\(30) & (\rec_mosi~input_o\)) # (!\rec_spi_ports|bit_cnt\(30) & ((\rec_spi_ports|rx_buf\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|wr_add~q\,
	datab => \rec_spi_ports|bit_cnt\(30),
	datac => \rec_mosi~input_o\,
	datad => \rec_spi_ports|rx_buf\(2),
	combout => \rec_spi_ports|rx_buf[2]~2_combout\);

-- Location: LCCOMB_X28_Y1_N4
\rec_spi_ports|rx_buf[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[2]~feeder_combout\ = \rec_spi_ports|rx_buf[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|rx_buf[2]~2_combout\,
	combout => \rec_spi_ports|rx_buf[2]~feeder_combout\);

-- Location: FF_X28_Y1_N5
\rec_spi_ports|rx_buf[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(2));

-- Location: LCCOMB_X26_Y1_N30
\rec_spi_ports|rx_data[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(2) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_buf\(2)))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_data\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rx_data\(2),
	datac => \rec_spi_ports|rx_buf\(2),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(2));

-- Location: LCCOMB_X26_Y1_N16
\rec_spi_ports|rx_buf[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[3]~3_combout\ = (\rec_spi_ports|bit_cnt\(29) & ((\rec_spi_ports|wr_add~q\ & (\rec_spi_ports|rx_buf\(3))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_mosi~input_o\))))) # (!\rec_spi_ports|bit_cnt\(29) & (((\rec_spi_ports|rx_buf\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(29),
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(3),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[3]~3_combout\);

-- Location: FF_X28_Y1_N25
\rec_spi_ports|rx_buf[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	asdata => \rec_spi_ports|rx_buf[3]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(3));

-- Location: LCCOMB_X26_Y1_N24
\rec_spi_ports|rx_data[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(3) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_buf\(3)))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_data\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|rx_data\(3),
	datac => \rec_spi_ports|rx_buf\(3),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(3));

-- Location: LCCOMB_X26_Y1_N22
\rec_spi_ports|rx_buf[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[4]~4_combout\ = (\rec_spi_ports|wr_add~q\ & (((\rec_spi_ports|rx_buf\(4))))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|bit_cnt\(28) & (\rec_mosi~input_o\)) # (!\rec_spi_ports|bit_cnt\(28) & ((\rec_spi_ports|rx_buf\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_mosi~input_o\,
	datab => \rec_spi_ports|rx_buf\(4),
	datac => \rec_spi_ports|wr_add~q\,
	datad => \rec_spi_ports|bit_cnt\(28),
	combout => \rec_spi_ports|rx_buf[4]~4_combout\);

-- Location: LCCOMB_X28_Y1_N18
\rec_spi_ports|rx_buf[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[4]~feeder_combout\ = \rec_spi_ports|rx_buf[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rec_spi_ports|rx_buf[4]~4_combout\,
	combout => \rec_spi_ports|rx_buf[4]~feeder_combout\);

-- Location: FF_X28_Y1_N19
\rec_spi_ports|rx_buf[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(4));

-- Location: LCCOMB_X26_Y1_N14
\rec_spi_ports|rx_data[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(4) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_buf\(4)))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_data\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|rx_data\(4),
	datac => \rec_spi_ports|rx_buf\(4),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(4));

-- Location: LCCOMB_X28_Y1_N16
\rec_spi_ports|rx_buf[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[5]~5_combout\ = (\rec_spi_ports|wr_add~q\ & (((\rec_spi_ports|rx_buf\(5))))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|bit_cnt\(27) & ((\rec_mosi~input_o\))) # (!\rec_spi_ports|bit_cnt\(27) & (\rec_spi_ports|rx_buf\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|wr_add~q\,
	datab => \rec_spi_ports|bit_cnt\(27),
	datac => \rec_spi_ports|rx_buf\(5),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[5]~5_combout\);

-- Location: FF_X28_Y1_N17
\rec_spi_ports|rx_buf[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(5));

-- Location: LCCOMB_X22_Y1_N14
\rec_spi_ports|rx_data[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(5) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_buf\(5)))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_data\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|rx_data\(5),
	datac => \rec_spi_ports|rx_buf\(5),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(5));

-- Location: LCCOMB_X28_Y1_N30
\rec_spi_ports|rx_buf[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[6]~6_combout\ = (\rec_spi_ports|wr_add~q\ & (((\rec_spi_ports|rx_buf\(6))))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|bit_cnt\(26) & ((\rec_mosi~input_o\))) # (!\rec_spi_ports|bit_cnt\(26) & (\rec_spi_ports|rx_buf\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|wr_add~q\,
	datab => \rec_spi_ports|bit_cnt\(26),
	datac => \rec_spi_ports|rx_buf\(6),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[6]~6_combout\);

-- Location: FF_X28_Y1_N31
\rec_spi_ports|rx_buf[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(6));

-- Location: LCCOMB_X28_Y1_N22
\rec_spi_ports|rx_data[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(6) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_buf\(6)))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_data\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rx_data\(6),
	datab => \rec_spi_ports|rx_buf\(6),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(6));

-- Location: LCCOMB_X29_Y1_N16
\rec_spi_ports|rx_buf[7]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[7]~7_combout\ = (\rec_spi_ports|wr_add~q\ & (((\rec_spi_ports|rx_buf\(7))))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|bit_cnt\(25) & ((\rec_mosi~input_o\))) # (!\rec_spi_ports|bit_cnt\(25) & (\rec_spi_ports|rx_buf\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|wr_add~q\,
	datab => \rec_spi_ports|bit_cnt\(25),
	datac => \rec_spi_ports|rx_buf\(7),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[7]~7_combout\);

-- Location: FF_X29_Y1_N17
\rec_spi_ports|rx_buf[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(7));

-- Location: LCCOMB_X29_Y1_N18
\rec_spi_ports|rx_data[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(7) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_buf\(7))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_data\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rx_buf\(7),
	datab => \rec_spi_ports|rx_data\(7),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(7));

-- Location: LCCOMB_X29_Y1_N6
\rec_spi_ports|rx_buf[8]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[8]~8_combout\ = (\rec_spi_ports|bit_cnt\(24) & ((\rec_spi_ports|wr_add~q\ & (\rec_spi_ports|rx_buf\(8))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_mosi~input_o\))))) # (!\rec_spi_ports|bit_cnt\(24) & (((\rec_spi_ports|rx_buf\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(24),
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(8),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[8]~8_combout\);

-- Location: FF_X29_Y1_N7
\rec_spi_ports|rx_buf[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(8));

-- Location: LCCOMB_X29_Y1_N26
\rec_spi_ports|rx_data[8]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(8) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_buf\(8))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_data\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rx_buf\(8),
	datac => \rec_spi_ports|rx_data\(8),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(8));

-- Location: LCCOMB_X29_Y4_N4
\rec_spi_ports|rx_buf[9]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[9]~9_combout\ = (\rec_spi_ports|wr_add~q\ & (((\rec_spi_ports|rx_buf\(9))))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|bit_cnt\(23) & ((\rec_mosi~input_o\))) # (!\rec_spi_ports|bit_cnt\(23) & (\rec_spi_ports|rx_buf\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|wr_add~q\,
	datab => \rec_spi_ports|bit_cnt\(23),
	datac => \rec_spi_ports|rx_buf\(9),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[9]~9_combout\);

-- Location: FF_X29_Y4_N5
\rec_spi_ports|rx_buf[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(9));

-- Location: LCCOMB_X29_Y4_N20
\rec_spi_ports|rx_data[9]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(9) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_buf\(9)))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_data\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|rx_data\(9),
	datac => \rec_spi_ports|rx_buf\(9),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(9));

-- Location: LCCOMB_X29_Y4_N22
\rec_spi_ports|rx_buf[10]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[10]~10_combout\ = (\rec_spi_ports|wr_add~q\ & (((\rec_spi_ports|rx_buf\(10))))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|bit_cnt\(22) & ((\rec_mosi~input_o\))) # (!\rec_spi_ports|bit_cnt\(22) & (\rec_spi_ports|rx_buf\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|wr_add~q\,
	datab => \rec_spi_ports|bit_cnt\(22),
	datac => \rec_spi_ports|rx_buf\(10),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[10]~10_combout\);

-- Location: FF_X29_Y4_N23
\rec_spi_ports|rx_buf[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(10));

-- Location: LCCOMB_X29_Y4_N6
\rec_spi_ports|rx_data[10]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(10) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_buf\(10))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rx_buf\(10),
	datac => \rec_spi_ports|process_1~0clkctrl_outclk\,
	datad => \rec_spi_ports|rx_data\(10),
	combout => \rec_spi_ports|rx_data\(10));

-- Location: LCCOMB_X29_Y4_N12
\rec_spi_ports|rx_buf[11]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[11]~11_combout\ = (\rec_spi_ports|wr_add~q\ & (((\rec_spi_ports|rx_buf\(11))))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|bit_cnt\(21) & ((\rec_mosi~input_o\))) # (!\rec_spi_ports|bit_cnt\(21) & (\rec_spi_ports|rx_buf\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|wr_add~q\,
	datab => \rec_spi_ports|bit_cnt\(21),
	datac => \rec_spi_ports|rx_buf\(11),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[11]~11_combout\);

-- Location: FF_X29_Y4_N13
\rec_spi_ports|rx_buf[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(11));

-- Location: LCCOMB_X29_Y4_N28
\rec_spi_ports|rx_data[11]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(11) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_buf\(11))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_data\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rx_buf\(11),
	datab => \rec_spi_ports|rx_data\(11),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(11));

-- Location: LCCOMB_X29_Y4_N18
\rec_spi_ports|rx_buf[12]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[12]~12_combout\ = (\rec_spi_ports|wr_add~q\ & (((\rec_spi_ports|rx_buf\(12))))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|bit_cnt\(20) & ((\rec_mosi~input_o\))) # (!\rec_spi_ports|bit_cnt\(20) & (\rec_spi_ports|rx_buf\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|wr_add~q\,
	datab => \rec_spi_ports|bit_cnt\(20),
	datac => \rec_spi_ports|rx_buf\(12),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[12]~12_combout\);

-- Location: FF_X29_Y4_N19
\rec_spi_ports|rx_buf[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(12));

-- Location: LCCOMB_X29_Y4_N30
\rec_spi_ports|rx_data[12]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(12) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_buf\(12))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_data\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|rx_buf\(12),
	datac => \rec_spi_ports|rx_data\(12),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(12));

-- Location: LCCOMB_X29_Y4_N8
\rec_spi_ports|rx_buf[13]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[13]~13_combout\ = (\rec_spi_ports|wr_add~q\ & (((\rec_spi_ports|rx_buf\(13))))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|bit_cnt\(19) & ((\rec_mosi~input_o\))) # (!\rec_spi_ports|bit_cnt\(19) & (\rec_spi_ports|rx_buf\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|wr_add~q\,
	datab => \rec_spi_ports|bit_cnt\(19),
	datac => \rec_spi_ports|rx_buf\(13),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[13]~13_combout\);

-- Location: FF_X29_Y4_N9
\rec_spi_ports|rx_buf[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(13));

-- Location: LCCOMB_X29_Y4_N24
\rec_spi_ports|rx_data[13]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(13) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_buf\(13))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_data\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|rx_buf\(13),
	datac => \rec_spi_ports|rx_data\(13),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(13));

-- Location: LCCOMB_X29_Y4_N14
\rec_spi_ports|rx_buf[14]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[14]~14_combout\ = (\rec_spi_ports|wr_add~q\ & (((\rec_spi_ports|rx_buf\(14))))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|bit_cnt\(18) & ((\rec_mosi~input_o\))) # (!\rec_spi_ports|bit_cnt\(18) & (\rec_spi_ports|rx_buf\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|wr_add~q\,
	datab => \rec_spi_ports|bit_cnt\(18),
	datac => \rec_spi_ports|rx_buf\(14),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[14]~14_combout\);

-- Location: FF_X29_Y4_N15
\rec_spi_ports|rx_buf[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(14));

-- Location: LCCOMB_X29_Y4_N26
\rec_spi_ports|rx_data[14]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(14) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_buf\(14))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_data\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rx_buf\(14),
	datac => \rec_spi_ports|rx_data\(14),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(14));

-- Location: LCCOMB_X29_Y1_N28
\rec_spi_ports|rx_buf[15]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[15]~15_combout\ = (\rec_spi_ports|bit_cnt\(17) & ((\rec_spi_ports|wr_add~q\ & (\rec_spi_ports|rx_buf\(15))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_mosi~input_o\))))) # (!\rec_spi_ports|bit_cnt\(17) & (((\rec_spi_ports|rx_buf\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(17),
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(15),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[15]~15_combout\);

-- Location: FF_X29_Y1_N29
\rec_spi_ports|rx_buf[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(15));

-- Location: LCCOMB_X28_Y1_N10
\rec_spi_ports|rx_data[15]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(15) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_buf\(15))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_data\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rx_buf\(15),
	datab => \rec_spi_ports|rx_data\(15),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(15));

-- Location: LCCOMB_X29_Y2_N28
\rec_spi_ports|rx_buf[16]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[16]~16_combout\ = (\rec_spi_ports|wr_add~q\ & (((\rec_spi_ports|rx_buf\(16))))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|bit_cnt\(16) & ((\rec_mosi~input_o\))) # (!\rec_spi_ports|bit_cnt\(16) & (\rec_spi_ports|rx_buf\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|wr_add~q\,
	datab => \rec_spi_ports|bit_cnt\(16),
	datac => \rec_spi_ports|rx_buf\(16),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[16]~16_combout\);

-- Location: FF_X29_Y2_N29
\rec_spi_ports|rx_buf[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(16));

-- Location: LCCOMB_X29_Y2_N10
\rec_spi_ports|rx_data[16]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(16) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_buf\(16))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_data\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rx_buf\(16),
	datab => \rec_spi_ports|rx_data\(16),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(16));

-- Location: LCCOMB_X29_Y2_N6
\rec_spi_ports|rx_buf[17]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[17]~17_combout\ = (\rec_spi_ports|bit_cnt\(15) & ((\rec_spi_ports|wr_add~q\ & (\rec_spi_ports|rx_buf\(17))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_mosi~input_o\))))) # (!\rec_spi_ports|bit_cnt\(15) & (((\rec_spi_ports|rx_buf\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(15),
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(17),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[17]~17_combout\);

-- Location: FF_X29_Y2_N7
\rec_spi_ports|rx_buf[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(17));

-- Location: LCCOMB_X29_Y2_N4
\rec_spi_ports|rx_data[17]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(17) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_buf\(17))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_data\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|rx_buf\(17),
	datac => \rec_spi_ports|rx_data\(17),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(17));

-- Location: LCCOMB_X29_Y2_N12
\rec_spi_ports|rx_buf[18]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[18]~18_combout\ = (\rec_spi_ports|wr_add~q\ & (((\rec_spi_ports|rx_buf\(18))))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|bit_cnt\(14) & ((\rec_mosi~input_o\))) # (!\rec_spi_ports|bit_cnt\(14) & (\rec_spi_ports|rx_buf\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|wr_add~q\,
	datab => \rec_spi_ports|bit_cnt\(14),
	datac => \rec_spi_ports|rx_buf\(18),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[18]~18_combout\);

-- Location: FF_X29_Y2_N13
\rec_spi_ports|rx_buf[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(18));

-- Location: LCCOMB_X29_Y2_N14
\rec_spi_ports|rx_data[18]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(18) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_buf\(18)))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_data\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|rx_data\(18),
	datac => \rec_spi_ports|rx_buf\(18),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(18));

-- Location: LCCOMB_X29_Y2_N2
\rec_spi_ports|rx_buf[19]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[19]~19_combout\ = (\rec_spi_ports|bit_cnt\(13) & ((\rec_spi_ports|wr_add~q\ & (\rec_spi_ports|rx_buf\(19))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_mosi~input_o\))))) # (!\rec_spi_ports|bit_cnt\(13) & (((\rec_spi_ports|rx_buf\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|bit_cnt\(13),
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(19),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[19]~19_combout\);

-- Location: FF_X29_Y2_N3
\rec_spi_ports|rx_buf[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(19));

-- Location: LCCOMB_X28_Y1_N26
\rec_spi_ports|rx_data[19]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(19) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_buf\(19))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_data\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rx_buf\(19),
	datab => \rec_spi_ports|rx_data\(19),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(19));

-- Location: LCCOMB_X29_Y2_N16
\rec_spi_ports|rx_buf[20]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[20]~20_combout\ = (\rec_spi_ports|wr_add~q\ & (((\rec_spi_ports|rx_buf\(20))))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|bit_cnt\(12) & ((\rec_mosi~input_o\))) # (!\rec_spi_ports|bit_cnt\(12) & (\rec_spi_ports|rx_buf\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|wr_add~q\,
	datab => \rec_spi_ports|bit_cnt\(12),
	datac => \rec_spi_ports|rx_buf\(20),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[20]~20_combout\);

-- Location: FF_X29_Y2_N17
\rec_spi_ports|rx_buf[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(20));

-- Location: LCCOMB_X29_Y2_N8
\rec_spi_ports|rx_data[20]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(20) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_buf\(20)))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_data\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|rx_data\(20),
	datac => \rec_spi_ports|rx_buf\(20),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(20));

-- Location: LCCOMB_X29_Y2_N22
\rec_spi_ports|rx_buf[21]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[21]~21_combout\ = (\rec_spi_ports|wr_add~q\ & (((\rec_spi_ports|rx_buf\(21))))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|bit_cnt\(11) & (\rec_mosi~input_o\)) # (!\rec_spi_ports|bit_cnt\(11) & ((\rec_spi_ports|rx_buf\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_mosi~input_o\,
	datab => \rec_spi_ports|wr_add~q\,
	datac => \rec_spi_ports|rx_buf\(21),
	datad => \rec_spi_ports|bit_cnt\(11),
	combout => \rec_spi_ports|rx_buf[21]~21_combout\);

-- Location: FF_X29_Y2_N23
\rec_spi_ports|rx_buf[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(21));

-- Location: LCCOMB_X29_Y2_N18
\rec_spi_ports|rx_data[21]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(21) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_buf\(21))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_data\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|rx_buf\(21),
	datac => \rec_spi_ports|process_1~0clkctrl_outclk\,
	datad => \rec_spi_ports|rx_data\(21),
	combout => \rec_spi_ports|rx_data\(21));

-- Location: LCCOMB_X28_Y1_N20
\rec_spi_ports|rx_buf[22]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[22]~22_combout\ = (\rec_spi_ports|wr_add~q\ & (((\rec_spi_ports|rx_buf\(22))))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|bit_cnt\(10) & (\rec_mosi~input_o\)) # (!\rec_spi_ports|bit_cnt\(10) & ((\rec_spi_ports|rx_buf\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|wr_add~q\,
	datab => \rec_mosi~input_o\,
	datac => \rec_spi_ports|rx_buf\(22),
	datad => \rec_spi_ports|bit_cnt\(10),
	combout => \rec_spi_ports|rx_buf[22]~22_combout\);

-- Location: FF_X28_Y1_N21
\rec_spi_ports|rx_buf[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(22));

-- Location: LCCOMB_X28_Y1_N2
\rec_spi_ports|rx_data[22]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(22) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_buf\(22))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_data\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|rx_buf\(22),
	datab => \rec_spi_ports|rx_data\(22),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(22));

-- Location: LCCOMB_X27_Y3_N26
\rec_spi_ports|rx_buf[23]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_buf[23]~23_combout\ = (\rec_spi_ports|wr_add~q\ & (((\rec_spi_ports|rx_buf\(23))))) # (!\rec_spi_ports|wr_add~q\ & ((\rec_spi_ports|bit_cnt\(9) & ((\rec_mosi~input_o\))) # (!\rec_spi_ports|bit_cnt\(9) & (\rec_spi_ports|rx_buf\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rec_spi_ports|wr_add~q\,
	datab => \rec_spi_ports|bit_cnt\(9),
	datac => \rec_spi_ports|rx_buf\(23),
	datad => \rec_mosi~input_o\,
	combout => \rec_spi_ports|rx_buf[23]~23_combout\);

-- Location: FF_X27_Y3_N27
\rec_spi_ports|rx_buf[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rec_sclk~input_o\,
	d => \rec_spi_ports|rx_buf[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rec_spi_ports|rx_buf\(23));

-- Location: LCCOMB_X27_Y3_N4
\rec_spi_ports|rx_data[23]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \rec_spi_ports|rx_data\(23) = (GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & (\rec_spi_ports|rx_buf\(23))) # (!GLOBAL(\rec_spi_ports|process_1~0clkctrl_outclk\) & ((\rec_spi_ports|rx_data\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rec_spi_ports|rx_buf\(23),
	datac => \rec_spi_ports|rx_data\(23),
	datad => \rec_spi_ports|process_1~0clkctrl_outclk\,
	combout => \rec_spi_ports|rx_data\(23));

-- Location: LCCOMB_X27_Y5_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q\(0) = (\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\ & 
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q\(0));

-- Location: FF_X27_Y5_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q\(0));

-- Location: LCCOMB_X27_Y5_N30
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q\(0),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~feeder_combout\);

-- Location: FF_X27_Y5_N31
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~q\);

-- Location: IOIBUF_X16_Y0_N8
\i2s_l_fir_ast_sink_error[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i2s_l_fir_ast_sink_error(0),
	o => \i2s_l_fir_ast_sink_error[0]~input_o\);

-- Location: LCCOMB_X20_Y7_N2
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0_combout\ = (\i2s_lrclk~input_o\ & \i2s_l_fir_ast_sink_error[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i2s_lrclk~input_o\,
	datad => \i2s_l_fir_ast_sink_error[0]~input_o\,
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0_combout\);

-- Location: FF_X20_Y7_N3
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s\(0));

-- Location: LCCOMB_X20_Y7_N28
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]~feeder_combout\ = \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s\(0),
	combout => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]~feeder_combout\);

-- Location: FF_X20_Y7_N29
\fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_l_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s\(0));

-- Location: LCCOMB_X23_Y2_N28
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q\(0) = (\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\ & 
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|d_u0_m0_wo0_compute_q_17|delay_signals[0][0]~q\,
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[11]~q\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q\(0));

-- Location: FF_X23_Y2_N29
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_q\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q\(0));

-- Location: LCCOMB_X24_Y2_N16
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q\(0),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~feeder_combout\);

-- Location: FF_X24_Y2_N17
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|data_valid~q\);

-- Location: IOIBUF_X0_Y10_N8
\i2s_r_fir_ast_sink_error[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i2s_r_fir_ast_sink_error(0),
	o => \i2s_r_fir_ast_sink_error[0]~input_o\);

-- Location: LCCOMB_X15_Y10_N18
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0_combout\ = (\i2s_r_fir_ast_sink_error[0]~input_o\ & !\i2s_lrclk~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i2s_r_fir_ast_sink_error[0]~input_o\,
	datad => \i2s_lrclk~input_o\,
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0_combout\);

-- Location: FF_X15_Y10_N19
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|sink|at_sink_error_int~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s\(0));

-- Location: LCCOMB_X15_Y10_N12
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]~feeder_combout\ = \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|sink|packet_error_s\(0),
	combout => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]~feeder_combout\);

-- Location: FF_X15_Y10_N13
\fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \fir_clk~inputclkctrl_outclk\,
	d => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fir_r_ports|lp1000_inst|LP1000_0002_ast_inst|source|at_source_error_s\(0));

-- Location: IOIBUF_X26_Y29_N8
\ecg_st_load_en~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_st_load_en,
	o => \ecg_st_load_en~input_o\);

-- Location: IOIBUF_X11_Y29_N15
\ecg_fir_ast_sink_error[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ecg_fir_ast_sink_error(1),
	o => \ecg_fir_ast_sink_error[1]~input_o\);

-- Location: IOIBUF_X5_Y0_N8
\rec_st_load_en~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rec_st_load_en,
	o => \rec_st_load_en~input_o\);

-- Location: IOIBUF_X0_Y12_N8
\i2s_l_fir_ast_sink_error[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i2s_l_fir_ast_sink_error(1),
	o => \i2s_l_fir_ast_sink_error[1]~input_o\);

-- Location: IOIBUF_X0_Y10_N22
\i2s_r_fir_ast_sink_error[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i2s_r_fir_ast_sink_error(1),
	o => \i2s_r_fir_ast_sink_error[1]~input_o\);

ww_ecg_trdy <= \ecg_trdy~output_o\;

ww_ecg_rrdy <= \ecg_rrdy~output_o\;

ww_ecg_roe <= \ecg_roe~output_o\;

ww_ecg_busy <= \ecg_busy~output_o\;

ww_ecg_miso <= \ecg_miso~output_o\;

ww_ecg_fir_ast_source_valid <= \ecg_fir_ast_source_valid~output_o\;

ww_ecg_fir_ast_source_error(0) <= \ecg_fir_ast_source_error[0]~output_o\;

ww_ecg_fir_ast_source_error(1) <= \ecg_fir_ast_source_error[1]~output_o\;

ww_rec_trdy <= \rec_trdy~output_o\;

ww_rec_rrdy <= \rec_rrdy~output_o\;

ww_rec_roe <= \rec_roe~output_o\;

ww_rec_rx_data(0) <= \rec_rx_data[0]~output_o\;

ww_rec_rx_data(1) <= \rec_rx_data[1]~output_o\;

ww_rec_rx_data(2) <= \rec_rx_data[2]~output_o\;

ww_rec_rx_data(3) <= \rec_rx_data[3]~output_o\;

ww_rec_rx_data(4) <= \rec_rx_data[4]~output_o\;

ww_rec_rx_data(5) <= \rec_rx_data[5]~output_o\;

ww_rec_rx_data(6) <= \rec_rx_data[6]~output_o\;

ww_rec_rx_data(7) <= \rec_rx_data[7]~output_o\;

ww_rec_rx_data(8) <= \rec_rx_data[8]~output_o\;

ww_rec_rx_data(9) <= \rec_rx_data[9]~output_o\;

ww_rec_rx_data(10) <= \rec_rx_data[10]~output_o\;

ww_rec_rx_data(11) <= \rec_rx_data[11]~output_o\;

ww_rec_rx_data(12) <= \rec_rx_data[12]~output_o\;

ww_rec_rx_data(13) <= \rec_rx_data[13]~output_o\;

ww_rec_rx_data(14) <= \rec_rx_data[14]~output_o\;

ww_rec_rx_data(15) <= \rec_rx_data[15]~output_o\;

ww_rec_rx_data(16) <= \rec_rx_data[16]~output_o\;

ww_rec_rx_data(17) <= \rec_rx_data[17]~output_o\;

ww_rec_rx_data(18) <= \rec_rx_data[18]~output_o\;

ww_rec_rx_data(19) <= \rec_rx_data[19]~output_o\;

ww_rec_rx_data(20) <= \rec_rx_data[20]~output_o\;

ww_rec_rx_data(21) <= \rec_rx_data[21]~output_o\;

ww_rec_rx_data(22) <= \rec_rx_data[22]~output_o\;

ww_rec_rx_data(23) <= \rec_rx_data[23]~output_o\;

ww_rec_busy <= \rec_busy~output_o\;

ww_rec_miso <= \rec_miso~output_o\;

ww_rec_ch1 <= \rec_ch1~output_o\;

ww_rec_ch2 <= \rec_ch2~output_o\;

ww_i2s_l_led_out(0) <= \i2s_l_led_out[0]~output_o\;

ww_i2s_l_led_out(1) <= \i2s_l_led_out[1]~output_o\;

ww_i2s_l_led_out(2) <= \i2s_l_led_out[2]~output_o\;

ww_i2s_l_led_out(3) <= \i2s_l_led_out[3]~output_o\;

ww_i2s_l_led_out(4) <= \i2s_l_led_out[4]~output_o\;

ww_i2s_l_led_out(5) <= \i2s_l_led_out[5]~output_o\;

ww_i2s_l_led_out(6) <= \i2s_l_led_out[6]~output_o\;

ww_i2s_l_led_out(7) <= \i2s_l_led_out[7]~output_o\;

ww_i2s_l_led_out(8) <= \i2s_l_led_out[8]~output_o\;

ww_i2s_l_led_out(9) <= \i2s_l_led_out[9]~output_o\;

ww_i2s_l_led_out(10) <= \i2s_l_led_out[10]~output_o\;

ww_i2s_l_led_out(11) <= \i2s_l_led_out[11]~output_o\;

ww_i2s_l_led_out(12) <= \i2s_l_led_out[12]~output_o\;

ww_i2s_l_led_out(13) <= \i2s_l_led_out[13]~output_o\;

ww_i2s_l_led_out(14) <= \i2s_l_led_out[14]~output_o\;

ww_i2s_l_led_out(15) <= \i2s_l_led_out[15]~output_o\;

ww_i2s_l_led_out(16) <= \i2s_l_led_out[16]~output_o\;

ww_i2s_l_led_out(17) <= \i2s_l_led_out[17]~output_o\;

ww_i2s_l_led_out(18) <= \i2s_l_led_out[18]~output_o\;

ww_i2s_l_led_out(19) <= \i2s_l_led_out[19]~output_o\;

ww_i2s_l_led_out(20) <= \i2s_l_led_out[20]~output_o\;

ww_i2s_l_led_out(21) <= \i2s_l_led_out[21]~output_o\;

ww_i2s_l_led_out(22) <= \i2s_l_led_out[22]~output_o\;

ww_i2s_l_led_out(23) <= \i2s_l_led_out[23]~output_o\;

ww_i2s_l_led_out(24) <= \i2s_l_led_out[24]~output_o\;

ww_i2s_l_led_out(25) <= \i2s_l_led_out[25]~output_o\;

ww_i2s_l_led_out(26) <= \i2s_l_led_out[26]~output_o\;

ww_i2s_l_led_out(27) <= \i2s_l_led_out[27]~output_o\;

ww_i2s_l_led_out(28) <= \i2s_l_led_out[28]~output_o\;

ww_i2s_l_led_out(29) <= \i2s_l_led_out[29]~output_o\;

ww_i2s_l_led_out(30) <= \i2s_l_led_out[30]~output_o\;

ww_i2s_l_led_out(31) <= \i2s_l_led_out[31]~output_o\;

ww_i2s_r_led_out(0) <= \i2s_r_led_out[0]~output_o\;

ww_i2s_r_led_out(1) <= \i2s_r_led_out[1]~output_o\;

ww_i2s_r_led_out(2) <= \i2s_r_led_out[2]~output_o\;

ww_i2s_r_led_out(3) <= \i2s_r_led_out[3]~output_o\;

ww_i2s_r_led_out(4) <= \i2s_r_led_out[4]~output_o\;

ww_i2s_r_led_out(5) <= \i2s_r_led_out[5]~output_o\;

ww_i2s_r_led_out(6) <= \i2s_r_led_out[6]~output_o\;

ww_i2s_r_led_out(7) <= \i2s_r_led_out[7]~output_o\;

ww_i2s_r_led_out(8) <= \i2s_r_led_out[8]~output_o\;

ww_i2s_r_led_out(9) <= \i2s_r_led_out[9]~output_o\;

ww_i2s_r_led_out(10) <= \i2s_r_led_out[10]~output_o\;

ww_i2s_r_led_out(11) <= \i2s_r_led_out[11]~output_o\;

ww_i2s_r_led_out(12) <= \i2s_r_led_out[12]~output_o\;

ww_i2s_r_led_out(13) <= \i2s_r_led_out[13]~output_o\;

ww_i2s_r_led_out(14) <= \i2s_r_led_out[14]~output_o\;

ww_i2s_r_led_out(15) <= \i2s_r_led_out[15]~output_o\;

ww_i2s_r_led_out(16) <= \i2s_r_led_out[16]~output_o\;

ww_i2s_r_led_out(17) <= \i2s_r_led_out[17]~output_o\;

ww_i2s_r_led_out(18) <= \i2s_r_led_out[18]~output_o\;

ww_i2s_r_led_out(19) <= \i2s_r_led_out[19]~output_o\;

ww_i2s_r_led_out(20) <= \i2s_r_led_out[20]~output_o\;

ww_i2s_r_led_out(21) <= \i2s_r_led_out[21]~output_o\;

ww_i2s_r_led_out(22) <= \i2s_r_led_out[22]~output_o\;

ww_i2s_r_led_out(23) <= \i2s_r_led_out[23]~output_o\;

ww_i2s_r_led_out(24) <= \i2s_r_led_out[24]~output_o\;

ww_i2s_r_led_out(25) <= \i2s_r_led_out[25]~output_o\;

ww_i2s_r_led_out(26) <= \i2s_r_led_out[26]~output_o\;

ww_i2s_r_led_out(27) <= \i2s_r_led_out[27]~output_o\;

ww_i2s_r_led_out(28) <= \i2s_r_led_out[28]~output_o\;

ww_i2s_r_led_out(29) <= \i2s_r_led_out[29]~output_o\;

ww_i2s_r_led_out(30) <= \i2s_r_led_out[30]~output_o\;

ww_i2s_r_led_out(31) <= \i2s_r_led_out[31]~output_o\;

ww_i2s_l_fir_ast_source_valid <= \i2s_l_fir_ast_source_valid~output_o\;

ww_i2s_l_fir_ast_source_error(0) <= \i2s_l_fir_ast_source_error[0]~output_o\;

ww_i2s_l_fir_ast_source_error(1) <= \i2s_l_fir_ast_source_error[1]~output_o\;

ww_i2s_r_fir_ast_source_valid <= \i2s_r_fir_ast_source_valid~output_o\;

ww_i2s_r_fir_ast_source_error(0) <= \i2s_r_fir_ast_source_error[0]~output_o\;

ww_i2s_r_fir_ast_source_error(1) <= \i2s_r_fir_ast_source_error[1]~output_o\;
END structure;


