`timescale 1ns / 1ps

module muxgatetextbench;

	// Inputs
	reg a;
	reg b;

	// Outputs
	wire y_and;
	wire y_or;
	wire y_not;
	wire y_nand;
	wire y_nor;
	wire y_xor;
	wire y_xnor;

	// Instantiate the Unit Under Test (UUT)
	gatemux uut (
		.a(a), 
		.b(b), 
		.y_and(y_and), 
		.y_or(y_or), 
		.y_not(y_not), 
		.y_nand(y_nand), 
		.y_nor(y_nor), 
		.y_xor(y_xor), 
		.y_xnor(y_xnor)
	);

	initial begin
		// Initialize Inputs
		a = 0;b = 0;
		#100;
		a = 0;b = 1;
		#100;
		a = 1;b = 0;
		#100;
		a = 1;b = 1;
		#100;
        
		// Add stimulus here

	end
      
endmodule
