+libext+.v
+libext+.sv

../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/top/hdl/ae350_cpu_subsystem.v

+incdir+../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/ae350/define
+incdir+../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/ae350/top/hdl/include
+incdir+../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/top/hdl
+incdir+../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/soc/ncepldm200/hdl
+incdir+../../../../../../design/ip/atcapbbrg100/hdl/include
+incdir+../../../../../../design/ip/atcbmc300/hdl/include
+incdir+../../../../../../design/ip/atcbmc301/hdl/include
+incdir+../../../../../../design/ip/atcbusdec200/hdl/include
+incdir+../../../../../../design/ip/atcbusdec301/hdl/include
+incdir+../../../../../../design/ip/atcdmac300/hdl/include
+incdir+../../../../../../design/ip/atcgpio100/hdl/include
+incdir+../../../../../../design/ip/atciic100/hdl/include
+incdir+../../../../../../design/ip/atcpit100/hdl/include
+incdir+../../../../../../design/ip/atcrtc100/hdl/include
+incdir+../../../../../../design/ip/atcspi200/hdl/include
+incdir+../../../../../../design/ip/atcuart100/hdl/include
+incdir+../../../../../../design/ip/atcwdt200/hdl/include

-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/ae350/memory/syn/ae350_rambrg_ram.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/ae350/top/hdl/pd_clk_ctrl.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/ae350/top/hdl/pd_vol_ctrl.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/ae350/top/hdl/rst_sync.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ace/hdl/ace.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ace/hdl/ace_pre_dec.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/biu/hdl/kv_biu.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/fpu/hdl/kv_csa3_2.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/fpu/hdl/kv_csa4_2.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/fpu/hdl/kv_fpu.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/fpu/hdl/kv_fpu_dsu.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/fpu/hdl/kv_fpu_fdiv.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/fpu/hdl/kv_fpu_fmac32.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/fpu/hdl/kv_fpu_fmac64.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/fpu/hdl/kv_fpu_fmis.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/fpu/hdl/kv_fpu_fmv.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/fpu/hdl/kv_fpu_stub.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/fpu/hdl/kv_frf.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/fpu/hdl/kv_frf_stub.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/fpu/hdl/kv_lzc_encode.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_arb_fp.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_arb_fp_mb.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_arb_rr.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_arb_rr_mb.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_bin2onehot.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_bit_expand.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_cnt_johnson.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_cnt_onehot.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_cnt_scnto.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_dff_bwe.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_dff_gen.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_eb_half.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_eccdec32.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_eccdec64.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_eccenc32.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_eccenc64.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_fasthit.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_ffs.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_fifo.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_minmax.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_mux.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_mux_onehot.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_one_ext.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_onehot2bin.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_pardec32.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_pardec64.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_parenc32.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_parenc64.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_sign_ext.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_stall_filter.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_sync_l2l.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_vor.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_zdb.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/kv_zero_ext.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/macro/hdl/sample_kv_clk_gen.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/memory/syn/kv_btb_ram.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/memory/syn/kv_dcache_data_ecc_ram.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/memory/syn/kv_dcache_data_ram.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/memory/syn/kv_dcache_tag_ecc_ram.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/memory/syn/kv_dcache_tag_ram.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/memory/syn/kv_dlm_ecc_ram.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/memory/syn/kv_dlm_ram.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/memory/syn/kv_icache_data_par_ram.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/memory/syn/kv_icache_data_ram.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/memory/syn/kv_icache_tag_par_ram.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/memory/syn/kv_icache_tag_ram.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/memory/syn/kv_ilm_ecc_ram.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/memory/syn/kv_ilm_ram.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/memory/syn/kv_stlb_ram.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/tilelink/hdl/kv_tl_id_dec.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/tilelink/hdl/kv_tlc_mux.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/tilelink/hdl/kv_tlu_sizeup.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/top/hdl/a45_core.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/top/hdl/a45_core_top.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/top/hdl/kv_core.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/top/hdl/kv_core_brg.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/top/hdl/kv_cpuid.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_agu.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_alu.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_amoalu.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_bpu.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_bpu_bht.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_bpu_ctrl.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_bpu_ras.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_bru.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_btb_update_ctrl.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_cmt.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_csr.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_csr_dec.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dcu.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dcu_agent.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dcu_agent_ent.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dcu_brg.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dcu_ctl.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dcu_eccdec_data.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dcu_eccdec_tag.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dcu_eccenc_data.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dcu_eccenc_tag.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dcu_evb.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dcu_evb_ent.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dcu_lru.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dcu_mant.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dcu_mshr.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dcu_mshr_ent.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dcu_replace_way.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dcu_rr.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dcu_sb.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dcu_sb_cmp.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dcu_sb_ent.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dcu_shuffle.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dcu_stub.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dcu_wa.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dcu_wbf.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dcu_wbf_ent.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dec.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dlm.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dlm_arb.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dlm_arb_stub.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dlm_stub.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dsp.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dsp_dec.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dsp_dec_stub.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dsp_mul32.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dsp_pipe_ctrl.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dsp_pipe_ctrl_stub.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dsp_predec.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dsp_predec_stub.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dsp_stub.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_dtlb.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_fastmul.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_fastmul_cmp112.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_fastmul_cmp42.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_fastmul_recode.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_fb.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_fmt_load.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_fmt_store.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_fq.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_ic_ctrl.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_ic_op.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_icu.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_icu_brg.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_ifu.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_ifu_ilm_brg.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_ifu_ilm_brg_stub.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_iiq.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_iiq_wrap.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_iiu.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_iiu_fscb.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_iiu_scb.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_ilm.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_ilm_arb.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_ilm_stub.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_intc.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_ipipe.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_itlb.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_lm.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_lm_a_bank_sel.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_lm_ctl.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_lm_local_int.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_lm_local_int_stub.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_lm_rstgen.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_lm_rstgen_stub.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_lm_sb.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_lm_sb_ent.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_lm_stub.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_lm_tl_ul_ctl.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_lru.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_lsdec.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_lspipe.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_lsq.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_lsq_ent.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_lsu.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_lsu_arb.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_lsu_brg.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_lsu_buf.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_lsu_ptw.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_lsu_rob.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_lsu_rpt.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_lsu_rpt_ent.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_lsu_rpt_stub.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_lsuop.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_mdu.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_mini_dec.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_mmu.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_mmu_stlb.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_pc_gpr_prob.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_pc_gpr_prob_stub.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_pfm_csr.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_pma.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_pma2axcache.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_pma_cfg.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_pma_csr.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_pmp.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_pmp_cfg.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_pmp_csr.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_pq.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_rf.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_sfp_predec.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_sfp_predec_stub.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_slvp.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_slvp_a2f.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_slvp_dispatch.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_slvp_f2l.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_slvp_fifo.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_slvp_queue.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_slvp_single.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_slvp_split.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_slvp_sync_fifo.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_st_mask.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_stacksafe_alu.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_trigger.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_trigm.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_uins_ctl.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_uins_ctrl_ext.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_uins_dec.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_uins_pp.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_uins_prgbuf.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/kv_core/ucore/hdl/kv_vsetvl_stub.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/macro/async_clkmux.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/macro/edm_tck_inv.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/macro/gck.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/macro/nds_async_buff.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/macro/nds_async_fifo_afe.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/macro/nds_async_fifo_clr.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/macro/nds_async_fifo_data.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/macro/nds_dffsr.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/macro/nds_lib.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/macro/nds_rst_sync.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/macro/nds_sync_fifo1_data.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/macro/nds_sync_fifo_afe.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/macro/nds_sync_fifo_clr.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/macro/nds_sync_fifo_data.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/macro/nds_sync_fifo_ll.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/macro/nds_sync_l2l.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/macro/nds_sync_p2p.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/macro/nds_sync_p2p_cl.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/macro/nds_sync_p2p_data.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/macro/nds_sync_p2p_data_cl.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/peripheral_ip/atcexmon300/hdl/atcexmon300.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/peripheral_ip/atcexmon300/hdl/atcexmon300_arb_fp.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/peripheral_ip/atcexmon300/hdl/atcexmon300_bin2mask.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/peripheral_ip/atcexmon300/hdl/atcexmon300_bin2size.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/peripheral_ip/atcexmon300/hdl/atcexmon300_ent.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/peripheral_ip/atcexmon300/hdl/atcexmon300_lfsr.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/peripheral_ip/atcexmon300/hdl/atcexmon300_pending_cnt.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/soc/ncedbglock100/hdl/ncedbglock100.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/soc/ncejdtm200/hdl/ncejdtm200.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/soc/ncejdtm200/hdl/ncejdtm200_dmi.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/soc/ncejdtm200/hdl/ncejdtm200_tap.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/soc/ncepldm200/hdl/ncepldm200.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/soc/nceplic100/hdl/nceplic100.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/soc/nceplic100/hdl/nceplic100_busif.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/soc/nceplic100/hdl/nceplic100_core.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/soc/nceplmt100/hdl/nceplmt100.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/soc/nceplmt100/hdl/nceplmt100_busif.v
-v ../../../../../../design/acpu_ss/acpu_ss/A45/andes_ip/soc/nceplmt100/hdl/nceplmt100_rtc.v
-v ../../../../../../design/ip/atcapbbrg100/hdl/atcapbbrg100.v
-v ../../../../../../design/ip/atcaxi2ahb200/hdl/atcaxi2ahb200.v
-v ../../../../../../design/ip/atcaxi2ahb200/hdl/fifo2ahb.v
-v ../../../../../../design/ip/atcbmc300/hdl/atcbmc300.v
-v ../../../../../../design/ip/atcbmc300/hdl/atcbmc300_ds_addr_ctrl.v
-v ../../../../../../design/ip/atcbmc300/hdl/atcbmc300_ds_axi.v
-v ../../../../../../design/ip/atcbmc300/hdl/atcbmc300_ds_rdata_ctrl.v
-v ../../../../../../design/ip/atcbmc300/hdl/atcbmc300_ds_wdata_bresp_ctrl.v
-v ../../../../../../design/ip/atcbmc300/hdl/atcbmc300_internal_slave.v
-v ../../../../../../design/ip/atcbmc300/hdl/atcbmc300_us_axi.v
-v ../../../../../../design/ip/atcbmc300/hdl/atcbmc300_us_read_addr_ctrl.v
-v ../../../../../../design/ip/atcbmc300/hdl/atcbmc300_us_resp_ctrl.v
-v ../../../../../../design/ip/atcbmc300/hdl/atcbmc300_us_wdata_ctrl.v
-v ../../../../../../design/ip/atcbmc300/hdl/atcbmc300_us_write_addr_ctrl.v
-v ../../../../../../design/ip/atcbmc301/hdl/atcbmc301.v
-v ../../../../../../design/ip/atcbmc301/hdl/atcbmc301_ds_addr_ctrl.v
-v ../../../../../../design/ip/atcbmc301/hdl/atcbmc301_ds_axi.v
-v ../../../../../../design/ip/atcbmc301/hdl/atcbmc301_ds_rdata_ctrl.v
-v ../../../../../../design/ip/atcbmc301/hdl/atcbmc301_ds_wdata_bresp_ctrl.v
-v ../../../../../../design/ip/atcbmc301/hdl/atcbmc301_us_axi.v
-v ../../../../../../design/ip/atcbmc301/hdl/atcbmc301_us_read_addr_ctrl.v
-v ../../../../../../design/ip/atcbmc301/hdl/atcbmc301_us_resp_ctrl.v
-v ../../../../../../design/ip/atcbmc301/hdl/atcbmc301_us_wdata_ctrl.v
-v ../../../../../../design/ip/atcbmc301/hdl/atcbmc301_us_write_addr_ctrl.v
-v ../../../../../../design/ip/atcbusdec200/hdl/atcbusdec200.v
-v ../../../../../../design/ip/atcbusdec301/hdl/atcbusdec301.v
-v ../../../../../../design/ip/atcdmac300/hdl/atcdmac300.v
-v ../../../../../../design/ip/atcdmac300/hdl/atcdmac300_apbslv.v
-v ../../../../../../design/ip/atcdmac300/hdl/atcdmac300_arbiter.v
-v ../../../../../../design/ip/atcdmac300/hdl/atcdmac300_aximst.v
-v ../../../../../../design/ip/atcdmac300/hdl/atcdmac300_chmux.v
-v ../../../../../../design/ip/atcdmac300/hdl/atcdmac300_engine.v
-v ../../../../../../design/ip/atcdmac300/hdl/atcdmac300_fifo.v
-v ../../../../../../design/ip/atcdmac300/hdl/atcdmac300_register.v
-v ../../../../../../design/ip/atcdtrom060/hdl/atcdtrom060.v
-v ../../../../../../design/ip/atcgpio100/hdl/atcgpio100.v
-v ../../../../../../design/ip/atcgpio100/hdl/atcgpio100_apbslv.v
-v ../../../../../../design/ip/atcgpio100/hdl/atcgpio100_gpio.v
-v ../../../../../../design/ip/atciic100/hdl/atciic100.v
-v ../../../../../../design/ip/atciic100/hdl/atciic100_apbslv.v
-v ../../../../../../design/ip/atciic100/hdl/atciic100_ctrl.v
-v ../../../../../../design/ip/atciic100/hdl/atciic100_fifo.v
-v ../../../../../../design/ip/atciic100/hdl/atciic100_gsf.v
-v ../../../../../../design/ip/atcpit100/hdl/atcpit100.v
-v ../../../../../../design/ip/atcpit100/hdl/atcpit100_apbslv.v
-v ../../../../../../design/ip/atcpit100/hdl/atcpit100_ch.v
-v ../../../../../../design/ip/atcpit100/hdl/atcpit100_cntr.v
-v ../../../../../../design/ip/atcrambrg300/hdl/atcrambrg300.v
-v ../../../../../../design/ip/atcrambrg500/hdl/atcrambrg500.v
-v ../../../../../../design/ip/atcrtc100/hdl/atcrtc100.v
-v ../../../../../../design/ip/atcrtc100/hdl/atcrtc100_apbif.v
-v ../../../../../../design/ip/atcrtc100/hdl/atcrtc100_counter.v
-v ../../../../../../design/ip/atcrtc100/hdl/atcrtc100_pulsegen.v
-v ../../../../../../design/ip/atcsizedn300/hdl/atcsizedn300.v
-v ../../../../../../design/ip/atcsizedn300/hdl/atcsizedn300_addr_downsizer.v
-v ../../../../../../design/ip/atcsizedn300/hdl/atcsizedn300_data_downsizer.v
-v ../../../../../../design/ip/atcsizedn500/hdl/atcsizedn500.v
-v ../../../../../../design/ip/atcsizedn500/hdl/atcsizedn500_bin2onehot.v
-v ../../../../../../design/ip/atcsizedn500/hdl/atcsizedn500_mux_onehot.v
-v ../../../../../../design/ip/atcspi200/hdl/atcspi200.v
-v ../../../../../../design/ip/atcspi200/hdl/atcspi200_ahbif_ctrl.v
-v ../../../../../../design/ip/atcspi200/hdl/atcspi200_arbiter.v
-v ../../../../../../design/ip/atcspi200/hdl/atcspi200_ctrl.v
-v ../../../../../../design/ip/atcspi200/hdl/atcspi200_eilmif_ctrl.v
-v ../../../../../../design/ip/atcspi200/hdl/atcspi200_fifo.v
-v ../../../../../../design/ip/atcspi200/hdl/atcspi200_reg.v
-v ../../../../../../design/ip/atcspi200/hdl/atcspi200_regif.v
-v ../../../../../../design/ip/atcspi200/hdl/atcspi200_regif_ctrl.v
-v ../../../../../../design/ip/atcspi200/hdl/atcspi200_spiif.v
-v ../../../../../../design/ip/atcspi200/hdl/atcspi200_sync.v
-v ../../../../../../design/ip/atctlc2axi500/hdl/atctlc2axi500.v
-v ../../../../../../design/ip/atctlc2axi500/hdl/atctlc2axi500_arb_fp.v
-v ../../../../../../design/ip/atctlc2axi500/hdl/atctlc2axi500_async_fifo.v
-v ../../../../../../design/ip/atctlc2axi500/hdl/atctlc2axi500_bin2onehot.v
-v ../../../../../../design/ip/atctlc2axi500/hdl/atctlc2axi500_burst_arb.v
-v ../../../../../../design/ip/atctlc2axi500/hdl/atctlc2axi500_bypass_elastic_buffer.v
-v ../../../../../../design/ip/atctlc2axi500/hdl/atctlc2axi500_elastic_buffer_i.v
-v ../../../../../../design/ip/atctlc2axi500/hdl/atctlc2axi500_elastic_buffer_o.v
-v ../../../../../../design/ip/atctlc2axi500/hdl/atctlc2axi500_ffs.v
-v ../../../../../../design/ip/atctlc2axi500/hdl/atctlc2axi500_id_remapper.v
-v ../../../../../../design/ip/atctlc2axi500/hdl/atctlc2axi500_mux_onehot.v
-v ../../../../../../design/ip/atctlc2axi500/hdl/atctlc2axi500_onehot2bin.v
-v ../../../../../../design/ip/atctlc2axi500/hdl/atctlc2axi500_scb.v
-v ../../../../../../design/ip/atctlc2axi500/hdl/atctlc2axi500_sink_id_ent.v
-v ../../../../../../design/ip/atctlc2axi500/hdl/atctlc2axi500_sink_id_pool.v
-v ../../../../../../design/ip/atctlc2axi500/hdl/atctlc2axi500_sync_fifo.v
-v ../../../../../../design/ip/atctlc2axi500/hdl/atctlc2axi500_sync_l2l.v
-v ../../../../../../design/ip/atcuart100/hdl/atcuart100.v
-v ../../../../../../design/ip/atcuart100/hdl/atcuart100_apbif_reg.v
-v ../../../../../../design/ip/atcuart100/hdl/atcuart100_baud.v
-v ../../../../../../design/ip/atcuart100/hdl/atcuart100_modem.v
-v ../../../../../../design/ip/atcuart100/hdl/atcuart100_rxctrl.v
-v ../../../../../../design/ip/atcuart100/hdl/atcuart100_txctrl.v
-v ../../../../../../design/ip/atcuart100/hdl/atcuart100_uart_rx.v
-v ../../../../../../design/ip/atcuart100/hdl/atcuart100_uart_tx.v
-v ../../../../../../design/ip/atcwdt200/hdl/atcwdt200.v
