Protel Design System Design Rule Check
PCB File : D:\PROJECT\BFMC_TheNewbie\Hardware\BFMC_ProcessingAllBoard\BFMC_ProcessingAllBoard.PcbDoc
Date     : 4/20/2025
Time     : 3:49:43 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=7.874mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=120mil) (Preferred=15mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (3132.283mil,3051.181mil) on Top Overlay And Pad Q1-1(3159.842mil,3017.717mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.861mil < 10mil) Between Arc (6146.582mil,3151.913mil) on Top Overlay And Pad TP4-1(6146.582mil,3151.913mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.861mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.861mil < 10mil) Between Arc (6376.241mil,3151.913mil) on Top Overlay And Pad TP3-1(6376.241mil,3151.913mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.861mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.861mil < 10mil) Between Arc (6605.9mil,3151.913mil) on Top Overlay And Pad TP2-1(6605.9mil,3151.913mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.861mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.861mil < 10mil) Between Arc (6835.559mil,3151.913mil) on Top Overlay And Pad TP1-1(6835.559mil,3151.913mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.861mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C10-1(2126mil,2793.543mil) on Bottom Layer And Track (2093mil,2693.142mil)(2093mil,2813.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.645mil < 10mil) Between Pad C10-1(2126mil,2793.543mil) on Bottom Layer And Track (2093mil,2813.142mil)(2093mil,2819.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C10-1(2126mil,2793.543mil) on Bottom Layer And Track (2093mil,2819.142mil)(2159mil,2819.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C10-1(2126mil,2793.543mil) on Bottom Layer And Track (2159mil,2693.142mil)(2159mil,2819.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.409mil < 10mil) Between Pad C10-1(2126mil,2793.543mil) on Bottom Layer And Track (2163mil,2693.142mil)(2163mil,2813.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.564mil < 10mil) Between Pad C10-1(2126mil,2793.543mil) on Bottom Layer And Track (2163mil,2813.142mil)(2163mil,2819.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.564mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C10-2(2126mil,2718.74mil) on Bottom Layer And Track (2093mil,2693.142mil)(2093mil,2813.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C10-2(2126mil,2718.74mil) on Bottom Layer And Track (2093mil,2693.142mil)(2159mil,2693.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C10-2(2126mil,2718.74mil) on Bottom Layer And Track (2159mil,2693.142mil)(2159mil,2819.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.409mil < 10mil) Between Pad C10-2(2126mil,2718.74mil) on Bottom Layer And Track (2163mil,2693.142mil)(2163mil,2813.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad C1-1(3759.842mil,2340.354mil) on Top Layer And Text "+" (3740.157mil,2259.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-1(3759.842mil,2340.354mil) on Top Layer And Text "+" (3779.527mil,2235.47mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-1(3759.842mil,2340.354mil) on Top Layer And Text "C3" (3626.63mil,2313.029mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-1(3759.842mil,2340.354mil) on Top Layer And Track (3687.008mil,2316.732mil)(3716.535mil,2316.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-1(3759.842mil,2340.354mil) on Top Layer And Track (3803.149mil,2316.732mil)(3832.677mil,2316.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.645mil < 10mil) Between Pad C11-1(719.976mil,3049.197mil) on Top Layer And Track (686.976mil,3023.599mil)(686.976mil,3029.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C11-1(719.976mil,3049.197mil) on Top Layer And Track (686.976mil,3023.599mil)(752.976mil,3023.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C11-1(719.976mil,3049.197mil) on Top Layer And Track (686.976mil,3029.599mil)(686.976mil,3149.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C11-1(719.976mil,3049.197mil) on Top Layer And Track (752.976mil,3023.599mil)(752.976mil,3149.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C11-2(719.976mil,3124mil) on Top Layer And Track (686.976mil,3029.599mil)(686.976mil,3149.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C11-2(719.976mil,3124mil) on Top Layer And Track (686.976mil,3149.599mil)(752.976mil,3149.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C11-2(719.976mil,3124mil) on Top Layer And Track (752.976mil,3023.599mil)(752.976mil,3149.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(3759.842mil,2560.827mil) on Top Layer And Track (3625.984mil,2584.449mil)(3716.535mil,2584.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(3759.842mil,2560.827mil) on Top Layer And Track (3803.149mil,2584.449mil)(3893.701mil,2584.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.645mil < 10mil) Between Pad C12-1(605.803mil,3049.197mil) on Top Layer And Track (572.803mil,3023.599mil)(572.803mil,3029.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C12-1(605.803mil,3049.197mil) on Top Layer And Track (572.803mil,3023.599mil)(638.803mil,3023.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C12-1(605.803mil,3049.197mil) on Top Layer And Track (572.803mil,3029.599mil)(572.803mil,3149.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C12-1(605.803mil,3049.197mil) on Top Layer And Track (638.803mil,3023.599mil)(638.803mil,3149.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C12-2(605.803mil,3124mil) on Top Layer And Track (572.803mil,3029.599mil)(572.803mil,3149.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C12-2(605.803mil,3124mil) on Top Layer And Track (572.803mil,3149.599mil)(638.803mil,3149.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C12-2(605.803mil,3124mil) on Top Layer And Track (638.803mil,3023.599mil)(638.803mil,3149.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C13-2(922.26mil,2524mil) on Top Layer And Track (889.26mil,2429.599mil)(889.26mil,2549.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C13-2(922.26mil,2524mil) on Top Layer And Track (889.26mil,2549.599mil)(955.26mil,2549.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C13-2(922.26mil,2524mil) on Top Layer And Track (955.26mil,2423.599mil)(955.26mil,2549.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.645mil < 10mil) Between Pad C14-1(800.213mil,2449.197mil) on Top Layer And Track (767.213mil,2423.599mil)(767.213mil,2429.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C14-1(800.213mil,2449.197mil) on Top Layer And Track (767.213mil,2423.599mil)(833.213mil,2423.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C14-1(800.213mil,2449.197mil) on Top Layer And Track (767.213mil,2429.599mil)(767.213mil,2549.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C14-1(800.213mil,2449.197mil) on Top Layer And Track (833.213mil,2423.599mil)(833.213mil,2549.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C14-2(800.213mil,2524mil) on Top Layer And Track (767.213mil,2429.599mil)(767.213mil,2549.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C14-2(800.213mil,2524mil) on Top Layer And Track (767.213mil,2549.599mil)(833.213mil,2549.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C14-2(800.213mil,2524mil) on Top Layer And Track (833.213mil,2423.599mil)(833.213mil,2549.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C15-1(2414mil,2916.598mil) on Bottom Layer And Track (2381mil,2891mil)(2381mil,3017mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C15-1(2414mil,2916.598mil) on Bottom Layer And Track (2381mil,2891mil)(2447mil,2891mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.645mil < 10mil) Between Pad C15-1(2414mil,2916.598mil) on Bottom Layer And Track (2447mil,2891mil)(2447mil,2897mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C15-1(2414mil,2916.598mil) on Bottom Layer And Track (2447mil,2897mil)(2447mil,3017mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.409mil < 10mil) Between Pad C15-1(2414mil,2916.598mil) on Bottom Layer And Track (2451mil,2891mil)(2451mil,3017mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C15-2(2414mil,2991.401mil) on Bottom Layer And Track (2381mil,2891mil)(2381mil,3017mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C15-2(2414mil,2991.401mil) on Bottom Layer And Track (2381mil,3017mil)(2447mil,3017mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C15-2(2414mil,2991.401mil) on Bottom Layer And Track (2447mil,2897mil)(2447mil,3017mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.409mil < 10mil) Between Pad C15-2(2414mil,2991.401mil) on Bottom Layer And Track (2451mil,2891mil)(2451mil,3017mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.564mil < 10mil) Between Pad C16-1(2484mil,2916.598mil) on Bottom Layer And Track (2447mil,2891mil)(2447mil,2897mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.564mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.409mil < 10mil) Between Pad C16-1(2484mil,2916.598mil) on Bottom Layer And Track (2447mil,2897mil)(2447mil,3017mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C16-1(2484mil,2916.598mil) on Bottom Layer And Track (2451mil,2891mil)(2451mil,3017mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C16-1(2484mil,2916.598mil) on Bottom Layer And Track (2451mil,2891mil)(2517mil,2891mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.645mil < 10mil) Between Pad C16-1(2484mil,2916.598mil) on Bottom Layer And Track (2517mil,2891mil)(2517mil,2897mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C17-1(924.197mil,2698.803mil) on Top Layer And Track (891.197mil,2598.401mil)(891.197mil,2724.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C17-1(924.197mil,2698.803mil) on Top Layer And Track (891.197mil,2724.401mil)(957.197mil,2724.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C17-1(924.197mil,2698.803mil) on Top Layer And Track (957.197mil,2598.401mil)(957.197mil,2718.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.645mil < 10mil) Between Pad C17-1(924.197mil,2698.803mil) on Top Layer And Track (957.197mil,2718.401mil)(957.197mil,2724.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C17-2(924.197mil,2624mil) on Top Layer And Text "C13" (896mil,2582.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C17-2(924.197mil,2624mil) on Top Layer And Text "C14" (774mil,2582.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C17-2(924.197mil,2624mil) on Top Layer And Track (891.197mil,2598.401mil)(891.197mil,2724.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C17-2(924.197mil,2624mil) on Top Layer And Track (891.197mil,2598.401mil)(957.197mil,2598.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C17-2(924.197mil,2624mil) on Top Layer And Track (957.197mil,2598.401mil)(957.197mil,2718.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C18-1(802.15mil,2698.803mil) on Top Layer And Track (769.15mil,2598.401mil)(769.15mil,2724.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C18-1(802.15mil,2698.803mil) on Top Layer And Track (769.15mil,2724.401mil)(835.15mil,2724.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C18-1(802.15mil,2698.803mil) on Top Layer And Track (835.15mil,2598.401mil)(835.15mil,2718.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.645mil < 10mil) Between Pad C18-1(802.15mil,2698.803mil) on Top Layer And Track (835.15mil,2718.401mil)(835.15mil,2724.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C18-2(802.15mil,2624mil) on Top Layer And Text "C14" (774mil,2582.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C18-2(802.15mil,2624mil) on Top Layer And Track (769.15mil,2598.401mil)(769.15mil,2724.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C18-2(802.15mil,2624mil) on Top Layer And Track (769.15mil,2598.401mil)(835.15mil,2598.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C18-2(802.15mil,2624mil) on Top Layer And Track (835.15mil,2598.401mil)(835.15mil,2718.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C19-1(3387.661mil,3494.095mil) on Bottom Layer And Track (3354.661mil,3468.496mil)(3354.661mil,3594.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C19-1(3387.661mil,3494.095mil) on Bottom Layer And Track (3354.661mil,3468.496mil)(3420.661mil,3468.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.645mil < 10mil) Between Pad C19-1(3387.661mil,3494.095mil) on Bottom Layer And Track (3420.661mil,3468.496mil)(3420.661mil,3474.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C19-1(3387.661mil,3494.095mil) on Bottom Layer And Track (3420.661mil,3474.496mil)(3420.661mil,3594.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.961mil < 10mil) Between Pad C19-1(3387.661mil,3494.095mil) on Bottom Layer And Track (3425.213mil,3468.496mil)(3425.213mil,3594.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.108mil < 10mil) Between Pad C20-1(3458.213mil,3494.095mil) on Bottom Layer And Track (3420.661mil,3468.496mil)(3420.661mil,3474.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.108mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.961mil < 10mil) Between Pad C20-1(3458.213mil,3494.095mil) on Bottom Layer And Track (3420.661mil,3474.496mil)(3420.661mil,3594.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C20-1(3458.213mil,3494.095mil) on Bottom Layer And Track (3425.213mil,3468.496mil)(3425.213mil,3594.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C20-1(3458.213mil,3494.095mil) on Bottom Layer And Track (3425.213mil,3468.496mil)(3491.213mil,3468.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.645mil < 10mil) Between Pad C20-1(3458.213mil,3494.095mil) on Bottom Layer And Track (3491.213mil,3468.496mil)(3491.213mil,3474.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C20-1(3458.213mil,3494.095mil) on Bottom Layer And Track (3491.213mil,3474.496mil)(3491.213mil,3594.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.961mil < 10mil) Between Pad C20-2(3458.213mil,3568.898mil) on Bottom Layer And Track (3420.661mil,3474.496mil)(3420.661mil,3594.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C20-2(3458.213mil,3568.898mil) on Bottom Layer And Track (3425.213mil,3468.496mil)(3425.213mil,3594.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C20-2(3458.213mil,3568.898mil) on Bottom Layer And Track (3425.213mil,3594.496mil)(3491.213mil,3594.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C20-2(3458.213mil,3568.898mil) on Bottom Layer And Track (3491.213mil,3474.496mil)(3491.213mil,3594.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad C2-1(3452.756mil,2340.354mil) on Top Layer And Text "+" (3433.071mil,2259.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-1(3452.756mil,2340.354mil) on Top Layer And Text "C4" (3411.63mil,2312.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(3452.756mil,2340.354mil) on Top Layer And Track (3379.921mil,2316.732mil)(3409.449mil,2316.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(3452.756mil,2340.354mil) on Top Layer And Track (3496.063mil,2316.732mil)(3525.591mil,2316.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C21-1(2509.843mil,3822mil) on Bottom Layer And Track (2409.441mil,3789mil)(2535.441mil,3789mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C21-1(2509.843mil,3822mil) on Bottom Layer And Track (2409.441mil,3855mil)(2529.441mil,3855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.41mil < 10mil) Between Pad C21-1(2509.843mil,3822mil) on Bottom Layer And Track (2409.441mil,3857mil)(2535.441mil,3857mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.645mil < 10mil) Between Pad C21-1(2509.843mil,3822mil) on Bottom Layer And Track (2529.441mil,3855mil)(2535.441mil,3855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C21-1(2509.843mil,3822mil) on Bottom Layer And Track (2535.441mil,3789mil)(2535.441mil,3855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.274mil < 10mil) Between Pad C21-1(2509.843mil,3822mil) on Bottom Layer And Track (2535.441mil,3857mil)(2535.441mil,3923mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.274mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(3452.756mil,2560.827mil) on Top Layer And Track (3318.898mil,2584.449mil)(3409.449mil,2584.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(3452.756mil,2560.827mil) on Top Layer And Track (3496.063mil,2584.449mil)(3586.614mil,2584.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-1(2509.843mil,3890mil) on Bottom Layer And Text "C21" (2556.441mil,3888mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.41mil < 10mil) Between Pad C22-1(2509.843mil,3890mil) on Bottom Layer And Track (2409.441mil,3855mil)(2529.441mil,3855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C22-1(2509.843mil,3890mil) on Bottom Layer And Track (2409.441mil,3857mil)(2535.441mil,3857mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C22-1(2509.843mil,3890mil) on Bottom Layer And Track (2409.441mil,3923mil)(2529.441mil,3923mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.596mil < 10mil) Between Pad C22-1(2509.843mil,3890mil) on Bottom Layer And Track (2529.441mil,3855mil)(2535.441mil,3855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.596mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.645mil < 10mil) Between Pad C22-1(2509.843mil,3890mil) on Bottom Layer And Track (2529.441mil,3923mil)(2535.441mil,3923mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.274mil < 10mil) Between Pad C22-1(2509.843mil,3890mil) on Bottom Layer And Track (2535.441mil,3789mil)(2535.441mil,3855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.274mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C22-1(2509.843mil,3890mil) on Bottom Layer And Track (2535.441mil,3857mil)(2535.441mil,3923mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-2(2435.039mil,3890mil) on Bottom Layer And Text "C21" (2556.441mil,3888mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Pad C22-2(2435.039mil,3890mil) on Bottom Layer And Track (2409.441mil,3789mil)(2409.441mil,3855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.41mil < 10mil) Between Pad C22-2(2435.039mil,3890mil) on Bottom Layer And Track (2409.441mil,3855mil)(2529.441mil,3855mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C22-2(2435.039mil,3890mil) on Bottom Layer And Track (2409.441mil,3857mil)(2409.441mil,3923mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C22-2(2435.039mil,3890mil) on Bottom Layer And Track (2409.441mil,3857mil)(2535.441mil,3857mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C22-2(2435.039mil,3890mil) on Bottom Layer And Track (2409.441mil,3923mil)(2529.441mil,3923mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.108mil < 10mil) Between Pad C24-1(3458.213mil,2970.472mil) on Bottom Layer And Track (3420.661mil,2944.874mil)(3420.661mil,2950.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.108mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.961mil < 10mil) Between Pad C24-1(3458.213mil,2970.472mil) on Bottom Layer And Track (3420.661mil,2950.874mil)(3420.661mil,3070.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C24-1(3458.213mil,2970.472mil) on Bottom Layer And Track (3425.213mil,2944.874mil)(3425.213mil,3070.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C24-1(3458.213mil,2970.472mil) on Bottom Layer And Track (3425.213mil,2944.874mil)(3491.213mil,2944.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.645mil < 10mil) Between Pad C24-1(3458.213mil,2970.472mil) on Bottom Layer And Track (3491.213mil,2944.874mil)(3491.213mil,2950.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C24-1(3458.213mil,2970.472mil) on Bottom Layer And Track (3491.213mil,2950.874mil)(3491.213mil,3070.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.961mil < 10mil) Between Pad C24-2(3458.213mil,3045.275mil) on Bottom Layer And Track (3420.661mil,2950.874mil)(3420.661mil,3070.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C24-2(3458.213mil,3045.275mil) on Bottom Layer And Track (3425.213mil,2944.874mil)(3425.213mil,3070.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C24-2(3458.213mil,3045.275mil) on Bottom Layer And Track (3425.213mil,3070.874mil)(3491.213mil,3070.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C25-2(5799mil,3425.197mil) on Bottom Layer And Track (5766mil,3324.796mil)(5766mil,3450.796mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C25-2(5799mil,3425.197mil) on Bottom Layer And Track (5766mil,3450.796mil)(5832mil,3450.796mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C25-2(5799mil,3425.197mil) on Bottom Layer And Track (5832mil,3330.796mil)(5832mil,3450.796mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C27-1(3153.598mil,3543.307mil) on Top Layer And Text "C35" (3127.598mil,3514.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.645mil < 10mil) Between Pad C27-1(3153.598mil,3543.307mil) on Top Layer And Track (3120.598mil,3517.709mil)(3120.598mil,3523.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C27-1(3153.598mil,3543.307mil) on Top Layer And Track (3120.598mil,3517.709mil)(3186.598mil,3517.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C27-1(3153.598mil,3543.307mil) on Top Layer And Track (3120.598mil,3523.709mil)(3120.598mil,3643.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C27-1(3153.598mil,3543.307mil) on Top Layer And Track (3186.598mil,3517.709mil)(3186.598mil,3643.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C28-1(3238.087mil,3543.307mil) on Top Layer And Text "C35" (3127.598mil,3514.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C28-1(3238.087mil,3543.307mil) on Top Layer And Text "C36" (3212.087mil,3514.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.645mil < 10mil) Between Pad C28-1(3238.087mil,3543.307mil) on Top Layer And Track (3205.087mil,3517.709mil)(3205.087mil,3523.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C28-1(3238.087mil,3543.307mil) on Top Layer And Track (3205.087mil,3517.709mil)(3271.087mil,3517.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C28-1(3238.087mil,3543.307mil) on Top Layer And Track (3205.087mil,3523.709mil)(3205.087mil,3643.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C28-1(3238.087mil,3543.307mil) on Top Layer And Track (3271.087mil,3517.709mil)(3271.087mil,3643.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C28-2(3238.087mil,3618.111mil) on Top Layer And Track (3205.087mil,3523.709mil)(3205.087mil,3643.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C28-2(3238.087mil,3618.111mil) on Top Layer And Track (3205.087mil,3643.709mil)(3271.087mil,3643.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C28-2(3238.087mil,3618.111mil) on Top Layer And Track (3271.087mil,3517.709mil)(3271.087mil,3643.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C29-2(4081.709mil,1709.661mil) on Bottom Layer And Text "C30" (4145mil,1680mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C29-2(4081.709mil,1709.661mil) on Bottom Layer And Track (3981.307mil,1742.661mil)(4107.307mil,1742.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C29-2(4081.709mil,1709.661mil) on Bottom Layer And Track (3987.307mil,1676.661mil)(4107.307mil,1676.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C29-2(4081.709mil,1709.661mil) on Bottom Layer And Track (4107.307mil,1676.661mil)(4107.307mil,1742.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C30-1(4003.937mil,1614.173mil) on Bottom Layer And Track (3978.339mil,1581.173mil)(3978.339mil,1647.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.645mil < 10mil) Between Pad C30-1(4003.937mil,1614.173mil) on Bottom Layer And Track (3978.339mil,1581.173mil)(3984.339mil,1581.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C30-1(4003.937mil,1614.173mil) on Bottom Layer And Track (3978.339mil,1647.173mil)(4104.339mil,1647.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C30-1(4003.937mil,1614.173mil) on Bottom Layer And Track (3984.339mil,1581.173mil)(4104.339mil,1581.173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-1(3759.842mil,2154.762mil) on Top Layer And Text "+" (3740.157mil,2259.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad C3-1(3759.842mil,2154.762mil) on Top Layer And Text "+" (3779.527mil,2235.47mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-1(3759.842mil,2154.762mil) on Top Layer And Track (3687.008mil,2178.384mil)(3716.535mil,2178.384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-1(3759.842mil,2154.762mil) on Top Layer And Track (3803.149mil,2178.384mil)(3832.677mil,2178.384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C31-1(3759.394mil,3561.024mil) on Top Layer And Track (3726.394mil,3460.622mil)(3726.394mil,3586.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C31-1(3759.394mil,3561.024mil) on Top Layer And Track (3726.394mil,3586.622mil)(3792.394mil,3586.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C31-1(3759.394mil,3561.024mil) on Top Layer And Track (3792.394mil,3460.622mil)(3792.394mil,3580.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.645mil < 10mil) Between Pad C31-1(3759.394mil,3561.024mil) on Top Layer And Track (3792.394mil,3580.622mil)(3792.394mil,3586.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.835mil < 10mil) Between Pad C31-1(3759.394mil,3561.024mil) on Top Layer And Track (3794.819mil,3460.622mil)(3794.819mil,3586.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.835mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.603mil < 10mil) Between Pad C31-1(3759.394mil,3561.024mil) on Top Layer And Track (3794.819mil,3586.622mil)(3860.819mil,3586.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.603mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C31-2(3759.394mil,3486.22mil) on Top Layer And Track (3726.394mil,3460.622mil)(3726.394mil,3586.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C31-2(3759.394mil,3486.22mil) on Top Layer And Track (3726.394mil,3460.622mil)(3792.394mil,3460.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C31-2(3759.394mil,3486.22mil) on Top Layer And Track (3792.394mil,3460.622mil)(3792.394mil,3580.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.835mil < 10mil) Between Pad C31-2(3759.394mil,3486.22mil) on Top Layer And Track (3794.819mil,3460.622mil)(3794.819mil,3586.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.835mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.604mil < 10mil) Between Pad C31-2(3759.394mil,3486.22mil) on Top Layer And Track (3794.819mil,3460.622mil)(3860.819mil,3460.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.604mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(3759.842mil,1934.289mil) on Top Layer And Track (3625.984mil,1910.667mil)(3716.535mil,1910.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(3759.842mil,1934.289mil) on Top Layer And Track (3803.149mil,1910.667mil)(3893.701mil,1910.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.603mil < 10mil) Between Pad C32-1(3827.819mil,3561.024mil) on Top Layer And Track (3726.394mil,3586.622mil)(3792.394mil,3586.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.603mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.835mil < 10mil) Between Pad C32-1(3827.819mil,3561.024mil) on Top Layer And Track (3792.394mil,3460.622mil)(3792.394mil,3580.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.835mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.013mil < 10mil) Between Pad C32-1(3827.819mil,3561.024mil) on Top Layer And Track (3792.394mil,3580.622mil)(3792.394mil,3586.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.013mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C32-1(3827.819mil,3561.024mil) on Top Layer And Track (3794.819mil,3460.622mil)(3794.819mil,3586.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C32-1(3827.819mil,3561.024mil) on Top Layer And Track (3794.819mil,3586.622mil)(3860.819mil,3586.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C32-1(3827.819mil,3561.024mil) on Top Layer And Track (3860.819mil,3460.622mil)(3860.819mil,3580.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.645mil < 10mil) Between Pad C32-1(3827.819mil,3561.024mil) on Top Layer And Track (3860.819mil,3580.622mil)(3860.819mil,3586.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.603mil < 10mil) Between Pad C33-1(3827.819mil,3049.213mil) on Top Layer And Track (3726.394mil,3074.811mil)(3792.394mil,3074.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.603mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.835mil < 10mil) Between Pad C33-1(3827.819mil,3049.213mil) on Top Layer And Track (3792.394mil,2948.811mil)(3792.394mil,3068.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.835mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.013mil < 10mil) Between Pad C33-1(3827.819mil,3049.213mil) on Top Layer And Track (3792.394mil,3068.811mil)(3792.394mil,3074.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.013mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C33-1(3827.819mil,3049.213mil) on Top Layer And Track (3794.819mil,2948.811mil)(3794.819mil,3074.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C33-1(3827.819mil,3049.213mil) on Top Layer And Track (3794.819mil,3074.811mil)(3860.819mil,3074.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C33-1(3827.819mil,3049.213mil) on Top Layer And Track (3860.819mil,2948.811mil)(3860.819mil,3068.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.645mil < 10mil) Between Pad C33-1(3827.819mil,3049.213mil) on Top Layer And Track (3860.819mil,3068.811mil)(3860.819mil,3074.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.604mil < 10mil) Between Pad C33-2(3827.819mil,2974.41mil) on Top Layer And Track (3726.394mil,2948.811mil)(3792.394mil,2948.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.604mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.835mil < 10mil) Between Pad C33-2(3827.819mil,2974.41mil) on Top Layer And Track (3792.394mil,2948.811mil)(3792.394mil,3068.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.835mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C33-2(3827.819mil,2974.41mil) on Top Layer And Track (3794.819mil,2948.811mil)(3794.819mil,3074.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C33-2(3827.819mil,2974.41mil) on Top Layer And Track (3794.819mil,2948.811mil)(3860.819mil,2948.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C33-2(3827.819mil,2974.41mil) on Top Layer And Track (3860.819mil,2948.811mil)(3860.819mil,3068.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C34-1(3759.394mil,3049.213mil) on Top Layer And Track (3726.394mil,2948.811mil)(3726.394mil,3074.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C34-1(3759.394mil,3049.213mil) on Top Layer And Track (3726.394mil,3074.811mil)(3792.394mil,3074.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C34-1(3759.394mil,3049.213mil) on Top Layer And Track (3792.394mil,2948.811mil)(3792.394mil,3068.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.645mil < 10mil) Between Pad C34-1(3759.394mil,3049.213mil) on Top Layer And Track (3792.394mil,3068.811mil)(3792.394mil,3074.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.835mil < 10mil) Between Pad C34-1(3759.394mil,3049.213mil) on Top Layer And Track (3794.819mil,2948.811mil)(3794.819mil,3074.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.835mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.603mil < 10mil) Between Pad C34-1(3759.394mil,3049.213mil) on Top Layer And Track (3794.819mil,3074.811mil)(3860.819mil,3074.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.603mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C35-1(3153.598mil,3456.693mil) on Top Layer And Track (3120.598mil,3356.291mil)(3120.598mil,3482.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C35-1(3153.598mil,3456.693mil) on Top Layer And Track (3120.598mil,3482.291mil)(3186.598mil,3482.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C35-1(3153.598mil,3456.693mil) on Top Layer And Track (3186.598mil,3356.291mil)(3186.598mil,3476.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.645mil < 10mil) Between Pad C35-1(3153.598mil,3456.693mil) on Top Layer And Track (3186.598mil,3476.291mil)(3186.598mil,3482.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C35-2(3153.598mil,3381.89mil) on Top Layer And Track (3120.598mil,3356.291mil)(3120.598mil,3482.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C35-2(3153.598mil,3381.89mil) on Top Layer And Track (3120.598mil,3356.291mil)(3186.598mil,3356.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C35-2(3153.598mil,3381.89mil) on Top Layer And Track (3186.598mil,3356.291mil)(3186.598mil,3476.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C36-2(3238.087mil,3381.89mil) on Top Layer And Track (3205.087mil,3356.291mil)(3205.087mil,3482.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C36-2(3238.087mil,3381.89mil) on Top Layer And Track (3205.087mil,3356.291mil)(3271.087mil,3356.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C36-2(3238.087mil,3381.89mil) on Top Layer And Track (3271.087mil,3356.291mil)(3271.087mil,3476.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C37-2(4043.307mil,1673.228mil) on Top Layer And Text "C38" (3968mil,1656mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C37-2(4043.307mil,1673.228mil) on Top Layer And Track (3960.855mil,1650.228mil)(4066.78mil,1650.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C37-2(4043.307mil,1673.228mil) on Top Layer And Track (3967.78mil,1696.228mil)(4066.78mil,1696.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C37-2(4043.307mil,1673.228mil) on Top Layer And Track (4066.78mil,1650.228mil)(4066.78mil,1696.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C38-1(3984.252mil,1599.173mil) on Top Layer And Track (3960.855mil,1576.173mil)(3960.855mil,1622.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C38-1(3984.252mil,1599.173mil) on Top Layer And Track (3960.855mil,1576.173mil)(4066.78mil,1576.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C38-1(3984.252mil,1599.173mil) on Top Layer And Track (3960.855mil,1622.173mil)(3967.78mil,1622.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C38-1(3984.252mil,1599.173mil) on Top Layer And Track (3967.78mil,1622.173mil)(4066.78mil,1622.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C38-2(4043.307mil,1599.173mil) on Top Layer And Track (3960.855mil,1576.173mil)(4066.78mil,1576.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C38-2(4043.307mil,1599.173mil) on Top Layer And Track (3967.78mil,1622.173mil)(4066.78mil,1622.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C38-2(4043.307mil,1599.173mil) on Top Layer And Track (4066.78mil,1576.173mil)(4066.78mil,1622.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C39-1(3846.457mil,1673.228mil) on Top Layer And Text "C40" (3830mil,1651mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C39-1(3846.457mil,1673.228mil) on Top Layer And Track (3823.06mil,1650.228mil)(3823.06mil,1696.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C39-1(3846.457mil,1673.228mil) on Top Layer And Track (3823.06mil,1650.228mil)(3928.984mil,1650.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C39-1(3846.457mil,1673.228mil) on Top Layer And Track (3823.06mil,1696.228mil)(3829.984mil,1696.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C39-1(3846.457mil,1673.228mil) on Top Layer And Track (3829.984mil,1696.228mil)(3928.984mil,1696.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C40-1(3846.457mil,1594.314mil) on Top Layer And Text "P14" (3783mil,1568.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C40-1(3846.457mil,1594.314mil) on Top Layer And Track (3823.06mil,1571.314mil)(3823.06mil,1617.314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C40-1(3846.457mil,1594.314mil) on Top Layer And Track (3823.06mil,1571.314mil)(3928.984mil,1571.314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C40-1(3846.457mil,1594.314mil) on Top Layer And Track (3823.06mil,1617.314mil)(3829.984mil,1617.314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C40-1(3846.457mil,1594.314mil) on Top Layer And Track (3829.984mil,1617.314mil)(3928.984mil,1617.314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C40-2(3905.512mil,1594.314mil) on Top Layer And Text "P14" (3783mil,1568.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C40-2(3905.512mil,1594.314mil) on Top Layer And Track (3823.06mil,1571.314mil)(3928.984mil,1571.314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C40-2(3905.512mil,1594.314mil) on Top Layer And Track (3829.984mil,1617.314mil)(3928.984mil,1617.314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C40-2(3905.512mil,1594.314mil) on Top Layer And Track (3928.984mil,1571.314mil)(3928.984mil,1617.314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad C4-1(3498.937mil,2172.478mil) on Top Layer And Text "+" (3518.622mil,2235.47mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(3498.937mil,2172.478mil) on Top Layer And Track (3441.85mil,2190.195mil)(3455.63mil,2190.195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(3498.937mil,2172.478mil) on Top Layer And Track (3542.244mil,2190.195mil)(3556.023mil,2190.195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C41-1(4308.131mil,1728.347mil) on Top Layer And Text "C42" (4244mil,1692mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.25mil < 10mil) Between Pad C41-1(4308.131mil,1728.347mil) on Top Layer And Track (4238.131mil,1689.347mil)(4340.131mil,1689.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.25mil < 10mil) Between Pad C41-1(4308.131mil,1728.347mil) on Top Layer And Track (4238.131mil,1767.347mil)(4340.131mil,1767.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.75mil < 10mil) Between Pad C41-1(4308.131mil,1728.347mil) on Top Layer And Track (4258.131mil,1691.347mil)(4258.131mil,1765.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.75mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C41-2(4437.131mil,1728.347mil) on Top Layer And Text "C42" (4244mil,1692mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.05mil < 10mil) Between Pad C41-2(4437.131mil,1728.347mil) on Top Layer And Track (4404.131mil,1688.546mil)(4484.531mil,1688.546mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.25mil < 10mil) Between Pad C41-2(4437.131mil,1728.347mil) on Top Layer And Track (4404.131mil,1767.347mil)(4484.531mil,1767.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.65mil < 10mil) Between Pad C41-2(4437.131mil,1728.347mil) on Top Layer And Track (4484.531mil,1688.546mil)(4484.531mil,1767.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.65mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(3498.937mil,2030.746mil) on Top Layer And Track (3410.354mil,2013.029mil)(3455.63mil,2013.029mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(3498.937mil,2030.746mil) on Top Layer And Track (3542.244mil,2013.029mil)(3587.52mil,2013.029mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C42-1(4309.131mil,1618.11mil) on Top Layer And Text "P12" (4173mil,1568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.25mil < 10mil) Between Pad C42-1(4309.131mil,1618.11mil) on Top Layer And Track (4239.131mil,1579.11mil)(4341.131mil,1579.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.25mil < 10mil) Between Pad C42-1(4309.131mil,1618.11mil) on Top Layer And Track (4239.131mil,1657.11mil)(4341.131mil,1657.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.75mil < 10mil) Between Pad C42-1(4309.131mil,1618.11mil) on Top Layer And Track (4259.131mil,1581.11mil)(4259.131mil,1655.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.75mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.05mil < 10mil) Between Pad C42-2(4438.131mil,1618.11mil) on Top Layer And Track (4405.131mil,1578.31mil)(4485.531mil,1578.31mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.25mil < 10mil) Between Pad C42-2(4438.131mil,1618.11mil) on Top Layer And Track (4405.131mil,1657.11mil)(4485.531mil,1657.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.65mil < 10mil) Between Pad C42-2(4438.131mil,1618.11mil) on Top Layer And Track (4485.531mil,1578.31mil)(4485.531mil,1657.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.65mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-1(3569mil,2117mil) on Bottom Layer And Text "C6" (3595mil,2066mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C5-1(3569mil,2117mil) on Bottom Layer And Track (3536mil,2091.402mil)(3536mil,2217.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C5-1(3569mil,2117mil) on Bottom Layer And Track (3536mil,2091.402mil)(3602mil,2091.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.645mil < 10mil) Between Pad C5-1(3569mil,2117mil) on Bottom Layer And Track (3602mil,2091.402mil)(3602mil,2097.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C5-1(3569mil,2117mil) on Bottom Layer And Track (3602mil,2097.402mil)(3602mil,2217.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C5-2(3569mil,2191.803mil) on Bottom Layer And Track (3536mil,2091.402mil)(3536mil,2217.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C5-2(3569mil,2191.803mil) on Bottom Layer And Track (3536mil,2217.402mil)(3602mil,2217.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C5-2(3569mil,2191.803mil) on Bottom Layer And Track (3602mil,2097.402mil)(3602mil,2217.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C6-1(3569mil,2007.803mil) on Bottom Layer And Track (3536mil,1907.401mil)(3536mil,2027.401mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.645mil < 10mil) Between Pad C6-1(3569mil,2007.803mil) on Bottom Layer And Track (3536mil,2027.401mil)(3536mil,2033.401mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C6-1(3569mil,2007.803mil) on Bottom Layer And Track (3536mil,2033.401mil)(3602mil,2033.401mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C6-1(3569mil,2007.803mil) on Bottom Layer And Track (3602mil,1907.401mil)(3602mil,2033.401mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C6-2(3569mil,1933mil) on Bottom Layer And Track (3536mil,1907.401mil)(3536mil,2027.401mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C6-2(3569mil,1933mil) on Bottom Layer And Track (3536mil,1907.401mil)(3602mil,1907.401mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C6-2(3569mil,1933mil) on Bottom Layer And Track (3602mil,1907.401mil)(3602mil,2033.401mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-1(2196mil,2916.598mil) on Bottom Layer And Text "C9" (2222mil,2852.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.541mil < 10mil) Between Pad C7-1(2196mil,2916.598mil) on Bottom Layer And Track (2159mil,2891.142mil)(2159mil,2897.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.409mil < 10mil) Between Pad C7-1(2196mil,2916.598mil) on Bottom Layer And Track (2159mil,2897.142mil)(2159mil,3017.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C7-1(2196mil,2916.598mil) on Bottom Layer And Track (2163mil,2891mil)(2163mil,3017mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C7-1(2196mil,2916.598mil) on Bottom Layer And Track (2163mil,2891mil)(2229mil,2891mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.645mil < 10mil) Between Pad C7-1(2196mil,2916.598mil) on Bottom Layer And Track (2229mil,2891mil)(2229mil,2897mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C7-1(2196mil,2916.598mil) on Bottom Layer And Track (2229mil,2897mil)(2229mil,3017mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.409mil < 10mil) Between Pad C7-2(2196mil,2991.401mil) on Bottom Layer And Track (2159mil,2897.142mil)(2159mil,3017.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C7-2(2196mil,2991.401mil) on Bottom Layer And Track (2163mil,2891mil)(2163mil,3017mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C7-2(2196mil,2991.401mil) on Bottom Layer And Track (2163mil,3017mil)(2229mil,3017mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C7-2(2196mil,2991.401mil) on Bottom Layer And Track (2229mil,2897mil)(2229mil,3017mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-1(2126mil,2916.74mil) on Bottom Layer And Text "C10" (2152mil,2852.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-1(2126mil,2916.74mil) on Bottom Layer And Text "C9" (2222mil,2852.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C8-1(2126mil,2916.74mil) on Bottom Layer And Track (2093mil,2891.142mil)(2093mil,3017.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C8-1(2126mil,2916.74mil) on Bottom Layer And Track (2093mil,2891.142mil)(2159mil,2891.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.645mil < 10mil) Between Pad C8-1(2126mil,2916.74mil) on Bottom Layer And Track (2159mil,2891.142mil)(2159mil,2897.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C8-1(2126mil,2916.74mil) on Bottom Layer And Track (2159mil,2897.142mil)(2159mil,3017.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.409mil < 10mil) Between Pad C8-1(2126mil,2916.74mil) on Bottom Layer And Track (2163mil,2891mil)(2163mil,3017mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.409mil < 10mil) Between Pad C9-1(2196mil,2793.543mil) on Bottom Layer And Track (2159mil,2693.142mil)(2159mil,2819.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C9-1(2196mil,2793.543mil) on Bottom Layer And Track (2163mil,2693.142mil)(2163mil,2813.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.645mil < 10mil) Between Pad C9-1(2196mil,2793.543mil) on Bottom Layer And Track (2163mil,2813.142mil)(2163mil,2819.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C9-1(2196mil,2793.543mil) on Bottom Layer And Track (2163mil,2819.142mil)(2229mil,2819.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C9-1(2196mil,2793.543mil) on Bottom Layer And Track (2229mil,2693.142mil)(2229mil,2819.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.409mil < 10mil) Between Pad C9-2(2196mil,2718.74mil) on Bottom Layer And Track (2159mil,2693.142mil)(2159mil,2819.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C9-2(2196mil,2718.74mil) on Bottom Layer And Track (2163mil,2693.142mil)(2163mil,2813.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.882mil < 10mil) Between Pad C9-2(2196mil,2718.74mil) on Bottom Layer And Track (2163mil,2693.142mil)(2229mil,2693.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad C9-2(2196mil,2718.74mil) on Bottom Layer And Track (2229mil,2693.142mil)(2229mil,2819.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad D3-1(6000.529mil,3637mil) on Top Layer And Track (5970.868mil,3606mil)(5970.868mil,3668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.378mil < 10mil) Between Pad D3-1(6000.529mil,3637mil) on Top Layer And Track (5970.868mil,3606mil)(6112.868mil,3606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.646mil < 10mil) Between Pad D3-1(6000.529mil,3637mil) on Top Layer And Track (5970.868mil,3668mil)(5976.868mil,3668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.378mil < 10mil) Between Pad D3-1(6000.529mil,3637mil) on Top Layer And Track (5976.868mil,3668mil)(6112.868mil,3668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.378mil < 10mil) Between Pad D3-2(6083.206mil,3637mil) on Top Layer And Track (5970.868mil,3606mil)(6112.868mil,3606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.378mil < 10mil) Between Pad D3-2(6083.206mil,3637mil) on Top Layer And Track (5976.868mil,3668mil)(6112.868mil,3668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad D3-2(6083.206mil,3637mil) on Top Layer And Track (6112.868mil,3606mil)(6112.868mil,3668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad D4-1(6348.783mil,3637mil) on Top Layer And Track (6319.122mil,3606mil)(6319.122mil,3668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.378mil < 10mil) Between Pad D4-1(6348.783mil,3637mil) on Top Layer And Track (6319.122mil,3606mil)(6461.122mil,3606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.646mil < 10mil) Between Pad D4-1(6348.783mil,3637mil) on Top Layer And Track (6319.122mil,3668mil)(6325.122mil,3668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.378mil < 10mil) Between Pad D4-1(6348.783mil,3637mil) on Top Layer And Track (6325.122mil,3668mil)(6461.122mil,3668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.378mil < 10mil) Between Pad D4-2(6431.461mil,3637mil) on Top Layer And Track (6319.122mil,3606mil)(6461.122mil,3606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.378mil < 10mil) Between Pad D4-2(6431.461mil,3637mil) on Top Layer And Track (6325.122mil,3668mil)(6461.122mil,3668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad D4-2(6431.461mil,3637mil) on Top Layer And Track (6461.122mil,3606mil)(6461.122mil,3668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad D5-1(6697.038mil,3637mil) on Top Layer And Track (6667.377mil,3606mil)(6667.377mil,3668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.378mil < 10mil) Between Pad D5-1(6697.038mil,3637mil) on Top Layer And Track (6667.377mil,3606mil)(6809.377mil,3606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.646mil < 10mil) Between Pad D5-1(6697.038mil,3637mil) on Top Layer And Track (6667.377mil,3668mil)(6673.377mil,3668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.378mil < 10mil) Between Pad D5-1(6697.038mil,3637mil) on Top Layer And Track (6673.377mil,3668mil)(6809.377mil,3668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.378mil < 10mil) Between Pad D5-2(6779.715mil,3637mil) on Top Layer And Track (6667.377mil,3606mil)(6809.377mil,3606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.378mil < 10mil) Between Pad D5-2(6779.715mil,3637mil) on Top Layer And Track (6673.377mil,3668mil)(6809.377mil,3668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad D5-2(6779.715mil,3637mil) on Top Layer And Track (6809.377mil,3606mil)(6809.377mil,3668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.646mil < 10mil) Between Pad D6-1(3117mil,1287mil) on Top Layer And Track (3086mil,1257.339mil)(3086mil,1263.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad D6-1(3117mil,1287mil) on Top Layer And Track (3086mil,1257.339mil)(3148mil,1257.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.378mil < 10mil) Between Pad D6-1(3117mil,1287mil) on Top Layer And Track (3086mil,1263.339mil)(3086mil,1399.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.378mil < 10mil) Between Pad D6-1(3117mil,1287mil) on Top Layer And Track (3148mil,1257.339mil)(3148mil,1399.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.646mil < 10mil) Between Pad D7-1(3219mil,1287mil) on Top Layer And Track (3188mil,1257.339mil)(3188mil,1263.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad D7-1(3219mil,1287mil) on Top Layer And Track (3188mil,1257.339mil)(3250mil,1257.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.378mil < 10mil) Between Pad D7-1(3219mil,1287mil) on Top Layer And Track (3188mil,1263.339mil)(3188mil,1399.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.378mil < 10mil) Between Pad D7-1(3219mil,1287mil) on Top Layer And Track (3250mil,1257.339mil)(3250mil,1399.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.378mil < 10mil) Between Pad D7-2(3219mil,1369.677mil) on Top Layer And Track (3188mil,1263.339mil)(3188mil,1399.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Pad D7-2(3219mil,1369.677mil) on Top Layer And Track (3188mil,1399.339mil)(3250mil,1399.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.378mil < 10mil) Between Pad D7-2(3219mil,1369.677mil) on Top Layer And Track (3250mil,1257.339mil)(3250mil,1399.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad F1-2(4063.622mil,2358.268mil) on Top Layer And Text "F2" (3964.63mil,2251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad F2-1(4322.362mil,2113.819mil) on Top Layer And Text "D2" (4160.63mil,2028.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-(1609.842mil,1180mil) on Multi-Layer And Track (767.748mil,1325.575mil)(2066.961mil,1325.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-(1609.842mil,4757.677mil) on Multi-Layer And Track (314.992mil,4573.606mil)(2952.787mil,4573.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-(6719.095mil,3365.152mil) on Multi-Layer And Text "TP1" (6804mil,3223mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-(6719.095mil,3365.152mil) on Multi-Layer And Text "TP2" (6574.617mil,3223mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-(6719.095mil,3365.152mil) on Multi-Layer And Text "TP3" (6344.808mil,3223mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P10-1(3972.52mil,2893.701mil) on Top Layer And Track (4011.89mil,2814.961mil)(4011.89mil,2852.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P10-4(3972.52mil,3129.921mil) on Top Layer And Text "C33" (3802.315mil,3107.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.949mil < 10mil) Between Pad P10-4(3972.52mil,3129.921mil) on Top Layer And Text "C34" (3733.693mil,3107.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P10-4(3972.52mil,3129.921mil) on Top Layer And Track (4011.89mil,3171.26mil)(4011.89mil,3208.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P10-MP1(4194.961mil,2803.15mil) on Top Layer And Track (3944.961mil,2769.685mil)(4122.126mil,2769.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P10-MP1(4194.961mil,2803.15mil) on Top Layer And Track (4252.047mil,2842.52mil)(4252.047mil,3181.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P10-MP2(4194.961mil,3220.473mil) on Top Layer And Track (3944.961mil,3253.937mil)(4122.126mil,3253.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P10-MP2(4194.961mil,3220.473mil) on Top Layer And Track (4252.047mil,2842.52mil)(4252.047mil,3181.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P11-1(3185.039mil,1484.252mil) on Bottom Layer And Track (3226.378mil,1444.882mil)(3263.779mil,1444.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P11-2(3106.299mil,1484.252mil) on Bottom Layer And Track (3027.559mil,1444.882mil)(3064.961mil,1444.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P11-MP1(3275.59mil,1261.811mil) on Bottom Layer And Track (3055.118mil,1204.724mil)(3236.22mil,1204.724mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P11-MP1(3275.59mil,1261.811mil) on Bottom Layer And Track (3309.055mil,1334.646mil)(3309.055mil,1511.811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.37mil < 10mil) Between Pad P1-2(4492.127mil,2519.884mil) on Multi-Layer And Track (4444.882mil,2423.034mil)(4444.882mil,2496.656mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.37mil < 10mil) Between Pad P1-2(4492.127mil,2519.884mil) on Multi-Layer And Track (4444.882mil,2543.112mil)(4444.882mil,2618.309mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P12-3(4453.071mil,1462.283mil) on Top Layer And Track (4494.409mil,1422.913mil)(4531.811mil,1422.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P12-MP1(4205.039mil,1239.842mil) on Top Layer And Track (4171.575mil,1312.677mil)(4171.575mil,1489.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P12-MP1(4205.039mil,1239.842mil) on Top Layer And Track (4244.409mil,1182.756mil)(4504.252mil,1182.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P12-MP2(4543.622mil,1239.842mil) on Top Layer And Track (4244.409mil,1182.756mil)(4504.252mil,1182.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P12-MP2(4543.622mil,1239.842mil) on Top Layer And Track (4577.087mil,1312.677mil)(4577.087mil,1489.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P13-1(3445.276mil,3059.055mil) on Top Layer And Track (3431.496mil,3090.551mil)(3431.496mil,3183.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P13-2(3445.276mil,2980.315mil) on Top Layer And Track (3431.496mil,2856.299mil)(3431.496mil,2948.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P13-MP1(3533.859mil,2885.827mil) on Top Layer And Track (3431.496mil,2856.299mil)(3462.992mil,2856.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P13-MP1(3533.859mil,2885.827mil) on Top Layer And Track (3604.725mil,2856.299mil)(3636.221mil,2856.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P13-MP2(3533.859mil,3153.544mil) on Top Layer And Track (3431.496mil,3183.071mil)(3462.992mil,3183.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P13-MP2(3533.859mil,3153.544mil) on Top Layer And Track (3604.725mil,3183.071mil)(3636.221mil,3183.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P14-1(3905.512mil,1462.283mil) on Top Layer And Track (3826.772mil,1422.913mil)(3864.173mil,1422.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P14-2(3984.252mil,1462.283mil) on Top Layer And Track (4025.59mil,1422.913mil)(4062.992mil,1422.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P14-MP1(3814.961mil,1239.842mil) on Top Layer And Track (3781.496mil,1312.677mil)(3781.496mil,1489.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P14-MP1(3814.961mil,1239.842mil) on Top Layer And Track (3854.331mil,1182.756mil)(4035.433mil,1182.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P14-MP2(4074.803mil,1239.842mil) on Top Layer And Track (3854.331mil,1182.756mil)(4035.433mil,1182.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P14-MP2(4074.803mil,1239.842mil) on Top Layer And Track (4108.268mil,1312.677mil)(4108.268mil,1489.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P15-1(2794mil,1325mil) on Multi-Layer And Text "P17" (2739mil,1307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P15-2(2894mil,1325mil) on Multi-Layer And Text "P17" (2739mil,1307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P16-1(3536.528mil,1788mil) on Multi-Layer And Text "P18" (3482mil,1770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P16-2(3636.528mil,1788mil) on Multi-Layer And Text "P18" (3482mil,1770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P19-1(2559mil,1325mil) on Multi-Layer And Text "P21" (2504mil,1307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P19-2(2659mil,1325mil) on Multi-Layer And Text "P21" (2504mil,1307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P20-1(3303mil,1789mil) on Multi-Layer And Text "P22" (3248mil,1771mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P20-2(3403mil,1789mil) on Multi-Layer And Text "P22" (3248mil,1771mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.37mil < 10mil) Between Pad P2-2(4492.127mil,2113.819mil) on Multi-Layer And Track (4444.882mil,2016.969mil)(4444.882mil,2090.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.37mil < 10mil) Between Pad P2-2(4492.127mil,2113.819mil) on Multi-Layer And Track (4444.882mil,2137.047mil)(4444.882mil,2212.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P22-1(3403mil,1679mil) on Multi-Layer And Text "H1" (3399mil,1633mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P22-2(3303mil,1679mil) on Multi-Layer And Text "R5" (3191mil,1592mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P3-1(5514.804mil,2952.756mil) on Top Layer And Track (5554.174mil,2874.016mil)(5554.174mil,2911.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P3-7(5514.804mil,3425.197mil) on Top Layer And Track (5554.174mil,3466.536mil)(5554.174mil,3503.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P3-MP1(5737.244mil,2862.205mil) on Top Layer And Track (5487.245mil,2828.74mil)(5664.41mil,2828.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P3-MP1(5737.244mil,2862.205mil) on Top Layer And Track (5794.331mil,2901.575mil)(5794.331mil,3476.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P3-MP2(5737.244mil,3515.749mil) on Top Layer And Track (5487.245mil,3549.213mil)(5664.41mil,3549.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P3-MP2(5737.244mil,3515.749mil) on Top Layer And Track (5794.331mil,2901.575mil)(5794.331mil,3476.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P4-1(2354.331mil,4038.425mil) on Bottom Layer And Track (2275.591mil,4077.795mil)(2312.992mil,4077.795mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P4-2(2433.071mil,4038.425mil) on Bottom Layer And Text "C22" (2576.441mil,3956mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P4-4(2590.551mil,4038.425mil) on Bottom Layer And Text "C22" (2576.441mil,3956mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P4-4(2590.551mil,4038.425mil) on Bottom Layer And Track (2631.89mil,4077.795mil)(2669.291mil,4077.795mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P4-MP1(2263.78mil,4260.866mil) on Bottom Layer And Track (2230.315mil,4010.866mil)(2230.315mil,4188.032mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P4-MP1(2263.78mil,4260.866mil) on Bottom Layer And Track (2303.15mil,4317.953mil)(2641.732mil,4317.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P4-MP2(2681.103mil,4260.866mil) on Bottom Layer And Track (2303.15mil,4317.953mil)(2641.732mil,4317.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P4-MP2(2681.103mil,4260.866mil) on Bottom Layer And Track (2714.567mil,4010.866mil)(2714.567mil,4188.032mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P5-4(3620.63mil,3413.386mil) on Bottom Layer And Track (3660mil,3334.646mil)(3660mil,3372.048mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P5-MP1(3843.071mil,3740.158mil) on Bottom Layer And Track (3593.071mil,3773.622mil)(3770.237mil,3773.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P5-MP1(3843.071mil,3740.158mil) on Bottom Layer And Track (3900.158mil,3362.205mil)(3900.158mil,3700.788mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P5-MP2(3843.071mil,3322.835mil) on Bottom Layer And Track (3593.071mil,3289.37mil)(3770.237mil,3289.37mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P5-MP2(3843.071mil,3322.835mil) on Bottom Layer And Track (3900.158mil,3362.205mil)(3900.158mil,3700.788mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P7-1(3445.276mil,3618.111mil) on Top Layer And Track (3431.496mil,3649.606mil)(3431.496mil,3742.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P7-2(3445.276mil,3539.37mil) on Top Layer And Text "C36" (3212.087mil,3514.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P7-4(3445.276mil,3381.89mil) on Top Layer And Text "T3" (3292mil,3348mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P7-4(3445.276mil,3381.89mil) on Top Layer And Track (3431.496mil,3257.874mil)(3431.496mil,3350.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P7-MP2(3533.859mil,3712.599mil) on Top Layer And Track (3431.496mil,3742.126mil)(3462.992mil,3742.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P7-MP2(3533.859mil,3712.599mil) on Top Layer And Track (3604.725mil,3742.126mil)(3636.221mil,3742.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P8-MP2(3838.583mil,1238.189mil) on Bottom Layer And Track (3805.119mil,1311.023mil)(3805.119mil,1488.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P8-MP2(3838.583mil,1238.189mil) on Bottom Layer And Track (3877.953mil,1181.102mil)(4216.536mil,1181.102mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P9-1(3972.52mil,3405.512mil) on Top Layer And Track (4011.89mil,3326.772mil)(4011.89mil,3364.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P9-4(3972.52mil,3641.732mil) on Top Layer And Text "C32" (3802mil,3620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P9-4(3972.52mil,3641.732mil) on Top Layer And Track (4011.89mil,3683.071mil)(4011.89mil,3720.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P9-MP2(4194.961mil,3732.284mil) on Top Layer And Track (3944.961mil,3765.748mil)(4122.126mil,3765.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P9-MP2(4194.961mil,3732.284mil) on Top Layer And Track (4252.047mil,3354.331mil)(4252.047mil,3692.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q1-1(3159.842mil,3017.717mil) on Top Layer And Track (3197.244mil,3037.402mil)(3228.74mil,3037.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q1-2(3246.457mil,2980.315mil) on Top Layer And Track (3228.74mil,2923.229mil)(3228.74mil,2950.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q1-2(3246.457mil,2980.315mil) on Top Layer And Track (3228.74mil,3009.843mil)(3228.74mil,3037.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R1-1(6243.42mil,3637mil) on Top Layer And Track (6144.995mil,3601.567mil)(6274.916mil,3601.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R1-1(6243.42mil,3637mil) on Top Layer And Track (6144.995mil,3672.433mil)(6274.916mil,3672.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R1-1(6243.42mil,3637mil) on Top Layer And Track (6274.916mil,3601.567mil)(6274.916mil,3672.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-2(6176.491mil,3637mil) on Top Layer And Text "+" (6156.868mil,3626mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R1-2(6176.491mil,3637mil) on Top Layer And Track (6144.995mil,3601.567mil)(6144.995mil,3672.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R1-2(6176.491mil,3637mil) on Top Layer And Track (6144.995mil,3601.567mil)(6274.916mil,3601.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R1-2(6176.491mil,3637mil) on Top Layer And Track (6144.995mil,3672.433mil)(6274.916mil,3672.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R2-1(6591.675mil,3637mil) on Top Layer And Track (6493.249mil,3601.567mil)(6623.171mil,3601.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R2-1(6591.675mil,3637mil) on Top Layer And Track (6493.249mil,3672.433mil)(6623.171mil,3672.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R2-1(6591.675mil,3637mil) on Top Layer And Track (6623.171mil,3601.567mil)(6623.171mil,3672.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-2(6524.745mil,3637mil) on Top Layer And Text "+" (6505.122mil,3626mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R2-2(6524.745mil,3637mil) on Top Layer And Track (6493.249mil,3601.567mil)(6493.249mil,3672.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R2-2(6524.745mil,3637mil) on Top Layer And Track (6493.249mil,3601.567mil)(6623.171mil,3601.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R2-2(6524.745mil,3637mil) on Top Layer And Track (6493.249mil,3672.433mil)(6623.171mil,3672.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R3-1(6939.929mil,3637mil) on Top Layer And Track (6841.504mil,3601.567mil)(6971.425mil,3601.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R3-1(6939.929mil,3637mil) on Top Layer And Track (6841.504mil,3672.433mil)(6971.425mil,3672.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R3-1(6939.929mil,3637mil) on Top Layer And Track (6971.425mil,3601.567mil)(6971.425mil,3672.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-2(6873mil,3637mil) on Top Layer And Text "+" (6853.377mil,3626mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R3-2(6873mil,3637mil) on Top Layer And Track (6841.504mil,3601.567mil)(6841.504mil,3672.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R3-2(6873mil,3637mil) on Top Layer And Track (6841.504mil,3601.567mil)(6971.425mil,3601.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R3-2(6873mil,3637mil) on Top Layer And Track (6841.504mil,3672.433mil)(6971.425mil,3672.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-2(3117mil,1461mil) on Top Layer And Text "+" (3128mil,1443.339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-2(3117mil,1461mil) on Top Layer And Text "D6" (3092mil,1478mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R4-2(3117mil,1461mil) on Top Layer And Track (3081.567mil,1429.504mil)(3081.567mil,1559.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R4-2(3117mil,1461mil) on Top Layer And Track (3081.567mil,1429.504mil)(3152.433mil,1429.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R4-2(3117mil,1461mil) on Top Layer And Track (3152.433mil,1429.504mil)(3152.433mil,1559.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.657mil < 10mil) Between Pad R6-1(3240.52mil,3116.142mil) on Top Layer And Text "Q1" (3126mil,3090.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.657mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R6-1(3240.52mil,3116.142mil) on Top Layer And Track (3205.087mil,3084.646mil)(3205.087mil,3214.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R6-1(3240.52mil,3116.142mil) on Top Layer And Track (3205.087mil,3084.646mil)(3275.953mil,3084.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R6-1(3240.52mil,3116.142mil) on Top Layer And Track (3275.953mil,3084.646mil)(3275.953mil,3214.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R6-2(3240.52mil,3183.071mil) on Top Layer And Track (3205.087mil,3084.646mil)(3205.087mil,3214.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R6-2(3240.52mil,3183.071mil) on Top Layer And Track (3205.087mil,3214.567mil)(3275.953mil,3214.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R6-2(3240.52mil,3183.071mil) on Top Layer And Track (3275.953mil,3084.646mil)(3275.953mil,3214.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.531mil < 10mil) Between Pad R7-1(3159.842mil,3185.039mil) on Top Layer And Text "Q1" (3126mil,3090.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.531mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R7-1(3159.842mil,3185.039mil) on Top Layer And Track (3124.409mil,3086.614mil)(3124.409mil,3216.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R7-1(3159.842mil,3185.039mil) on Top Layer And Track (3124.409mil,3216.535mil)(3195.276mil,3216.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R7-1(3159.842mil,3185.039mil) on Top Layer And Track (3195.276mil,3086.614mil)(3195.276mil,3216.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-2(3159.842mil,3118.11mil) on Top Layer And Text "Q1" (3126mil,3090.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R7-2(3159.842mil,3118.11mil) on Top Layer And Track (3124.409mil,3086.614mil)(3124.409mil,3216.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R7-2(3159.842mil,3118.11mil) on Top Layer And Track (3124.409mil,3086.614mil)(3195.276mil,3086.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R7-2(3159.842mil,3118.11mil) on Top Layer And Track (3195.276mil,3086.614mil)(3195.276mil,3216.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-22(2006.867mil,2818.74mil) on Multi-Layer And Text "C10" (2152mil,2852.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-23(2006.867mil,2918.74mil) on Multi-Layer And Text "C10" (2152mil,2852.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
Rule Violations :451

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C11" (694mil,3182.236mil) on Top Overlay And Text "C12" (580mil,3182.236mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C13" (896mil,2582.536mil) on Top Overlay And Text "C14" (774mil,2582.536mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C13" (896mil,2582.536mil) on Top Overlay And Track (891.197mil,2598.401mil)(891.197mil,2724.401mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C13" (896mil,2582.536mil) on Top Overlay And Track (891.197mil,2598.401mil)(957.197mil,2598.401mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C13" (896mil,2582.536mil) on Top Overlay And Track (957.197mil,2598.401mil)(957.197mil,2718.401mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C14" (774mil,2582.536mil) on Top Overlay And Track (769.15mil,2598.401mil)(769.15mil,2724.401mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C14" (774mil,2582.536mil) on Top Overlay And Track (769.15mil,2598.401mil)(835.15mil,2598.401mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C14" (774mil,2582.536mil) on Top Overlay And Track (835.15mil,2598.401mil)(835.15mil,2718.401mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C14" (774mil,2582.536mil) on Top Overlay And Track (891.197mil,2598.401mil)(891.197mil,2724.401mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C14" (774mil,2582.536mil) on Top Overlay And Track (891.197mil,2598.401mil)(957.197mil,2598.401mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C15" (2440mil,3050mil) on Bottom Overlay And Text "C16" (2510mil,3050mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C19" (3512mil,3627.622mil) on Bottom Overlay And Text "C20" (3592mil,3627.685mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C21" (2556.441mil,3888mil) on Bottom Overlay And Track (2409.441mil,3857mil)(2409.441mil,3923mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C21" (2556.441mil,3888mil) on Bottom Overlay And Track (2409.441mil,3923mil)(2529.441mil,3923mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C21" (2556.441mil,3888mil) on Bottom Overlay And Track (2535.441mil,3857mil)(2535.441mil,3923mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C35" (3127.598mil,3514.89mil) on Top Overlay And Text "C36" (3212.087mil,3514.89mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C36" (3212.087mil,3514.89mil) on Top Overlay And Track (3205.087mil,3517.709mil)(3205.087mil,3523.709mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C36" (3212.087mil,3514.89mil) on Top Overlay And Track (3205.087mil,3517.709mil)(3271.087mil,3517.709mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C36" (3212.087mil,3514.89mil) on Top Overlay And Track (3205.087mil,3523.709mil)(3205.087mil,3643.709mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C36" (3212.087mil,3514.89mil) on Top Overlay And Track (3271.087mil,3517.709mil)(3271.087mil,3643.709mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C41" (4243mil,1802mil) on Top Overlay And Track (4181.968mil,1868.344mil)(4363.071mil,1868.344mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.554mil < 10mil) Between Text "C41" (4243mil,1802mil) on Top Overlay And Track (4363.071mil,1868.344mil)(4363.071mil,1881.139mil) on Top Overlay Silk Text to Silk Clearance [2.554mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C42" (4244mil,1692mil) on Top Overlay And Track (4238.131mil,1689.347mil)(4238.131mil,1767.347mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C42" (4244mil,1692mil) on Top Overlay And Track (4238.131mil,1689.347mil)(4340.131mil,1689.347mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.366mil < 10mil) Between Text "C42" (4244mil,1692mil) on Top Overlay And Track (4238.131mil,1767.347mil)(4340.131mil,1767.347mil) on Top Overlay Silk Text to Silk Clearance [5.366mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C42" (4244mil,1692mil) on Top Overlay And Track (4258.131mil,1691.347mil)(4258.131mil,1765.347mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C42" (4244mil,1692mil) on Top Overlay And Track (4404.131mil,1688.546mil)(4484.531mil,1688.546mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.432mil < 10mil) Between Text "C42" (4244mil,1692mil) on Top Overlay And Track (4404.131mil,1767.347mil)(4484.531mil,1767.347mil) on Top Overlay Silk Text to Silk Clearance [8.432mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "H1" (3399mil,1633mil) on Top Overlay And Track (3247.095mil,1626.047mil)(3458.905mil,1626.047mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "H1" (3399mil,1633mil) on Top Overlay And Track (3458.905mil,1626.047mil)(3458.905mil,1731.953mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "H1" (3399mil,1633mil) on Top Overlay And Track (3480.622mil,1625.047mil)(3480.622mil,1730.953mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "H1" (3399mil,1633mil) on Top Overlay And Track (3480.622mil,1625.047mil)(3692.433mil,1625.047mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P16" (3482mil,1880mil) on Top Overlay And Track (3625.984mil,1910.667mil)(3625.984mil,2117.36mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P16" (3482mil,1880mil) on Top Overlay And Track (3625.984mil,1910.667mil)(3716.535mil,1910.667mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P17" (2739mil,1307mil) on Top Overlay And Track (2738.095mil,1272.047mil)(2738.095mil,1377.953mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.035mil < 10mil) Between Text "P17" (2739mil,1307mil) on Top Overlay And Track (2738.095mil,1377.953mil)(2949.905mil,1377.953mil) on Top Overlay Silk Text to Silk Clearance [2.035mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P18" (3482mil,1770mil) on Top Overlay And Track (3480.622mil,1735.047mil)(3480.622mil,1840.953mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.035mil < 10mil) Between Text "P18" (3482mil,1770mil) on Top Overlay And Track (3480.622mil,1840.953mil)(3692.433mil,1840.953mil) on Top Overlay Silk Text to Silk Clearance [2.035mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P2" (4445.814mil,2251mil) on Top Overlay And Track (4444.882mil,2271.459mil)(4444.882mil,2316.735mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P2" (4445.814mil,2251mil) on Top Overlay And Track (4444.882mil,2271.459mil)(4807.087mil,2271.459mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P21" (2504mil,1307mil) on Top Overlay And Track (2503.095mil,1272.047mil)(2503.095mil,1377.953mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.035mil < 10mil) Between Text "P21" (2504mil,1307mil) on Top Overlay And Track (2503.095mil,1377.953mil)(2714.905mil,1377.953mil) on Top Overlay Silk Text to Silk Clearance [2.035mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P6" (3655mil,3289mil) on Bottom Overlay And Track (3593.071mil,3289.37mil)(3593.071mil,3334.646mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P6" (3655mil,3289mil) on Bottom Overlay And Track (3593.071mil,3289.37mil)(3770.237mil,3289.37mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P6" (3655mil,3289mil) on Bottom Overlay And Track (3593.071mil,3334.646mil)(3660mil,3334.646mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P6" (3655mil,3289mil) on Bottom Overlay And Track (3660mil,3334.646mil)(3660mil,3372.048mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4" (3089mil,1591.929mil) on Top Overlay And Text "R5" (3191mil,1592mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5" (3191mil,1592mil) on Top Overlay And Track (3247.095mil,1626.047mil)(3247.095mil,1731.953mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5" (3191mil,1592mil) on Top Overlay And Track (3247.095mil,1626.047mil)(3458.905mil,1626.047mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :49

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02