// Seed: 3430373690
module module_0 ();
  tri0 id_2, id_3;
  assign id_1 = 1;
  wire id_4, id_5;
  initial $display;
  tri1 id_6 = !id_6, id_7;
  assign id_3 = id_1;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1
);
  assign id_0 = id_1;
  assign id_0 = 1 - 1;
  reg id_3, id_4 = 1'h0 - id_3;
  module_0();
  always if (id_1 && id_1) id_3.id_1 <= id_1;
endmodule
module module_2;
  always id_1 <= 1;
  wire id_2;
  module_0();
endmodule
