** NOTE: Created directory path 'logs' for file 'logs/run.log'.

Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.13-s083_1, built Tue Jan 19 16:51:46 PST 2021
Options:	-overwrite -nowin -init START.tcl -log logs/run.log 
Date:		Mon May  9 12:01:45 2022
Host:		rice-503-20-north (x86_64 w/Linux 5.11.0-41-generic) (20cores*40cpus*Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz 28160KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_313791_rice-503-20-north_xingyuni_PdcibS.

The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.

**INFO:  MMMC transition support version v31-84 

Sourcing file "START.tcl" ...
#% Begin load design ... (date=05/09 12:02:07, mem=667.8M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'BGR_Top' saved by 'Innovus' '20.13-s083_1' on 'Mon May 9 12:01:40 2022'.
% Begin Load MMMC data ... (date=05/09 12:02:08, mem=670.1M)
% End Load MMMC data ... (date=05/09 12:02:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=671.1M, current mem=671.1M)

Loading LEF file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/libs/lef/rtk-tech.lef ...

Loading LEF file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef ...
WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef at line 2.
Set DBUPerIGU to M1 pitch 460.
**WARN: (IMPLF-200):	Pin 'Emitter' in macro 'sky130_asc_pnp_7' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'Emitter' in macro 'sky130_asc_pnp_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'Emitter' in macro 'sky130_asc_pnp_0' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'Collector' in macro 'sky130_asc_pnp_0' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Rin' in macro 'sky130_asc_res_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'Rin' in macro 'sky130_asc_res_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Rout' in macro 'sky130_asc_res_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'Rout' in macro 'sky130_asc_res_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Rin' in macro 'sky130_asc_res' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'Rin' in macro 'sky130_asc_res' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Rout' in macro 'sky130_asc_res' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'Rout' in macro 'sky130_asc_res' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_nfet_01v8_lvt_9' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_nfet_01v8_lvt_9' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_nfet_01v8_lvt_9' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_60' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_12' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_12' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_12' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_9' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_9' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_9' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_6' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_6' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_6' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_nfet_01v8_lvt_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_nfet_01v8_lvt_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_nfet_01v8_lvt_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Mon May  9 12:02:08 2022
viaInitial ends at Mon May  9 12:02:08 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/viewDefinition.tcl
Reading libs_typical timing library '/home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/2-skywater-130nm/view-standard/stdcells.lib' ...
Read 13 cells in library 'sky130_fd_sc_hd__tt_025C_1v80' 
*** End library_loading (cpu=0.00min, real=0.00min, mem=22.0M, fe_cpu=0.26min, fe_real=0.38min, fe_mem=688.9M) ***
% Begin Load netlist data ... (date=05/09 12:02:08, mem=685.9M)
*** Begin netlist parsing (mem=688.9M) ***
Created 13 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/vbin/BGR_Top.v.bin'
Reading binary database version 2 in 1-threaded mode

*** Memory Usage v#2 (Current mem = 699.941M, initial mem = 283.727M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=699.9M) ***
% End Load netlist data ... (date=05/09 12:02:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=689.5M, current mem=689.5M)
Set top cell to BGR_Top.
Hooked 13 DB cells to tlib cells.
** Removed 1 unused lib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell BGR_Top ...
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b1 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Collector of instance BGR_Core/pnp_va is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R9 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
*** Netlist is unique.
Set DBUPerIGU to techSite unitasc width 490.
** info: there are 33 modules.
** info: there are 51 stdCell insts.

*** Memory Usage v#2 (Current mem = 733.355M, initial mem = 283.727M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust met3 preferred direction offset from 0.34 to 0.17.
Adjust met4 preferred direction offset from 0.46 to 0.23.
Adjust met5 preferred direction offset from 1.7 to 0.17.
Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
Setting -ignore_DRC to 0. ViaGen will do DRC check while creating vias.
Setting -viarule_preference to default order. ViaGen will consider via rule priority based on the order of appearance in the technology file.
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Change floorplan default-technical-site to 'unitasc'.
*Info: initialize multi-corner CTS.
Total number of combinational cells: 12
Total number of sequential cells: 0
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: sky130_asc_pnp_7 sky130_asc_pnp_8 sky130_asc_res sky130_asc_res_2
Total number of usable buffers: 4
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: sky130_fd_sc_hd__inv_2
Total number of usable inverters: 1
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
**WARN: (IMPSYC-2):	Timing information is not defined for cell sky130_asc_nfet_01v8_lvt_9; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/BGR_Top.fp.gz (mem = 941.0M).
% Begin Load floorplan data ... (date=05/09 12:02:09, mem=922.7M)
*info: reset 57 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b1 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Collector of instance BGR_Core/pnp_va is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R9 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
Deleting old partition specification.
Set FPlanBox to (0 0 317400 207740)
**WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust met3 preferred direction offset from 0.34 to 0.17.
Adjust met4 preferred direction offset from 0.46 to 0.23.
Adjust met5 preferred direction offset from 1.7 to 0.17.
Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/BGR_Top.fp.spr.gz (Created by Innovus v20.13-s083_1 on Mon May  9 12:01:39 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=924.2M, current mem=924.2M)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Delete all existing relative floorplan constraints.
% End Load floorplan data ... (date=05/09 12:02:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=925.7M, current mem=925.3M)
Reading congestion map file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/BGR_Top.route.congmap.gz ...
% Begin Load SymbolTable ... (date=05/09 12:02:09, mem=925.7M)
% End Load SymbolTable ... (date=05/09 12:02:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=925.8M, current mem=925.8M)
Loading place ...
% Begin Load placement data ... (date=05/09 12:02:09, mem=925.8M)
Reading placement file - /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/BGR_Top.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v20.13-s083_1 on Mon May  9 12:01:39 2022, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=944.0M) ***
Total net length = 7.200e-02 (3.600e-02 3.600e-02) (ext = 4.000e-03)
% End Load placement data ... (date=05/09 12:02:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=926.0M, current mem=926.0M)
Reading PG file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/BGR_Top.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on       Mon May  9 12:01:39 2022)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=941.0M) ***
% Begin Load routing data ... (date=05/09 12:02:10, mem=926.4M)
Reading routing file - /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/BGR_Top.route.gz.
Reading Innovus routing data (Created by Innovus v20.13-s083_1 on Mon May  9 12:01:39 2022 Format: 20.1) ...
*** Total 54 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=945.0M) ***
% End Load routing data ... (date=05/09 12:02:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=931.5M, current mem=930.5M)
Loading Drc markers ...
... 35 markers are loaded ...
... 0 geometry drc markers are loaded ...
... 0 antenna drc markers are loaded ...
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/BGR_Top.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=950.0M) ***
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable ...
Process name: (null).
Allocated an empty WireEdgeEnlargement table in typical [6].
Allocated an empty WireEdgeEnlargement table in typical [6].
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: analysis_default
    RC-Corner Name        : typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=05/09 12:02:10, mem=936.8M)
source /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/flow/BRG_Top/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/BGR_Top_power_constraints.tcl
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

% End Load power constraints ... (date=05/09 12:02:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=937.0M, current mem=937.0M)
% Begin load AAE data ... (date=05/09 12:02:11, mem=943.8M)
**WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
AAE DB initialization (MEM=978.449 CPU=0:00:00.0 REAL=0:00:00.0) 
% End load AAE data ... (date=05/09 12:02:11, total cpu=0:00:00.3, real=0:00:00.0, peak res=949.6M, current mem=949.6M)
Total number of combinational cells: 12
Total number of sequential cells: 0
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: sky130_asc_pnp_7 sky130_asc_pnp_8 sky130_asc_res sky130_asc_res_2
Total number of usable buffers: 4
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: sky130_fd_sc_hd__inv_2
Total number of usable inverters: 1
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.13-s083_1. They will be removed in the next release. 
timing_enable_default_delay_arc
#% End load design ... (date=05/09 12:02:11, total cpu=0:00:02.0, real=0:00:04.0, peak res=974.3M, current mem=949.6M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200           22  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           11  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
WARNING   IMPSYC-2             1  Timing information is not defined for ce...
WARNING   IMPDB-2078          20  Output pin %s of instance %s is connecte...
WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
*** Message Summary: 60 warning(s), 0 error(s)

The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
<FF> Plugin -> always_source_tcl
<FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
<FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl

  > Info: Sourcing "scripts/setup-optmode.tcl"

### Start verbose source output (echo mode) for 'scripts/setup-optmode.tcl' ...
# puts "Info: Useful skew = $::env(useful_skew)"
Info: Useful skew = True
# if { $::env(useful_skew) } {
  setOptMode -usefulSkew       true
  # setOptMode -usefulSkewPreCTS true
} else {
  setOptMode -usefulSkew      false
}
### End verbose source output for 'scripts/setup-optmode.tcl'.

  > Info: Sourcing "scripts/setup-cellpad.tcl"

### Start verbose source output (echo mode) for 'scripts/setup-cellpad.tcl' ...
# if {[info exists ADK_CELLS_TO_BE_PADDED]} {
    specifyCellPad $ADK_CELLS_TO_BE_PADDED $::env(cell_padding)
} else {
    specifyCellPad *DFF* $::env(cell_padding)
}
**WARN: (IMPSYC-756):	Found no cell matching wildcard "*DFF*".Added padding to 0 cells.
# reportCellPad -file $vars(rpt_dir)/$vars(step).cellpad.rpt
Total 0 cells have padding.
Generated cell padding report file: reports/debug.cellpad.rpt
### End verbose source output for 'scripts/setup-cellpad.tcl'.

  > Info: Sourcing "scripts/setup-inst-gap.tcl"

### Start verbose source output (echo mode) for 'scripts/setup-inst-gap.tcl' ...
# if {[info exists ADK_MIN_INST_GAP]} {
  setPlaceMode -place_detail_legalization_inst_gap $ADK_MIN_INST_GAP
  # Without this setting, Innovus will still leave width=1 gaps in
  # advanced technology nodes.
  if {[expr $ADK_MIN_INST_GAP > 1]} {
    setPlaceMode -place_detail_use_no_diffusion_one_site_filler false
  }
}
### End verbose source output for 'scripts/setup-inst-gap.tcl'.

  > Info: Sourcing "scripts/main.tcl"

### Start verbose source output (echo mode) for 'scripts/main.tcl' ...
# source -verbose innovus-foundation-flow/INNOVUS/run_place.tcl
### Start verbose source output (echo mode) for 'innovus-foundation-flow/INNOVUS/run_place.tcl' ...
# if {[file exists innovus-foundation-flow/vars.tcl]} {
   source innovus-foundation-flow/vars.tcl
}
# foreach file $vars(config_files) {
   source $file
}
# source innovus-foundation-flow/procs.tcl
# ff_procs::system_info
# setDistributeHost -local
The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
# setMultiCpuUsage -localCpu 16
# if {$vars(restore_design)} { # <BEGIN TAG> place,restore_design

# <begin tag place,restore_design,skip>
#
# restoreDesign checkpoints/init.enc.dat inverter
#
# <end tag place,restore_design,skip> }
# um::enable_metrics -on
# puts "<FF> Plugin -> always_source_tcl"
<FF> Plugin -> always_source_tcl
# ff_procs::source_plug always_source_tcl
<FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
<FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl
# set vars(step) place
# set vars(place,start_time) [clock seconds]
# um::push_snapshot_stack
# setDesignMode -process 130 -powerEffort high
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
# setAnalysisMode -analysisType onChipVariation
# setPlaceMode -place_global_cong_effort low \
   -place_global_clock_gate_aware true \
   -place_global_place_io_pins false
# Puts "<FF> RUNNING PLACEMENT ..."
<FF> RUNNING PLACEMENT ...
# puts "<FF> Plugin -> pre_place_tcl"
<FF> Plugin -> pre_place_tcl
# saveFPlan aloe_place_debug.fp
# set_interactive_constraint_modes [all_constraint_modes -active]
# setPlaceMode -checkCellDRCFromPreRoute false
# place_design 
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
**WARN: (TA-980):	A mismatch between the values of propagated and asserted constants in the design has been found. Please review the file './CTE_constant_mismatch.rpt' for more detailed information about pins in the design which are affected by this condition.
Total CPU(s) requested: 16
Total CPU(s) enabled with current License(s): 8
Current free CPU(s): 8
Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
Total CPU(s) now enabled: 16
Multithreaded Timing Analysis is initialized with 16 threads

Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=988.035 CPU=0:00:00.0 REAL=0:00:00.0) 

*summary: 1 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=1013.6M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=1045.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=1045.6M) ***
No user-set net weight.
Net fanout histogram:
2		: 29 (78.4%) nets
3		: 2 (5.4%) nets
4     -	14	: 6 (16.2%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
Scan chains were not defined.
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b1 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Collector of instance BGR_Core/pnp_va is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R9 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
#std cell=50 (0 fixed + 50 movable) #buf cell=47 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=37 #term=96 #term/net=2.59, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=4
stdCell: 50 single + 0 double + 0 multi
Total standard cell length = 1.2567 (mm), area = 0.0118 (mm^2)
**Info: (IMPSP-307): Design contains fractional 12 cells.
Average module density = 0.303.
Density for the design = 0.303.
       = stdcell_area 2565 sites (11813 um^2) / alloc_area 8464 sites (38985 um^2).
Pin Density = 0.01134.
            = total # of pins 96 / total area 8464.
Enabling multi-CPU acceleration with 16 CPU(s) for placement
=== lastAutoLevel = 5 
**WARN: (TA-980):	A mismatch between the values of propagated and asserted constants in the design has been found. Please review the file './CTE_constant_mismatch.rpt' for more detailed information about pins in the design which are affected by this condition.
**WARN: (IMPDC-348):	The output pin BGR_Core/R13/Rout is connected to power/ground net BGR_Core/ground. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin BGR_Core/R9/Rout is connected to power/ground net BGR_Core/ground. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin BGR_Core/pnp_vb/b1/Base is connected to power/ground net BGR_Core/ground. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin BGR_Core/pnp_vb/b2/Base is connected to power/ground net BGR_Core/ground. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin BGR_Core/pnp_vb/b3/Base is connected to power/ground net BGR_Core/ground. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin BGR_Core/pnp_vb/b4/Base is connected to power/ground net BGR_Core/ground. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin BGR_Core/pnp_vb/b5/Base is connected to power/ground net BGR_Core/ground. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin BGR_Core/pnp_va/Collector is connected to power/ground net BGR_Core/ground. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin BGR_Core/pnp_va/Collector is connected to power/ground net BGR_Core/ground. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.959e+03 (1.44e+03 5.19e+02)
              Est.  stn bbox = 1.999e+03 (1.46e+03 5.40e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1366.8M
Iteration  2: Total net bbox = 1.959e+03 (1.44e+03 5.19e+02)
              Est.  stn bbox = 1.999e+03 (1.46e+03 5.40e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1366.8M
Iteration  3: Total net bbox = 6.804e+02 (3.55e+02 3.25e+02)
              Est.  stn bbox = 7.174e+02 (3.68e+02 3.49e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1368.2M
Active setup views:
    analysis_default
Iteration  4: Total net bbox = 6.710e+02 (3.30e+02 3.41e+02)
              Est.  stn bbox = 7.091e+02 (3.44e+02 3.65e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1368.2M
Iteration  5: Total net bbox = 7.676e+02 (3.63e+02 4.05e+02)
              Est.  stn bbox = 8.072e+02 (3.74e+02 4.33e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1368.2M
Iteration  6: Total net bbox = 1.825e+03 (1.19e+03 6.30e+02)
              Est.  stn bbox = 1.925e+03 (1.25e+03 6.71e+02)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 1368.2M
*** cost = 1.825e+03 (1.19e+03 6.30e+02) (cpu for global=0:00:00.2) real=0:00:01.0***
Placement multithread real runtime: 0:00:01.0 with 16 threads.
Info: 0 clock gating cells identified, 0 (on average) moved 0/1
**WARN: (IMPDB-2078):	Output pin Rout of instance R21 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin SOURCE of instance M10 is connected to ground net ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b1 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Collector of instance BGR_Core/pnp_va is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R9 is connected to ground net BGR_Core/ground.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 12 cells.
*** Starting refinePlace (0:00:18.7 mem=1371.3M) ***
Total net bbox length = 1.533e+03 (9.553e+02 5.774e+02) (ext = 7.496e+02)
**WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
Move report: Detail placement moves 50 insts, mean move: 66.51 um, max move: 187.35 um 
	Max move on inst (R21): (255.24, 46.98) --> (86.31, 28.56)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1374.3MB
Summary Report:
Instances move: 50 (out of 50 movable)
Instances flipped: 0
Mean displacement: 66.51 um
Max displacement: 187.35 um (Instance: R21) (255.237, 46.984) -> (86.31, 28.56)
	Length: 26 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_res
Total net bbox length = 3.361e+03 (2.193e+03 1.168e+03) (ext = 7.994e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1374.3MB
*** Finished refinePlace (0:00:18.8 mem=1374.3M) ***
*** End of Placement (cpu=0:00:00.9, real=0:00:01.0, mem=1367.3M) ***
**Info: (IMPSP-307): Design contains fractional 12 cells.
default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
Density distribution unevenness ratio = 25.536%
*** Free Virtual Timing Model ...(mem=1367.3M)
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   global_place
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=36  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 36 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 36 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.895200e+03um
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1357.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[NR-eGR]   met1  (2H) length: 9.748600e+02um, number of vias: 128
[NR-eGR]   met2  (3V) length: 8.125500e+02um, number of vias: 38
[NR-eGR]   met3  (4H) length: 8.845500e+02um, number of vias: 22
[NR-eGR]   met4  (5V) length: 3.647000e+02um, number of vias: 0
[NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.036660e+03um, number of vias: 198
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 1332.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
***** Total cpu  0:0:2
***** Total real time  0:0:2
**placeDesign ... cpu = 0: 0: 2, real = 0: 0: 2, mem = 1332.8M **
Tdgp not successfully inited but do clear! skip clearing
innovus 1> 
*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          20  Output pin %s of instance %s is connecte...
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPDC-348            9  The output pin %s is connected to power/...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
WARNING   TA-980               2  A mismatch between the values of propaga...
*** Message Summary: 35 warning(s), 0 error(s)

      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count  :            0
Multi-Bit FF Count   :            0
Total Bit Count      :            0
Total FF Count       :            0
Bits Per Flop        :         -nan
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            1.8              3                                      place_design
# puts "<FF> Plugin -> post_place_tcl"
<FF> Plugin -> post_place_tcl
# foreach cell {sky130_fd_sc_hd__conb_1} {
   setDontUse $cell false
}
**WARN: (IMPOPT-3593):	The cell sky130_fd_sc_hd__conb_1 is not defined in any library file. If you wish to use this cell please ensure a timing library file defining this cell is bound to each timing analysis-view.
Type 'man IMPOPT-3593' for more detail.
# addTieHiLo
**Info: (IMPSP-307): Design contains fractional 12 cells.
Options: No distance constraint, No Fan-out constraint.
# foreach cell {sky130_fd_sc_hd__conb_1} {
   setDontUse $cell true
}
**WARN: (IMPOPT-3593):	The cell sky130_fd_sc_hd__conb_1 is not defined in any library file. If you wish to use this cell please ensure a timing library file defining this cell is bound to each timing analysis-view.
Type 'man IMPOPT-3593' for more detail.
# um::pop_snapshot_stack
# create_snapshot -name place -categories design
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count  :            0
Multi-Bit FF Count   :            0
Total Bit Count      :            0
Total FF Count       :            0
Bits Per Flop        :         -nan
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           3.32              6                                      place
# report_metric -file reports/metrics.html -format html
# return
### End verbose source output for 'innovus-foundation-flow/INNOVUS/run_place.tcl'.
### End verbose source output for 'scripts/main.tcl'.

  > Info: Sourcing "scripts/clean-cellpad.tcl"

### Start verbose source output (echo mode) for 'scripts/clean-cellpad.tcl' ...
# deleteCellPad *
No cell matching given name found to have padding.
### End verbose source output for 'scripts/clean-cellpad.tcl'.

  > Info: Sourcing "scripts/reporting.tcl"

### Start verbose source output (echo mode) for 'scripts/reporting.tcl' ...
# reportDensityMap > $vars(rpt_dir)/$vars(step).density.rpt
### End verbose source output for 'scripts/reporting.tcl'.
#% Begin save design ... (date=05/09 12:02:14, mem=1187.3M)
% Begin Save ccopt configuration ... (date=05/09 12:02:14, mem=1190.3M)
% End Save ccopt configuration ... (date=05/09 12:02:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1192.2M, current mem=1192.2M)
% Begin Save netlist data ... (date=05/09 12:02:14, mem=1192.2M)
Writing Binary DB to checkpoints/design.checkpoint/save.enc.dat/vbin/BGR_Top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/09 12:02:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=1201.3M, current mem=1201.3M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file checkpoints/design.checkpoint/save.enc.dat/BGR_Top.route.congmap.gz ...
% Begin Save AAE data ... (date=05/09 12:02:14, mem=1201.5M)
Saving AAE Data ...
% End Save AAE data ... (date=05/09 12:02:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1201.6M, current mem=1201.6M)
Saving preference file checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 35 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file checkpoints/design.checkpoint/save.enc.dat/BGR_Top.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on Mon May  9 12:02:15 2022)
Saving property file checkpoints/design.checkpoint/save.enc.dat/BGR_Top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1363.4M) ***
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1363.4M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1363.4M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/09 12:02:15, mem=1204.5M)
% End Save power constraints data ... (date=05/09 12:02:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1204.6M, current mem=1204.6M)
Generated self-contained design save.enc.dat
#% End save design ... (date=05/09 12:02:16, total cpu=0:00:00.8, real=0:00:02.0, peak res=1233.9M, current mem=1207.3M)
*** Message Summary: 0 warning(s), 0 error(s)


*** Memory Usage v#2 (Current mem = 1355.605M, initial mem = 283.727M) ***
*** Message Summary: 98 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:00:20.4, real=0:00:31.0, mem=1355.6M) ---

