{
  "Top": "FFT",
  "RtlTop": "FFT",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "673",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "FFT",
    "Version": "1.0",
    "DisplayName": "Fft",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/..\/teach-fpga-master\/teach-fpga-master\/01-fft\/vhls\/fixed\/fft.cpp"],
    "Vhdl": [
      "impl\/vhdl\/FFT0.vhd",
      "impl\/vhdl\/FFT0_W_M_imag_V.vhd",
      "impl\/vhdl\/FFT0_W_M_real_V.vhd",
      "impl\/vhdl\/FFT_mac_muladd_9sdEe.vhd",
      "impl\/vhdl\/FFT_mac_mulsub_16cud.vhd",
      "impl\/vhdl\/FFT_mul_mul_16s_1bkb.vhd",
      "impl\/vhdl\/FFT_rev_32.vhd",
      "impl\/vhdl\/FFT_xin_M_real_V.vhd",
      "impl\/vhdl\/FFT.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/FFT0.v",
      "impl\/verilog\/FFT0_W_M_imag_V.v",
      "impl\/verilog\/FFT0_W_M_imag_V_rom.dat",
      "impl\/verilog\/FFT0_W_M_real_V.v",
      "impl\/verilog\/FFT0_W_M_real_V_rom.dat",
      "impl\/verilog\/FFT_mac_muladd_9sdEe.v",
      "impl\/verilog\/FFT_mac_mulsub_16cud.v",
      "impl\/verilog\/FFT_mul_mul_16s_1bkb.v",
      "impl\/verilog\/FFT_rev_32.v",
      "impl\/verilog\/FFT_rev_32_rom.dat",
      "impl\/verilog\/FFT_xin_M_real_V.v",
      "impl\/verilog\/FFT_xin_M_real_V_ram.dat",
      "impl\/verilog\/FFT.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "data_IN data_OUT",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "data_IN": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "data_IN",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "complex",
          "Width": "32",
          "Element": {
            "Type": "real fixed signed 8",
            "Width": "16"
          }
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "data_OUT": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "data_OUT",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "complex",
          "Width": "32",
          "Element": {
            "Type": "real fixed signed 8",
            "Width": "16"
          }
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "data_IN_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "data_IN_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "data_IN_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "data_OUT_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "data_OUT_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "data_OUT_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "data_IN": {
      "interfaceRef": "data_IN",
      "dir": "in"
    },
    "data_OUT": {
      "interfaceRef": "data_OUT",
      "dir": "out",
      "firstOutLatency": "13"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "FFT",
      "Instances": [{
          "ModuleName": "FFT0",
          "InstanceName": "grp_FFT0_fu_262"
        }]
    },
    "Metrics": {
      "FFT0": {
        "Latency": {
          "LatencyBest": "81",
          "LatencyAvg": "81",
          "LatencyWorst": "81",
          "PipelineII": "81",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "10.779"
        },
        "Loops": [{
            "Name": "FFT_label1",
            "TripCount": "16",
            "Latency": "80",
            "PipelineII": "",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "4",
          "FF": "494",
          "LUT": "799"
        }
      },
      "FFT": {
        "Latency": {
          "LatencyBest": "673",
          "LatencyAvg": "673",
          "LatencyWorst": "673",
          "PipelineII": "674",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "10.779"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "64",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "bitreversal_label1",
            "TripCount": "32",
            "Latency": "96",
            "PipelineII": "",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 3",
            "TripCount": "32",
            "Latency": "96",
            "PipelineII": "",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "4",
          "FF": "1144",
          "LUT": "1880"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-02-17 15:34:32 +0530",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
