# To learn how to use the output of the declarations below, visit:
# https://github.com/dwhall/minisvd2nim/blob/main/README.md#how-to-access-the-device

import metagenerator

#!fmt: off
declarePeripheral(peripheralName = TPIU, baseAddress = 0xE0040000'u32, peripheralDesc = "Trace Port Interface Unit")
declareRegister(peripheralName = TPIU, registerName = TPIU_ACPR, addressOffset = 0x10'u32, readAccess = true, writeAccess = true, registerDesc = "Defines a prescaler value for the baud rate of the Serial Wire Output (SWO)")
declareField(peripheralName = TPIU, registerName = TPIU_ACPR, fieldName = SWOSCALER, bitOffset = 0, bitWidth = 16, readAccess = true, writeAccess = true, fieldDesc = "SWO baud rate prescalar")
declareRegister(peripheralName = TPIU, registerName = TPIU_CIDR0, addressOffset = 0xFF0'u32, readAccess = true, writeAccess = false, registerDesc = "Provides CoreSight discovery information for the TPIU")
declareField(peripheralName = TPIU, registerName = TPIU_CIDR0, fieldName = PRMBL_0, bitOffset = 0, bitWidth = 8, readAccess = true, writeAccess = false, fieldDesc = "CoreSight component identification preamble")
declareRegister(peripheralName = TPIU, registerName = TPIU_CIDR1, addressOffset = 0xFF4'u32, readAccess = true, writeAccess = false, registerDesc = "Provides CoreSight discovery information for the TPIU")
declareField(peripheralName = TPIU, registerName = TPIU_CIDR1, fieldName = CLASS, bitOffset = 4, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "CoreSight component class. See the CoreSight Architecture Specification")
declareField(peripheralName = TPIU, registerName = TPIU_CIDR1, fieldName = PRMBL_1, bitOffset = 0, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "CoreSight component identification preamble")
declareRegister(peripheralName = TPIU, registerName = TPIU_CIDR2, addressOffset = 0xFF8'u32, readAccess = true, writeAccess = false, registerDesc = "Provides CoreSight discovery information for the TPIU")
declareField(peripheralName = TPIU, registerName = TPIU_CIDR2, fieldName = PRMBL_2, bitOffset = 0, bitWidth = 8, readAccess = true, writeAccess = false, fieldDesc = "CoreSight component identification preamble")
declareRegister(peripheralName = TPIU, registerName = TPIU_CIDR3, addressOffset = 0xFFC'u32, readAccess = true, writeAccess = false, registerDesc = "Provides CoreSight discovery information for the TPIU")
declareField(peripheralName = TPIU, registerName = TPIU_CIDR3, fieldName = PRMBL_3, bitOffset = 0, bitWidth = 8, readAccess = true, writeAccess = false, fieldDesc = "CoreSight component identification preamble")
declareRegister(peripheralName = TPIU, registerName = TPIU_CSPSR, addressOffset = 0x4'u32, readAccess = true, writeAccess = true, registerDesc = "Controls the width of the parallel trace port")
declareField(peripheralName = TPIU, registerName = TPIU_CSPSR, fieldName = CWIDTH, bitOffset = 0, bitWidth = 32, readAccess = true, writeAccess = true, fieldDesc = "Current width. CWIDTH[m] represents a parallel trace port width of (m+1)")
declareRegister(peripheralName = TPIU, registerName = TPIU_DEVTYPE, addressOffset = 0xFCC'u32, readAccess = true, writeAccess = false, registerDesc = "Provides CoreSight discovery information for the TPIU")
declareField(peripheralName = TPIU, registerName = TPIU_DEVTYPE, fieldName = SUB, bitOffset = 4, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Subtype. Component subtype")
declareField(peripheralName = TPIU, registerName = TPIU_DEVTYPE, fieldName = MAJOR, bitOffset = 0, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Major type. Component major type")
declareRegister(peripheralName = TPIU, registerName = TPIU_FFCR, addressOffset = 0x304'u32, readAccess = true, writeAccess = true, registerDesc = "Controls the TPIU formatter")
declareField(peripheralName = TPIU, registerName = TPIU_FFCR, fieldName = TrigIn, bitOffset = 8, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Trigger input asserted")
declareField(peripheralName = TPIU, registerName = TPIU_FFCR, fieldName = FOnMan, bitOffset = 6, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Flush On Manual. Setting this bit to 1 generates a flush")
declareField(peripheralName = TPIU, registerName = TPIU_FFCR, fieldName = EnFmt, bitOffset = 0, bitWidth = 2, readAccess = true, writeAccess = true, fieldDesc = "Formatter control. Selects the output formatting mode")
declareRegister(peripheralName = TPIU, registerName = TPIU_FFSR, addressOffset = 0x300'u32, readAccess = true, writeAccess = false, registerDesc = "Shows the status and capabilities of the TPIU formatter")
declareField(peripheralName = TPIU, registerName = TPIU_FFSR, fieldName = FtNonStop, bitOffset = 3, bitWidth = 1, readAccess = true, writeAccess = false, fieldDesc = "Non-stop formatter. Indicates the formatter cannot be stopped")
declareField(peripheralName = TPIU, registerName = TPIU_FFSR, fieldName = TCPresent, bitOffset = 2, bitWidth = 1, readAccess = true, writeAccess = false, fieldDesc = "TRACECTL present. Indicates presence of the TRACECTL pin")
declareField(peripheralName = TPIU, registerName = TPIU_FFSR, fieldName = FtStopped, bitOffset = 1, bitWidth = 1, readAccess = true, writeAccess = false, fieldDesc = "Formatter stopped. Indicates the formatter is stopped")
declareField(peripheralName = TPIU, registerName = TPIU_FFSR, fieldName = FInProg, bitOffset = 0, bitWidth = 1, readAccess = true, writeAccess = false, fieldDesc = "Flush in progress")
declareRegister(peripheralName = TPIU, registerName = TPIU_LAR, addressOffset = 0xFB0'u32, readAccess = false, writeAccess = true, registerDesc = "Provides CoreSight Software Lock control for the TPIU, see the CoreSight Architecture Specification for details")
declareField(peripheralName = TPIU, registerName = TPIU_LAR, fieldName = KEY, bitOffset = 0, bitWidth = 32, readAccess = false, writeAccess = true, fieldDesc = "Lock Access control")
declareRegister(peripheralName = TPIU, registerName = TPIU_LSR, addressOffset = 0xFB4'u32, readAccess = true, writeAccess = false, registerDesc = "Provides CoreSight Software Lock status information for the TPIU, see the CoreSight Architecture Specification for details")
declareField(peripheralName = TPIU, registerName = TPIU_LSR, fieldName = nTT, bitOffset = 2, bitWidth = 1, readAccess = true, writeAccess = false, fieldDesc = "Not thirty-two bit. See the CoreSight Architecture Specification")
declareField(peripheralName = TPIU, registerName = TPIU_LSR, fieldName = SLK, bitOffset = 1, bitWidth = 1, readAccess = true, writeAccess = false, fieldDesc = "Software Lock status. See the CoreSight Architecture Specification")
declareField(peripheralName = TPIU, registerName = TPIU_LSR, fieldName = SLI, bitOffset = 0, bitWidth = 1, readAccess = true, writeAccess = false, fieldDesc = "Software Lock implemented. See the CoreSight Architecture Specification")
declareRegister(peripheralName = TPIU, registerName = TPIU_PIDR0, addressOffset = 0xFE0'u32, readAccess = true, writeAccess = false, registerDesc = "Provides CoreSight discovery information for the TPIU")
declareField(peripheralName = TPIU, registerName = TPIU_PIDR0, fieldName = PART_0, bitOffset = 0, bitWidth = 8, readAccess = true, writeAccess = false, fieldDesc = "Part number bits [7:0]. See the CoreSight Architecture Specification")
declareRegister(peripheralName = TPIU, registerName = TPIU_PIDR1, addressOffset = 0xFE4'u32, readAccess = true, writeAccess = false, registerDesc = "Provides CoreSight discovery information for the TPIU")
declareField(peripheralName = TPIU, registerName = TPIU_PIDR1, fieldName = DES_0, bitOffset = 4, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "JEP106 identification code bits [3:0]. See the CoreSight Architecture Specification")
declareField(peripheralName = TPIU, registerName = TPIU_PIDR1, fieldName = PART_1, bitOffset = 0, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Part number bits [11:8]. See the CoreSight Architecture Specification")
declareRegister(peripheralName = TPIU, registerName = TPIU_PIDR2, addressOffset = 0xFE8'u32, readAccess = true, writeAccess = false, registerDesc = "Provides CoreSight discovery information for the TPIU")
declareField(peripheralName = TPIU, registerName = TPIU_PIDR2, fieldName = REVISION, bitOffset = 4, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Component revision. See the CoreSight Architecture Specification")
declareField(peripheralName = TPIU, registerName = TPIU_PIDR2, fieldName = JEDEC, bitOffset = 3, bitWidth = 1, readAccess = true, writeAccess = false, fieldDesc = "JEDEC assignee value is used. See the CoreSight Architecture Specification")
declareField(peripheralName = TPIU, registerName = TPIU_PIDR2, fieldName = DES_1, bitOffset = 0, bitWidth = 3, readAccess = true, writeAccess = false, fieldDesc = "JEP106 identification code bits [6:4]. See the CoreSight Architecture Specification")
declareRegister(peripheralName = TPIU, registerName = TPIU_PIDR3, addressOffset = 0xFEC'u32, readAccess = true, writeAccess = false, registerDesc = "Provides CoreSight discovery information for the TPIU")
declareField(peripheralName = TPIU, registerName = TPIU_PIDR3, fieldName = REVAND, bitOffset = 4, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "RevAnd. See the CoreSight Architecture Specification")
declareField(peripheralName = TPIU, registerName = TPIU_PIDR3, fieldName = CMOD, bitOffset = 0, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Customer Modified. See the CoreSight Architecture Specification")
declareRegister(peripheralName = TPIU, registerName = TPIU_PIDR4, addressOffset = 0xFD0'u32, readAccess = true, writeAccess = false, registerDesc = "Provides CoreSight discovery information for the TPIU")
declareField(peripheralName = TPIU, registerName = TPIU_PIDR4, fieldName = SIZE, bitOffset = 4, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "4KB count. See the CoreSight Architecture Specification")
declareField(peripheralName = TPIU, registerName = TPIU_PIDR4, fieldName = DES_2, bitOffset = 0, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "JEP106 continuation code. See the CoreSight Architecture Specification")
declareRegister(peripheralName = TPIU, registerName = TPIU_PIDR5, addressOffset = 0xFD4'u32, readAccess = true, writeAccess = false, registerDesc = "Provides CoreSight discovery information for the TPIU")
declareRegister(peripheralName = TPIU, registerName = TPIU_PIDR6, addressOffset = 0xFD8'u32, readAccess = true, writeAccess = false, registerDesc = "Provides CoreSight discovery information for the TPIU")
declareRegister(peripheralName = TPIU, registerName = TPIU_PIDR7, addressOffset = 0xFDC'u32, readAccess = true, writeAccess = false, registerDesc = "Provides CoreSight discovery information for the TPIU")
declareRegister(peripheralName = TPIU, registerName = TPIU_PSCR, addressOffset = 0x308'u32, readAccess = true, writeAccess = true, registerDesc = "Defines the reload value for the Periodic Synchronization Counter register")
declareField(peripheralName = TPIU, registerName = TPIU_PSCR, fieldName = PSCount, bitOffset = 0, bitWidth = 5, readAccess = true, writeAccess = true, fieldDesc = "Periodic Synchronization Count")
declareRegister(peripheralName = TPIU, registerName = TPIU_SPPR, addressOffset = 0xF0'u32, readAccess = true, writeAccess = true, registerDesc = "Selects the protocol used for trace output")
declareField(peripheralName = TPIU, registerName = TPIU_SPPR, fieldName = TXMODE, bitOffset = 0, bitWidth = 2, readAccess = true, writeAccess = true, fieldDesc = "Transmit mode. Specifies the protocol for trace output from the TPIU")
declareRegister(peripheralName = TPIU, registerName = TPIU_SSPSR, addressOffset = 0x0'u32, readAccess = true, writeAccess = false, registerDesc = "Indicates the supported parallel trace port sizes")
declareField(peripheralName = TPIU, registerName = TPIU_SSPSR, fieldName = SWIDTH, bitOffset = 0, bitWidth = 32, readAccess = true, writeAccess = false, fieldDesc = "Supported width. SWIDTH[m] indicates whether a parallel trace port width of (m+1) is supported")
declareRegister(peripheralName = TPIU, registerName = TPIU_TYPE, addressOffset = 0xFC8'u32, readAccess = true, writeAccess = false, registerDesc = "Describes the TPIU to a debugger")
declareField(peripheralName = TPIU, registerName = TPIU_TYPE, fieldName = NRZVALID, bitOffset = 11, bitWidth = 1, readAccess = true, writeAccess = false, fieldDesc = "NRZ valid. Indicates support for SWO using UART/NRZ encoding")
declareField(peripheralName = TPIU, registerName = TPIU_TYPE, fieldName = MANCVALID, bitOffset = 10, bitWidth = 1, readAccess = true, writeAccess = false, fieldDesc = "Manchester valid. Indicates support for SWO using Manchester encoding")
declareField(peripheralName = TPIU, registerName = TPIU_TYPE, fieldName = PTINVALID, bitOffset = 9, bitWidth = 1, readAccess = true, writeAccess = false, fieldDesc = "Parallel Trace Interface invalid. Indicates support for parallel trace port operation")
declareField(peripheralName = TPIU, registerName = TPIU_TYPE, fieldName = FIFOSZ, bitOffset = 6, bitWidth = 3, readAccess = true, writeAccess = false, fieldDesc = "FIFO depth. Indicates the minimum implemented size of the TPIU output FIFO for trace data")
