Analysis & Synthesis report for MAP
Mon Mar 22 18:46:36 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for T2_reg:t2_reg|altshift_taps:E_T2_rtl_0|shift_taps_5om:auto_generated|altsyncram_g5b1:altsyncram2
 16. Parameter Settings for User Entity Instance: Multiple:multiple
 17. Parameter Settings for User Entity Instance: Multiple:multiple|F_t_file:first_level[0].f_t_file
 18. Parameter Settings for User Entity Instance: Multiple:multiple|F_t_file:first_level[1].f_t_file
 19. Parameter Settings for User Entity Instance: Multiple:multiple|F_t_file:first_level[2].f_t_file
 20. Parameter Settings for User Entity Instance: Multiple:multiple|F_t_file:first_level[3].f_t_file
 21. Parameter Settings for User Entity Instance: Multiple:multiple|F_t_file:first_level[4].f_t_file
 22. Parameter Settings for User Entity Instance: Multiple:multiple|F_t_file:first_level[5].f_t_file
 23. Parameter Settings for User Entity Instance: Wallace_L3:wallace
 24. Parameter Settings for User Entity Instance: Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3
 25. Parameter Settings for User Entity Instance: Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3
 26. Parameter Settings for User Entity Instance: Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3
 27. Parameter Settings for User Entity Instance: Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0
 28. Parameter Settings for User Entity Instance: Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1
 29. Parameter Settings for User Entity Instance: Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to
 30. Parameter Settings for User Entity Instance: T4_CSA_file:t4_csa
 31. Parameter Settings for Inferred Entity Instance: T2_reg:t2_reg|altshift_taps:E_T2_rtl_0
 32. altshift_taps Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "T4_3_reg:t4_3_reg"
 34. Port Connectivity Checks: "LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_low"
 35. Port Connectivity Checks: "T3_2_reg:t3_2_reg"
 36. Port Connectivity Checks: "Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[47].tr_tw_csa_chip"
 37. Port Connectivity Checks: "T2_reg:t2_reg"
 38. Port Connectivity Checks: "Multiple:multiple|F_t_file:first_level[5].f_t_file"
 39. Port Connectivity Checks: "Multiple:multiple|F_t_file:first_level[4].f_t_file"
 40. Port Connectivity Checks: "Multiple:multiple|F_t_file:first_level[3].f_t_file"
 41. Port Connectivity Checks: "Multiple:multiple|F_t_file:first_level[2].f_t_file"
 42. Port Connectivity Checks: "Multiple:multiple|F_t_file:first_level[1].f_t_file"
 43. Port Connectivity Checks: "Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[47].f_t_chip"
 44. Port Connectivity Checks: "Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:f_t_chip"
 45. Port Connectivity Checks: "Multiple:multiple|F_t_file:first_level[0].f_t_file"
 46. Port Connectivity Checks: "ASC:asc"
 47. Elapsed Time Per Partition
 48. Analysis & Synthesis Messages
 49. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Mar 22 18:46:36 2021       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; MAP                                         ;
; Top-level Entity Name              ; MAP                                         ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 6,783                                       ;
;     Total combinational functions  ; 6,568                                       ;
;     Dedicated logic registers      ; 1,693                                       ;
; Total registers                    ; 1693                                        ;
; Total pins                         ; 133                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 33                                          ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31I7AD  ;                    ;
; Top-level entity name                                                      ; MAP                ; MAP                ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                     ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+
; Tr_Tw_CSA_chip.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Tr_Tw_CSA_chip.v       ;         ;
; T4_CSA_file.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/T4_CSA_file.v          ;         ;
; Pretreatment.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Pretreatment.v         ;         ;
; Multiple.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Multiple.v             ;         ;
; F_t_file.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/F_t_file.v             ;         ;
; F_t_chip.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/F_t_chip.v             ;         ;
; Con_shift.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Con_shift.v            ;         ;
; Adder.v                          ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Adder.v                ;         ;
; Reverse.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Reverse.v              ;         ;
; MAP.v                            ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MAP.v                  ;         ;
; Shifg_reg.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Shifg_reg.v            ;         ;
; Shifting.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Shifting.v             ;         ;
; ASC.v                            ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/ASC.v                  ;         ;
; conf.v                           ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/conf.v                 ;         ;
; Tr_Tw_CSA_file.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Tr_Tw_CSA_file.v       ;         ;
; Get_operator.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Get_operator.v         ;         ;
; Select_operator.v                ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Select_operator.v      ;         ;
; Precode.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Precode.v              ;         ;
; First_one.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/First_one.v            ;         ;
; First_one_2.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/First_one_2.v          ;         ;
; First_one_4.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/First_one_4.v          ;         ;
; First_one_8.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/First_one_8.v          ;         ;
; First_one_16.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/First_one_16.v         ;         ;
; First_one_32.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/First_one_32.v         ;         ;
; CAL.v                            ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/CAL.v                  ;         ;
; Abso.v                           ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Abso.v                 ;         ;
; Vari_shift.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Vari_shift.v           ;         ;
; MaF.v                            ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/MaF.v                  ;         ;
; Wallace_L4_L5.v                  ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Wallace_L4_L5.v        ;         ;
; T3_1_reg.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/T3_1_reg.v             ;         ;
; LeadingZeroAnt_2.v               ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/LeadingZeroAnt_2.v     ;         ;
; T4_2_reg.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/T4_2_reg.v             ;         ;
; LeadingZeroAnt_3.v               ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/LeadingZeroAnt_3.v     ;         ;
; T4_3_reg.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/T4_3_reg.v             ;         ;
; T4_1_addit.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/T4_1_addit.v           ;         ;
; Pre_calculation.v                ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/Pre_calculation.v      ;         ;
; t2_reg.v                         ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/t2_reg.v               ;         ;
; wallace_l3.v                     ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/wallace_l3.v           ;         ;
; t3_2_reg.v                       ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/t3_2_reg.v             ;         ;
; leadingzeroant_1.v               ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/leadingzeroant_1.v     ;         ;
; t4_1_reg.v                       ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/t4_1_reg.v             ;         ;
; revising_1.v                     ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/revising_1.v           ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; d:/program files/altera/theversion/quartus/libraries/megafunctions/altshift_taps.tdf             ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/program files/altera/theversion/quartus/libraries/megafunctions/altdpram.inc                  ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/program files/altera/theversion/quartus/libraries/megafunctions/lpm_counter.inc               ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/program files/altera/theversion/quartus/libraries/megafunctions/lpm_compare.inc               ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; d:/program files/altera/theversion/quartus/libraries/megafunctions/lpm_constant.inc              ;         ;
; db/shift_taps_5om.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/db/shift_taps_5om.tdf  ;         ;
; db/altsyncram_g5b1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/db/altsyncram_g5b1.tdf ;         ;
; db/cntr_0tf.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/db/cntr_0tf.tdf        ;         ;
; db/cmpr_ikc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/db/cmpr_ikc.tdf        ;         ;
; db/cntr_mch.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/db/cntr_mch.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 133              ;
; Total memory bits        ; 33               ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; clk~input        ;
; Maximum fan-out          ; 1704             ;
; Total fan-out            ; 27726            ;
; Average fan-out          ; 3.25             ;
+--------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                ; Library Name ;
+---------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
; |MAP                                                          ; 6568 (1)          ; 1693 (0)     ; 33          ; 0            ; 0       ; 0         ; 0         ; 133  ; 0            ; |MAP                                                                                                               ; work         ;
;    |ASC:asc|                                                  ; 278 (278)         ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|ASC:asc                                                                                                       ; work         ;
;    |Abso:abso|                                                ; 219 (219)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Abso:abso                                                                                                     ; work         ;
;    |Adder:add|                                                ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Adder:add                                                                                                     ; work         ;
;    |CAL:cal|                                                  ; 54 (54)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|CAL:cal                                                                                                       ; work         ;
;    |Con_shift:con_shift|                                      ; 61 (61)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Con_shift:con_shift                                                                                           ; work         ;
;    |LeadingZeroAnt_1:leadingzeroant_1|                        ; 779 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|LeadingZeroAnt_1:leadingzeroant_1                                                                             ; work         ;
;       |Precode:precode|                                       ; 607 (607)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|LeadingZeroAnt_1:leadingzeroant_1|Precode:precode                                                             ; work         ;
;       |Select_operator:select_operator|                       ; 172 (172)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|LeadingZeroAnt_1:leadingzeroant_1|Select_operator:select_operator                                             ; work         ;
;    |LeadingZeroAnt_2:leadingzeroant_2|                        ; 982 (9)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|LeadingZeroAnt_2:leadingzeroant_2                                                                             ; work         ;
;       |First_one:first_one_high|                              ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_high                                                    ; work         ;
;          |First_one_16:First_one_one_level_4[0].first_one_16| ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_high|First_one_16:First_one_one_level_4[0].first_one_16 ; work         ;
;          |First_one_16:First_one_one_level_4[1].first_one_16| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_high|First_one_16:First_one_one_level_4[1].first_one_16 ; work         ;
;          |First_one_32:first_one_32|                          ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_high|First_one_32:first_one_32                          ; work         ;
;          |First_one_8:First_one_one_level_3[1].first_one_8|   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_high|First_one_8:First_one_one_level_3[1].first_one_8   ; work         ;
;          |First_one_8:First_one_one_level_3[3].first_one_8|   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_high|First_one_8:First_one_one_level_3[3].first_one_8   ; work         ;
;       |First_one:first_one_low|                               ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_low                                                     ; work         ;
;          |First_one_16:First_one_one_level_4[1].first_one_16| ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_low|First_one_16:First_one_one_level_4[1].first_one_16  ; work         ;
;          |First_one_32:first_one_32|                          ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_low|First_one_32:first_one_32                           ; work         ;
;          |First_one_4:First_one_one_level_2[3].first_one_4|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_low|First_one_4:First_one_one_level_2[3].first_one_4    ; work         ;
;          |First_one_8:First_one_one_level_3[3].first_one_8|   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_low|First_one_8:First_one_one_level_3[3].first_one_8    ; work         ;
;       |Revising_1:revising_1_instance|                        ; 904 (904)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance                                              ; work         ;
;    |LeadingZeroAnt_3:leadingZeroAnt_3|                        ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|LeadingZeroAnt_3:leadingZeroAnt_3                                                                             ; work         ;
;    |MaF:maf|                                                  ; 262 (262)         ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|MaF:maf                                                                                                       ; work         ;
;    |Multiple:multiple|                                        ; 1112 (182)        ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple                                                                                             ; work         ;
;       |F_t_file:first_level[0].f_t_file|                      ; 157 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file                                                            ; work         ;
;          |F_t_chip:heap[10].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[10].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[11].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[11].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[12].f_t_chip|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[12].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[13].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[13].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[14].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[14].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[15].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[15].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[16].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[16].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[17].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[17].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[18].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[18].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[19].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[19].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[1].f_t_chip|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[1].f_t_chip                                  ; work         ;
;          |F_t_chip:heap[20].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[20].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[21].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[21].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[22].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[22].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[23].f_t_chip|                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[23].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[24].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[24].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[25].f_t_chip|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[25].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[2].f_t_chip|                          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[2].f_t_chip                                  ; work         ;
;          |F_t_chip:heap[3].f_t_chip|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[3].f_t_chip                                  ; work         ;
;          |F_t_chip:heap[4].f_t_chip|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[4].f_t_chip                                  ; work         ;
;          |F_t_chip:heap[5].f_t_chip|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[5].f_t_chip                                  ; work         ;
;          |F_t_chip:heap[6].f_t_chip|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[6].f_t_chip                                  ; work         ;
;          |F_t_chip:heap[7].f_t_chip|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[7].f_t_chip                                  ; work         ;
;          |F_t_chip:heap[8].f_t_chip|                          ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[8].f_t_chip                                  ; work         ;
;          |F_t_chip:heap[9].f_t_chip|                          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[9].f_t_chip                                  ; work         ;
;       |F_t_file:first_level[1].f_t_file|                      ; 157 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file                                                            ; work         ;
;          |F_t_chip:heap[10].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[10].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[11].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[11].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[12].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[12].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[13].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[13].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[14].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[14].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[15].f_t_chip|                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[15].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[16].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[16].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[17].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[17].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[18].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[18].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[19].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[19].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[20].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[20].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[21].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[21].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[22].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[22].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[23].f_t_chip|                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[23].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[24].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[24].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[25].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[25].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[26].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[26].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[27].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[27].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[28].f_t_chip|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[28].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[29].f_t_chip|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[29].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[5].f_t_chip|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[5].f_t_chip                                  ; work         ;
;          |F_t_chip:heap[6].f_t_chip|                          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[6].f_t_chip                                  ; work         ;
;          |F_t_chip:heap[7].f_t_chip|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[7].f_t_chip                                  ; work         ;
;          |F_t_chip:heap[8].f_t_chip|                          ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[8].f_t_chip                                  ; work         ;
;          |F_t_chip:heap[9].f_t_chip|                          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[1].f_t_file|F_t_chip:heap[9].f_t_chip                                  ; work         ;
;       |F_t_file:first_level[2].f_t_file|                      ; 138 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file                                                            ; work         ;
;          |F_t_chip:heap[10].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[10].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[11].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[11].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[12].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[12].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[13].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[13].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[14].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[14].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[15].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[15].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[16].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[16].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[17].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[17].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[18].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[18].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[19].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[19].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[20].f_t_chip|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[20].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[21].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[21].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[22].f_t_chip|                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[22].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[23].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[23].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[24].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[24].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[25].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[25].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[26].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[26].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[27].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[27].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[28].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[28].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[29].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[29].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[30].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[30].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[31].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[31].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[32].f_t_chip|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[32].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[33].f_t_chip|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[33].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[9].f_t_chip|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[2].f_t_file|F_t_chip:heap[9].f_t_chip                                  ; work         ;
;       |F_t_file:first_level[3].f_t_file|                      ; 157 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file                                                            ; work         ;
;          |F_t_chip:heap[13].f_t_chip|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[13].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[14].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[14].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[15].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[15].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[16].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[16].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[17].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[17].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[18].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[18].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[19].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[19].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[20].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[20].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[21].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[21].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[22].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[22].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[23].f_t_chip|                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[23].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[24].f_t_chip|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[24].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[25].f_t_chip|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[25].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[26].f_t_chip|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[26].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[27].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[27].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[28].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[28].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[29].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[29].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[30].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[30].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[31].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[31].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[32].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[32].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[33].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[33].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[34].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[34].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[35].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[35].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[36].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[36].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[37].f_t_chip|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[3].f_t_file|F_t_chip:heap[37].f_t_chip                                 ; work         ;
;       |F_t_file:first_level[4].f_t_file|                      ; 156 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file                                                            ; work         ;
;          |F_t_chip:heap[17].f_t_chip|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[17].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[18].f_t_chip|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[18].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[19].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[19].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[20].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[20].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[21].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[21].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[22].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[22].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[23].f_t_chip|                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[23].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[24].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[24].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[25].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[25].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[26].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[26].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[27].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[27].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[28].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[28].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[29].f_t_chip|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[29].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[30].f_t_chip|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[30].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[31].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[31].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[32].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[32].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[33].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[33].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[34].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[34].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[35].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[35].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[36].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[36].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[37].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[37].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[38].f_t_chip|                         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[38].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[39].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[39].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[40].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[40].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[41].f_t_chip|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[4].f_t_file|F_t_chip:heap[41].f_t_chip                                 ; work         ;
;       |F_t_file:first_level[5].f_t_file|                      ; 165 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file                                                            ; work         ;
;          |F_t_chip:heap[21].f_t_chip|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[21].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[22].f_t_chip|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[22].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[23].f_t_chip|                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[23].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[24].f_t_chip|                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[24].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[25].f_t_chip|                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[25].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[26].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[26].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[27].f_t_chip|                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[27].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[28].f_t_chip|                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[28].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[29].f_t_chip|                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[29].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[30].f_t_chip|                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[30].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[31].f_t_chip|                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[31].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[32].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[32].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[33].f_t_chip|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[33].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[34].f_t_chip|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[34].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[35].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[35].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[36].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[36].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[37].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[37].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[38].f_t_chip|                         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[38].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[39].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[39].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[40].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[40].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[41].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[41].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[42].f_t_chip|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[42].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[43].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[43].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[44].f_t_chip|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[44].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[45].f_t_chip|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Multiple:multiple|F_t_file:first_level[5].f_t_file|F_t_chip:heap[45].f_t_chip                                 ; work         ;
;    |Pre_calculation:pre_cal|                                  ; 119 (119)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Pre_calculation:pre_cal                                                                                       ; work         ;
;    |Pretreatment:pretreatment|                                ; 83 (83)           ; 116 (116)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Pretreatment:pretreatment                                                                                     ; work         ;
;    |Reverse:reverse|                                          ; 283 (283)         ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Reverse:reverse                                                                                               ; work         ;
;    |Shift_reg:shift_reg|                                      ; 35 (35)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Shift_reg:shift_reg                                                                                           ; work         ;
;    |Shifting:shifting|                                        ; 432 (432)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Shifting:shifting                                                                                             ; work         ;
;    |T2_reg:t2_reg|                                            ; 159 (151)         ; 319 (314)    ; 33          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T2_reg:t2_reg                                                                                                 ; work         ;
;       |altshift_taps:E_T2_rtl_0|                              ; 8 (0)             ; 5 (0)        ; 33          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T2_reg:t2_reg|altshift_taps:E_T2_rtl_0                                                                        ; work         ;
;          |shift_taps_5om:auto_generated|                      ; 8 (0)             ; 5 (1)        ; 33          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T2_reg:t2_reg|altshift_taps:E_T2_rtl_0|shift_taps_5om:auto_generated                                          ; work         ;
;             |altsyncram_g5b1:altsyncram2|                     ; 0 (0)             ; 0 (0)        ; 33          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T2_reg:t2_reg|altshift_taps:E_T2_rtl_0|shift_taps_5om:auto_generated|altsyncram_g5b1:altsyncram2              ; work         ;
;             |cntr_0tf:cntr1|                                  ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T2_reg:t2_reg|altshift_taps:E_T2_rtl_0|shift_taps_5om:auto_generated|cntr_0tf:cntr1                           ; work         ;
;             |cntr_mch:cntr3|                                  ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T2_reg:t2_reg|altshift_taps:E_T2_rtl_0|shift_taps_5om:auto_generated|cntr_mch:cntr3                           ; work         ;
;    |T3_1_reg:t3_1_reg|                                        ; 0 (0)             ; 182 (182)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T3_1_reg:t3_1_reg                                                                                             ; work         ;
;    |T3_2_reg:t3_2_reg|                                        ; 0 (0)             ; 170 (170)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T3_2_reg:t3_2_reg                                                                                             ; work         ;
;    |T4_1_addit:t4_1_a|                                        ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_1_addit:t4_1_a                                                                                             ; work         ;
;    |T4_1_reg:t4_1_reg|                                        ; 3 (3)             ; 533 (533)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_1_reg:t4_1_reg                                                                                             ; work         ;
;    |T4_2_reg:t4_2_reg|                                        ; 62 (62)           ; 118 (118)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_2_reg:t4_2_reg                                                                                             ; work         ;
;    |T4_3_reg:t4_3_reg|                                        ; 57 (57)           ; 102 (102)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_3_reg:t4_3_reg                                                                                             ; work         ;
;    |T4_CSA_file:t4_csa|                                       ; 123 (28)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa                                                                                            ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[0].tr_tw_csa|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[0].tr_tw_csa                                                          ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[10].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[10].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[11].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[11].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[12].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[12].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[13].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[13].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[14].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[14].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[15].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[15].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[16].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[16].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[17].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[17].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[18].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[18].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[19].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[19].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[1].tr_tw_csa|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[1].tr_tw_csa                                                          ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[20].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[20].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[21].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[21].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[22].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[22].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[23].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[23].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[24].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[24].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[25].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[25].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[26].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[26].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[27].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[27].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[28].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[28].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[29].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[29].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[2].tr_tw_csa|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[2].tr_tw_csa                                                          ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[30].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[30].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[31].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[31].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[32].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[32].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[33].tr_tw_csa|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[33].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[34].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[34].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[35].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[35].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[36].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[36].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[37].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[37].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[38].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[38].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[39].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[39].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[3].tr_tw_csa|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[3].tr_tw_csa                                                          ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[40].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[40].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[41].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[41].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[42].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[42].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[43].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[43].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[44].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[44].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[45].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[45].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[46].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[46].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[47].tr_tw_csa|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[47].tr_tw_csa                                                         ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[4].tr_tw_csa|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[4].tr_tw_csa                                                          ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[5].tr_tw_csa|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[5].tr_tw_csa                                                          ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[6].tr_tw_csa|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[6].tr_tw_csa                                                          ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[7].tr_tw_csa|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[7].tr_tw_csa                                                          ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[8].tr_tw_csa|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[8].tr_tw_csa                                                          ; work         ;
;       |Tr_Tw_CSA_chip:csa_0[9].tr_tw_csa|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|T4_CSA_file:t4_csa|Tr_Tw_CSA_chip:csa_0[9].tr_tw_csa                                                          ; work         ;
;    |Vari_shift:varis_reduce|                                  ; 838 (838)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Vari_shift:varis_reduce                                                                                       ; work         ;
;    |Wallace_L3:wallace|                                       ; 294 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace                                                                                            ; work         ;
;       |F_t_file:level_2[0].f_t_file_2t3|                      ; 98 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3                                                           ; work         ;
;          |F_t_chip:heap[10].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[10].f_t_chip                                ; work         ;
;          |F_t_chip:heap[11].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[11].f_t_chip                                ; work         ;
;          |F_t_chip:heap[12].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[12].f_t_chip                                ; work         ;
;          |F_t_chip:heap[13].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[13].f_t_chip                                ; work         ;
;          |F_t_chip:heap[14].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[14].f_t_chip                                ; work         ;
;          |F_t_chip:heap[15].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[15].f_t_chip                                ; work         ;
;          |F_t_chip:heap[16].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[16].f_t_chip                                ; work         ;
;          |F_t_chip:heap[17].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[17].f_t_chip                                ; work         ;
;          |F_t_chip:heap[18].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[18].f_t_chip                                ; work         ;
;          |F_t_chip:heap[19].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[19].f_t_chip                                ; work         ;
;          |F_t_chip:heap[20].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[20].f_t_chip                                ; work         ;
;          |F_t_chip:heap[21].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[21].f_t_chip                                ; work         ;
;          |F_t_chip:heap[22].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[22].f_t_chip                                ; work         ;
;          |F_t_chip:heap[23].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[23].f_t_chip                                ; work         ;
;          |F_t_chip:heap[24].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[24].f_t_chip                                ; work         ;
;          |F_t_chip:heap[25].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[25].f_t_chip                                ; work         ;
;          |F_t_chip:heap[26].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[26].f_t_chip                                ; work         ;
;          |F_t_chip:heap[27].f_t_chip|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[27].f_t_chip                                ; work         ;
;          |F_t_chip:heap[28].f_t_chip|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[28].f_t_chip                                ; work         ;
;          |F_t_chip:heap[29].f_t_chip|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[29].f_t_chip                                ; work         ;
;          |F_t_chip:heap[30].f_t_chip|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[30].f_t_chip                                ; work         ;
;          |F_t_chip:heap[3].f_t_chip|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[3].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[4].f_t_chip|                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[4].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[5].f_t_chip|                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[5].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[6].f_t_chip|                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[6].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[7].f_t_chip|                          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[7].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[8].f_t_chip|                          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[8].f_t_chip                                 ; work         ;
;          |F_t_chip:heap[9].f_t_chip|                          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3|F_t_chip:heap[9].f_t_chip                                 ; work         ;
;       |F_t_file:level_2[1].f_t_file_2t3|                      ; 98 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3                                                           ; work         ;
;          |F_t_chip:heap[11].f_t_chip|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[11].f_t_chip                                ; work         ;
;          |F_t_chip:heap[12].f_t_chip|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[12].f_t_chip                                ; work         ;
;          |F_t_chip:heap[13].f_t_chip|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[13].f_t_chip                                ; work         ;
;          |F_t_chip:heap[14].f_t_chip|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[14].f_t_chip                                ; work         ;
;          |F_t_chip:heap[15].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[15].f_t_chip                                ; work         ;
;          |F_t_chip:heap[16].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[16].f_t_chip                                ; work         ;
;          |F_t_chip:heap[17].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[17].f_t_chip                                ; work         ;
;          |F_t_chip:heap[18].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[18].f_t_chip                                ; work         ;
;          |F_t_chip:heap[19].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[19].f_t_chip                                ; work         ;
;          |F_t_chip:heap[20].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[20].f_t_chip                                ; work         ;
;          |F_t_chip:heap[21].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[21].f_t_chip                                ; work         ;
;          |F_t_chip:heap[22].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[22].f_t_chip                                ; work         ;
;          |F_t_chip:heap[23].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[23].f_t_chip                                ; work         ;
;          |F_t_chip:heap[24].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[24].f_t_chip                                ; work         ;
;          |F_t_chip:heap[25].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[25].f_t_chip                                ; work         ;
;          |F_t_chip:heap[26].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[26].f_t_chip                                ; work         ;
;          |F_t_chip:heap[27].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[27].f_t_chip                                ; work         ;
;          |F_t_chip:heap[28].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[28].f_t_chip                                ; work         ;
;          |F_t_chip:heap[29].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[29].f_t_chip                                ; work         ;
;          |F_t_chip:heap[30].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[30].f_t_chip                                ; work         ;
;          |F_t_chip:heap[31].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[31].f_t_chip                                ; work         ;
;          |F_t_chip:heap[32].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[32].f_t_chip                                ; work         ;
;          |F_t_chip:heap[33].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[33].f_t_chip                                ; work         ;
;          |F_t_chip:heap[34].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[34].f_t_chip                                ; work         ;
;          |F_t_chip:heap[35].f_t_chip|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[35].f_t_chip                                ; work         ;
;          |F_t_chip:heap[36].f_t_chip|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[36].f_t_chip                                ; work         ;
;          |F_t_chip:heap[37].f_t_chip|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[37].f_t_chip                                ; work         ;
;          |F_t_chip:heap[38].f_t_chip|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3|F_t_chip:heap[38].f_t_chip                                ; work         ;
;       |F_t_file:level_2[2].f_t_file_2t3|                      ; 98 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3                                                           ; work         ;
;          |F_t_chip:heap[19].f_t_chip|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[19].f_t_chip                                ; work         ;
;          |F_t_chip:heap[20].f_t_chip|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[20].f_t_chip                                ; work         ;
;          |F_t_chip:heap[21].f_t_chip|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[21].f_t_chip                                ; work         ;
;          |F_t_chip:heap[22].f_t_chip|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[22].f_t_chip                                ; work         ;
;          |F_t_chip:heap[23].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[23].f_t_chip                                ; work         ;
;          |F_t_chip:heap[24].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[24].f_t_chip                                ; work         ;
;          |F_t_chip:heap[25].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[25].f_t_chip                                ; work         ;
;          |F_t_chip:heap[26].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[26].f_t_chip                                ; work         ;
;          |F_t_chip:heap[27].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[27].f_t_chip                                ; work         ;
;          |F_t_chip:heap[28].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[28].f_t_chip                                ; work         ;
;          |F_t_chip:heap[29].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[29].f_t_chip                                ; work         ;
;          |F_t_chip:heap[30].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[30].f_t_chip                                ; work         ;
;          |F_t_chip:heap[31].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[31].f_t_chip                                ; work         ;
;          |F_t_chip:heap[32].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[32].f_t_chip                                ; work         ;
;          |F_t_chip:heap[33].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[33].f_t_chip                                ; work         ;
;          |F_t_chip:heap[34].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[34].f_t_chip                                ; work         ;
;          |F_t_chip:heap[35].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[35].f_t_chip                                ; work         ;
;          |F_t_chip:heap[36].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[36].f_t_chip                                ; work         ;
;          |F_t_chip:heap[37].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[37].f_t_chip                                ; work         ;
;          |F_t_chip:heap[38].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[38].f_t_chip                                ; work         ;
;          |F_t_chip:heap[39].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[39].f_t_chip                                ; work         ;
;          |F_t_chip:heap[40].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[40].f_t_chip                                ; work         ;
;          |F_t_chip:heap[41].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[41].f_t_chip                                ; work         ;
;          |F_t_chip:heap[42].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[42].f_t_chip                                ; work         ;
;          |F_t_chip:heap[43].f_t_chip|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[43].f_t_chip                                ; work         ;
;          |F_t_chip:heap[44].f_t_chip|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[44].f_t_chip                                ; work         ;
;          |F_t_chip:heap[45].f_t_chip|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[45].f_t_chip                                ; work         ;
;          |F_t_chip:heap[46].f_t_chip|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3|F_t_chip:heap[46].f_t_chip                                ; work         ;
;    |Wallace_L4_L5:wallace_l3|                                 ; 215 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3                                                                                      ; work         ;
;       |F_t_file:f_t_file_4to|                                 ; 154 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to                                                                ; work         ;
;          |F_t_chip:heap[10].f_t_chip|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[10].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[11].f_t_chip|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[11].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[12].f_t_chip|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[12].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[13].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[13].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[14].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[14].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[15].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[15].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[16].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[16].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[17].f_t_chip|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[17].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[18].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[18].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[19].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[19].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[20].f_t_chip|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[20].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[21].f_t_chip|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[21].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[22].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[22].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[23].f_t_chip|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[23].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[24].f_t_chip|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[24].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[25].f_t_chip|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[25].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[26].f_t_chip|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[26].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[27].f_t_chip|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[27].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[28].f_t_chip|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[28].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[29].f_t_chip|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[29].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[30].f_t_chip|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[30].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[31].f_t_chip|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[31].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[32].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[32].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[33].f_t_chip|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[33].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[34].f_t_chip|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[34].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[35].f_t_chip|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[35].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[36].f_t_chip|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[36].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[37].f_t_chip|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[37].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[38].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[38].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[39].f_t_chip|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[39].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[40].f_t_chip|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[40].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[41].f_t_chip|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[41].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[42].f_t_chip|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[42].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[43].f_t_chip|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[43].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[44].f_t_chip|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[44].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[45].f_t_chip|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[45].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[46].f_t_chip|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[46].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[47].f_t_chip|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[47].f_t_chip                                     ; work         ;
;          |F_t_chip:heap[6].f_t_chip|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[6].f_t_chip                                      ; work         ;
;          |F_t_chip:heap[7].f_t_chip|                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[7].f_t_chip                                      ; work         ;
;          |F_t_chip:heap[8].f_t_chip|                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[8].f_t_chip                                      ; work         ;
;          |F_t_chip:heap[9].f_t_chip|                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to|F_t_chip:heap[9].f_t_chip                                      ; work         ;
;       |Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|                   ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0                                                  ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[10].tr_tw_csa_chip|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[10].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[11].tr_tw_csa_chip|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[11].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[12].tr_tw_csa_chip|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[12].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[13].tr_tw_csa_chip|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[13].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[14].tr_tw_csa_chip|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[14].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[15].tr_tw_csa_chip|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[15].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[16].tr_tw_csa_chip|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[16].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[17].tr_tw_csa_chip|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[17].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[18].tr_tw_csa_chip|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[18].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[19].tr_tw_csa_chip|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[19].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[20].tr_tw_csa_chip|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[20].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[21].tr_tw_csa_chip|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[21].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[22].tr_tw_csa_chip|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[22].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[23].tr_tw_csa_chip|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[23].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[24].tr_tw_csa_chip|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[24].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[25].tr_tw_csa_chip|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[25].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[26].tr_tw_csa_chip|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[26].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[27].tr_tw_csa_chip|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[27].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[28].tr_tw_csa_chip|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[28].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[29].tr_tw_csa_chip|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[29].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[30].tr_tw_csa_chip|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[30].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[5].tr_tw_csa_chip|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[5].tr_tw_csa_chip        ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[6].tr_tw_csa_chip|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[6].tr_tw_csa_chip        ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[7].tr_tw_csa_chip|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[7].tr_tw_csa_chip        ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[8].tr_tw_csa_chip|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[8].tr_tw_csa_chip        ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[9].tr_tw_csa_chip|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[9].tr_tw_csa_chip        ; work         ;
;       |Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|                   ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1                                                  ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[17].tr_tw_csa_chip|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[17].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[21].tr_tw_csa_chip|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[21].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[22].tr_tw_csa_chip|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[22].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[23].tr_tw_csa_chip|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[23].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[24].tr_tw_csa_chip|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[24].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[25].tr_tw_csa_chip|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[25].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[26].tr_tw_csa_chip|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[26].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[27].tr_tw_csa_chip|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[27].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[28].tr_tw_csa_chip|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[28].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[29].tr_tw_csa_chip|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[29].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[30].tr_tw_csa_chip|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[30].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[31].tr_tw_csa_chip|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[31].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[32].tr_tw_csa_chip|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[32].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[33].tr_tw_csa_chip|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[33].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[34].tr_tw_csa_chip|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[34].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[35].tr_tw_csa_chip|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[35].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[36].tr_tw_csa_chip|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[36].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[37].tr_tw_csa_chip|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[37].tr_tw_csa_chip       ; work         ;
;          |Tr_Tw_CSA_chip:csa_file[38].tr_tw_csa_chip|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MAP|Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1|Tr_Tw_CSA_chip:csa_file[38].tr_tw_csa_chip       ; work         ;
+---------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; T2_reg:t2_reg|altshift_taps:E_T2_rtl_0|shift_taps_5om:auto_generated|altsyncram_g5b1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 11           ; 3            ; 11           ; 33   ; None ;
+-------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+
; Register name                                                                                                                                                                   ; Reason for Removal                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+
; T4_1_reg:t4_1_reg|Carry_out[0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in        ;
; T3_2_reg:t3_2_reg|Carry_out[0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in        ;
; T3_1_reg:t3_1_reg|Level_out[0,96,192]                                                                                                                                           ; Stuck at GND due to stuck port data_in        ;
; T2_reg:t2_reg|M_out_plain_out[0,96,192,288,384,480]                                                                                                                             ; Stuck at GND due to stuck port data_in        ;
; T2_reg:t2_reg|cont_T2[1,2]                                                                                                                                                      ; Stuck at GND due to stuck port data_in        ;
; T2_reg:t2_reg|d_T2[1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in        ;
; Shift_reg:shift_reg|sh_reg[0..25,37..51]                                                                                                                                        ; Stuck at GND due to stuck port data_in        ;
; Pretreatment:pretreatment|E_A[12,13]                                                                                                                                            ; Stuck at GND due to stuck port data_in        ;
; Pretreatment:pretreatment|E_B[12,13]                                                                                                                                            ; Stuck at GND due to stuck port data_in        ;
; Pretreatment:pretreatment|E_C[12,13]                                                                                                                                            ; Stuck at GND due to stuck port data_in        ;
; T3_1_reg:t3_1_reg|cont_T3_1[1,2]                                                                                                                                                ; Stuck at GND due to stuck port data_in        ;
; T3_1_reg:t3_1_reg|d_T3_1[1]                                                                                                                                                     ; Stuck at GND due to stuck port data_in        ;
; T2_reg:t2_reg|M_out_plain_out[1,28..47,75..95,97..100,128..147,175..191,193..200,228..247,275..287,289..300,328..347,375..383,385..400,428..447,475..479,481..500,528..547,575] ; Stuck at GND due to stuck port data_in        ;
; T4_1_reg:t4_1_reg|GP_p_out[55]                                                                                                                                                  ; Stuck at GND due to stuck port data_in        ;
; T4_1_reg:t4_1_reg|GN_n_out[55]                                                                                                                                                  ; Stuck at GND due to stuck port data_in        ;
; T3_2_reg:t3_2_reg|cont_T3_2[1,2]                                                                                                                                                ; Stuck at GND due to stuck port data_in        ;
; T3_2_reg:t3_2_reg|d_T3_2[1]                                                                                                                                                     ; Stuck at GND due to stuck port data_in        ;
; T2_reg:t2_reg|M_out_plain_out[2,27,101,102,127,201,202,227,301,302,327,401,402,427,501,502,527]                                                                                 ; Stuck at GND due to stuck port data_in        ;
; T4_1_reg:t4_1_reg|cont_T4_1[1,2]                                                                                                                                                ; Stuck at GND due to stuck port data_in        ;
; T4_1_reg:t4_1_reg|d_T4_1[1]                                                                                                                                                     ; Stuck at GND due to stuck port data_in        ;
; T3_1_reg:t3_1_reg|Level_out[1,2,33..47,80..95,97..104,137..151,184..191,193..208,240..255]                                                                                      ; Stuck at GND due to stuck port data_in        ;
; T4_2_reg:t4_2_reg|cont_T4_2[1,2]                                                                                                                                                ; Stuck at GND due to stuck port data_in        ;
; T4_2_reg:t4_2_reg|d_T4_2[1]                                                                                                                                                     ; Stuck at GND due to stuck port data_in        ;
; T3_1_reg:t3_1_reg|Level_out[3,32,79,105,106,136,183,209,210,287]                                                                                                                ; Stuck at GND due to stuck port data_in        ;
; T4_3_reg:t4_3_reg|cont_T4_3[1,2]                                                                                                                                                ; Stuck at GND due to stuck port data_in        ;
; T4_3_reg:t4_3_reg|d_T4_3[1]                                                                                                                                                     ; Stuck at GND due to stuck port data_in        ;
; T3_1_reg:t3_1_reg|Level_out[4,107,108,211,212]                                                                                                                                  ; Stuck at GND due to stuck port data_in        ;
; T3_2_reg:t3_2_reg|Carry_out[1..7]                                                                                                                                               ; Stuck at GND due to stuck port data_in        ;
; T4_2_reg:t4_2_reg|E_T4_2[11]                                                                                                                                                    ; Lost fanout                                   ;
; T4_1_reg:t4_1_reg|E_T4_1[11]                                                                                                                                                    ; Lost fanout                                   ;
; T3_2_reg:t3_2_reg|E_T3_2[11]                                                                                                                                                    ; Lost fanout                                   ;
; T3_1_reg:t3_1_reg|E_T3_1[11]                                                                                                                                                    ; Lost fanout                                   ;
; T2_reg:t2_reg|E_T2[11]                                                                                                                                                          ; Lost fanout                                   ;
; Pretreatment:pretreatment|M_B[23]                                                                                                                                               ; Merged with Pretreatment:pretreatment|M_A[23] ;
; T4_3_reg:t4_3_reg|p_reg[73]                                                                                                                                                     ; Lost fanout                                   ;
; T4_2_reg:t4_2_reg|p_reg[73]                                                                                                                                                     ; Lost fanout                                   ;
; Total Number of Removed Registers = 468                                                                                                                                         ;                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                          ;
+------------------------------------+---------------------------+---------------------------------------------------------------------+
; Register name                      ; Reason for Removal        ; Registers Removed due to This Register                              ;
+------------------------------------+---------------------------+---------------------------------------------------------------------+
; T2_reg:t2_reg|cont_T2[2]           ; Stuck at GND              ; T3_1_reg:t3_1_reg|cont_T3_1[2], T3_2_reg:t3_2_reg|cont_T3_2[2],     ;
;                                    ; due to stuck port data_in ; T4_1_reg:t4_1_reg|cont_T4_1[2], T4_2_reg:t4_2_reg|cont_T4_2[2],     ;
;                                    ;                           ; T4_3_reg:t4_3_reg|cont_T4_3[2], T4_3_reg:t4_3_reg|p_reg[73],        ;
;                                    ;                           ; T4_2_reg:t4_2_reg|p_reg[73]                                         ;
; T2_reg:t2_reg|cont_T2[1]           ; Stuck at GND              ; T3_1_reg:t3_1_reg|cont_T3_1[1], T3_2_reg:t3_2_reg|cont_T3_2[1],     ;
;                                    ; due to stuck port data_in ; T4_1_reg:t4_1_reg|cont_T4_1[1], T4_2_reg:t4_2_reg|cont_T4_2[1],     ;
;                                    ;                           ; T4_3_reg:t4_3_reg|cont_T4_3[1]                                      ;
; T2_reg:t2_reg|d_T2[1]              ; Stuck at GND              ; T3_1_reg:t3_1_reg|d_T3_1[1], T3_2_reg:t3_2_reg|d_T3_2[1],           ;
;                                    ; due to stuck port data_in ; T4_1_reg:t4_1_reg|d_T4_1[1], T4_2_reg:t4_2_reg|d_T4_2[1],           ;
;                                    ;                           ; T4_3_reg:t4_3_reg|d_T4_3[1]                                         ;
; T2_reg:t2_reg|M_out_plain_out[480] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[241], T3_1_reg:t3_1_reg|Level_out[240], ;
;                                    ; due to stuck port data_in ; T3_1_reg:t3_1_reg|Level_out[194], T3_1_reg:t3_1_reg|Level_out[193]  ;
; T2_reg:t2_reg|M_out_plain_out[288] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[145], T3_1_reg:t3_1_reg|Level_out[144], ;
;                                    ; due to stuck port data_in ; T3_1_reg:t3_1_reg|Level_out[98], T3_1_reg:t3_1_reg|Level_out[97]    ;
; T4_2_reg:t4_2_reg|E_T4_2[11]       ; Lost Fanouts              ; T4_1_reg:t4_1_reg|E_T4_1[11], T3_2_reg:t3_2_reg|E_T3_2[11],         ;
;                                    ;                           ; T3_1_reg:t3_1_reg|E_T3_1[11], T2_reg:t2_reg|E_T2[11]                ;
; T3_1_reg:t3_1_reg|Level_out[192]   ; Stuck at GND              ; T3_2_reg:t3_2_reg|Carry_out[2], T3_2_reg:t3_2_reg|Carry_out[1],     ;
;                                    ; due to stuck port data_in ; T3_2_reg:t3_2_reg|Carry_out[3]                                      ;
; T2_reg:t2_reg|M_out_plain_out[534] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[246], T3_1_reg:t3_1_reg|Level_out[199], ;
;                                    ; due to stuck port data_in ; T3_2_reg:t3_2_reg|Carry_out[7]                                      ;
; T2_reg:t2_reg|M_out_plain_out[533] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[245], T3_1_reg:t3_1_reg|Level_out[198], ;
;                                    ; due to stuck port data_in ; T3_2_reg:t3_2_reg|Carry_out[6]                                      ;
; T2_reg:t2_reg|M_out_plain_out[532] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[244], T3_1_reg:t3_1_reg|Level_out[197], ;
;                                    ; due to stuck port data_in ; T3_2_reg:t3_2_reg|Carry_out[5]                                      ;
; T2_reg:t2_reg|M_out_plain_out[531] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[243], T3_1_reg:t3_1_reg|Level_out[196], ;
;                                    ; due to stuck port data_in ; T3_2_reg:t3_2_reg|Carry_out[4]                                      ;
; T2_reg:t2_reg|M_out_plain_out[96]  ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[2], T3_1_reg:t3_1_reg|Level_out[1]      ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[178] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[82], T3_1_reg:t3_1_reg|Level_out[35]    ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[539] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[251], T3_1_reg:t3_1_reg|Level_out[204]  ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[177] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[81], T3_1_reg:t3_1_reg|Level_out[34]    ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[176] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[80], T3_1_reg:t3_1_reg|Level_out[33]    ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[175] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[79], T3_1_reg:t3_1_reg|Level_out[32]    ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[543] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[255], T3_1_reg:t3_1_reg|Level_out[208]  ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[542] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[254], T3_1_reg:t3_1_reg|Level_out[207]  ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[541] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[253], T3_1_reg:t3_1_reg|Level_out[206]  ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[540] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[252], T3_1_reg:t3_1_reg|Level_out[205]  ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[180] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[84], T3_1_reg:t3_1_reg|Level_out[37]    ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[538] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[250], T3_1_reg:t3_1_reg|Level_out[203]  ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[537] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[249], T3_1_reg:t3_1_reg|Level_out[202]  ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[536] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[248], T3_1_reg:t3_1_reg|Level_out[201]  ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[535] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[247], T3_1_reg:t3_1_reg|Level_out[200]  ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[530] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[242], T3_1_reg:t3_1_reg|Level_out[195]  ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[382] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[190], T3_1_reg:t3_1_reg|Level_out[143]  ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[381] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[189], T3_1_reg:t3_1_reg|Level_out[142]  ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[380] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[188], T3_1_reg:t3_1_reg|Level_out[141]  ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[379] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[187], T3_1_reg:t3_1_reg|Level_out[140]  ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[378] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[186], T3_1_reg:t3_1_reg|Level_out[139]  ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[377] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[185], T3_1_reg:t3_1_reg|Level_out[138]  ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[376] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[184], T3_1_reg:t3_1_reg|Level_out[137]  ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[375] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[183], T3_1_reg:t3_1_reg|Level_out[136]  ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[343] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[151], T3_1_reg:t3_1_reg|Level_out[104]  ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[342] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[150], T3_1_reg:t3_1_reg|Level_out[103]  ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[341] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[149], T3_1_reg:t3_1_reg|Level_out[102]  ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[340] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[148], T3_1_reg:t3_1_reg|Level_out[101]  ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[339] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[147], T3_1_reg:t3_1_reg|Level_out[100]  ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[338] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[146], T3_1_reg:t3_1_reg|Level_out[99]   ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[190] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[94], T3_1_reg:t3_1_reg|Level_out[47]    ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[189] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[93], T3_1_reg:t3_1_reg|Level_out[46]    ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[187] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[91], T3_1_reg:t3_1_reg|Level_out[44]    ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[186] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[90], T3_1_reg:t3_1_reg|Level_out[43]    ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[185] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[89], T3_1_reg:t3_1_reg|Level_out[42]    ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[184] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[88], T3_1_reg:t3_1_reg|Level_out[41]    ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[183] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[87], T3_1_reg:t3_1_reg|Level_out[40]    ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[182] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[86], T3_1_reg:t3_1_reg|Level_out[39]    ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[181] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[85], T3_1_reg:t3_1_reg|Level_out[38]    ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[188] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[92], T3_1_reg:t3_1_reg|Level_out[45]    ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[179] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[83], T3_1_reg:t3_1_reg|Level_out[36]    ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[575] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[287]                                    ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[546] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[211]                                    ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[545] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[210]                                    ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[544] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[209]                                    ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[547] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[212]                                    ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[191] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[95]                                     ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[345] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[106]                                    ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[344] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[105]                                    ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[383] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[191]                                    ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[347] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[108]                                    ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[147] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[4]                                      ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[146] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[3]                                      ;
;                                    ; due to stuck port data_in ;                                                                     ;
; T2_reg:t2_reg|M_out_plain_out[346] ; Stuck at GND              ; T3_1_reg:t3_1_reg|Level_out[107]                                    ;
;                                    ; due to stuck port data_in ;                                                                     ;
+------------------------------------+---------------------------+---------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1693  ;
; Number of registers using Synchronous Clear  ; 52    ;
; Number of registers using Synchronous Load   ; 135   ;
; Number of registers using Asynchronous Clear ; 1617  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                         ;
+----------------------------------------------------------------------------+---------+
; Inverted Register                                                          ; Fan out ;
+----------------------------------------------------------------------------+---------+
; T2_reg:t2_reg|altshift_taps:E_T2_rtl_0|shift_taps_5om:auto_generated|dffe4 ; 11      ;
; Total number of inverted registers = 1                                     ;         ;
+----------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                            ;
+---------------------------------+--------------------------+------------+
; Register Name                   ; Megafunction             ; Type       ;
+---------------------------------+--------------------------+------------+
; T4_2_reg:t4_2_reg|E_T4_2[0..10] ; T2_reg:t2_reg|E_T2_rtl_0 ; SHIFT_TAPS ;
; T4_1_reg:t4_1_reg|E_T4_1[0..10] ; T2_reg:t2_reg|E_T2_rtl_0 ; SHIFT_TAPS ;
; T3_2_reg:t3_2_reg|E_T3_2[0..10] ; T2_reg:t2_reg|E_T2_rtl_0 ; SHIFT_TAPS ;
; T3_1_reg:t3_1_reg|E_T3_1[0..10] ; T2_reg:t2_reg|E_T2_rtl_0 ; SHIFT_TAPS ;
; T2_reg:t2_reg|E_T2[0..10]       ; T2_reg:t2_reg|E_T2_rtl_0 ; SHIFT_TAPS ;
+---------------------------------+--------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MAP|T4_3_reg:t4_3_reg|p_reg[71]                                                      ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; Yes        ; |MAP|T4_3_reg:t4_3_reg|p_reg[6]                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MAP|T4_1_reg:t4_1_reg|GP_n_out[23]                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MAP|T4_1_reg:t4_1_reg|GP_z_out[23]                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MAP|Reverse:reverse|sh_rev_reg[72]                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |MAP|Shift_reg:shift_reg|sh_reg[27]                                                   ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |MAP|Pretreatment:pretreatment|E_A[11]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |MAP|Pretreatment:pretreatment|M_B[10]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MAP|Pretreatment:pretreatment|M_C[10]                                                ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |MAP|Pretreatment:pretreatment|M_A[17]                                                ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |MAP|Pretreatment:pretreatment|E_C[2]                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |MAP|Pretreatment:pretreatment|E_A[3]                                                 ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; Yes        ; |MAP|T4_3_reg:t4_3_reg|p_reg[59]                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MAP|T4_2_reg:t4_2_reg|levelp_4_out[8]                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MAP|T4_2_reg:t4_2_reg|levelp_4_out[9]                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MAP|T4_2_reg:t4_2_reg|levelp_4_out[0]                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MAP|T4_2_reg:t4_2_reg|leveln_4_out[7]                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MAP|T4_2_reg:t4_2_reg|leveln_4_out[11]                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MAP|T4_2_reg:t4_2_reg|leveln_4_out[2]                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MAP|T4_1_reg:t4_1_reg|GP_n_out[55]                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |MAP|Reverse:reverse|sh_rev_reg[47]                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |MAP|T4_2_reg:t4_2_reg|levelp_4_out[3]                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |MAP|T4_2_reg:t4_2_reg|leveln_4_out[3]                                                ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |MAP|Shift_reg:shift_reg|sh_reg[55]                                                   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |MAP|Shift_reg:shift_reg|sh_reg[73]                                                   ;
; 9:1                ; 6 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |MAP|ASC:asc|sh_num[7]                                                                ;
; 9:1                ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |MAP|ASC:asc|sh_num[5]                                                                ;
; 14:1               ; 3 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |MAP|Reverse:reverse|sh_rev_reg[33]                                                   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MAP|Reverse:reverse|sh_rev_reg[16]                                                   ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |MAP|MaF:maf|result[12]                                                               ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; Yes        ; |MAP|MaF:maf|result[25]                                                               ;
; 16:1               ; 6 bits    ; 60 LEs        ; 42 LEs               ; 18 LEs                 ; Yes        ; |MAP|Reverse:reverse|sh_rev_reg[3]                                                    ;
; 16:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |MAP|Reverse:reverse|sh_rev_reg[22]                                                   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |MAP|Reverse:reverse|sh_rev_reg[30]                                                   ;
; 14:1               ; 5 bits    ; 45 LEs        ; 25 LEs               ; 20 LEs                 ; Yes        ; |MAP|Reverse:reverse|sh_rev_reg[13]                                                   ;
; 20:1               ; 2 bits    ; 26 LEs        ; 22 LEs               ; 4 LEs                  ; Yes        ; |MAP|MaF:maf|result[1]                                                                ;
; 20:1               ; 2 bits    ; 26 LEs        ; 18 LEs               ; 8 LEs                  ; Yes        ; |MAP|Reverse:reverse|sh_rev_reg[36]                                                   ;
; 23:1               ; 2 bits    ; 30 LEs        ; 26 LEs               ; 4 LEs                  ; Yes        ; |MAP|MaF:maf|result[2]                                                                ;
; 23:1               ; 2 bits    ; 30 LEs        ; 28 LEs               ; 2 LEs                  ; Yes        ; |MAP|MaF:maf|result[5]                                                                ;
; 24:1               ; 2 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MAP|MaF:maf|result[9]                                                                ;
; 22:1               ; 3 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; Yes        ; |MAP|Reverse:reverse|sh_rev_reg[28]                                                   ;
; 26:1               ; 2 bits    ; 34 LEs        ; 32 LEs               ; 2 LEs                  ; Yes        ; |MAP|MaF:maf|result[17]                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MAP|Con_shift:con_shift|con_sh[71]                                                   ;
; 3:1                ; 35 bits   ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; No         ; |MAP|Con_shift:con_shift|con_sh[36]                                                   ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |MAP|Con_shift:con_shift|con_sh[22]                                                   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |MAP|Con_shift:con_shift|con_sh[27]                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[27][0] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_1:leadingzeroant_1|Select_operator:select_operator|temp_op_1      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[14][17]                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[12][13]                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[13][13]                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[15][16]                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[10][23]                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[8][21]                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[9][23]                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[11][17]                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[23][30]                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[22][22]                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[20][43]                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[21][32]                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[18][24]                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[16][24]                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[17][21]                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[19][28]                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[2][20]                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[0][23]                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[1][13]                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[3][17]                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[4][18]                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[5][16]                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[6][21]                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[7][19]                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MAP|Vari_shift:varis_reduce|ShiftLeft5                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_3:leadingZeroAnt_3|levelp_5[1][1]                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_3:leadingZeroAnt_3|levelp_5[0][0]                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_3:leadingZeroAnt_3|leveln_5[1][2]                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_3:leadingZeroAnt_3|leveln_5[0][2]                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MAP|Pre_calculation:pre_cal|E_PRE_C                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[16][0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[17][0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_2[8][2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[18][0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[19][1] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_2[9][0]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_3[4][2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[20][0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[21][2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_2[10][0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[22][1] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[23][2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_2[11][2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_3[5][2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[24][2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[25][2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_2[12][2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[26][2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_2[13][1] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[0][1]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[1][2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_2[0][0]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[2][0]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[3][1]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_2[1][0]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_3[0][0]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[4][2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[5][2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_2[2][0]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[6][0]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[7][2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_2[3][0]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_3[1][1]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[8][0]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[9][2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_2[4][0]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[10][1] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[11][2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_2[5][2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_3[2][1]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[12][2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[13][0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_2[6][0]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[14][2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_1[15][0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_2[7][0]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|levelp_3[3][2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[16][0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[17][1] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_2[8][0]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[18][0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[19][2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_2[9][0]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_3[4][2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[20][0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[21][2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_2[10][2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[22][0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[23][2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_2[11][2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_3[5][1]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[24][1] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[25][2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_2[12][2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[26][2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[27][2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_2[13][1] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[0][1]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[1][2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_2[0][2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[2][2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[3][2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_2[1][2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_3[0][2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[4][2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[5][2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_2[2][0]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[6][0]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[7][0]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_2[3][0]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_3[1][0]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[8][2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[9][1]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_2[4][2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[10][0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[11][0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_2[5][2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_3[2][0]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[12][2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[13][0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_2[6][0]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[14][0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_1[15][0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_2[7][2]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance|leveln_3[3][1]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_1:leadingzeroant_1|Select_operator:select_operator|op_1[26]       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_1:leadingzeroant_1|Select_operator:select_operator|temp_op_1      ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_1:leadingzeroant_1|Select_operator:select_operator|temp_op_0      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[14][36]                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[12][27]                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[13][35]                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[15][30]                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[11][32]                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[23][36]                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[22][36]                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[20][38]                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[21][42]                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[18][34]                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[16][35]                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[17][31]                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[19][34]                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MAP|T2_reg:t2_reg|E_T2                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MAP|T2_reg:t2_reg|E_T2                                                               ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |MAP|LeadingZeroAnt_1:leadingzeroant_1|Select_operator:select_operator|op_0[50]       ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |MAP|LeadingZeroAnt_1:leadingzeroant_1|Select_operator:select_operator|op_0[40]       ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; No         ; |MAP|LeadingZeroAnt_1:leadingzeroant_1|Select_operator:select_operator|op_1[36]       ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; No         ; |MAP|T4_CSA_file:t4_csa|temp[40]                                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |MAP|Shifting:shifting|sh_out_reg[73]                                                 ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |MAP|ASC:asc|temp_d[8]                                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[10][14]                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[8][15]                                              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[9][14]                                              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[2][7]                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[0][6]                                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[1][6]                                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[3][10]                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[4][8]                                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[5][6]                                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[6][7]                                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |MAP|Multiple:multiple|M_out_temp[7][8]                                               ;
; 8:1                ; 6 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |MAP|Pre_calculation:pre_cal|E_PRE_C                                                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |MAP|Shifting:shifting|sh_out_reg[66]                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |MAP|Shifting:shifting|sh_out_reg[64]                                                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |MAP|Shifting:shifting|sh_out_reg[61]                                                 ;
; 8:1                ; 5 bits    ; 25 LEs        ; 15 LEs               ; 10 LEs                 ; No         ; |MAP|Shifting:shifting|sh_out_reg[55]                                                 ;
; 8:1                ; 6 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; No         ; |MAP|Shifting:shifting|sh_out_reg[50]                                                 ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |MAP|Shifting:shifting|sh_out_reg[42]                                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |MAP|Shifting:shifting|sh_out_reg[53]                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for T2_reg:t2_reg|altshift_taps:E_T2_rtl_0|shift_taps_5om:auto_generated|altsyncram_g5b1:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiple:multiple ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; PSIZE          ; 6     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiple:multiple|F_t_file:first_level[0].f_t_file ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; SIZE           ; 47    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiple:multiple|F_t_file:first_level[1].f_t_file ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; SIZE           ; 47    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiple:multiple|F_t_file:first_level[2].f_t_file ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; SIZE           ; 47    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiple:multiple|F_t_file:first_level[3].f_t_file ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; SIZE           ; 47    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiple:multiple|F_t_file:first_level[4].f_t_file ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; SIZE           ; 47    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiple:multiple|F_t_file:first_level[5].f_t_file ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; SIZE           ; 47    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Wallace_L3:wallace ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; num_L_2        ; 3     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Wallace_L3:wallace|F_t_file:level_2[0].f_t_file_2t3 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; SIZE           ; 47    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Wallace_L3:wallace|F_t_file:level_2[1].f_t_file_2t3 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; SIZE           ; 47    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Wallace_L3:wallace|F_t_file:level_2[2].f_t_file_2t3 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; SIZE           ; 47    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; SIZE           ; 48    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_1 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; SIZE           ; 48    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Wallace_L4_L5:wallace_l3|F_t_file:f_t_file_4to ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; SIZE           ; 47    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T4_CSA_file:t4_csa ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; PSIZE          ; 48    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: T2_reg:t2_reg|altshift_taps:E_T2_rtl_0 ;
+----------------+----------------+-------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                  ;
+----------------+----------------+-------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                               ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                               ;
; TAP_DISTANCE   ; 5              ; Untyped                                               ;
; WIDTH          ; 11             ; Untyped                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                               ;
; CBXI_PARAMETER ; shift_taps_5om ; Untyped                                               ;
+----------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                 ;
+----------------------------+----------------------------------------+
; Name                       ; Value                                  ;
+----------------------------+----------------------------------------+
; Number of entity instances ; 1                                      ;
; Entity Instance            ; T2_reg:t2_reg|altshift_taps:E_T2_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                      ;
;     -- TAP_DISTANCE        ; 5                                      ;
;     -- WIDTH               ; 11                                     ;
+----------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T4_3_reg:t4_3_reg"                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; S_A_T4_3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S_B_T4_3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S_C_T4_3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S_A_H_T4_3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S_B_H_T4_3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S_C_H_T4_3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_low" ;
+---------+-------+----------+----------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                  ;
+---------+-------+----------+----------------------------------------------------------+
; F[7..0] ; Input ; Info     ; Stuck at GND                                             ;
+---------+-------+----------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T3_2_reg:t3_2_reg"                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; sti_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[47].tr_tw_csa_chip" ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T2_reg:t2_reg"                                                                                                                                                                     ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cont  ; Input ; Warning  ; Input port expression (3 bits) is wider than the input port (1 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
; d_lin ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (1 bits) it drives.  The 11 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiple:multiple|F_t_file:first_level[5].f_t_file" ;
+-------------+-------+----------+-----------------------------------------------+
; Port        ; Type  ; Severity ; Details                                       ;
+-------------+-------+----------+-----------------------------------------------+
; P_1[47..44] ; Input ; Info     ; Stuck at GND                                  ;
; P_1[19..0]  ; Input ; Info     ; Stuck at GND                                  ;
; P_2[47..45] ; Input ; Info     ; Stuck at GND                                  ;
; P_2[20..0]  ; Input ; Info     ; Stuck at GND                                  ;
; P_3[47..46] ; Input ; Info     ; Stuck at GND                                  ;
; P_3[21..0]  ; Input ; Info     ; Stuck at GND                                  ;
; P_4[22..0]  ; Input ; Info     ; Stuck at GND                                  ;
; P_4[47]     ; Input ; Info     ; Stuck at GND                                  ;
+-------------+-------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiple:multiple|F_t_file:first_level[4].f_t_file" ;
+-------------+-------+----------+-----------------------------------------------+
; Port        ; Type  ; Severity ; Details                                       ;
+-------------+-------+----------+-----------------------------------------------+
; P_1[47..40] ; Input ; Info     ; Stuck at GND                                  ;
; P_1[15..0]  ; Input ; Info     ; Stuck at GND                                  ;
; P_2[47..41] ; Input ; Info     ; Stuck at GND                                  ;
; P_2[16..0]  ; Input ; Info     ; Stuck at GND                                  ;
; P_3[47..42] ; Input ; Info     ; Stuck at GND                                  ;
; P_3[17..0]  ; Input ; Info     ; Stuck at GND                                  ;
; P_4[47..43] ; Input ; Info     ; Stuck at GND                                  ;
; P_4[18..0]  ; Input ; Info     ; Stuck at GND                                  ;
+-------------+-------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiple:multiple|F_t_file:first_level[3].f_t_file" ;
+-------------+-------+----------+-----------------------------------------------+
; Port        ; Type  ; Severity ; Details                                       ;
+-------------+-------+----------+-----------------------------------------------+
; P_1[47..36] ; Input ; Info     ; Stuck at GND                                  ;
; P_1[11..0]  ; Input ; Info     ; Stuck at GND                                  ;
; P_2[47..37] ; Input ; Info     ; Stuck at GND                                  ;
; P_2[12..0]  ; Input ; Info     ; Stuck at GND                                  ;
; P_3[47..38] ; Input ; Info     ; Stuck at GND                                  ;
; P_3[13..0]  ; Input ; Info     ; Stuck at GND                                  ;
; P_4[47..39] ; Input ; Info     ; Stuck at GND                                  ;
; P_4[14..0]  ; Input ; Info     ; Stuck at GND                                  ;
+-------------+-------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiple:multiple|F_t_file:first_level[2].f_t_file" ;
+-------------+-------+----------+-----------------------------------------------+
; Port        ; Type  ; Severity ; Details                                       ;
+-------------+-------+----------+-----------------------------------------------+
; P_1[47..32] ; Input ; Info     ; Stuck at GND                                  ;
; P_1[7..0]   ; Input ; Info     ; Stuck at GND                                  ;
; P_2[47..33] ; Input ; Info     ; Stuck at GND                                  ;
; P_2[8..0]   ; Input ; Info     ; Stuck at GND                                  ;
; P_3[47..34] ; Input ; Info     ; Stuck at GND                                  ;
; P_3[9..0]   ; Input ; Info     ; Stuck at GND                                  ;
; P_4[47..35] ; Input ; Info     ; Stuck at GND                                  ;
; P_4[10..0]  ; Input ; Info     ; Stuck at GND                                  ;
+-------------+-------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiple:multiple|F_t_file:first_level[1].f_t_file" ;
+-------------+-------+----------+-----------------------------------------------+
; Port        ; Type  ; Severity ; Details                                       ;
+-------------+-------+----------+-----------------------------------------------+
; P_1[47..28] ; Input ; Info     ; Stuck at GND                                  ;
; P_1[3..0]   ; Input ; Info     ; Stuck at GND                                  ;
; P_2[47..29] ; Input ; Info     ; Stuck at GND                                  ;
; P_2[4..0]   ; Input ; Info     ; Stuck at GND                                  ;
; P_3[47..30] ; Input ; Info     ; Stuck at GND                                  ;
; P_3[5..0]   ; Input ; Info     ; Stuck at GND                                  ;
; P_4[47..31] ; Input ; Info     ; Stuck at GND                                  ;
; P_4[6..0]   ; Input ; Info     ; Stuck at GND                                  ;
+-------------+-------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:heap[47].f_t_chip"       ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; cout  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; carry ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:f_t_chip" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiple:multiple|F_t_file:first_level[0].f_t_file" ;
+-------------+-------+----------+-----------------------------------------------+
; Port        ; Type  ; Severity ; Details                                       ;
+-------------+-------+----------+-----------------------------------------------+
; P_1[47..24] ; Input ; Info     ; Stuck at GND                                  ;
; P_2[47..25] ; Input ; Info     ; Stuck at GND                                  ;
; P_2[0]      ; Input ; Info     ; Stuck at GND                                  ;
; P_3[47..26] ; Input ; Info     ; Stuck at GND                                  ;
; P_3[1..0]   ; Input ; Info     ; Stuck at GND                                  ;
; P_4[47..27] ; Input ; Info     ; Stuck at GND                                  ;
; P_4[2..0]   ; Input ; Info     ; Stuck at GND                                  ;
+-------------+-------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ASC:asc"                                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; d[11..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Mon Mar 22 18:46:18 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MAP -c MAP
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file t3_2_stage.v
    Info (12023): Found entity 1: T3_2_stage
Info (12021): Found 1 design units, including 1 entities, in source file tr_tw_csa_chip.v
    Info (12023): Found entity 1: Tr_Tw_CSA_chip
Info (12021): Found 1 design units, including 1 entities, in source file t4_csa_file.v
    Info (12023): Found entity 1: T4_CSA_file
Info (12021): Found 1 design units, including 1 entities, in source file t2_stage.v
    Info (12023): Found entity 1: T2_stage
Info (12021): Found 1 design units, including 1 entities, in source file pretreatment.v
    Info (12023): Found entity 1: Pretreatment
Info (12021): Found 1 design units, including 1 entities, in source file multiple.v
    Info (12023): Found entity 1: Multiple
Info (12021): Found 1 design units, including 1 entities, in source file fasta.v
    Info (12023): Found entity 1: fasta
Info (12021): Found 1 design units, including 1 entities, in source file f_t_file.v
    Info (12023): Found entity 1: F_t_file
Info (12021): Found 1 design units, including 1 entities, in source file f_t_chip.v
    Info (12023): Found entity 1: F_t_chip
Info (12021): Found 1 design units, including 1 entities, in source file con_shift.v
    Info (12023): Found entity 1: Con_shift
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: Adder
Info (12021): Found 1 design units, including 1 entities, in source file reverse.v
    Info (12023): Found entity 1: Reverse
Warning (12019): Can't analyze file -- file Revising.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file map.v
    Info (12023): Found entity 1: MAP
Warning (12019): Can't analyze file -- file difference.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file shifg_reg.v
    Info (12023): Found entity 1: Shift_reg
Info (12021): Found 1 design units, including 1 entities, in source file shifting.v
    Info (12023): Found entity 1: Shifting
Info (12021): Found 1 design units, including 1 entities, in source file asc.v
    Info (12023): Found entity 1: ASC
Info (12021): Found 0 design units, including 0 entities, in source file conf.v
Warning (12019): Can't analyze file -- file Tri_Two_CSA_chip.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file tr_tw_csa_file.v
    Info (12023): Found entity 1: Tr_Tw_CSA_file
Warning (12019): Can't analyze file -- file CSA_file.v is missing
Warning (12019): Can't analyze file -- file T4_stage.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file get_operator.v
    Info (12023): Found entity 1: Get_operator
Info (12021): Found 1 design units, including 1 entities, in source file select_operator.v
    Info (12023): Found entity 1: Select_operator
Info (12021): Found 1 design units, including 1 entities, in source file precode.v
    Info (12023): Found entity 1: Precode
Info (12021): Found 1 design units, including 1 entities, in source file first_one.v
    Info (12023): Found entity 1: First_one
Info (12021): Found 1 design units, including 1 entities, in source file first_one_2.v
    Info (12023): Found entity 1: First_one_2
Info (12021): Found 1 design units, including 1 entities, in source file first_one_4.v
    Info (12023): Found entity 1: First_one_4
Info (12021): Found 1 design units, including 1 entities, in source file first_one_8.v
    Info (12023): Found entity 1: First_one_8
Info (12021): Found 1 design units, including 1 entities, in source file first_one_16.v
    Info (12023): Found entity 1: First_one_16
Info (12021): Found 1 design units, including 1 entities, in source file first_one_32.v
    Info (12023): Found entity 1: First_one_32
Warning (12019): Can't analyze file -- file LeadingZeroAnt.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file cal.v
    Info (12023): Found entity 1: CAL
Info (12021): Found 1 design units, including 1 entities, in source file abso.v
    Info (12023): Found entity 1: Abso
Warning (12019): Can't analyze file -- file T4_reg.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file t5_stage.v
    Info (12023): Found entity 1: T5_stage
Info (12021): Found 1 design units, including 1 entities, in source file vari_shift.v
    Info (12023): Found entity 1: Vari_shift
Info (12021): Found 1 design units, including 1 entities, in source file maf.v
    Info (12023): Found entity 1: MaF
Info (12021): Found 1 design units, including 1 entities, in source file wallace_l4_l5.v
    Info (12023): Found entity 1: Wallace_L4_L5
Info (12021): Found 1 design units, including 1 entities, in source file t3_1_stage.v
    Info (12023): Found entity 1: T3_1_stage
Info (12021): Found 1 design units, including 1 entities, in source file t3_1_reg.v
    Info (12023): Found entity 1: T3_1_reg
Warning (12019): Can't analyze file -- file Test.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file leadingzeroant_2.v
    Info (12023): Found entity 1: LeadingZeroAnt_2
Info (12021): Found 1 design units, including 1 entities, in source file t4_2_reg.v
    Info (12023): Found entity 1: T4_2_reg
Info (12021): Found 1 design units, including 1 entities, in source file t4_1_stage.v
    Info (12023): Found entity 1: T4_1_stage
Info (12021): Found 1 design units, including 1 entities, in source file t4_2_stage.v
    Info (12023): Found entity 1: T4_2_stage
Info (12021): Found 1 design units, including 1 entities, in source file leadingzeroant_3.v
    Info (12023): Found entity 1: LeadingZeroAnt_3
Info (12021): Found 1 design units, including 1 entities, in source file revising_2.v
    Info (12023): Found entity 1: Revising_2
Info (12021): Found 1 design units, including 1 entities, in source file t4_3_stage.v
    Info (12023): Found entity 1: T4_3_stage
Info (12021): Found 1 design units, including 1 entities, in source file t4_3_reg.v
    Info (12023): Found entity 1: T4_3_reg
Info (12021): Found 1 design units, including 1 entities, in source file t4_1_addit.v
    Info (12023): Found entity 1: T4_1_addit
Info (12021): Found 1 design units, including 1 entities, in source file pre_calculation.v
    Info (12023): Found entity 1: Pre_calculation
Info (12127): Elaborating entity "MAP" for the top level hierarchy
Info (12128): Elaborating entity "Pretreatment" for hierarchy "Pretreatment:pretreatment"
Info (12128): Elaborating entity "ASC" for hierarchy "ASC:asc"
Warning (10230): Verilog HDL assignment warning at ASC.v(30): truncated value with size 7 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at ASC.v(31): truncated value with size 7 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at ASC.v(49): truncated value with size 14 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at ASC.v(55): truncated value with size 14 to match size of target (12)
Info (12128): Elaborating entity "Shift_reg" for hierarchy "Shift_reg:shift_reg"
Info (12128): Elaborating entity "Multiple" for hierarchy "Multiple:multiple"
Info (12128): Elaborating entity "F_t_file" for hierarchy "Multiple:multiple|F_t_file:first_level[0].f_t_file"
Info (12128): Elaborating entity "F_t_chip" for hierarchy "Multiple:multiple|F_t_file:first_level[0].f_t_file|F_t_chip:f_t_chip"
Warning (12125): Using design file t2_reg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: T2_reg
Info (12128): Elaborating entity "T2_reg" for hierarchy "T2_reg:t2_reg"
Warning (10230): Verilog HDL assignment warning at t2_reg.v(31): truncated value with size 7 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at t2_reg.v(32): truncated value with size 7 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at t2_reg.v(56): truncated value with size 14 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at t2_reg.v(59): truncated value with size 7 to match size of target (6)
Info (12128): Elaborating entity "Shifting" for hierarchy "Shifting:shifting"
Info (12128): Elaborating entity "Reverse" for hierarchy "Reverse:reverse"
Warning (12125): Using design file wallace_l3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Wallace_L3
Info (12128): Elaborating entity "Wallace_L3" for hierarchy "Wallace_L3:wallace"
Info (12128): Elaborating entity "T3_1_reg" for hierarchy "T3_1_reg:t3_1_reg"
Info (12128): Elaborating entity "Wallace_L4_L5" for hierarchy "Wallace_L4_L5:wallace_l3"
Info (12128): Elaborating entity "Tr_Tw_CSA_file" for hierarchy "Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0"
Info (12128): Elaborating entity "Tr_Tw_CSA_chip" for hierarchy "Wallace_L4_L5:wallace_l3|Tr_Tw_CSA_file:tr_tw_csa_file_3t4_0|Tr_Tw_CSA_chip:csa_file[0].tr_tw_csa_chip"
Warning (12125): Using design file t3_2_reg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: T3_2_reg
Info (12128): Elaborating entity "T3_2_reg" for hierarchy "T3_2_reg:t3_2_reg"
Info (12128): Elaborating entity "T4_CSA_file" for hierarchy "T4_CSA_file:t4_csa"
Warning (12125): Using design file leadingzeroant_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: LeadingZeroAnt_1
Info (12128): Elaborating entity "LeadingZeroAnt_1" for hierarchy "LeadingZeroAnt_1:leadingzeroant_1"
Info (12128): Elaborating entity "Get_operator" for hierarchy "LeadingZeroAnt_1:leadingzeroant_1|Get_operator:get_operator"
Info (12128): Elaborating entity "Select_operator" for hierarchy "LeadingZeroAnt_1:leadingzeroant_1|Select_operator:select_operator"
Info (12128): Elaborating entity "Precode" for hierarchy "LeadingZeroAnt_1:leadingzeroant_1|Precode:precode"
Info (12128): Elaborating entity "T4_1_addit" for hierarchy "T4_1_addit:t4_1_a"
Warning (12125): Using design file t4_1_reg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: T4_1_reg
Info (12128): Elaborating entity "T4_1_reg" for hierarchy "T4_1_reg:t4_1_reg"
Info (12128): Elaborating entity "LeadingZeroAnt_2" for hierarchy "LeadingZeroAnt_2:leadingzeroant_2"
Warning (12125): Using design file revising_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Revising_1
Info (12128): Elaborating entity "Revising_1" for hierarchy "LeadingZeroAnt_2:leadingzeroant_2|Revising_1:revising_1_instance"
Warning (10240): Verilog HDL Always Construct warning at revising_1.v(203): inferring latch(es) for variable "index", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "First_one" for hierarchy "LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_high"
Info (12128): Elaborating entity "First_one_2" for hierarchy "LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_high|First_one_2:First_one_one_level_1[0].first_one_2"
Info (12128): Elaborating entity "First_one_4" for hierarchy "LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_high|First_one_4:First_one_one_level_2[0].first_one_4"
Info (12128): Elaborating entity "First_one_8" for hierarchy "LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_high|First_one_8:First_one_one_level_3[0].first_one_8"
Info (12128): Elaborating entity "First_one_16" for hierarchy "LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_high|First_one_16:First_one_one_level_4[0].first_one_16"
Info (12128): Elaborating entity "First_one_32" for hierarchy "LeadingZeroAnt_2:leadingzeroant_2|First_one:first_one_high|First_one_32:first_one_32"
Info (12128): Elaborating entity "Adder" for hierarchy "Adder:add"
Info (12128): Elaborating entity "CAL" for hierarchy "CAL:cal"
Info (12128): Elaborating entity "T4_2_reg" for hierarchy "T4_2_reg:t4_2_reg"
Info (12128): Elaborating entity "LeadingZeroAnt_3" for hierarchy "LeadingZeroAnt_3:leadingZeroAnt_3"
Warning (10240): Verilog HDL Always Construct warning at LeadingZeroAnt_3.v(83): inferring latch(es) for variable "leveln_6", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "leveln_6.100" at LeadingZeroAnt_3.v(99)
Info (10041): Inferred latch for "leveln_6.011" at LeadingZeroAnt_3.v(99)
Info (10041): Inferred latch for "leveln_6.010" at LeadingZeroAnt_3.v(99)
Info (10041): Inferred latch for "leveln_6.001" at LeadingZeroAnt_3.v(99)
Info (10041): Inferred latch for "leveln_6.000" at LeadingZeroAnt_3.v(99)
Info (12128): Elaborating entity "Abso" for hierarchy "Abso:abso"
Info (12128): Elaborating entity "T4_3_reg" for hierarchy "T4_3_reg:t4_3_reg"
Warning (10230): Verilog HDL assignment warning at T4_3_reg.v(42): truncated value with size 75 to match size of target (74)
Info (12128): Elaborating entity "Pre_calculation" for hierarchy "Pre_calculation:pre_cal"
Info (12128): Elaborating entity "Con_shift" for hierarchy "Con_shift:con_shift"
Info (12128): Elaborating entity "Vari_shift" for hierarchy "Vari_shift:varis_reduce"
Info (12128): Elaborating entity "MaF" for hierarchy "MaF:maf"
Warning (10230): Verilog HDL assignment warning at MaF.v(26): truncated value with size 6 to match size of target (5)
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "Abso:abso|s_a" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Abso:abso|s_a_h" feeding internal logic into a wire
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "T2_reg:t2_reg|E_T2_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 11
Info (12130): Elaborated megafunction instantiation "T2_reg:t2_reg|altshift_taps:E_T2_rtl_0"
Info (12133): Instantiated megafunction "T2_reg:t2_reg|altshift_taps:E_T2_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_5om.tdf
    Info (12023): Found entity 1: shift_taps_5om
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g5b1.tdf
    Info (12023): Found entity 1: altsyncram_g5b1
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0tf.tdf
    Info (12023): Found entity 1: cntr_0tf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ikc.tdf
    Info (12023): Found entity 1: cmpr_ikc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mch.tdf
    Info (12023): Found entity 1: cntr_mch
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/output_files/MAP.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7140 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 101 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 6996 logic cells
    Info (21064): Implemented 11 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 4803 megabytes
    Info: Processing ended: Mon Mar 22 18:46:36 2021
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Administrator/Desktop/multiple and send-backup/multiple and plus/output_files/MAP.map.smsg.


