// VERILOG_OUTPUT: a.v

// additional fix

int Kernel.MT[1024] = {0};

def main() {
  int i;
  i = 1;
  int cur;
  int prev;
  prev = MT[0];
  cur = prev + 1;
  MT[i] = cur;
  assert(MT[1] == 1);
}

compile();
write_hdl("a.v");

// main should run later not to write ram.
main();
