// Generated by stratus_hls 23.02-s004  (100793.100415)
// Wed Jun  4 01:36:23 2025
// from dut.cc

`timescale 1ps / 1ps


module dut_gen_busy_r_1_0( in1, in2, in3, in4, out1 );

    input in1;
    input in2;
    input in3;
    input in4;
    output [2:0] out1;
    wire  ioread005;
    wire  tmp33;
    wire  ioread006;
    wire  tmp34;
    wire  tmp35;
    wire  gnew_req;
    wire  tmp36;
    wire  tmp37;
    wire  tmp38;
    wire  tmp39;
    wire  ioread003;
    wire  tmp40;
    wire  din_gen_busy_din_m_data_is_invalid_next;
    wire  gdiv;
    wire  gnew_busy;
    wire  tmp43;
    wire  tmp42;
    wire  tmp41;

    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p20
    assign out1 = {tmp43, {tmp42, tmp41}};
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p19
    assign tmp43 = gnew_busy;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p18
    assign tmp42 = gdiv;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p17
    assign tmp41 = din_gen_busy_din_m_data_is_invalid_next;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p16
    assign din_gen_busy_din_m_data_is_invalid_next = tmp40;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p15
    assign tmp40 = ~gdiv;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p14
    assign gdiv = tmp39 | ioread003;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p13
    assign tmp39 = in1 & tmp38;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p12
    assign tmp38 = tmp37;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p11
    assign tmp37 = ~tmp36;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p10
    assign tmp36 = gnew_req;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p9
    assign gnew_busy = tmp35 | ioread003;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p8
    assign tmp35 = gnew_req;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p7
    assign gnew_req = ioread006 & tmp34;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p6
    assign tmp34 = ioread005 | tmp33;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p5
    assign tmp33 = in1;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p4
    assign ioread006 = in2;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p3
    assign ioread005 = in3;
    
    // rtl_process:dut_gen_busy_r_1/dut_gen_busy_r_1_thread_1_p2
    assign ioread003 = in4;

endmodule


