/*
 * video_sources.c
 *
 *  Created on: Sep 22, 2017
 *      Author: Russell Bush
 */

#include <stdio.h>
#include <stdint.h>

#include "i2c.h"



static uint8_t HdmiRx_RegMapYuv[384][2] = {
/*------------------------------- Initialize ---------------------------------*/
	{0xff, 0x13},								/* Page 13 */
	{0xe8, 0x24},								/* MAN_SUS_HDMI_SEL */
	{0xe8, 0x0},								/* MAN_SUS_HDMI_SEL */

	{0xff, 0x0},								/* Page 0 */
	{0x80, 0x1f},								/* VDP_CTRL */

	{0xff, 0x20},								/* Page 20 */
	{0x85, 0x8},								/* HPD_AUTO_CTRL */

	{0xff, 0x13},								/* Page 13 */
	{0xe3, 0x6},								/* SUS_SET_RGB2 */
	{0xe4, 0x6},								/* SUS_SET_RGB3 */

	{0xff, 0x0},								/* Page 0 */
	{0x4, 0x43},								/* RT_MAN_CTRL */
	{0xea, 0xe0},								/* OF_CTRL */

	{0xf4, 0x4},								/* PWR_CONTROL */
	{0xf5, 0x3},								/* OSC_DIVIDER */
	{0xf8, 0xa0},								/* EN_OSC_PERIOD_LSB */

	{0xff, 0x13},								/* Page 13 */
	{0xcf, 0x54},								/* TIMER_D */

/* Configure video port */
	{0xff, 0x0},								/* Page 0 */
	{0xef, 0xc8},								/* VP35_32_CTRL */
	{0xf0, 0xe7},								/* VP31_28_CTRL */
	{0xf1, 0x0},								/* VP27_24_CTRL */
	{0xf2, 0xe2},								/* VP23_20_CTRL */
	{0xf3, 0xe1},								/* VP19_16_CTRL */
	{0xf4, 0x0},								/* VP15_12_CTRL */
	{0xf5, 0xe5},								/* VP11_8_CTRL */
	{0xf6, 0xe4},								/* VP7_4_CTRL */
	{0xf7, 0x0},								/* VP3_0_CTRL */

/* Initialize common interrupt masks */
	{0xff, 0x0},								/* Page 0 */
	{0x17, 0x7f},								/* INT_MASK_TOP */
	{0xe, 0xff},								/* INT_FLG_CLR_TOP */
/* Initialize TMDS */
	{0x43, 0x0},								/* CLK_MIN_RATE_MSB */
	{0x44, 0x57},								/* CLK_MIN_RATE_ISB */
	{0x45, 0xe4},								/* CLK_MIN_RATE_LSB */
	{0x46, 0x3},								/* CLK_MAX_RATE_MSB */
	{0x47, 0x95},								/* CLK_MAX_RATE_ISB */
	{0x48, 0xf8},								/* CLK_MAX_RATE_LSB */

	{0xff, 0x13},								/* Page 13 */
	{0x0, 0x31},								/* DEEP_COLOR_CTRL */


	{0xff, 0x0},								/* Page 0 */
	{0x2, 0x0},									/* SERVICE_MODE */
	{0x1, 0x0},									/* INPUT_SEL */
	{0x76, 0xff},								/* INFO_CTRL */
	{0x77, 0x3},								/* INFO_EXCEED */

/*--------------------------- END Initialize ---------------------------------*/

	/* tmbslHdmiRxHDMISoftReset */
	{0xb, 0x0},									/* HDMI_SOFT_RST */
	{0x40, 0x6},								/* RATE_CTRL */

	/* tmbslHdmiRxHDMISoftReset */
	{0xb, 0x0},									/* HDMI_SOFT_RST */
	{0x40, 0x7},								/* RATE_CTRL */

	/* tmbslHdmiRxConfigureHDCP */
	{0x15, 0x10},								/* INT_FLG_CLR_HDCP */

	/* dlHdmiRxFindHdcpSeed */
	{0xff, 0x13},								/* Page 13 */
	{0x7a, 0x1},								/* HMTP_CTRL */

	/* tmbslHdmiRxConfigureHDCP */
	{0xff, 0x0},								/* Page 0 */
	{0x60, 0x2},								/* HDCP_CTRL */

	{0xff, 0x13},								/* Page 13 */
	{0x10, 0x74},								/* HDCP_DDC_ADDR */

	{0xff, 0x0},								/* Page 0 */
	{0x15, 0x7},								/* INT_FLG_CLR_HDCP */

	/* tmbslTDA1997XManualHPD */
	{0xff, 0x20},								/* Page 20 */
	{0x84, 0x2},								/* HPD_POWER */

	{0xff, 0x0},								/* Page 0 */
	{0x3, 0x84},								/* HPD_MAN_CTRL */

/*-------------------------------- Setup -------------------------------------*/
	/* tmbslHdmiRxConfigureReceiverCaps */
	{0x63, 0x81},								/* HDCP_BCAPS */

	/* tmbslHdmiRxConfigureHDMI */
	{0xff, 0x13},								/* Page 13 */
	{0x77, 0x0},								/* HDMI_CTRL */

	/* tmbslHdmiRxConfigureEDID */
	{0xff, 0x20},								/* Page 20 */
	{0x81, 0xc3},								/* EDID_ENABLE */

	/* tmbslHdmiRxHDMISoftReset */
	{0xff, 0x0},								/* Page 0 */
	{0xb, 0x0},									/* HDMI_SOFT_RST */
	{0x40, 0x7},								/* RATE_CTRL */

	/* tmbslHdmiRxConfigureHDCP */
	{0x60, 0x2},								/* HDCP_CTRL */

	{0xff, 0x13},								/* Page 13 */
	{0x10, 0x74},								/* HDCP_DDC_ADDR */

	{0xff, 0x0},								/* Page 0 */
	{0x15, 0x7},								/* INT_FLG_CLR_HDCP */

	{0xff, 0x13},								/* Page 13 */
	{0x16, 0x0},								/* HDCP_KIDX */

	{0xff, 0x0},								/* Page 0 */
	{0xc, 0x0},									/* HDMI_INFO_RST */
	{0x60, 0x3},								/* HDCP_CTRL */
	{0x15, 0x18},								/* INT_FLG_CLR_HDCP */
	{0x64, 0x1},								/* HDCP_KEY_CTRL */

	{0xff, 0x13},								/* Page 13 */
	{0x7a, 0x1},								/* HMTP_CTRL */

	{0xff, 0x0},								/* Page 0 */
	{0x15, 0x7},								/* INT_FLG_CLR_HDCP */
	{0x60, 0x1},								/* HDCP_CTRL */

	{0xff, 0x13},								/* Page 13 */
	{0x10, 0x74},								/* HDCP_DDC_ADDR */

	{0xff, 0x0},								/* Page 0 */
	{0x15, 0x7},								/* INT_FLG_CLR_HDCP */

	/* tmbslHdmiRxHDMISoftReset */
	{0xb, 0x0},									/* HDMI_SOFT_RST */
	{0x40, 0x7},								/* RATE_CTRL */

	{0xff, 0x12},								/* Page 12 */
	{0x12, 0x7},								/* DELOCK_DELAY */

	{0xff, 0x13},								/* Page 13 */
	{0x70, 0x18},								/* HDCP_DE_CTRL */

	/* tmbslHdmiRxHDMISoftReset */
	{0xff, 0x0},								/* Page 0 */
	{0xb, 0x0},									/* HDMI_SOFT_RST */
	{0x40, 0x6},								/* RATE_CTRL */

	/* tmbslHdmiRxHDMISoftReset */
	{0xb, 0x0},									/* HDMI_SOFT_RST */
	{0x40, 0x7},								/* RATE_CTRL */


	/* tmbslTDA1997XManualHPD */
	{0xff, 0x20},								/* Page 20 */
	{0x85, 0x18},								/* HPD_AUTO_CTRL */
	{0x84, 0x6},								/* HPD_POWER */

/*------------------------------- Mute Output --------------------------------*/
	/* tmbslHdmiRxConfigureVideoOutput */
	{0xff, 0x0},								/* Page 0 */
	{0xea, 0x0},								/* OF_CTRL */
	{0x80, 0x1f},								/* VDP_CTRL */

	/* dlHdmiRxConfigVideoPort */
	{0xf6, 0x0},								/* VP7_4_CTRL */
	{0xf5, 0x0},								/* VP11_8_CTRL */
	{0xf3, 0x0},								/* VP19_16_CTRL */
	{0xf2, 0x0},								/* VP23_20_CTRL */
	{0xf0, 0x0},								/* VP31_28_CTRL */
	{0xef, 0x0},								/* VP35_32_CTRL */

	/* tmbslHdmiRxConfigureAudioFormatter */
	{0x7c, 0x0},								/* AUDIO_PATH */

	{0xff, 0x12},								/* Page 12 */
	{0xd0, 0x4},								/* AUDIO_LAYOUT */

	{0xff, 0x14},								/* Page 14 */
	{0x3, 0x80},								/* FIFO_LATENCY_VALUE */

	{0xff, 0x0},								/* Page 0 */
	{0x7d, 0x18},								/* AUDIO_SEL */
	{0x7e, 0x31},								/* AUDIO_OUT_ENABLE */

	{0xff, 0x14},								/* Page 14 */
	{0x37, 0x0},								/* TEST_MODE */
	{0x15, 0x0},								/* TEST_NCTS_CTRL */

	/* tmbslHdmiRxConfigureAudioSelection */
	{0xff, 0x0},								/* Page 0 */
	{0x7d, 0x18},								/* AUDIO_SEL */

	/* tmbslHdmiRxAudioAutoMute */
	{0x7d, 0x10},								/* AUDIO_SEL */

	/* tmbslHdmiRxConfigureAudioClkMode */
	{0xff, 0x14},								/* Page 14 */
	{0x11, 0x3},								/* AUDIO_CLOCK_MODE */

/*------------------------Set Color Conversion Matrix ------------------------*/
	/* tmbslHdmiRxConfigureColorSpaceConversion */
	{0xff, 0x0},								/* Page 0 */
	{0x80, 0x1f},								/* VDP_CTRL */

	/* tmbslHdmiRxSetBlankingCodes */
	{0xda, 0x0},								/* BLK_GY_MSB */

/*----------------------- Set Video Output Format ----------------------------*/
	/* tmbslHdmiRxConfigurePreFilter */
	{0xe0, 0x0},								/* FILTERS_CTRL */

	/* tmbslHdmiRxConfigureVideoOutput */
	{0x80, 0x1f},								/* VDP_CTRL */
	{0xea, 0x80},								/* OF_CTRL */
	{0x80, 0x1f},								/* VDP_CTRL */

	/* tmbslHdmiRxConfigurePixelClockGenerator */
	{0xeb, 0x40},								/* CLKOUT_CTRL */

	/* tmbslHdmiRxSetClockPulseDelay */
	{0xeb, 0x30},								/* CLKOUT_CTRL */

	/* tmbslHdmiRxConfigureOutputPolarity */
	{0xec, 0x82},								/* HS_HREF_SEL */
	{0xed, 0x82},								/* VS_VREF_SEL */
	{0xed, 0x82},								/* VS_VREF_SEL */
	{0xec, 0x82},								/* HS_HREF_SEL */
	{0xec, 0x82},								/* HS_HREF_SEL */
	{0xee, 0x80},								/* DE_FREF_SEL */

/*----------------- tmdlHdmiRxConfigureOutputVideoPort -----------------------*/

	/* tmbslTDA1997XDefineVideoPort */
	{0xf6, 0x40},								/* VP7_4_CTRL */
	{0xf5, 0x81},								/* VP11_8_CTRL */
	{0xf3, 0x82},								/* VP19_16_CTRL */
	{0xf2, 0x87},								/* VP23_20_CTRL */
	{0xf0, 0x88},								/* VP31_28_CTRL */
	{0xef, 0x40},								/* VP35_32_CTRL */

	/* tmbslHdmiRxConfigureColorSpaceConversion */
	{0x80, 0x1f},								/* VDP_CTRL */

	/* tmbslHdmiRxSetBlankingCodes */
	{0xda, 0x0},								/* BLK_GY_MSB */

	/* tmbslHdmiRxConfigureVideoOutput */
	{0xea, 0x80},								/* OF_CTRL */
	{0x80, 0x1f},								/* VDP_CTRL */

	/* tmbslTDA1997XDefineVideoPort */
	{0xf6, 0x40},								/* VP7_4_CTRL */
	{0xf5, 0x81},								/* VP11_8_CTRL */
	{0xf3, 0x82},								/* VP19_16_CTRL */
	{0xf2, 0x87},								/* VP23_20_CTRL */
	{0xf0, 0x88},								/* VP31_28_CTRL */
	{0xef, 0x40},								/* VP35_32_CTRL */

	/* tmbslHdmiRxConfigureAudioFormatter */
	{0x7c, 0x0},								/* AUDIO_PATH */

	{0xff, 0x12},								/* Page 12 */
	{0xd0, 0x4},								/* AUDIO_LAYOUT */

	{0xff, 0x14},								/* Page 14 */
	{0x3, 0x80},								/* FIFO_LATENCY_VALUE */

	{0xff, 0x0},								/* Page 0 */
	{0x7d, 0x10},								/* AUDIO_SEL */
	{0x7e, 0x31},								/* AUDIO_OUT_ENABLE */

	{0xff, 0x14},								/* Page 14 */
	{0x37, 0x0},								/* TEST_MODE */
	{0x15, 0x0},								/* TEST_NCTS_CTRL */

	/* tmbslHdmiRxConfigureAudioSelection */
	{0xff, 0x0},								/* Page 0 */
	{0x7d, 0x0},								/* AUDIO_SEL */

	/* tmbslHdmiRxAudioAutoMute */
	{0x7d, 0x0},								/* AUDIO_SEL */

	/* tmbslHdmiRxConfigureAudioClkMode */
	{0xff, 0x14},								/* Page 14 */
	{0x11, 0x3},								/* AUDIO_CLOCK_MODE */

	/* tmbslHdmiRxConfigureVideoOutput */
	{0xff, 0x0},								/* Page 0 */
	{0xea, 0x80},								/* OF_CTRL */
	{0x80, 0x1f},								/* VDP_CTRL */

	/* tmbslHdmiRxConfigureAudioFormatter */
	{0x7c, 0x0},								/* AUDIO_PATH */

	{0xff, 0x12},								/* Page 12 */
	{0xd0, 0x4},								/* AUDIO_LAYOUT */

	{0xff, 0x14},								/* Page 14 */
	{0x3, 0x80},								/* FIFO_LATENCY_VALUE */

	{0xff, 0x0},								/* Page 0 */
	{0x7d, 0x0},								/* AUDIO_SEL */
	{0x7e, 0x31},								/* AUDIO_OUT_ENABLE */

	{0xff, 0x14},								/* Page 14 */
	{0x37, 0x0},								/* TEST_MODE */
	{0x15, 0x0},								/* TEST_NCTS_CTRL */

	/* tmbslHdmiRxConfigureAudioSelection */
	{0xff, 0x0},								/* Page 0 */
	{0x7d, 0x0},								/* AUDIO_SEL */

	/* tmbslHdmiRxAudioAutoMute */
	{0x7d, 0x0},								/* AUDIO_SEL */

	/* tmbslHdmiRxConfigureAudioClkMode */
	{0xff, 0x14},								/* Page 14 */
	{0x11, 0x3},								/* AUDIO_CLOCK_MODE */

	/* tmbslHdmiRxConfigureInput */
	{0xff, 0x0},								/* Page 0 */
	{0x1, 0x0},									/* INPUT_SEL */

	{0xed, 0x82},								/* VS_VREF_SEL */
	{0xec, 0x82},								/* HS_HREF_SEL */
	{0xeb, 0x30},								/* CLKOUT_CTRL */

	/* tmbslHdmiRxConfigureVHRef */
	{0xa0, 0x18},								/* VHREF_CTRL */
	{0xa0, 0x18},								/* VHREF_CTRL */

	/* tmbslHdmiRxConfigureHDCPErrorProtection */
	{0xff, 0x12},								/* Page 12 */
	{0x12, 0x7},								/* DELOCK_DELAY */

	{0xff, 0x13},								/* Page 13 */
	{0x70, 0x18},								/* HDCP_DE_CTRL */

	/* tmbslHdmiRxConfigureAudioFormatter */
	{0xff, 0x0},								/* Page 0 */
	{0x7c, 0x0},								/* AUDIO_PATH */

	{0xff, 0x12},								/* Page 12 */
	{0xd0, 0x4},								/* AUDIO_LAYOUT */

	{0xff, 0x14},								/* Page 14 */
	{0x3, 0x80},								/* FIFO_LATENCY_VALUE */

	{0xff, 0x0},								/* Page 0 */
	{0x7d, 0x0},								/* AUDIO_SEL */
	{0x7e, 0x31},								/* AUDIO_OUT_ENABLE */

	{0xff, 0x14},								/* Page 14 */
	{0x37, 0x0},								/* TEST_MODE */
	{0x15, 0x0},								/* TEST_NCTS_CTRL */


	{0xff, 0x0},								/* Page 0 */
	{0xe0, 0x0},								/* FILTERS_CTRL */
	{0x80, 0x1f},								/* VDP_CTRL */
	{0xea, 0x80},								/* OF_CTRL */
	{0x80, 0x1f},								/* FILTERS_CTRL */
	{0xeb, 0x30},								/* CLKOUT_CTRL */
	{0xeb, 0x30},								/* CLKOUT_CTRL */
	{0xec, 0x82},								/* HS_HREF_SEL */
	{0xed, 0x82},								/* VS_VREF_SEL */
	{0xed, 0x82},								/* VS_VREF_SEL */
	{0xec, 0x82},								/* HS_HREF_SEL */
	{0xec, 0x82},								/* HS_HREF_SEL */
	{0xee, 0x80},								/* DE_FREF_SEL */
	{0x80, 0x1f},								/* VDP_CTRL */
	{0xda, 0x0},								/* BLK_GY_MSB */
	{0x18, 0xa8},								/* INT_MASK_SUS */
	{0xb, 0x0},									/* HDMI_SOFT_RST */
	{0x40, 0x7},								/* RATE_CTRL */
	{0xb, 0x0},									/* HDMI_SOFT_RST */
	{0x40, 0x7},								/* RATE_CTRL */
	{0x18, 0xa8},								/* INT_MASK_SUS */
	{0xb, 0x0},									/* HDMI_SOFT_RST */
	{0x40, 0x7},								/* RATE_CTRL */
	{0xb, 0x0},									/* HDMI_SOFT_RST */
	{0x40, 0x7},								/* RATE_CTRL */
	{0x18, 0xa8},								/* INT_MASK_SUS */
	{0xb, 0x0},									/* HDMI_SOFT_RST */
	{0x40, 0x7},								/* RATE_CTRL */
	{0xb, 0x0},									/* HDMI_SOFT_RST */
	{0x40, 0x7},								/* RATE_CTRL */
	{0x18, 0xa8},								/* INT_MASK_SUS */
	{0xb, 0x0},									/* HDMI_SOFT_RST */
	{0x40, 0x7},								/* RATE_CTRL */
	{0xb, 0x0},									/* HDMI_SOFT_RST */
	{0x12, 0x80},								/* INT_FLG_CLR_MODE */
	{0x40, 0x7},								/* RATE_CTRL */
	{0x18, 0xa8},								/* INT_MASK_SUS */
	{0x18, 0xa8},								/* INT_MASK_SUS */
	{0x18, 0xa8},								/* INT_MASK_SUS */
	{0xb, 0x0},									/* HDMI_SOFT_RST */
	{0x40, 0x7},								/* RATE_CTRL */
	{0xb, 0x0},									/* HDMI_SOFT_RST */
	{0x12, 0x0},								/* INT_FLG_CLR_MODE */
	{0x40, 0x7},								/* RATE_CTRL */
	{0x18, 0xa8},								/* INT_MASK_SUS */
	{0xb, 0x0},									/* HDMI_SOFT_RST */
	{0x40, 0x7},								/* RATE_CTRL */
	{0xb, 0x0},									/* HDMI_SOFT_RST */
	{0x12, 0x0},								/* INT_FLG_CLR_MODE */
	{0x40, 0x7},								/* RATE_CTRL */
	{0x18, 0xa8},								/* INT_MASK_SUS */
	{0xb, 0x0},									/* HDMI_SOFT_RST */
	{0x40, 0x7},								/* RATE_CTRL */
	{0xb, 0x0},									/* HDMI_SOFT_RST */
	{0x12, 0x0},								/* INT_FLG_CLR_MODE */
	{0x40, 0x7},								/* RATE_CTRL */
	{0x18, 0xa8},								/* INT_MASK_SUS */
	{0xb, 0x0},									/* HDMI_SOFT_RST */
	{0x40, 0x7},								/* RATE_CTRL */
	{0xb, 0x0},									/* HDMI_SOFT_RST */
	{0x12, 0x40},								/* INT_FLG_CLR_MODE */
	{0x40, 0x7},								/* RATE_CTRL */
	{0x18, 0xa8},								/* INT_MASK_SUS */
	{0xb, 0x0},									/* HDMI_SOFT_RST */
	{0x40, 0x7},								/* RATE_CTRL */
	{0xb, 0x0},									/* HDMI_SOFT_RST */
	{0x40, 0x7},								/* RATE_CTRL */
	{0xff, 0x1},								/* Page 1 */
	{0xff, 0x0},								/* Page 0 */
	{0xff, 0x1},
	{0xff, 0x0},
	{0xff, 0x1},
	{0xff, 0x0},
	{0xff, 0x1},
	{0xff, 0x0},
	{0xff, 0x1},
	{0xff, 0x0},
	{0xff, 0x1},
	{0xff, 0x0},
	{0xff, 0x1},
	{0xff, 0x0},
	{0xff, 0x1},
	{0xff, 0x0},
	{0xff, 0x1},
	{0xff, 0x0},
	{0xff, 0x1},
	{0xff, 0x0},								/* Page 0 */
	{0x11, 0x7},								/* INT_FLG_CLR_RATE */
	{0x11, 0x0},								/* INT_FLG_CLR_RATE */
	{0xf, 0x2d},								/* INT_FLG_CLR_SUS */
	{0xff, 0x1},								/* Page 1 */
	{0xff, 0x0},
	{0xff, 0x1},
	{0xff, 0x0},								/* Page 0 */
	{0x12, 0x40},								/* INT_FLG_CLR_MODE */
	{0xff, 0x1},								/* Page 1 */
	{0xff, 0x0},								/* Page 0 */
	{0x13, 0x7b},								/* INT_FLG_CLR_INFO */
	{0xff, 0x2},								/* Page 2 */
	{0xff, 0x0},								/* Page 0 */
	{0x7b, 0x10},								/* PIX_REPEAT */
	{0x7b, 0x10},								/* PIX_REPEAT */
	{0xe0, 0x0},								/* FILTERS_CTRL */
	{0x80, 0x1f},								/* VDP_CTRL */
	{0xea, 0x80},								/* OF_CTRL */
	{0x80, 0x1f},								/* VDP_CTRL */
	{0xeb, 0x30},								/* CLKOUT_CTRL */
	{0xeb, 0x30},								/* CLKOUT_CTRL */
	{0xec, 0x82},								/* HS_HREF_SEL */
	{0xed, 0x82},								/* VS_VREF_SEL */
	{0xed, 0x82},								/* VS_VREF_SEL */
	{0xec, 0x82},								/* HS_HREF_SEL */
	{0xec, 0x82},								/* HS_HREF_SEL */
	{0xee, 0x80},								/* DE_FREF_SEL */
	{0x80, 0xef},								/* VDP_CTRL */
	{0xda, 0x0},								/* BLK_GY_MSB */
	{0x14, 0x20},								/* INT_FLG_CLR_AUDIO */
	{0xca, 0x2},								/* FDW_S_MSB */
	{0xa2, 0x0},								/* PXCNT_PR_MSB */
	{0xa0, 0x18},								/* VHREF_CTRL */
	{0xaa, 0x0},								/* HREF_S_MSB */
	{0xb2, 0x4},								/* VREF_F1_S_MSB */
	{0xc6, 0x0},								/* FREF_F1_S_MSB */
	{0xee, 0x80},								/* DE_FREF_SEL */
	{0xec, 0x82},								/* HS_HREF_SEL */
	{0xed, 0x82},								/* VS_VREF_SEL */
	{0xe0, 0xf},								/* FILTERS_CTRL */
	{0x80, 0x1c},								/* VDP_CTRL */
	{0xea, 0x81},								/* OF_CTRL */
	{0x80, 0xc},								/* VDP_CTRL */
	{0xeb, 0x30},								/* CLKOUT_CTRL */
	{0xeb, 0x30},								/* CLKOUT_CTRL */
	{0xec, 0x82},								/* HS_HREF_SEL */
	{0xed, 0x82},								/* VS_VREF_SEL */
	{0xed, 0x82},								/* VS_VREF_SEL */
	{0xec, 0x82},								/* HS_HREF_SEL */
	{0xec, 0x82},								/* HS_HREF_SEL */
	{0xee, 0x80},								/* DE_FREF_SEL */
	{0x80, 0xd},								/* VDP_CTRL */
	{0xda, 0x0},								/* BLK_GY_MSB */
	{0xf6, 0x40},								/* VP7_4_CTRL */
	{0xf5, 0x81},								/* VP11_8_CTRL */
	{0xf3, 0x82},								/* VP19_16_CTRL */
	{0xf2, 0x87},								/* VP23_20_CTRL */
	{0xf0, 0x88},								/* VP31_28_CTRL */
	{0xef, 0x40},								/* VP35_32_CTRL */
	{0xea, 0x81},								/* OF_CTRL */
	{0x80, 0xd},								/* VDP_CTRL */

	{0x7c, 0x01},								/* AUDIO_PATH */

	{0xff, 0x12},								/* Page 12 */
	{0xd0, 0x04},								/* AUDIO_LAYOUT */

	{0xff, 0x14},								/* Page 14 */
	{0x3, 0x80},								/* FIFO_LATENCY_VALUE */

	{0xff, 0x0},								/* Page 0 */
	{0x7d, 0x00},								/* AUDIO_SEL */
	{0x7e, 0x31},								/* AUDIO_OUT_ENABLE */

	{0xff, 0x14},								/* Page 14 */
	{0x37, 0x0},								/* TEST_MODE */
	{0x15, 0x0},								/* TEST_NCTS_CTRL */
//	{0x26, 0x0B},								/* TEST_AUDIO_FREQ */
//	{0x37, 0x03},								/* TEST_MODE */

	{0xff, 0x0},								/* Page 0 */
	{0x7d, 0x08},								/* AUDIO_SEL */
	{0x7d, 0x08},								/* AUDIO_SEL */

	{0xff, 0x14},								/* Page 14 */
	{0x11, 0x03},								/* AUDIO_CLOCK_MODE */

	{0xff, 0x0},								/* Page 0 */
	{0xee, 0x82},								/* DE_FREF_SEL */
};



int HdmiRx_Setup(void)
{
	int i, err, size;

	size = sizeof(HdmiRx_RegMapYuv) / sizeof(HdmiRx_RegMapYuv[0]);

	err = i2c_init(0x48);
	if (err < 0)
		return err;

	for (i = 0; i < size; i++) {
		err = i2c_write_reg(0x48, HdmiRx_RegMapYuv[i][0], &HdmiRx_RegMapYuv[i][1]);
		if (err != 0)
			return err;
	}

	return (0);
}
