<sld_project_info>
  <project>
    <hash md5_digest_80b="55a007472ba7b45d474c"/>
  </project>
  <file_info>
    <file device="EP4CE115F29C7" path="DE2_115_Lab.sof" usercode="0xFFFFFFFF"/>
  </file_info>
  <hub_info hub_ir_width="6" ir_width="5" node_addr_width="3" node_count="6"/>
  <node_info>
    <node hpath="Lab_Top:Lab_inst|ram_mm:ram_mm_inst|altsyncram:altsyncram_component|altsyncram_87n1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="0" mfg_id="110" node_id="3" sld_node_info="0x8186E00" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="4"/>
        <parameter name="numwords" type="unknown" value="256"/>
        <parameter name="widthad" type="unknown" value="8"/>
        <parameter name="shift_count_bits" type="unknown" value="3"/>
        <parameter name="cvalue" type="unknown" value="0000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1296891904"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="Lab_Top:Lab_inst|ram_mm:ram_mm_inst|altsyncram:altsyncram_component|altsyncram_87n1:auto_generated|altsyncram_8jd2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="Lab_Top:Lab_inst|ram_mm:ram_mm_inst|altsyncram:altsyncram_component|altsyncram_87n1:auto_generated|altsyncram_8jd2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="Lab_Top:Lab_inst|ram_mm:ram_mm_inst|altsyncram:altsyncram_component|altsyncram_87n1:auto_generated|altsyncram_8jd2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="Lab_Top:Lab_inst|ram_mm:ram_mm_inst|altsyncram:altsyncram_component|altsyncram_87n1:auto_generated|altsyncram_8jd2:altsyncram1|q_b[3]"/>
        <port name="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.Lab_inst_ram_mm_inst_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="Lab_Top:Lab_inst|ram_tag:TAG_inst|altsyncram:altsyncram_component|altsyncram_uuh1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="1" mfg_id="110" node_id="3" sld_node_info="0x8186E01" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="3"/>
        <parameter name="numwords" type="unknown" value="8"/>
        <parameter name="widthad" type="unknown" value="3"/>
        <parameter name="shift_count_bits" type="unknown" value="2"/>
        <parameter name="cvalue" type="unknown" value="000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1413564160"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="Lab_Top:Lab_inst|ram_tag:TAG_inst|altsyncram:altsyncram_component|altsyncram_uuh1:auto_generated|altsyncram_h482:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="Lab_Top:Lab_inst|ram_tag:TAG_inst|altsyncram:altsyncram_component|altsyncram_uuh1:auto_generated|altsyncram_h482:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="Lab_Top:Lab_inst|ram_tag:TAG_inst|altsyncram:altsyncram_component|altsyncram_uuh1:auto_generated|altsyncram_h482:altsyncram1|q_b[2]"/>
        <port name="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.Lab_inst_TAG_inst_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="Lab_Top:Lab_inst|ram_cache:DATA0|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="2" mfg_id="110" node_id="3" sld_node_info="0x8186E02" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="4"/>
        <parameter name="numwords" type="unknown" value="8"/>
        <parameter name="widthad" type="unknown" value="3"/>
        <parameter name="shift_count_bits" type="unknown" value="3"/>
        <parameter name="cvalue" type="unknown" value="0000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1145132097"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="Lab_Top:Lab_inst|ram_cache:DATA0|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|altsyncram_j482:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="Lab_Top:Lab_inst|ram_cache:DATA0|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|altsyncram_j482:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="Lab_Top:Lab_inst|ram_cache:DATA0|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|altsyncram_j482:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="Lab_Top:Lab_inst|ram_cache:DATA0|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|altsyncram_j482:altsyncram1|q_b[3]"/>
        <port name="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.Lab_inst_DATA0_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="Lab_Top:Lab_inst|ram_cache:DATA1|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="3" mfg_id="110" node_id="3" sld_node_info="0x8186E03" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="4"/>
        <parameter name="numwords" type="unknown" value="8"/>
        <parameter name="widthad" type="unknown" value="3"/>
        <parameter name="shift_count_bits" type="unknown" value="3"/>
        <parameter name="cvalue" type="unknown" value="0000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1145132097"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="Lab_Top:Lab_inst|ram_cache:DATA1|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|altsyncram_j482:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="Lab_Top:Lab_inst|ram_cache:DATA1|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|altsyncram_j482:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="Lab_Top:Lab_inst|ram_cache:DATA1|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|altsyncram_j482:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="Lab_Top:Lab_inst|ram_cache:DATA1|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|altsyncram_j482:altsyncram1|q_b[3]"/>
        <port name="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.Lab_inst_DATA1_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="Lab_Top:Lab_inst|ram_cache:DATA2|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="4" mfg_id="110" node_id="3" sld_node_info="0x8186E04" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="4"/>
        <parameter name="numwords" type="unknown" value="8"/>
        <parameter name="widthad" type="unknown" value="3"/>
        <parameter name="shift_count_bits" type="unknown" value="3"/>
        <parameter name="cvalue" type="unknown" value="0000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1145132097"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="Lab_Top:Lab_inst|ram_cache:DATA2|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|altsyncram_j482:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="Lab_Top:Lab_inst|ram_cache:DATA2|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|altsyncram_j482:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="Lab_Top:Lab_inst|ram_cache:DATA2|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|altsyncram_j482:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="Lab_Top:Lab_inst|ram_cache:DATA2|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|altsyncram_j482:altsyncram1|q_b[3]"/>
        <port name="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.Lab_inst_DATA2_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="Lab_Top:Lab_inst|ram_cache:DATA3|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="5" mfg_id="110" node_id="3" sld_node_info="0x8186E05" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="4"/>
        <parameter name="numwords" type="unknown" value="8"/>
        <parameter name="widthad" type="unknown" value="3"/>
        <parameter name="shift_count_bits" type="unknown" value="3"/>
        <parameter name="cvalue" type="unknown" value="0000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1145132097"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="Lab_Top:Lab_inst|ram_cache:DATA3|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|altsyncram_j482:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="Lab_Top:Lab_inst|ram_cache:DATA3|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|altsyncram_j482:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="Lab_Top:Lab_inst|ram_cache:DATA3|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|altsyncram_j482:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="Lab_Top:Lab_inst|ram_cache:DATA3|altsyncram:altsyncram_component|altsyncram_t1i1:auto_generated|altsyncram_j482:altsyncram1|q_b[3]"/>
        <port name="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.Lab_inst_DATA3_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
  </node_info>
</sld_project_info>
