
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001028                       # Number of seconds simulated
sim_ticks                                  1028187726                       # Number of ticks simulated
final_tick                               398756538981                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 192337                       # Simulator instruction rate (inst/s)
host_op_rate                                   253037                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  34057                       # Simulator tick rate (ticks/s)
host_mem_usage                               67347548                       # Number of bytes of host memory used
host_seconds                                 30190.54                       # Real time elapsed on the host
sim_insts                                  5806747533                       # Number of instructions simulated
sim_ops                                    7639318474                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data         9472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        21120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        36608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        13056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        21248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data         9856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        64000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        63488                       # Number of bytes read from this memory
system.physmem.bytes_read::total               257536                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           18688                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       115328                       # Number of bytes written to this memory
system.physmem.bytes_written::total            115328                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           74                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          165                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          286                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          102                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          166                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data           77                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          500                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          496                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2012                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             901                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  901                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3361254                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9212325                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1618382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20540996                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1742872                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     35604393                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3361254                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12698070                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1618382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     20665487                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3236763                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9585798                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1618382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     62245443                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1618382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     61747479                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               250475661                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3361254                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1618382                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1742872                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3361254                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1618382                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3236763                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1618382                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1618382                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           18175669                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         112166287                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              112166287                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         112166287                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3361254                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9212325                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1618382                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20540996                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1742872                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     35604393                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3361254                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12698070                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1618382                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     20665487                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3236763                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9585798                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1618382                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     62245443                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1618382                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     61747479                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              362641948                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2465679                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          224851                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       187177                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21900                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        84598                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           79935                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           23717                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          992                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1944853                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1233225                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             224851                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       103652                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               256214                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61886                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         55514                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           122175                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        20830                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2296362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.660653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.041053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2040148     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           15535      0.68%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           19633      0.85%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31333      1.36%     91.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           12660      0.55%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           16851      0.73%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           19524      0.85%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            9165      0.40%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          131513      5.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2296362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091192                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.500156                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1933552                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        68185                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           254932                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          124                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         39563                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34085                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1506581                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1283                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         39563                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1935962                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles           5426                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        56995                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           252617                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         5794                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1496567                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents           707                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4056                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2090449                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6955314                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6955314                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1718824                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          371597                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          355                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            21162                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       141643                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72386                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          807                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15998                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1459060                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          357                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1389132                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1855                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       195653                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       414907                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2296362                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.604927                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.327332                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1709281     74.43%     74.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       266387     11.60%     86.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110131      4.80%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        61551      2.68%     93.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        82967      3.61%     97.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        25954      1.13%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        25550      1.11%     99.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        13436      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1105      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2296362                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           9761     78.92%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1352     10.93%     89.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1255     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1170271     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        18822      1.35%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       127847      9.20%     94.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        72022      5.18%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1389132                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.563387                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              12368                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008903                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5088849                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1655090                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1351074                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1401500                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1014                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        29935                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1479                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         39563                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles           4118                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          491                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1459419                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1046                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       141643                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72386                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           414                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12113                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12758                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        24871                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1363785                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       125295                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        25347                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              197275                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          192376                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             71980                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.553107                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1351109                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1351074                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           809242                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2174902                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.547952                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372082                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1232105                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       227307                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        21873                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2256799                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.545952                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.365417                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1734832     76.87%     76.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       264859     11.74%     88.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        95980      4.25%     92.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        47651      2.11%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        43761      1.94%     96.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        18462      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        18168      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8717      0.39%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        24369      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2256799                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1232105                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182615                       # Number of memory references committed
system.switch_cpus0.commit.loads               111708                       # Number of loads committed
system.switch_cpus0.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            178645                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1109201                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25420                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        24369                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3691829                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2958404                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30947                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 169317                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1232105                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.465667                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.465667                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.405570                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.405570                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6133741                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1889610                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1391681                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2465679                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          192273                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       169072                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        17530                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       117901                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          114831                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           12630                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          567                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1969504                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1090270                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             192273                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       127461                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               240420                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          56891                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         27028                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           121198                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        17055                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2276221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.544372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.811856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2035801     89.44%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           33730      1.48%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           19998      0.88%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           33178      1.46%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           12528      0.55%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           30403      1.34%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5444      0.24%     95.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           10051      0.44%     95.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           95088      4.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2276221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077980                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.442178                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1954410                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        42826                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           239780                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          292                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         38909                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        20338                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          360                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1234929                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1409                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         38909                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1956452                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          22344                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        14645                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           237852                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         6015                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1232540                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1048                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4236                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1634450                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      5610832                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      5610832                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1290553                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          343871                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          174                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            16094                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       207485                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        39070                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          367                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         8841                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1224008                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1134405                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1152                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       242736                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       513846                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      2276221                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.498372                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.124106                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1783287     78.34%     78.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       161484      7.09%     85.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       154748      6.80%     92.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        92658      4.07%     96.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        52862      2.32%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        14182      0.62%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        16243      0.71%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          421      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          336      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2276221                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2268     59.56%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           841     22.09%     81.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          699     18.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       899234     79.27%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult         9716      0.86%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           88      0.01%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       186786     16.47%     96.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        38581      3.40%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1134405                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.460078                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3808                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003357                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4549991                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1466925                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1102326                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1138213                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         1017                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        47199                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1328                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         38909                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          16626                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles          765                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1224180                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           51                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       207485                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        39070                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           432                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        10387                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         8201                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        18588                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1117023                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       183276                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        17382                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              221850                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          167610                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             38574                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.453029                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1102770                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1102326                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           664008                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1510752                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.447068                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.439522                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       858018                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps       978672                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       245530                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        17256                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2237312                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.437432                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.297189                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1865683     83.39%     83.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       150772      6.74%     90.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        91635      4.10%     94.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        30146      1.35%     95.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        47032      2.10%     97.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        10280      0.46%     98.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         6755      0.30%     98.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         5938      0.27%     98.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        29071      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2237312                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       858018                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        978672                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                198021                       # Number of memory references committed
system.switch_cpus1.commit.loads               160279                       # Number of loads committed
system.switch_cpus1.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            148870                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           859174                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        13423                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        29071                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3432443                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2487359                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44812                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 189458                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             858018                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               978672                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       858018                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.873691                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.873691                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.347984                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.347984                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5164535                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1453176                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1282973                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2465679                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          192998                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       173804                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        12014                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        72897                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           66698                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           10514                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          561                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2025095                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1212093                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             192998                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        77212                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               238846                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          38188                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         45268                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           118106                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        11880                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2335112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.609996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.944487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2096266     89.77%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1            8502      0.36%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           17337      0.74%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3            6993      0.30%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           38940      1.67%     92.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           35003      1.50%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            6440      0.28%     94.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           14208      0.61%     95.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          111423      4.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2335112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078274                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.491586                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2013671                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        57140                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           237813                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          785                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         25697                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        17036                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          206                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1421107                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1266                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         25697                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2016391                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          37908                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        12100                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           235955                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         7055                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1418952                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents          2586                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         2789                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           36                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      1675173                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6677907                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6677907                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1445090                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          230065                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          171                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           91                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            20110                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       331190                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       166159                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1544                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         8115                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1413590                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          171                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1346399                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          927                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       132737                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       325174                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2335112                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.576589                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.374191                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1856940     79.52%     79.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       142974      6.12%     85.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       117560      5.03%     90.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        50827      2.18%     92.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        64602      2.77%     95.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        62285      2.67%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        35204      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         2993      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1727      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2335112                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3394     11.13%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         26285     86.23%     97.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          805      2.64%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       848641     63.03%     63.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        11733      0.87%     63.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           80      0.01%     63.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       320436     23.80%     87.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       165509     12.29%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1346399                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.546056                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              30484                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022641                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5059319                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1546549                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1332591                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1376883                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2280                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        16652                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1617                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          120                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         25697                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          34440                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1784                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1413761                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       331190                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       166159                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           91                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1229                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         6134                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         7613                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        13747                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1335359                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       319154                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        11038                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              484632                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          174405                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            165478                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.541579                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1332724                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1332591                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           721408                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1426747                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.540456                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.505631                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1072480                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1260466                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       153414                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        12039                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2309415                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.545794                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.368156                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1851856     80.19%     80.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       167332      7.25%     87.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        78264      3.39%     90.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        77398      3.35%     94.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        20775      0.90%     95.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        89999      3.90%     98.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         7016      0.30%     99.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         4979      0.22%     99.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        11796      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2309415                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1072480                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1260466                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                479066                       # Number of memory references committed
system.switch_cpus2.commit.loads               314529                       # Number of loads committed
system.switch_cpus2.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            166387                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1120989                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        12244                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        11796                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3711499                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2853487                       # The number of ROB writes
system.switch_cpus2.timesIdled                  45917                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 130567                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1072480                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1260466                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1072480                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.299044                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.299044                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.434963                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.434963                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6593161                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1553191                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1681918                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           160                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2465679                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          203669                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       166748                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        21792                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        81510                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           77567                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           20506                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          971                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1955644                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1138796                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             203669                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        98073                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               236137                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          60200                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         42861                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines           121296                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        21672                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2272806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.615354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.962811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2036669     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           10879      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           17017      0.75%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           22901      1.01%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           24281      1.07%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           20586      0.91%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10757      0.47%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           17359      0.76%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          112357      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2272806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082602                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.461859                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1935851                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        63081                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           235554                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          384                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         37932                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        33241                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1395486                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1270                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         37932                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1941532                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          13979                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        36532                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           230251                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        12576                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1394381                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1669                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         5510                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1947563                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6481031                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6481031                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1658058                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          289501                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          335                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          172                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            39447                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       131334                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        69690                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          823                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        32243                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1391825                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1312104                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          261                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       170390                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       415410                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2272806                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.577306                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.260973                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1705146     75.02%     75.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       243369     10.71%     85.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       121005      5.32%     91.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        82020      3.61%     94.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        65453      2.88%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        27572      1.21%     98.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        17925      0.79%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         9085      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1231      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2272806                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            312     13.08%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     13.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           873     36.60%     49.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1200     50.31%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1104405     84.17%     84.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        19427      1.48%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          163      0.01%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       118708      9.05%     94.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        69401      5.29%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1312104                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.532147                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2385                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001818                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4899660                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1562566                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1290245                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1314489                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2571                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        23582                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1157                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         37932                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          11224                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1136                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1392168                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       131334                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        69690                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          172                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           952                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11837                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12909                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        24746                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1292336                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       111631                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        19768                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              181020                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          183274                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             69389                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.524130                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1290323                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1290245                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           741922                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1998151                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.523282                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371304                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       966377                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1189133                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       203042                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          329                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        21840                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2234874                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.532081                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.359752                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1736010     77.68%     77.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       252731     11.31%     88.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        90182      4.04%     93.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        43229      1.93%     94.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        43450      1.94%     96.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        21596      0.97%     97.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        14250      0.64%     98.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         8337      0.37%     98.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        25089      1.12%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2234874                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       966377                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1189133                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                176285                       # Number of memory references committed
system.switch_cpus3.commit.loads               107752                       # Number of loads committed
system.switch_cpus3.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            171466                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1071397                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        24484                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        25089                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3601947                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2822287                       # The number of ROB writes
system.switch_cpus3.timesIdled                  31537                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 192873                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             966377                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1189133                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       966377                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.551467                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.551467                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.391931                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.391931                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5813309                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1800106                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1292897                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2465679                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          192698                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       169335                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        17564                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       117753                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          114639                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           12575                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          575                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1968795                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1092003                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             192698                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       127214                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               240724                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          57128                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         26980                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           121197                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        17070                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2275970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.545348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.814261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2035246     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           33936      1.49%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20088      0.88%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           33157      1.46%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           12305      0.54%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           30238      1.33%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            5378      0.24%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           10041      0.44%     95.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8           95581      4.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2275970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078152                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.442881                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1953503                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        42994                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           240047                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          311                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         39111                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        20490                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          360                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1236896                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1409                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         39111                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1955574                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          22400                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        14647                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           238081                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         6153                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1234355                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1050                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4368                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1636878                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      5618570                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      5618570                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1289890                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          346962                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          174                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            16582                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       207555                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        39126                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          383                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         8847                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1225365                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1134416                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1192                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       244576                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       519509                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.issued_per_cycle::samples      2275970                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.498432                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.124490                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1783122     78.35%     78.35% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       161635      7.10%     85.45% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       154495      6.79%     92.24% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        92428      4.06%     96.30% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        53070      2.33%     98.63% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        14187      0.62%     99.25% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        16273      0.71%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7          426      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8          334      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2275970                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2299     59.95%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     59.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           837     21.83%     81.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          699     18.23%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       899441     79.29%     79.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult         9699      0.85%     80.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     80.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     80.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     80.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     80.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     80.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     80.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     80.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     80.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     80.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     80.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     80.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     80.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     80.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     80.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     80.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     80.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     80.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.14% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           88      0.01%     80.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     80.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       186577     16.45%     96.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        38611      3.40%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1134416                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.460083                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3835                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.003381                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4549829                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1470123                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1102214                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1138251                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         1068                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        47435                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1384                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         39111                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          16494                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          791                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1225537                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           60                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       207555                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        39126                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           460                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        10311                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         8363                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        18674                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1116867                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       183135                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        17549                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              221739                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          167660                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             38604                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.452965                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1102677                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1102214                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           663898                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1509767                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.447023                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.439735                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       857457                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps       978111                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       247456                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        17290                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2236859                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.437270                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.296883                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1865383     83.39%     83.39% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       150775      6.74%     90.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        91523      4.09%     94.23% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        30171      1.35%     95.57% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        47007      2.10%     97.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        10276      0.46%     98.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         6737      0.30%     98.44% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         5949      0.27%     98.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        29038      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2236859                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       857457                       # Number of instructions committed
system.switch_cpus4.commit.committedOps        978111                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                197855                       # Number of memory references committed
system.switch_cpus4.commit.loads               160113                       # Number of loads committed
system.switch_cpus4.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            148776                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           858707                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        13423                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        29038                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3433388                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2490293                       # The number of ROB writes
system.switch_cpus4.timesIdled                  44779                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 189709                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             857457                       # Number of Instructions Simulated
system.switch_cpus4.committedOps               978111                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       857457                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.875572                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.875572                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.347757                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.347757                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5163304                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1452980                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1284642                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2465679                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          224759                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       187031                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        21784                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        84604                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           79888                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           23735                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         1000                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1944204                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1232209                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             224759                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       103623                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               256271                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          61554                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         56298                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           122008                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        20696                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2296338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.660198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.040238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2040067     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           15662      0.68%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           19745      0.86%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           31422      1.37%     91.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           12660      0.55%     92.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           16822      0.73%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           19363      0.84%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            9085      0.40%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          131512      5.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2296338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.091155                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.499744                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1932787                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        69118                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           254960                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          119                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         39348                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        34139                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          218                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1505320                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         39348                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1935246                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles           5390                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        57925                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           252592                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         5832                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1495019                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents           686                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4113                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2088926                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6947180                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6947180                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1719954                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          368960                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          355                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            21285                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       141564                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        72380                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          759                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        15995                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1458398                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          357                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1388713                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1806                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       194609                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       413139                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2296338                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.604751                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.327052                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1709280     74.44%     74.44% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       266233     11.59%     86.03% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       110625      4.82%     90.85% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        61401      2.67%     93.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        82760      3.60%     97.12% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        25953      1.13%     98.25% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        25494      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        13478      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1114      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2296338                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           9712     78.84%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1353     10.98%     89.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1253     10.17%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1169827     84.24%     84.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        18848      1.36%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       127865      9.21%     94.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        72003      5.18%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1388713                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.563217                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              12318                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008870                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5087887                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1653384                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1350949                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1401031                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads          933                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        29785                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1436                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         39348                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles           4083                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          500                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1458757                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1150                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       141564                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        72380                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           420                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        12028                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        12695                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        24723                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1363684                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       125363                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        25028                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              197325                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          192584                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             71962                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.553066                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1350981                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1350949                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           809228                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2172021                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.547901                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372569                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1000645                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1232892                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       225864                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        21758                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2256990                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.546255                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.365541                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1734590     76.85%     76.85% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       265166     11.75%     88.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        95932      4.25%     92.85% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        47805      2.12%     94.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        43740      1.94%     96.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        18452      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        18240      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         8733      0.39%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        24332      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2256990                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1000645                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1232892                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                182723                       # Number of memory references committed
system.switch_cpus5.commit.loads               111779                       # Number of loads committed
system.switch_cpus5.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            178767                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1109899                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        25435                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        24332                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3691401                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2956870                       # The number of ROB writes
system.switch_cpus5.timesIdled                  30865                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 169341                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1000645                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1232892                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1000645                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.464090                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.464090                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.405829                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.405829                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6132384                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1889874                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1390666                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2465679                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          193453                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       157922                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        20536                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        78747                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           73317                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           19210                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          880                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1873760                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1144540                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             193453                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        92527                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               234738                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          64162                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         60620                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           117118                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        20587                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2212017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.629139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.996776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         1977279     89.39%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           12348      0.56%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           19644      0.89%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           29619      1.34%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           12324      0.56%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           14465      0.65%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           15220      0.69%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           10711      0.48%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          120407      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2212017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078458                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.464189                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1850874                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        84178                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           233049                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1332                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         42583                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        31269                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1387814                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1090                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         42583                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1855551                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          40870                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        29219                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           229830                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        13961                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1384714                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          690                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2515                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         6916                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         1118                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1896009                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6454723                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6454723                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1561147                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          334862                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          298                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          156                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            41289                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       140001                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        77133                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         3765                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        14888                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1379749                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          298                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1286749                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1983                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       212548                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       494095                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2212017                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581708                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.267507                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1664744     75.26%     75.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       221563     10.02%     85.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       122465      5.54%     90.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        80625      3.64%     94.46% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        73844      3.34%     97.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        22893      1.03%     98.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        16376      0.74%     99.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         5772      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         3735      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2212017                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            372     11.86%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1290     41.12%     52.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1475     47.02%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1060111     82.39%     82.39% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        23685      1.84%     84.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     84.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     84.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     84.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     84.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     84.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     84.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     84.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     84.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     84.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     84.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     84.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     84.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     84.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          142      0.01%     84.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     84.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       127180      9.88%     94.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        75631      5.88%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1286749                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.521864                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3137                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002438                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4790635                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1592658                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1262918                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1289886                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         5901                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        29550                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         4828                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1002                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         42583                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          31333                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1731                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1380047                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           24                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       140001                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        77133                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          156                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           998                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           42                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11056                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12723                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        23779                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1267663                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       120260                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        19086                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              195748                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          171803                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             75488                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.514123                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1263010                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1262918                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           748047                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1898907                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.512199                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.393936                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       935223                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1140441                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       240687                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          284                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        20898                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2169434                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.525686                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.376407                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1707429     78.70%     78.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       219972     10.14%     88.84% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        91210      4.20%     93.05% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        46922      2.16%     95.21% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        34793      1.60%     96.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        19881      0.92%     97.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        12397      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        10316      0.48%     98.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        26514      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2169434                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       935223                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1140441                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                182756                       # Number of memory references committed
system.switch_cpus6.commit.loads               110451                       # Number of loads committed
system.switch_cpus6.commit.membars                142                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            158357                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1031064                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        22235                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        26514                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3524048                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2804846                       # The number of ROB writes
system.switch_cpus6.timesIdled                  33381                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 253662                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             935223                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1140441                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       935223                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.636461                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.636461                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.379296                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.379296                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5752656                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1727331                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1313892                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           284                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2465679                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          193222                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       157594                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        20427                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        79091                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           73607                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           19256                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          900                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1876452                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1143833                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             193222                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        92863                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               234674                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          63553                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         59306                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           117159                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        20502                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2212826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.628333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.995007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1978152     89.39%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           12310      0.56%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           19621      0.89%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           29723      1.34%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           12392      0.56%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           14565      0.66%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           15231      0.69%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           10765      0.49%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          120067      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2212826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078365                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463902                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1853707                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        82706                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           233045                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1290                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         42077                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        31357                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1386579                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1090                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         42077                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1858292                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          39281                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        29705                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           229893                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        13575                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1383353                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          572                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2462                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         6916                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents          941                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1893924                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6448793                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6448793                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1563849                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          330075                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          297                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          155                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            40483                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       139718                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        77266                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         3790                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        14923                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1378592                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          297                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1287307                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1942                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       210186                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       484870                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2212826                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581748                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.266871                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1664948     75.24%     75.24% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       221936     10.03%     85.27% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       122663      5.54%     90.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        80743      3.65%     94.46% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        73782      3.33%     97.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        22987      1.04%     98.84% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        16291      0.74%     99.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         5801      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         3675      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2212826                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            368     11.64%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1296     40.99%     52.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1498     47.38%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1060237     82.36%     82.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        23738      1.84%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          142      0.01%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       127342      9.89%     94.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        75848      5.89%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1287307                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.522090                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3162                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002456                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4792544                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1589139                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1263989                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1290469                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         6069                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        29084                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         4834                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          999                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         42077                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          29613                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1606                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1378889                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           44                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       139718                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        77266                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          155                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           886                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           38                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        10968                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        12595                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        23563                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1268763                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       120588                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        18544                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              196289                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          171913                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             75701                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.514569                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1264088                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1263989                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           747991                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1898169                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.512633                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.394059                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       936789                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1142404                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       237525                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          284                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        20793                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2170749                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.526272                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.376646                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1707831     78.67%     78.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       220354     10.15%     88.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        91539      4.22%     93.04% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        46783      2.16%     95.20% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        35101      1.62%     96.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        19979      0.92%     97.74% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        12340      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        10292      0.47%     98.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        26530      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2170749                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       936789                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1142404                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                183066                       # Number of memory references committed
system.switch_cpus7.commit.loads               110634                       # Number of loads committed
system.switch_cpus7.commit.membars                142                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            158619                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1032851                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        22280                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        26530                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3524148                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2801941                       # The number of ROB writes
system.switch_cpus7.timesIdled                  33353                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 252853                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             936789                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1142404                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       936789                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.632054                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.632054                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.379931                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.379931                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5758740                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1728181                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1313669                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           284                       # number of misc regfile writes
system.l2.replacements                           2013                       # number of replacements
system.l2.tagsinuse                      32754.041986                       # Cycle average of tags in use
system.l2.total_refs                           729052                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34764                       # Sample count of references to valid blocks.
system.l2.avg_refs                          20.971465                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1910.219891                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     17.289101                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     36.582454                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.306281                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     92.051015                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.377573                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    149.363986                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     26.409587                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     52.325270                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     12.307000                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     91.611311                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     16.873383                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     37.843850                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     12.548822                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    218.651869                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     12.548651                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    214.406826                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2208.289277                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4259.127287                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4691.823919                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2789.485639                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4217.247401                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2227.031750                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4696.590543                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           4737.729300                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.058295                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000528                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.001116                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000376                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.002809                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000408                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.004558                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000806                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001597                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000376                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.002796                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000515                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.001155                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000383                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.006673                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000383                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.006543                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.067392                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.129978                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.143183                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.085128                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.128700                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.067964                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.143329                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.144584                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999574                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          266                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          323                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          495                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          299                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          324                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          262                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          550                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          556                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3080                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1544                       # number of Writeback hits
system.l2.Writeback_hits::total                  1544                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          269                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          323                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          495                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          302                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          324                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          265                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          550                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          556                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3089                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          269                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          323                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          495                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          302                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          324                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          265                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          550                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          556                       # number of overall hits
system.l2.overall_hits::total                    3089                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data           74                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          165                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          286                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          102                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          166                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data           77                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          454                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          445                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1915                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus6.data           46                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data           51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  97                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           74                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          165                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          286                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          102                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          166                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data           77                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          500                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          496                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2012                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           74                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          165                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          286                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          102                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          166                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data           77                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          500                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          496                       # number of overall misses
system.l2.overall_misses::total                  2012                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4392247                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     11283411                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1847781                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     25011029                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2102182                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     43071391                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4021152                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     15395830                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      1957993                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     25300117                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      3956619                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     11945757                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      1965699                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     68469901                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      1866783                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     67234628                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       289822520                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data      7069435                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data      7801559                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      14870994                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4392247                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     11283411                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1847781                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     25011029                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2102182                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     43071391                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4021152                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     15395830                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      1957993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     25300117                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      3956619                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     11945757                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      1965699                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     75539336                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      1866783                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     75036187                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        304693514                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4392247                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     11283411                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1847781                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     25011029                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2102182                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     43071391                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4021152                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     15395830                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      1957993                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     25300117                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      3956619                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     11945757                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      1965699                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     75539336                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      1866783                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     75036187                       # number of overall miss cycles
system.l2.overall_miss_latency::total       304693514                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          340                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          488                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          781                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          401                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          490                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          339                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         1004                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         1001                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4995                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1544                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1544                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           46                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           51                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               106                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          343                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          488                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          781                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          404                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          490                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          342                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         1050                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         1052                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5101                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          343                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          488                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          781                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          404                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          490                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          342                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         1050                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         1052                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5101                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.217647                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.338115                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.366197                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.254364                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.338776                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.227139                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.452191                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.444555                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.383383                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.915094                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.215743                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.338115                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.366197                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.252475                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.338776                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.225146                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.476190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.471483                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.394432                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.215743                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.338115                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.366197                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.252475                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.338776                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.225146                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.476190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.471483                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.394432                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 162675.814815                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 152478.527027                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst       142137                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151581.993939                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 150155.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150599.269231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 148931.555556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150939.509804                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 150614.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 152410.343373                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 152177.653846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 155139.701299                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 151207.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150814.759912                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 143598.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151089.051685                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151343.352480                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 153683.369565                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 152971.745098                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 153309.216495                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 162675.814815                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 152478.527027                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst       142137                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151581.993939                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 150155.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150599.269231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 148931.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150939.509804                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 150614.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 152410.343373                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 152177.653846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 155139.701299                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 151207.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151078.672000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 143598.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151282.635081                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151438.128231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 162675.814815                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 152478.527027                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst       142137                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151581.993939                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 150155.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150599.269231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 148931.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150939.509804                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 150614.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 152410.343373                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 152177.653846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 155139.701299                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 151207.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151078.672000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 143598.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151282.635081                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151438.128231                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  901                       # number of writebacks
system.l2.writebacks::total                       901                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data           74                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          165                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          286                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          102                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          166                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data           77                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          454                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          445                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1915                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data           46                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             97                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data           74                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          286                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data           77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2012                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data           74                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          286                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2012                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2823998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      6982052                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1091423                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     15403509                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1287489                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     26413928                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2447483                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data      9458962                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      1201367                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     15629350                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2442784                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data      7463673                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1211016                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     42042973                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1108877                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     41320487                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    178329371                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data      4385953                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data      4830041                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      9215994                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2823998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data      6982052                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1091423                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     15403509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1287489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     26413928                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2447483                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data      9458962                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      1201367                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     15629350                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2442784                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data      7463673                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1211016                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     46428926                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1108877                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     46150528                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    187545365                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2823998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data      6982052                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1091423                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     15403509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1287489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     26413928                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2447483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data      9458962                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      1201367                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     15629350                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2442784                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data      7463673                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1211016                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     46428926                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1108877                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     46150528                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    187545365                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.217647                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.338115                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.366197                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.254364                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.338776                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.227139                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.452191                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.444555                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.383383                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.915094                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.215743                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.338115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.366197                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.252475                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.338776                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.225146                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.476190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.471483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.394432                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.215743                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.338115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.366197                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.252475                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.338776                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.225146                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.476190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.471483                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.394432                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 104592.518519                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94352.054054                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 83955.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93354.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 91963.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92356.391608                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 90647.518519                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92734.921569                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 92412.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94152.710843                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 93953.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 96930.818182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 93155.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92605.667401                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 85298.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92855.026966                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93122.386945                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 95346.804348                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 94706.686275                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95010.247423                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 104592.518519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 94352.054054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 83955.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93354.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 91963.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92356.391608                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 90647.518519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92734.921569                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 92412.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 94152.710843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 93953.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 96930.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 93155.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92857.852000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 85298.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93045.419355                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93213.402087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 104592.518519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 94352.054054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 83955.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93354.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 91963.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92356.391608                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 90647.518519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92734.921569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 92412.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 94152.710843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 93953.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 96930.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 93155.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92857.852000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 85298.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93045.419355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93213.402087                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               473.112383                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750130104                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1549855.586777                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    18.112383                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.029026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.758193                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       122137                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         122137                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       122137                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          122137                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       122137                       # number of overall hits
system.cpu0.icache.overall_hits::total         122137                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.cpu0.icache.overall_misses::total           38                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6144512                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6144512                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6144512                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6144512                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6144512                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6144512                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       122175                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       122175                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       122175                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       122175                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       122175                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       122175                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000311                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000311                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000311                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000311                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000311                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000311                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 161697.684211                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 161697.684211                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 161697.684211                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 161697.684211                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 161697.684211                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 161697.684211                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4920451                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4920451                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4920451                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4920451                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4920451                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4920451                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000237                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000237                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 169670.724138                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 169670.724138                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 169670.724138                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 169670.724138                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 169670.724138                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 169670.724138                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   343                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               108893258                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   599                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              181791.749583                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   117.138851                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   138.861149                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.457574                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.542426                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        96235                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          96235                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70544                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70544                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          177                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          172                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       166779                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          166779                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       166779                       # number of overall hits
system.cpu0.dcache.overall_hits::total         166779                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          854                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          854                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           12                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          866                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           866                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          866                       # number of overall misses
system.cpu0.dcache.overall_misses::total          866                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     81722440                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     81722440                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1090667                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1090667                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     82813107                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     82813107                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     82813107                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     82813107                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97089                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97089                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       167645                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       167645                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       167645                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       167645                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008796                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008796                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005166                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005166                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005166                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005166                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 95693.723653                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95693.723653                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 90888.916667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 90888.916667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 95627.144342                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95627.144342                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 95627.144342                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95627.144342                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           75                       # number of writebacks
system.cpu0.dcache.writebacks::total               75                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          514                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          514                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          523                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          523                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          523                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          523                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          340                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          340                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          343                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          343                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     29744274                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     29744274                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       235011                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       235011                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     29979285                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     29979285                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     29979285                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     29979285                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003502                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003502                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002046                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002046                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002046                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002046                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87483.158824                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87483.158824                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        78337                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        78337                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 87403.163265                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87403.163265                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 87403.163265                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87403.163265                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               538.305545                       # Cycle average of tags in use
system.cpu1.icache.total_refs               643368220                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1193633.061224                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.305545                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          526                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.019720                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.842949                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.862669                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       121184                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         121184                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       121184                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          121184                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       121184                       # number of overall hits
system.cpu1.icache.overall_hits::total         121184                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2169647                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2169647                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2169647                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2169647                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2169647                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2169647                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       121198                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       121198                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       121198                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       121198                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       121198                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       121198                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000116                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000116                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000116                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000116                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000116                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000116                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 154974.785714                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 154974.785714                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 154974.785714                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 154974.785714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 154974.785714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 154974.785714                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1956281                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1956281                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1956281                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1956281                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1956281                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1956281                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000107                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000107                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000107                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000107                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 150483.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 150483.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 150483.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 150483.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 150483.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 150483.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   488                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               150642812                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   744                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              202476.897849                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   144.427647                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   111.572353                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.564170                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.435830                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       165136                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         165136                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        37568                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         37568                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           86                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           86                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       202704                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          202704                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       202704                       # number of overall hits
system.cpu1.dcache.overall_hits::total         202704                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1695                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1695                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1695                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1695                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1695                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1695                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    179158474                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    179158474                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    179158474                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    179158474                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    179158474                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    179158474                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       166831                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       166831                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        37568                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        37568                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       204399                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       204399                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       204399                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       204399                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010160                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010160                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008293                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008293                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008293                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008293                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 105698.214749                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 105698.214749                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 105698.214749                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 105698.214749                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 105698.214749                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 105698.214749                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           52                       # number of writebacks
system.cpu1.dcache.writebacks::total               52                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1207                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1207                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1207                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1207                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1207                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1207                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          488                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          488                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          488                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          488                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          488                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          488                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     48046529                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     48046529                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     48046529                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     48046529                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     48046529                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     48046529                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002925                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002925                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002387                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002387                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002387                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002387                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 98456.002049                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98456.002049                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 98456.002049                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98456.002049                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 98456.002049                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98456.002049                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               556.376780                       # Cycle average of tags in use
system.cpu2.icache.total_refs               765694106                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1374675.235189                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.376780                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          543                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.021437                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.870192                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.891629                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       118089                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         118089                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       118089                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          118089                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       118089                       # number of overall hits
system.cpu2.icache.overall_hits::total         118089                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2627841                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2627841                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2627841                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2627841                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2627841                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2627841                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       118106                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       118106                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       118106                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       118106                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       118106                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       118106                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000144                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000144                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 154578.882353                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 154578.882353                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 154578.882353                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 154578.882353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 154578.882353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 154578.882353                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2219701                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2219701                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2219701                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2219701                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2219701                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2219701                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 158550.071429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 158550.071429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 158550.071429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 158550.071429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 158550.071429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 158550.071429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   781                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               287985524                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  1037                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              277710.244937                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   102.218458                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   153.781542                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.399291                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.600709                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       301315                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         301315                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       164376                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        164376                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           81                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           80                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           80                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       465691                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          465691                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       465691                       # number of overall hits
system.cpu2.dcache.overall_hits::total         465691                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2782                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2782                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2782                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2782                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2782                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2782                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    312173066                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    312173066                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    312173066                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    312173066                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    312173066                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    312173066                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       304097                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       304097                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       164376                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       164376                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           80                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       468473                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       468473                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       468473                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       468473                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009148                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009148                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005938                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005938                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005938                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005938                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 112211.741912                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112211.741912                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 112211.741912                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 112211.741912                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 112211.741912                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 112211.741912                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          145                       # number of writebacks
system.cpu2.dcache.writebacks::total              145                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         2001                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         2001                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         2001                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         2001                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         2001                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         2001                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          781                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          781                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          781                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          781                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          781                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          781                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     79964707                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     79964707                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     79964707                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     79964707                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     79964707                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     79964707                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002568                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002568                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001667                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001667                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001667                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001667                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 102387.588988                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 102387.588988                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 102387.588988                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 102387.588988                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 102387.588988                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 102387.588988                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               502.393659                       # Cycle average of tags in use
system.cpu3.icache.total_refs               746682802                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1484458.850895                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    27.393659                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.043900                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.805118                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       121264                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         121264                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       121264                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          121264                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       121264                       # number of overall hits
system.cpu3.icache.overall_hits::total         121264                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           32                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           32                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           32                       # number of overall misses
system.cpu3.icache.overall_misses::total           32                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4990213                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4990213                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4990213                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4990213                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4990213                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4990213                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       121296                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       121296                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       121296                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       121296                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       121296                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       121296                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000264                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000264                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000264                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000264                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000264                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000264                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 155944.156250                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 155944.156250                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 155944.156250                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 155944.156250                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 155944.156250                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 155944.156250                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4377180                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4377180                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4377180                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4377180                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4377180                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4377180                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000231                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000231                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000231                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000231                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 156327.857143                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 156327.857143                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 156327.857143                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 156327.857143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 156327.857143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 156327.857143                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   404                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               112794495                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   660                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              170900.750000                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   158.899032                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    97.100968                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.620699                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.379301                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        81865                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          81865                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        68199                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         68199                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          165                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          164                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       150064                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          150064                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       150064                       # number of overall hits
system.cpu3.dcache.overall_hits::total         150064                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1308                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1308                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           14                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1322                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1322                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1322                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1322                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    144398665                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    144398665                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1159210                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1159210                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    145557875                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    145557875                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    145557875                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    145557875                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        83173                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        83173                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        68213                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        68213                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       151386                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       151386                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       151386                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       151386                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015726                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015726                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000205                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000205                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008733                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008733                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008733                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008733                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 110396.532875                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 110396.532875                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 82800.714286                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 82800.714286                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 110104.292738                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 110104.292738                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 110104.292738                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 110104.292738                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           83                       # number of writebacks
system.cpu3.dcache.writebacks::total               83                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          907                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          907                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          918                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          918                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          918                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          918                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          401                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          404                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          404                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          404                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          404                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     36048601                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     36048601                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       193582                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       193582                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     36242183                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     36242183                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     36242183                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     36242183                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004821                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004821                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002669                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002669                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002669                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002669                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 89896.760599                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89896.760599                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64527.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64527.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 89708.373762                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89708.373762                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 89708.373762                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89708.373762                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               538.306263                       # Cycle average of tags in use
system.cpu4.icache.total_refs               643368219                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1193633.059369                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    12.306263                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          526                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.019722                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.842949                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.862670                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       121183                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         121183                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       121183                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          121183                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       121183                       # number of overall hits
system.cpu4.icache.overall_hits::total         121183                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.cpu4.icache.overall_misses::total           14                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      2308562                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2308562                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      2308562                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2308562                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      2308562                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2308562                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       121197                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       121197                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       121197                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       121197                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       121197                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       121197                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000116                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000116                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000116                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000116                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000116                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000116                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 164897.285714                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 164897.285714                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 164897.285714                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 164897.285714                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 164897.285714                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 164897.285714                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            1                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            1                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            1                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      2066293                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2066293                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      2066293                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2066293                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      2066293                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2066293                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000107                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000107                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000107                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000107                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 158945.615385                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 158945.615385                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 158945.615385                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 158945.615385                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 158945.615385                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 158945.615385                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   490                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               150642587                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   746                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              201933.762735                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   144.437850                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   111.562150                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.564210                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.435790                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       164911                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         164911                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        37568                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         37568                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           86                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           86                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       202479                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          202479                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       202479                       # number of overall hits
system.cpu4.dcache.overall_hits::total         202479                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1712                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1712                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1712                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1712                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1712                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1712                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    179692038                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    179692038                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    179692038                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    179692038                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    179692038                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    179692038                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       166623                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       166623                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        37568                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        37568                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       204191                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       204191                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       204191                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       204191                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010275                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010275                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008384                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008384                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008384                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008384                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 104960.302570                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 104960.302570                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 104960.302570                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 104960.302570                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 104960.302570                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 104960.302570                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           55                       # number of writebacks
system.cpu4.dcache.writebacks::total               55                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1222                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1222                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1222                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1222                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1222                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1222                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          490                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          490                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          490                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          490                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          490                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          490                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     48405617                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     48405617                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     48405617                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     48405617                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     48405617                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     48405617                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002941                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002941                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002400                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002400                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002400                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002400                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 98786.973469                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 98786.973469                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 98786.973469                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 98786.973469                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 98786.973469                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 98786.973469                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               472.696380                       # Cycle average of tags in use
system.cpu5.icache.total_refs               750129939                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1553064.055901                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    17.696380                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.028360                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.757526                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       121972                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         121972                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       121972                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          121972                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       121972                       # number of overall hits
system.cpu5.icache.overall_hits::total         121972                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.cpu5.icache.overall_misses::total           36                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5544809                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5544809                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5544809                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5544809                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5544809                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5544809                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       122008                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       122008                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       122008                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       122008                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       122008                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       122008                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000295                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000295                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000295                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000295                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000295                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000295                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 154022.472222                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 154022.472222                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 154022.472222                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 154022.472222                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 154022.472222                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 154022.472222                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            8                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            8                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4383432                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4383432                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4383432                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4383432                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4383432                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4383432                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000229                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000229                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000229                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000229                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 156551.142857                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 156551.142857                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 156551.142857                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 156551.142857                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 156551.142857                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 156551.142857                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   342                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               108893430                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   598                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              182096.036789                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   116.889285                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   139.110715                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.456599                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.543401                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        96370                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          96370                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        70581                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         70581                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          177                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          172                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       166951                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          166951                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       166951                       # number of overall hits
system.cpu5.dcache.overall_hits::total         166951                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data          846                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          846                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           12                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data          858                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           858                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data          858                       # number of overall misses
system.cpu5.dcache.overall_misses::total          858                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data     82422988                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     82422988                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1067512                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1067512                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data     83490500                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total     83490500                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data     83490500                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total     83490500                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        97216                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        97216                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        70593                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        70593                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       167809                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       167809                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       167809                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       167809                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008702                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008702                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000170                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005113                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005113                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005113                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005113                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 97426.699764                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 97426.699764                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 88959.333333                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 88959.333333                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 97308.275058                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 97308.275058                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 97308.275058                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 97308.275058                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           75                       # number of writebacks
system.cpu5.dcache.writebacks::total               75                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          507                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          507                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data            9                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          516                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          516                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          516                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          516                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          339                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          342                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          342                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          342                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          342                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     30067030                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     30067030                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       222285                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       222285                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     30289315                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     30289315                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     30289315                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     30289315                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003487                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003487                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002038                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002038                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002038                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002038                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 88693.303835                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 88693.303835                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        74095                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        74095                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 88565.248538                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 88565.248538                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 88565.248538                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 88565.248538                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               501.548088                       # Cycle average of tags in use
system.cpu6.icache.total_refs               750409553                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1494839.747012                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    12.548088                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          489                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.020109                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.783654                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.803763                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       117103                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         117103                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       117103                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          117103                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       117103                       # number of overall hits
system.cpu6.icache.overall_hits::total         117103                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           15                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           15                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           15                       # number of overall misses
system.cpu6.icache.overall_misses::total           15                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      2336278                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2336278                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      2336278                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2336278                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      2336278                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2336278                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       117118                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       117118                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       117118                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       117118                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       117118                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       117118                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000128                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000128                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000128                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000128                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000128                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000128                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 155751.866667                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 155751.866667                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 155751.866667                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 155751.866667                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 155751.866667                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 155751.866667                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            2                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            2                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            2                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2074870                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2074870                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2074870                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2074870                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2074870                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2074870                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000111                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000111                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000111                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000111                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 159605.384615                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 159605.384615                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 159605.384615                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 159605.384615                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 159605.384615                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 159605.384615                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  1050                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               125071706                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1306                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              95767.003063                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   185.450895                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    70.549105                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.724418                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.275582                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        88366                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          88366                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        71579                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         71579                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          143                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          143                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          142                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          142                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       159945                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          159945                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       159945                       # number of overall hits
system.cpu6.dcache.overall_hits::total         159945                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2398                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2398                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          347                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          347                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2745                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2745                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2745                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2745                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    304316480                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    304316480                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     62180444                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     62180444                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    366496924                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    366496924                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    366496924                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    366496924                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        90764                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        90764                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        71926                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        71926                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       162690                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       162690                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       162690                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       162690                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.026420                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.026420                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.004824                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.004824                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.016873                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.016873                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.016873                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.016873                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 126904.286906                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 126904.286906                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 179194.363112                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 179194.363112                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 133514.362113                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 133514.362113                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 133514.362113                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 133514.362113                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          530                       # number of writebacks
system.cpu6.dcache.writebacks::total              530                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1394                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1394                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          301                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          301                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1695                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1695                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1695                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1695                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         1004                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         1004                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           46                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           46                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         1050                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         1050                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         1050                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         1050                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    110432146                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    110432146                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      7475592                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      7475592                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    117907738                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    117907738                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    117907738                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    117907738                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.011062                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.011062                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000640                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000640                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.006454                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.006454                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.006454                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.006454                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 109992.177291                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 109992.177291                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 162512.869565                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 162512.869565                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 112293.083810                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 112293.083810                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 112293.083810                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 112293.083810                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               501.547914                       # Cycle average of tags in use
system.cpu7.icache.total_refs               750409594                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1494839.828685                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    12.547914                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          489                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.020109                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.783654                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.803763                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       117144                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         117144                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       117144                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          117144                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       117144                       # number of overall hits
system.cpu7.icache.overall_hits::total         117144                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           15                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           15                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           15                       # number of overall misses
system.cpu7.icache.overall_misses::total           15                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2162134                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2162134                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2162134                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2162134                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2162134                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2162134                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       117159                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       117159                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       117159                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       117159                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       117159                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       117159                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000128                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000128                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000128                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000128                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000128                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000128                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 144142.266667                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 144142.266667                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 144142.266667                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 144142.266667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 144142.266667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 144142.266667                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            2                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            2                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      1975548                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      1975548                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      1975548                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      1975548                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      1975548                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      1975548                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000111                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000111                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000111                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000111                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 151965.230769                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 151965.230769                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 151965.230769                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 151965.230769                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 151965.230769                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 151965.230769                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  1052                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               125071947                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1308                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              95620.754587                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   184.046787                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    71.953213                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.718933                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.281067                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        88509                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          88509                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        71676                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         71676                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          144                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          144                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          142                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          142                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       160185                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          160185                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       160185                       # number of overall hits
system.cpu7.dcache.overall_hits::total         160185                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2382                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2382                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          377                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          377                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2759                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2759                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2759                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2759                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    304363625                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    304363625                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     68586763                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     68586763                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    372950388                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    372950388                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    372950388                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    372950388                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        90891                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        90891                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        72053                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        72053                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       162944                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       162944                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       162944                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       162944                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.026207                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.026207                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.005232                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.005232                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.016932                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.016932                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.016932                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.016932                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 127776.500840                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 127776.500840                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 181927.753316                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 181927.753316                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 135175.928960                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 135175.928960                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 135175.928960                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 135175.928960                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          529                       # number of writebacks
system.cpu7.dcache.writebacks::total              529                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1381                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1381                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          326                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          326                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1707                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1707                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1707                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1707                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         1001                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         1001                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           51                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         1052                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         1052                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         1052                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         1052                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    109290802                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    109290802                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      8274902                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      8274902                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    117565704                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    117565704                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    117565704                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    117565704                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.011013                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.011013                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000708                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000708                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.006456                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.006456                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.006456                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.006456                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 109181.620380                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 109181.620380                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 162252.980392                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 162252.980392                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 111754.471483                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 111754.471483                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 111754.471483                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 111754.471483                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
