--=============================================================================
-- Proyecto con una tarjeta Basys3
--=============================================================================
-- Codigo para componente my_comp
--=============================================================================
-- Author: X.Grajales
-- Organizacion: UAM L
-- Lugar Lerma de Villada
-- Fecha 18/09/2020
--=============================================================================
-------------------------------------------------------------------------------------
-- Library declarations
-------------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;

-------------------------------------------------------------------------------------
-- Entity declaration
-------------------------------------------------------------------------------------
entity my_comp is
   port(
    --Basys Resources
      a,b: in std_logic;
      f: out std_logic
   );
end my_comp ;

architecture my_comp_arch of my_comp  is
----------------------------------------------------------------------------------------------------
-- Components declaration
----------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------
-- Signal declaration
----------------------------------------------------------------------------------------------------
--   signal s0, s1: std_logic;

----------------------------------------------------------------------------------------------------
-- Architecture body
----------------------------------------------------------------------------------------------------

begin

f<=(not(a) and not (b)) or ((a) and (b));

end my_comp_arch;
