# 4 Processor (Part I)

ì ì‹œ ì•ì„œ ì •ë¦¬í•œ ê°œë…ì„ ë³µìŠµí•˜ì.

- instructionì€ processor ì•ˆì— **implemented**(êµ¬í˜„)ë˜ì–´ ìˆë‹¤. 

- í”„ë¡œê·¸ë˜ë¨¸ê°€ ì‘ì„±í•œ codeë“¤ì€ compileëœ ë’¤, machine code(command)ê°€ ë˜ì–´ processorì˜ direct inputë¡œ ì‚¬ìš©ëœë‹¤.

ì´ ë§ì€ ì¦‰, processorê°€ instructionì˜ ì˜ë¯¸ë¥¼ ì´í•´í•˜ê³  ì‹¤í–‰í•  ìˆ˜ ìˆë‹¤ëŠ” ëœ»ì´ë‹¤. íŠ¹íˆ í•µì‹¬ì´ ë˜ëŠ” instruction ì„¸ ê°€ì§€ ì¢…ë¥˜ëŠ” ë‹¤ìŒê³¼ ê°™ë‹¤.

- memory instructions: `ld`, `sd`

- arithmetic/logical instructions: `add`, `sub`, `and`, `or`

- branch instruction: `beq`

---

## 4.1 datapath

ì´ëŸ¬í•œ instructionë“¤ì€ **control unit**(ì œì–´ ìœ ë‹›)ì´ **function unit**(ê¸°ëŠ¥ ìœ ë‹›)ê³¼ **multiplexer**(ë©€í‹°í”Œë ‰ì„œ)ë¥¼ ì¡°ì ˆí•˜ë©´ì„œ datapathë¥¼ ë”°ë¼ ì‹¤í–‰ë˜ê²Œ ëœë‹¤.

ë“¤ì–´ê°€ê¸° ì•ì„œ ì˜ˆì‹œ (R-type instructions) datapathë¥¼ í•œ ë²ˆ ì‚´í´ë³´ì.

![R-type instructions datapath](images/R-type_datapath.png)

- **ALUSrc**: read register 2 / immediate ì¤‘ íƒ 1

- **RegWrite**: ì•„ë¬´ê²ƒë„ í•˜ì§€ ì•ŠìŒ / write register ì¤‘ íƒ 1

- **PCSrc**: PC: PC + 4 / PC: branch target address ì¤‘ íƒ 1

  > ë§Œì•½ instruction ê¸¸ì´ê°€ 2bytes ë‹¨ìœ„ë¡œ ì €ì¥ëœë‹¤ë©´ PC + 4ê°€ ì•„ë‹ˆë¼ PC + 2ê°€ ë˜ì–´ì•¼ í•œë‹¤.

- **MemRead**: ì•„ë¬´ê²ƒë„ í•˜ì§€ ì•ŠìŒ / read data from memory ì¤‘ íƒ 1

- **MemWrite**: ì•„ë¬´ê²ƒë„ í•˜ì§€ ì•ŠìŒ / write data to memory ì¤‘ íƒ 1

- **MemtoReg**: write dataë¡œ ALU output / data cache data ì¤‘ íƒ 1

  - <U>RegWriteê°€ 0ì´ë©´ MemtoRegëŠ” "don't care"</U>, ì¦‰ ì•„ë¬´ëŸ° ì˜ë¯¸ê°€ ì—†ë‹¤.

> ëª¨ë‘ **state element**(ìƒíƒœ ì†Œì)ì´ë¯€ë¡œ **clock**ì„ inputìœ¼ë¡œ ê°€ì§„ë‹¤. 

PCë¥¼ ì œì–´í•˜ëŠ” **PCSrc**ë¥¼ ì œì™¸í•˜ê³ ëŠ”, instructionì˜ **opcode**ì— ë”°ë¼ì„œ **control signal**(ì œì–´ ì‹ í˜¸)ê°€ ë‹¬ë¼ì§„ë‹¤.

---

### 4.1.1 ALU control

ALUëŠ” instructionì— ë”°ë¼ ë‹¤ìŒê³¼ ê°™ì´ ì œì–´ë˜ì–´ ì“°ì´ê²Œ ëœë‹¤.

- R-format instruction: 7bit func7(31:25), 3bit func3(14:12)ì— ë”°ë¼ ALU ì—°ì‚°(AND, OR, add, subtract)ë¥¼ ê²°ì •í•œë‹¤.

- I-format, S-format: ì˜¤ë¡œì§€ address ê³„ì‚°ì„ ìœ„í•´ Adderë¡œ ì‚¬ìš©í•œë‹¤.

  - func7, func3 fieldì— ëŒ€í•´ **don't care**í•˜ë‹¤ê³  ë§í•œë‹¤.

control unitì´ ALUë¥¼ ì œì–´í•˜ê¸° ìœ„í•œ 2bit **ALUOp**(ALU operation)ë¥¼ ë§Œë“¤ë©°, ("don't care"ê°€ ì•„ë‹Œ ê²½ìš° func fieldì™€) ALUOpë¥¼ ë°”íƒ•ìœ¼ë¡œ 4bit **ALU control**ì„ ë§Œë“¤ì–´ë‚¸ë‹¤.

| ALU control line | function |
| :---: | :---: |
| 0000 | AND |
| 0001 | OR |
| 0010 | add |
| 0110 | subtract |

### <span style='background-color: #393E46; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ“ ì˜ˆì œ 1: load instruction ALU control&nbsp;&nbsp;&nbsp;</span>

- `sd x5, 240(x10)`

| immediate[11:5] | rs2 | rs1 | func3 | immediate[4:0] | opcode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000111 | 01010 | 00101 | 010 | 10000 | 0100011 |

### <span style='background-color: #C2B2B2; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ” í’€ì´&nbsp;&nbsp;&nbsp;</span>

- `sd x5, 240(x10)`

S-format Instruction `sd`ì´ë¯€ë¡œ func7, func3 fieldì— "don't care"í•˜ë‹¤. "don't care"í•œ ê²½ìš° ì•„ë˜ì™€ ê°™ì´ Xë¡œ í‘œê¸°í•œë‹¤.

| instruction opcode | ALUOp | func7 | func3 | ALU control input |
| :---: | :---: | :---: | :---: | :---: |
| sd | 00 | XXXXXXX | XXX | 0010(add) |


---

## 4.2 instruction execution

ì•„ë˜ëŠ” instructionì´ ì‹¤í–‰ë˜ëŠ” processorì˜ datapath ê·¸ë¦¼ì´ë‹¤.

![processor datapath](images/processor_data_path.png)

> memory = SRAM, ì •í™•íˆëŠ” **intruction cache**, **data cache**ì´ë‹¤. (DRAM memory chipì€ processorì˜ ë°”ê¹¥ì— ìœ„ì¹˜í•œë‹¤.)

- ImmGen(Immediate generation unit)

  - 32bit instructionì—ì„œ 12bit immediateë¥¼ ì¶”ì¶œ, **sign-extend**í•˜ê²Œ ëœë‹¤.

  - ì˜ˆ: memory instruction `ld`, `sd`, branch instruction `beq`

- **branch target address**(ë¶„ê¸° ëª©ì ì§€ ì£¼ì†Œ)ë¥¼ ê³„ì‚°í•˜ê¸° ìœ„í•œ shift left 1: ìë¦¬ì´ë™ ê°’ì´ 1bitë¡œ ê³ ì •ë˜ì–´ ìˆê¸° ë•Œë¬¸ì— ì‹¤ì œ hardwareê°€ í•„ìš”í•˜ì§€ëŠ” ì•Šë‹¤.

---

### 4.2.1 instruction execution: IF

ëª¨ë“  instructionëŠ” ê³µí†µì ìœ¼ë¡œ ë°˜ë“œì‹œ ë‘ ë‹¨ê³„ ê³¼ì •ì„ ê±°ì¹˜ë©´ì„œ ì‹œì‘í•œë‹¤.

1. **PC**(Program Counter)ê°€ **instruction memory**ë¥¼ ê°€ë¦¬í‚¤ë„ë¡ í•˜ê³  **instruction fetch**(IF)ë¥¼ ìˆ˜í–‰.

2. í•˜ë‚˜(ì˜ˆë¥¼ ë“¤ë©´ `lw`) í˜¹ì€ ë‘ registerë¥¼ ì½ëŠ”ë‹¤.

  > **ëª¨ë“  instructionì€ registerë¥¼ ì½ê³  ALU ì—°ì‚°ì„ ê±°ì¹œë‹¤.**

  > ì˜ˆë¥¼ ë“¤ì–´ ëª¨ë“  R-type instructionsëŠ” register operandë¥¼ ì„¸ ê°œ ê°€ì§„ë‹¤. ë‘ ê°œë¥¼ ì½ê³  í•œ ê°œì— ì“´ë‹¤. <U>writeëŠ” edge-triggeredì´ê¸° ë•Œë¬¸ì—(D-flip flop), í•œ clock cycleì— ê°™ì€ registerì„ ì¼ì° ì½ê³  ëŠ¦ê²Œ ì“°ëŠ” ê²ƒì´ ê°€ëŠ¥í•˜ë‹¤.</U>

![PC ALU](images/PC.png)

> ì°¸ê³ ë¡œ PCì™€ ì—°ê²°ëœ ALUëŠ” Addë¡œ ì í˜€ ìˆëŠ” ëª¨ìŠµì„ ë³¼ ìˆ˜ ìˆë‹¤. í•­ìƒ PCê°€ ë‹¤ìŒ instructionì„ ê°€ë¦¬í‚¤ë„ë¡ 4ë¥¼ ë”í•˜ê¸°ë§Œ í•˜ë©´ ë˜ë¯€ë¡œ ì˜êµ¬íˆ adderë¡œ ë§Œë“¤ì–´ ë†“ì€ ê²ƒì´ë‹¤.

ë˜í•œ **register file**ì˜ 32ê°œ general-purpose registerì€ $2^{5}$ (=32) bitë¡œ ì§€ì •ë˜ë©°, 64bit input 2ê°œë¥¼ ë°›ê³  64bit output í•˜ë‚˜ë¥¼ ë§Œë“ ë‹¤.(ê²°ê³¼ê°€ 0ì¸ì§€ ì•„ë‹Œì§€ë¥¼ ë‚˜íƒ€ë‚´ëŠ” 1bit ì‹ í˜¸ë„ ë§Œë“ ë‹¤.)

![register file, ALU](images/register_files_ALU.png)

- register numberëŠ” 5bit ê¸¸ì´ë¡œ ì§€ì •í•œë‹¤.

- lineë“¤ì€ 64bit dataë¥¼ ìš´ë°˜í•œë‹¤.

---

### 4.2.2 instruction execution: ID, EX

ë‚˜ë¨¸ì§€ëŠ” instruction classì— ë”°ë¼ ë‹¤ë¥¸ ë°©ì‹ìœ¼ë¡œ ìˆ˜í–‰ëœë‹¤. 

- memory instruction: address ê³„ì‚°ì„ ìœ„í•´ ALUë¥¼ ì‚¬ìš©

- arithmetic/logical instruction: ì—¬ëŸ¬ ì‚°ìˆ /ë…¼ë¦¬ ì—°ì‚°ì„ ìœ„í•´ ALUë¥¼ ì‚¬ìš©

- branch instruction: conditionì„ ë¹„êµí•˜ê¸° ìœ„í•´ ì‚¬ìš©

> ì°¸ê³ ë¡œ memory instruction, arithmetic/logical instruction, branch instruction ê° ì„¸ëª©ì— í¬í•¨ëœ instructionì€ ëª¨ë‘ ë™ì¼í•œ unitì„ ì‚¬ìš©í•´ì„œ ìˆ˜í–‰ëœë‹¤.

---

### 4.2.3 instruction execution: MEM, WB

ALU ì‚¬ìš©ì´ ëë‚˜ë©´, instructionë§ˆë‹¤ ë‹¤ë¥¸ ë™ì‘ì„ ì·¨í•˜ê²Œ ëœë‹¤.

- memory instruction: memory access(load or store)

- arithmetic/logical instruction: registerì— ê²°ê³¼ë¥¼ writeí•˜ê¸° ìœ„í•´ register fileì— accessí•œë‹¤.

- branch instruction: ê²°ê³¼ì— ë”°ë¼ target addressë¡œ jumpë¥¼ í•˜ê±°ë‚˜, PCê°€ ë‹¤ìŒ instructionì„ ê°€ë¦¬í‚¤ë„ë¡ PC + 4ë¥¼ ë”í•´ì¤€ë‹¤.

ë”°ë¼ì„œ ë‹¤ìˆ˜ì˜ ê·¼ì›ì§€ì—ì„œ í•˜ë‚˜ë¥¼ ì„ íƒí•´ì„œ ëª©ì ì§€ë¡œ ë³´ë‚´ëŠ” ì†Œìê°€ í•„ìš”í•˜ë©° ì´ ì—­í• ì€ **multiplexer**(mux)ê°€ ìˆ˜í–‰í•œë‹¤. 

> ì´ëŸ¬í•œ ì¸¡ë©´ì—ì„œ ì‚¬ì‹¤ multiplexerë¼ëŠ” ì´ë¦„ë³´ë‹¤ë„ data selectorë¼ëŠ” ì´ë¦„ì´ ë” ì ì ˆí•˜ë‹¤.

---

## 4.3 Sequential elements

RISC-V implementationì˜ datapathëŠ” ë‘ ì¢…ë¥˜ì˜ logic gateë¡œ êµ¬ì„±ëœë‹¤. 

- **combinational element**(ì¡°í•© ì†Œì)

  - ë‚´ë¶€ ê¸°ì–µ ì†Œìê°€ ì—†ìœ¼ë©°, ì£¼ì–´ì§„ input dataì— ì˜í•´ outputì´ ê²°ì •ëœë‹¤.

  - ê°™ì€ inputì´ë©´ í•­ìƒ ê°™ì€ outputì´ ë‚˜ì˜¨ë‹¤.

  - ALU ë“±

- **state element**(ìƒíƒœ ì†Œì)

  - ë‚´ë¶€ ê¸°ì–µ ì†Œìê°€ ìˆì–´ì„œ **state**ë¥¼ ê°–ëŠ”ë‹¤. 
  
  - instruction cache, data cache, register file, PC ë“±ì´ í•´ë‹¹ëœë‹¤. ëŒ€í‘œì ìœ¼ë¡œ **PC**(Program Counter)ëŠ” í˜„ì¬ instructionì„ ê°–ëŠ” special registerë‹¤.

  > ì ì–´ë„ 2ê°œì˜ inputê³¼ 1ê°œì˜ outputì„ ê°€ì§€ë©°, D Flip-flopì´ ëŒ€í‘œì ì¸ ì†Œìì— í•´ë‹¹ëœë‹¤. clk edgeê°€ stateë¥¼ ë°”ê¾¸ê¸° ì „ê¹Œì§€ ì•ˆì •ëœ ê°’ì„ ê°–ëŠ”ë‹¤.

**state element**ë¥¼ í¬í•¨í•˜ëŠ” logic componentë¥¼ **sequential circuit**(ìˆœì°¨ íšŒë¡œ)ë¼ê³  ë¶€ë¥¸ë‹¤.

---

## 4.4 control unit

**control unit**(ì œì–´ ì¥ì¹˜)ì€ function unitê³¼ multiplexerì˜ control lineì„ ì œì–´í•˜ëŠ” ë° ì‚¬ìš©ë˜ëŠ” ì†Œìì´ë‹¤.

![control unit](images/control.png)

> ê·¸ë¦¼ì˜ íŒŒë€ìƒ‰ ì„ ì´ control line

> data cacheì˜ outputì´ ê³§ë°”ë¡œ Registers(rd)ë¡œ fetchë˜ëŠ” ê²½ìš°ê°€ ìˆëŠ”ë°, ì´ê²ƒì´ ë°”ë¡œ **load**, **write** instructionì— í•´ë‹¹ëœë‹¤.

muxì˜ ì—­í• ì€ ë‹¤ìŒê³¼ ê°™ë‹¤.

- ìƒë‹¨ mux: "PC+4" / "Branch target address"

- ì¤‘ê°„ mux: "ALU output"(arithmetic, logic) / "data cache output"(store)

- í•˜ë‹¨ mux: "register output" / "instruction offset field"(load, store)

---

## 4.5 R-format Instruction

![R-type instruction](images/R-format_path.png)

ì´ 4ë‹¨ê³„ë¡œ êµ¬ì„±ëœë‹¤.

0. ì§€ë‚œ IFê°€ ëë‚˜ë©´ì„œ PC + 4ë¡œ instruction addressë¥¼ ì¤€ë¹„(**ready to fetch**)

   > [PC update, IF ì„¸ë¶€ ê³¼ì •](https://github.com/erectbranch/Multicore_Basic/tree/master/ch06)

1. **Instruction Fetch**(IF): instructionì„ ê°€ì ¸ì˜¤ê³ , PCë¥¼ update(PC + 4)í•œë‹¤.

   ![opcode](images/opcode.png)

2. **Instruction Decoding**(ID): ì˜ˆë¥¼ ë“¤ì–´ `add x9, x20, x21`ì„ì„ ì•Œì•„ë‚¸ë‹¤.

   ![add instruction](images/add_x9_x20_x21.png)

   > register file 11-7, 24-20, 19-15, 6-0ì´ ë‹¤ë¥¸ wireë¡œ êµ¬ë¶„ë˜ì–´ ìˆëŠ” ì ì— ì£¼ëª©.

3. **Execute**(EX): registerë¥¼ ì½ê³  ALU inputìœ¼ë¡œ ì „ë‹¬í•œë‹¤. ALUëŠ” ALU cont

   > registerë¥¼ ì½ëŠ” ê³¼ì •ì„ OF(Operand Fetch) ë‹¨ê³„ë¡œ êµ¬ë¶„í•´ì„œ ë¶€ë¥´ê¸°ë„ í•œë‹¤.

4. **Write Back**(WB): ALU outputì„ registerì— writeí•œë‹¤.

---

## 4.6 I-format Instruction: load instructions

![load instruction path](images/load_instruction_path.png)

ì´ 5ë‹¨ê³„ë¡œ êµ¬ì„±ëœë‹¤.

0. ready to fetch

1. **Instruction Fetch**(IF): instructionì„ ê°€ì ¸ì˜¤ê³ , PCë¥¼ update(PC + 4)í•œë‹¤.

2. **Instruction Decoding**(ID): ì˜ˆë¥¼ ë“¤ì–´ `ld x1, offset(x2)`ì„ì„ ì•Œì•„ë‚¸ë‹¤.

3. **Execute**(EX): ALUê°€ register(`x2`) ê°’ê³¼, sign-extended immediateë¥¼ í•©ì‚°í•˜ì—¬ target addressë¥¼ ê³„ì‚°í•œë‹¤.

    > ALU: base addressì— offsetë¥¼ additioní•˜ê¸° ìœ„í•œ adder.

    - Immediate Generate: 32bit(ì •í™•íˆëŠ” ë‚´ë¶€ì˜ 12bit immediate)ê°€ 64bitë¡œ ì±„ì›Œì ¸ì„œ ë‚˜ì˜¤ê²Œ ëœë‹¤.(extension)

    - Read register 2: opcodeì— ì˜í•´ ìƒì„±ëœ **ALUSrc**ì— ì˜í•´ ignoreëœë‹¤.

4. **Memory access**(MEM): target addressì— accessí•œë‹¤.

5. **Write Back**(WB): memoryì—ì„œ ì½ì–´ì˜¨ ê°’ì„ register(`x1`)ì— writeí•œë‹¤.

---

## 4.7 S-format Instruction: store instructions

![store instruction](images/store_instruction_1.png)

0. ready to fetch

1. **Instruction Fetch**(IF): instructionì„ ê°€ì ¸ì˜¤ê³ , PCë¥¼ update(PC + 4)í•œë‹¤.

2. **Instruction Decoding**(ID): ì˜ˆë¥¼ ë“¤ì–´ `sd x1, offset(x2)`ì„ì„ ì•Œì•„ë‚¸ë‹¤.

3. **Execute**(EX): ALUê°€ register(`x2`) ê°’ê³¼, sign-extended immediateë¥¼ í•©ì‚°í•˜ì—¬ target addressë¥¼ ê³„ì‚°í•œë‹¤.

4. **Memory access**(MEM): target addressì— accessí•œë‹¤.

5. **Write Back**(WB): memoryì— register(`x1`) ê°’ì„ writeí•œë‹¤.

### <span style='background-color: #393E46; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ“ ì˜ˆì œ 2: load vs store control signal&nbsp;&nbsp;&nbsp;</span>

loadì™€ storeëŠ” control signal ë¹„êµë¥¼ í†µí•´ ëª…í™•íˆ ì°¨ì´ë¥¼ ì•Œ ìˆ˜ ìˆë‹¤. `ld`ì™€ `sd` instructionì˜ control signalì„ ì‘ì„±í•˜ê³  ë¹„êµí•˜ë¼.

### <span style='background-color: #C2B2B2; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ” í’€ì´&nbsp;&nbsp;&nbsp;</span>

| Instruction | ALUSrc | MemtoReg | RegWrite | MemRead | MemWrite | Branch | ALUOp |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ld | 1 | 1 | 1 | 1 | 0 | 0 | 00 |
| sd | 1 | X | 0 | 0 | 1 | 0 | 00 |

> `sd`ì—ì„œ RegWrite: 0ì´ë¯€ë¡œ MemtoReg: don't careê°€ ë˜ëŠ” ì ì— ì£¼ì˜í•˜ì.

---

### 4.7.1 store instruction: datapath(MIPS)

MIPS ë²„ì „ datapathë¥¼ ë³´ë©° register ê°’ì´ ì–´ë–»ê²Œ memoryë¡œ ì „ë‹¬ë˜ëŠ”ì§€ ì‚´í´ë³´ì.

![store instruction(MIPS)](images/store_instruction_MIPS.png)

- ALUSrc 1: offsetìœ¼ë¡œ immediate ì‚¬ìš©

- RegWrite 0

- MemtoReg: 'don't care'

ì£¼ëª©í•  ë¶€ë¶„ì€ `Read data 2`ê°€ Data memoryì˜ Write dataë¡œ ì´ì–´ì§€ëŠ” ë¶€ë¶„ì´ë‹¤. MemWriteê°€ ì´ë¥¼ ì œì–´í•œë‹¤.

> ì°¸ê³ ë¡œ no operationì´ì§€ë§Œ WB ë‹¨ê³„ë¥¼ ê±°ì³ì„œ instruction ìˆ˜í–‰ì´ ëë‚œë‹¤.

---

## 4.8 SB-format instruction: branch instructions

![branch instructions](images/branch_instruction.png)

- branch instructionì€ ì‹œê°„ì„ ì¤„ì´ê¸° ìœ„í•´ì„œ branch target addressë¥¼ ê³„ì‚°í•˜ëŠ” ë³„ë„ì˜ ALUë¥¼ ì‚¬ìš©í•œë‹¤.

  > branch addressë¥¼ ì“°ì§€ ì•ŠëŠ” ìƒí™©(garbage)ì´ ë˜ë”ë¼ë„ MUXì— ì˜í•´ ì œì–´ë˜ë¯€ë¡œ í¬ê²Œ ë¬¸ì œëŠ” ì—†ë‹¤.

  > ë•ë¶„ì— ê°€ì¥ ë¹ ë¥¸ instructionìœ¼ë¡œ ì‹¤í–‰ë  ìˆ˜ ìˆë‹¤.

ì´ 4ë‹¨ê³„ë¡œ êµ¬ì„±ëœë‹¤.

0. ready to fetch

1. **Instruction Fetch**(IF): instructionì„ ê°€ì ¸ì˜¤ê³ , PCë¥¼ update(PC + 4)í•œë‹¤.

2. **Instruction Decoding**(ID): ì˜ˆë¥¼ ë“¤ì–´ `beq x1, x2, offset`ì„ì„ ì•Œì•„ë‚¸ë‹¤.

3. **Execute**(EX)

    - ALU1: ì½ì–´ë“¤ì¸ ë‘ register(`x1`, `x2`) ê°’ì„ ì„œë¡œ ë¹¼ì„œ ê°’ì„ ë¹„êµí•œë‹¤.

    - ALU2: immediateë¥¼ sign-extendedí•œ ê°’ì— shift left 1í•œ ê°’ì„ PCì™€ ë”í•´ì„œ branch target addressë¥¼ ê³„ì‚°í•œë‹¤.

4. PCì— ì €ì¥í•  ê°’ì„ ALU outputì„ í†µí•´ íŒë‹¨.

    - taken: PCì— branch target addressë¥¼ ì €ì¥.

    - not-taken: PCì— PC + 4ë¥¼ ì €ì¥.

---

## 4.9 summary: control signal

- R-format

  | | ALUSrc | ALUOp | MemRead | MemWrite | RegWrite | MemToReg |
  | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
  | R-format | 0 | +/-/... | 0 | 0 | 1 | 0 |

  - ALUSrc 0: ALU inputìœ¼ë¡œ Read register 2 ì‚¬ìš©

  - RegWrite 1: registerì— ê°’ì„ ê¸°ë¡

- I-format(load instruction)

  | | ALUSrc | ALUOp | MemRead | MemWrite | RegWrite | MemToReg |
  | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
  | Load | 1 | + | 1 | 0 | 1 | 1 |

  - ALUSrc 1: ALU inputìœ¼ë¡œ immediateë¥¼ ì‚¬ìš©

  - ALUOp addition: base address + offset = memory address

  - RegWrite 1: data memoryì—ì„œ ì½ì€ ê°’ì„ registerì— ê¸°ë¡.

- S-format(store instruction)

  | | ALUSrc | ALUOp | MemRead | MemWrite | RegWrite | MemToReg |
  | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
  | Store | 1 | + | 0 | 1 | 0 | X |

  - ALUSrc 1: ALU inputìœ¼ë¡œ immediateë¥¼ ì‚¬ìš©

  - ALUOp addition: base address + offset = memory address

  - MemToReg "don't care": RegWrite 0ì´ê¸° ë•Œë¬¸


- BEQ instruction

  | | ALUSrc | ALUOp | MemRead | MemWrite | RegWrite | MemToReg |
  | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
  | BEQ | 0 | - | 0 | 0 | 0 | X |

  - ALUSrc 0: register 1, 2 ë¹„êµë¥¼ í†µí•´ taken/not-taken íŒë‹¨

  - ALUOp subtraction: ë‘ registerì˜ ê°’ì´ ê°™ìœ¼ë©´ 0, ë‹¤ë¥´ë©´ 1

- I-format(add immediate instruction)

  | | ALUSrc | ALUOp | MemRead | MemWrite | RegWrite | MemToReg |
  | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
  | addi | 1 | + | 0 | 0 | 1 | 0 |

  - ALUSrc 1: ALU inputìœ¼ë¡œ immediateë¥¼ ì‚¬ìš©

  - ALUOp addition

ì´ì¤‘ì—ì„œ longest delayë¥¼ ê°–ëŠ” instructionì€ load instructionì´ë‹¤. load instructionì€ MEM(data memory)ì™€ WB(register file) ê³¼ì •ì„ ì¶”ê°€ë¡œ ê±°ì¹˜ê¸° ë•Œë¬¸ì´ë‹¤.

> load instructionì€ ëŒ€ë¶€ë¶„ì˜ programì—ì„œ not commoní•œ instructionì— í•´ë‹¹ëœë‹¤.

ë°˜ë©´ branchëŠ” ALUê¹Œì§€ë§Œ ê±°ì¹˜ê³  instructionì´ ì‚¬ì‹¤ìƒ ë§ˆë¬´ë¦¬ë˜ëŠ” ê°€ì¥ ë¹ ë¥¸ instructionì— í•´ë‹¹ëœë‹¤.

> branch instructionì€ commoní•œ instructionì´ì§€ë§Œ, branch target address ê³„ì‚°ì„ ALUê°€ ê°ê° parallelí•˜ê²Œ ìˆ˜í–‰í•˜ê¸° ë•Œë¬¸ì— ë¹ ë¥´ë‹¤. 

---