{
  "circuit_name": "s713",
  "total_implementations": 400,
  "generated_at": "2025-12-27T16:46:07.990936",
  "implementations": [
    {
      "circuit_name": "s713",
      "implementation_id": 1,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "127177693fd10c50"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 2,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "5cb6ba08e3c46c1d"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 3,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "1df83bfb25589376"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 4,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "67bf4ece7cc3608e"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 5,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "674c4313cacb2986"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 6,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "b72ac31f7bd968fa"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 7,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "bf0d011c5bb99ee5"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 8,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "953c634cdfc1f1b3"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 9,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "51661ffc55d1bacd"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 10,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "da74235afca18847"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 11,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "4bdfd748b9743d99"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 12,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "a8209142ae31d1d3"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 13,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "a352729d5a041fad"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 14,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "6be1592501f4c902"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 15,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "cda8fdd890e80acb"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 16,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "cfeebbaeaf382500"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 17,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "e8a08a43c04dc882"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 18,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "31c614f342562c77"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 19,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "f33b87283442b398"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 20,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "23440d994dc907c7"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 21,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "0208e67e3b2d9c57"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 22,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "a94bfb82028be97e"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 23,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "4811c22a5cdd85d1"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 24,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "c35d55c880c4393b"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 25,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "902a3ae92f252cbe"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 26,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "d275eccb3494138e"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 27,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "ef71624ea6a90fab"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 28,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "cbc48e9c38b57cad"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 29,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "74c519a773ee468a"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 30,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "25a585971c6fdd6f"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 31,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "eccb1b00fc9ac643"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 32,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "f9462087debdaff4"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 33,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "2b2c32657a0f0d52"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 34,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.986909",
      "config_hash": "a99a8d16530e1292"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 35,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "829ac945548452c5"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 36,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "1c5516ccab55887e"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 37,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "a6aea3516be32bdb"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 38,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "af59819728eea4bd"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 39,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "a86fee30d207ca09"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 40,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "d12951327a507c55"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 41,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "b3d9dde6ba74b7ce"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 42,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "33dbe0e498a6ea5b"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 43,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "74252557913e2d09"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 44,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "e76a7f24c4c01ece"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 45,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "1e6510b721c5c710"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 46,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "a135470314ae4835"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 47,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "8cb711905e58c65a"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 48,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "881ca8ce50452ddb"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 49,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "90ea138d8dd08a64"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 50,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "dd2ddd95fec52b1c"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 51,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "b2610bb862843162"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 52,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "d964a4d825c32bff"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 53,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "4fc0e5f53f8dab4e"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 54,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "7ca5f22be76f3970"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 55,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "78d73ba3bdbba58f"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 56,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "d047a3487033b2a7"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 57,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "3cb74b08cb4ddbd5"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 58,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "05e2eccd7c3eb722"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 59,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "e7cda8d089b898f7"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 60,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "1584dcb91bd18d80"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 61,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "8c200bbfc0eaada8"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 62,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "4b62c1516600295f"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 63,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "a719578a74e2d8e9"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 64,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "1e03df7842a37717"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 65,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "33cb2373a868d012"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 66,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "8b270accaaec446c"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 67,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "961cea9321c6859f"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 68,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "3fa67bd91b83252a"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 69,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "49ae7ddf2a082f8b"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 70,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "c603fc028bd90b64"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 71,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "68ada23000c6eb8f"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 72,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "7c560fcdbfeeef43"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 73,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "eff726820393796d"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 74,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "94ecc8e095949324"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 75,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "3d15eca3eba14f12"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 76,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "f30b0afa648f9de1"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 77,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "a53eac97856db73c"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 78,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "d217e1e0b6ec2411"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 79,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "18a3fe34f68eaa8f"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 80,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "3caa14124454e4c3"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 81,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "44b993f5b144685a"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 82,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "a41633f7279490b4"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 83,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "517fa25d994e9b71"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 84,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "d52b471c1b8d97cf"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 85,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "6a2e5fa452efc11a"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 86,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "c3747e43d97697b2"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 87,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "e281dbd9ffd0b559"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 88,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "bffd8ed23ea14061"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 89,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "e3d8767d9c36fbfe"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 90,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "abc8c57bc1c0b09e"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 91,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "b0f0c5533d66472d"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 92,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "cf09b019b2797442"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 93,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "660db6e0f91c8c69"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 94,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "61e62caddeff9ea1"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 95,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "0b6b8fc593ce622d"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 96,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "b6ea883712d8198f"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 97,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "75454e8252c69ab2"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 98,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "786a0d2aaf75fea7"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 99,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "002f4d794ef02a5a"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 100,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "4d842633a4d6523d"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 101,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "769ceb3ba720c078"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 102,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "453342169e3952a8"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 103,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "b98ccebe2f219dbd"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 104,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "b9b3017d62813c17"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 105,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "8a6e9afddecc4f8f"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 106,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "301a039c8ac81520"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 107,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "841fda0d2e5d1939"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 108,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "add8f629ecc28658"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 109,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "153002b31428afa4"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 110,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "6190d169a5f278c5"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 111,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "d5d43527178fc8e4"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 112,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "515da5707af7a7fa"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 113,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "f60b9982e23069d9"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 114,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "ac4400591f570853"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 115,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "b938957787977fee"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 116,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "563b265de100c145"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 117,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "24930de42a624a91"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 118,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "d019711b2f75a236"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 119,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "a731167f7a62580a"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 120,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "b73cad3cbb8472ab"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 121,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "d73836949f9257bc"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 122,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "85c3e7c7b2b39452"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 123,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "c089f74ba22bb39f"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 124,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "0180bc89607ebcb9"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 125,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "b4c8e2262157e536"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 126,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "0eebcdad809073d5"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 127,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "9006c7925f780c86"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 128,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "ab6143ca48c511c9"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 129,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "550073571cc82396"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 130,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "dbd93939f8fefd68"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 131,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "e554fbb230215d52"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 132,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "dbcf8f278d053cbf"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 133,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "057d881a67820570"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 134,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "cf119e7fe795fad8"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 135,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "dd432f36a9134003"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 136,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "aaf56f89d2bd3ce1"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 137,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "5d154033d31627fb"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 138,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "c7efba867f9fba83"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 139,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.987937",
      "config_hash": "7955e5af7cf6c303"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 140,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "f90859399f67c35e"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 141,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "3427ad5f536ad471"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 142,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "d7b9bc283b0692ba"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 143,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "517d7b1567849766"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 144,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "16cc8db8a0f88995"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 145,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "1a588594b2e4bc74"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 146,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "bfe3eaf2a051f5b6"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 147,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "242bab29918e8ce9"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 148,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "95e35e7eb15672a2"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 149,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "d5c2d40b4e285bb9"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 150,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "fdba42b8566dbee4"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 151,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "c725820001f86c91"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 152,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "ce9fd55a641ddb3f"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 153,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "46d5818ac143dbfe"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 154,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "0157dcb75437870a"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 155,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "0ae9f1cb433857d8"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 156,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "c537d3d54894d57c"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 157,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "10f6348c46f8215b"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 158,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "0e413331800bd358"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 159,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "1339e4efa0987463"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 160,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "d467993001ad82c4"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 161,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "63a8fd15c4f07ab4"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 162,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "cab86e0cc361b5eb"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 163,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "aa91284375b31d98"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 164,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "69c4494c1b8f187b"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 165,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "57bd02dc8d5ce47b"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 166,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "5524141359198620"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 167,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "8086c4fc378b7d6a"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 168,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "59efbe73a0365854"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 169,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "6b22a0258c26143b"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 170,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "7c925cfbe2a4ab5a"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 171,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "d09b28f1fbc83ade"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 172,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "973ddccf4b77b8dd"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 173,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "08a3af93855b9259"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 174,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "9cecfe9b895dc792"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 175,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "8c5936e1dc0fa726"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 176,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "a24dd5da6be6f899"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 177,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "47e6b74afd3f533b"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 178,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "9e2375a868ae7ab1"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 179,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "14289e08a1859276"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 180,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "86adcf4fd3634f7e"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 181,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "28e7c09ba7da2e77"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 182,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "a8cf19950cb5dd48"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 183,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "093a4b764aa7bab1"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 184,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "dc13739f6f6458f5"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 185,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "c3c7f7def7e13bfc"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 186,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "6e576eebbb38aa82"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 187,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "2037de729514eef6"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 188,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "079b8bd93ad654c1"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 189,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "15b4011733c03571"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 190,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "d22d62f9f155f1f3"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 191,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "0a5e0403c64910ee"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 192,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "f44fecc6ec114f64"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 193,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "241bf09c10fd3c9f"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 194,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "00a770c666b7ab9a"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 195,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "367e4acd80fcd4b0"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 196,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "d8554992a811e273"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 197,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "2735301602dc4219"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 198,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "2fb19f72d832c6fb"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 199,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "ef48ecc6664418be"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 200,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "2c9506d69326bc9b"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 201,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "32cfb073bce842d1"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 202,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "adb8edde9fcbfb2d"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 203,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "c50c68f559bedec1"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 204,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "7ce8655eb576b657"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 205,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "6ee293f178a9e80e"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 206,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "dd9bcb4d5337f9e0"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 207,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "5f637a3fd721c695"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 208,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "07166b5c746c4bd0"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 209,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "bea219f8d081c588"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 210,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "4d2fbd0e0df34898"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 211,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "4caea7f75518a71d"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 212,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "8052a04126ac36fe"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 213,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "09f04ec9823a6655"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 214,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "6dc39158a177c454"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 215,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "5fcad6b4b47e0c32"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 216,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "3a8b2bd6cd4c1741"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 217,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "769024198dbac5b2"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 218,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "612b71484f06a598"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 219,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "a16fb518f950124a"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 220,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "64ae392738d5be5d"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 221,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "4c09d4e62cba25c5"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 222,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "24011b08701f1c08"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 223,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "674395933690a5c5"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 224,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "8846afae43a6a3b8"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 225,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "1b37f45d7c074d03"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 226,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "fcb52a1957486c9e"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 227,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "52b432e309d170eb"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 228,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "ec28e081125d83d3"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 229,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "84982884ec45da63"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 230,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "6f05caa7e3f9c5f3"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 231,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "ac7f13366edd6c12"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 232,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "06116fda60834f1b"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 233,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "9ab1008f19ac4b8d"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 234,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "9e023127ee26353f"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 235,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "267618454e1bc2e8"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 236,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "98b7d970c1fa9f6e"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 237,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "78ddd95f8a9528a4"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 238,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "7db71b71360fde66"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 239,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "8f4761fd4ec74587"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 240,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "1ea397c7fa6252f2"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 241,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "a1e18588c284e414"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 242,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "0fb08c28623f65c6"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 243,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "fa1b8a33da5ad258"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 244,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.988936",
      "config_hash": "fb6841cfff1e65db"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 245,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "d35cd6c1a9e8a2b1"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 246,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "cc44ab6d4a4cb9a4"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 247,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "7e10f9583a7f3175"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 248,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "4e8af59df1a17fc1"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 249,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "9d1fd4124f21d95e"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 250,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "1e66f44179568ac3"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 251,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "c383f3465a20040f"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 252,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "5e3b5582bbf91326"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 253,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "83e6c4c6df3f8dfb"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 254,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "63bff6914cecf2f9"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 255,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "407fc47837d48bc3"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 256,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "894799d9d430c855"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 257,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "87ee43c38128acbb"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 258,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "22441b8d23683911"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 259,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "2277765872c0b4bd"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 260,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "bd573b27e50e4fe5"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 261,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "e584b10959b45de4"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 262,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "702350b3f875d60d"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 263,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "9478ed2b44e185a6"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 264,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "56d1e1fde22817df"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 265,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "f1c2f2ce8eeff722"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 266,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "cd1fccdd87b6b473"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 267,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "13da6631037ebc0e"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 268,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "a1d258ff8440835c"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 269,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "b51edb1edfd7c225"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 270,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "3fb83fc0c6e9c39c"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 271,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "80ede560f3efd979"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 272,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "c0c2a949bb360572"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 273,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "535d355219e11a33"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 274,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "c0762d354f7d5fca"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 275,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "c9ace94ddb6ee7bb"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 276,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "b990154cc2d412e8"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 277,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "ce96064ab8398181"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 278,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "6292748481db7e78"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 279,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "2a7ad955e119935b"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 280,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "51ce13aa2d206a64"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 281,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "22989e55482aa0ca"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 282,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "3930f01c72d5f5de"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 283,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "3938a4d1fcb35325"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 284,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "b4660d4c43a4aa2c"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 285,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "549e77b628fbfe14"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 286,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "a6c1cf94938536f8"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 287,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "7fb68449d5bce0cf"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 288,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "4da0fe960c18aba2"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 289,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "66083c13710ac1f4"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 290,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "53b0b84b33d19ed6"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 291,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "26baefd696ecbccd"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 292,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "446766aa3d027a9b"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 293,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "72b0f4f776b170db"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 294,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "dc95f25dbc6b11ca"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 295,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "f982b7131fc641d6"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 296,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "f1292937159cdcdf"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 297,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "9b87824fd9f5d2a9"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 298,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "1a1d0bde179d4b58"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 299,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "d6ceebde02416c6f"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 300,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "192bd178154c7626"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 301,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "51967d5ee9a7de7d"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 302,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "9e486fe1b1b14f07"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 303,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "479d545626496d2e"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 304,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "f0b6f2c6df16bc41"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 305,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "be5faa40bebd53e2"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 306,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "6e7ecafe30f06339"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 307,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "54c520c1389c014c"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 308,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "e892551b9d26da86"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 309,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "5dc2305ccb7764ff"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 310,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "f2e1a2f07797af21"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 311,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "e8f699947794db03"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 312,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "8abb4199e38e2a37"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 313,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "8511eb159c821a32"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 314,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "9b4018af776fd2b6"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 315,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "25c52f1298f18817"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 316,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "39b037b55d540cb9"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 317,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "ade06730e7180c6b"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 318,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "85d0c61227960104"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 319,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "afb848d515c1789b"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 320,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "206036731dfe1e7c"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 321,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "5ada7728dbb0eb28"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 322,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "b2debe9f0496ef6e"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 323,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "6878c31e658e3472"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 324,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "7810e4938c4553cb"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 325,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "db070588a2aa8f88"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 326,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "04718481b8759d18"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 327,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "a49eeca69d490b91"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 328,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "4ded18ddb9fe46af"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 329,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "c74c45565711f6ac"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 330,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "7d1e3f7186f47a16"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 331,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "f47a39c8db43e0ca"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 332,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "1c257698894f93d0"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 333,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "07df79df5ae8f98e"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 334,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "42bed35ea80d8814"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 335,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "9cac4b5aec5ebbd4"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 336,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "416b74ac31aea8fc"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 337,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "e8fff54b5cc4cd86"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 338,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "e5361e15ec7a5721"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 339,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "cb746a5815245e04"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 340,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "01823d0afd7a6790"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 341,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "54fbded09b6d22cc"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 342,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "0b79dd872b3f322b"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 343,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "204a4353a53d0239"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 344,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "99eb3e06da351005"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 345,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "77b3fbfbd87f59ea"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 346,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "26c0b9d05341a385"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 347,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.989936",
      "config_hash": "8213be01ab75405b"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 348,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "906aee77651f1ab4"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 349,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "93b1351bbd823e4b"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 350,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "abd6cb1d1add6f86"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 351,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "3dfac38d8c17ac95"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 352,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "b5e07296425bb2b6"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 353,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "9bc7b5877c7bdd2c"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 354,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "cf63f14aa7162fb3"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 355,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "c23b8a9d1482c503"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 356,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "574f19af47880d2c"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 357,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "dcb82d8fe04d93fa"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 358,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "802ad19ec84fbe22"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 359,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "90a365e6966f3b7a"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 360,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "a9acc51bbad9cb87"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 361,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "01e602f7fc006480"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 362,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "0d71fbb9a77ddb26"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 363,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "842b9319029ff9ea"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 364,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "1066a8a7e1646944"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 365,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "ffbfa18478f24408"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 366,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "8e89c93f7330f550"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 367,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "a0e575bf5a4a04fa"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 368,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "dfeab0cc6be004f3"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 369,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "95a7d5d2c662efc2"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 370,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "2d6ebb6e77f5de05"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 371,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "415c6f31abf9c9f8"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 372,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "44473e6651719aea"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 373,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "97ae04ac729c0079"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 374,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "2abde59afba9605f"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 375,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "696d8a30be447325"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 376,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "974434e82bd95b48"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 377,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "94f21d3acd7fc1bf"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 378,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "c7723fb691302913"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 379,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "499051b40161f5c8"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 380,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "9e1efea93818bbf5"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 381,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "a96f1b054dc724ba"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 382,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "c146c0c1386f76fd"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 383,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "dfedc91332753878"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 384,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "5ffbdf90cd880915"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 385,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "75591d63e3e845b6"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 386,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "6579f48aa3378456"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 387,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "85a723ff3cdfe68d"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 388,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "c965041ed664d3e5"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 389,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "699b7a87f731a6d0"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 390,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "56f6b967b15fadc4"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 391,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "4661a16e3b45fc6c"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 392,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "5d0d79f779353fcc"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 393,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "f37ba1e5bedc4fed"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 394,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "ed09378e1cff74e7"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 395,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "5ff75980e94190e7"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 396,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "7f19943ff8c2b918"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 397,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.064,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "1e8dc53e880b4069"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 398,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.032,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "8c960f3c150fe7a9"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 399,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.028,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "bd2554fa3b85978a"
    },
    {
      "circuit_name": "s713",
      "implementation_id": 400,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 4,
      "estimated_power_mw": 0.096,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.990936",
      "config_hash": "db66b76e8ec8543f"
    }
  ]
}