{"vcs1":{"timestamp_begin":1682284051.832005358, "rt":1.79, "ut":0.25, "st":0.13}}
{"vcselab":{"timestamp_begin":1682284053.688217212, "rt":1.73, "ut":0.21, "st":0.24}}
{"link":{"timestamp_begin":1682284055.475683464, "rt":2.43, "ut":0.07, "st":1.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682284051.544696435}
{"VCS_COMP_START_TIME": 1682284051.544696435}
{"VCS_COMP_END_TIME": 1682284058.968470542}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341180}}
{"stitch_vcselab": {"peak_mem": 239064}}
