{
  "messages" : [
    "Start of IO Analysis",
    "  Get Ports",
    "    Detect input port \\clk0 (index=0, width=1, offset=0)",
    "    Detect input port \\clk1 (index=0, width=1, offset=0)",
    "    Detect input port \\clk2 (index=0, width=1, offset=0)",
    "    Detect output port \\clk_out (index=0, width=1, offset=0)",
    "    Detect output port \\delay_tap (index=0, width=6, offset=0)",
    "    Detect output port \\delay_tap (index=1, width=6, offset=0)",
    "    Detect output port \\delay_tap (index=2, width=6, offset=0)",
    "    Detect output port \\delay_tap (index=3, width=6, offset=0)",
    "    Detect output port \\delay_tap (index=4, width=6, offset=0)",
    "    Detect output port \\delay_tap (index=5, width=6, offset=0)",
    "    Detect input port \\din (index=0, width=1, offset=0)",
    "    Detect input port \\din_clk2 (index=0, width=1, offset=0)",
    "    Detect input port \\din_n (index=0, width=1, offset=0)",
    "    Detect input port \\din_p (index=0, width=1, offset=0)",
    "    Detect input port \\din_serdes (index=0, width=1, offset=0)",
    "    Detect output port \\dout (index=0, width=1, offset=0)",
    "    Detect output port \\dout_clk2 (index=0, width=1, offset=0)",
    "    Detect output port \\dout_n (index=0, width=1, offset=0)",
    "    Detect output port \\dout_osc_n (index=0, width=1, offset=0)",
    "    Detect output port \\dout_osc_p (index=0, width=1, offset=0)",
    "    Detect output port \\dout_p (index=0, width=1, offset=0)",
    "    Detect output port \\dout_serdes (index=0, width=1, offset=0)",
    "    Detect input port \\enable (index=0, width=1, offset=0)",
    "    Detect input port \\reset (index=0, width=1, offset=0)",
    "  Get Port/Standalone Primitives",
    "    Get important connection of cell \\I_BUF $iopadmap$top.clk0",
    "      Cell port \\I is connected to input port \\clk0",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$top.clk1",
    "      Cell port \\I is connected to input port \\clk1",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$top.clk2",
    "      Cell port \\I is connected to input port \\clk2",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\O_BUF $iopadmap$top.clk_out",
    "      Cell port \\O is connected to output port \\clk_out",
    "    Get important connection of cell \\O_BUF $iopadmap$top.delay_tap",
    "      Cell port \\O is connected to output port \\delay_tap[0]",
    "    Get important connection of cell \\O_BUF $iopadmap$top.delay_tap_1",
    "      Cell port \\O is connected to output port \\delay_tap[1]",
    "    Get important connection of cell \\O_BUF $iopadmap$top.delay_tap_2",
    "      Cell port \\O is connected to output port \\delay_tap[2]",
    "    Get important connection of cell \\O_BUF $iopadmap$top.delay_tap_3",
    "      Cell port \\O is connected to output port \\delay_tap[3]",
    "    Get important connection of cell \\O_BUF $iopadmap$top.delay_tap_4",
    "      Cell port \\O is connected to output port \\delay_tap[4]",
    "    Get important connection of cell \\O_BUF $iopadmap$top.delay_tap_5",
    "      Cell port \\O is connected to output port \\delay_tap[5]",
    "    Get important connection of cell \\I_BUF $iopadmap$top.din",
    "      Cell port \\I is connected to input port \\din",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$top.din_clk2",
    "      Cell port \\I is connected to input port \\din_clk2",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$top.din_serdes",
    "      Cell port \\I is connected to input port \\din_serdes",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\O_BUF $iopadmap$top.dout",
    "      Cell port \\O is connected to output port \\dout",
    "    Get important connection of cell \\O_BUF $iopadmap$top.dout_clk2",
    "      Cell port \\O is connected to output port \\dout_clk2",
    "    Get important connection of cell \\O_BUF $iopadmap$top.dout_serdes",
    "      Cell port \\O is connected to output port \\dout_serdes",
    "    Get important connection of cell \\I_BUF $iopadmap$top.enable",
    "      Cell port \\I is connected to input port \\enable",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\I_BUF $iopadmap$top.reset",
    "      Cell port \\I is connected to input port \\reset",
    "        Parameter \\WEAK_KEEPER: \"NONE\"",
    "    Get important connection of cell \\BOOT_CLOCK \\boot_clock",
    "    Get important connection of cell \\I_BUF_DS \\i_buf_ds",
    "      Cell port \\I_N is connected to input port \\din_n",
    "      Cell port \\I_P is connected to input port \\din_p",
    "    Get important connection of cell \\O_BUF_DS \\o_buf_ds",
    "      Cell port \\O_N is connected to output port \\dout_n",
    "      Cell port \\O_P is connected to output port \\dout_p",
    "    Get important connection of cell \\O_BUF_DS \\o_buf_ds_osc",
    "      Cell port \\O_N is connected to output port \\dout_osc_n",
    "      Cell port \\O_P is connected to output port \\dout_osc_p",
    "  Trace \\I_BUF --> \\CLK_BUF",
    "    Try \\I_BUF $iopadmap$top.clk0 out connection: $iopadmap$clk0 -> $auto$clkbufmap.cc:284:execute$458",
    "      Connected $auto$clkbufmap.cc:284:execute$458",
    "    Try \\I_BUF $iopadmap$top.clk1 out connection: $iopadmap$clk1 -> \\clk_buf",
    "      Connected \\clk_buf",
    "    Try \\I_BUF $iopadmap$top.clk2 out connection: $iopadmap$clk2 -> $auto$clkbufmap.cc:284:execute$463",
    "      Connected $auto$clkbufmap.cc:284:execute$463",
    "  Trace \\I_BUF_DS --> \\CLK_BUF",
    "  Trace \\CLK_BUF --> \\PLL",
    "    Try \\CLK_BUF \\clk_buf out connection: \\clk1_buf -> \\pll",
    "      Connected \\pll",
    "        Parameter \\PLL_DIV: 1",
    "        Parameter \\PLL_MULT: 16",
    "        Parameter \\PLL_POST_DIV: 34",
    "  Trace \\BOOT_CLOCK --> \\PLL",
    "    Try \\BOOT_CLOCK \\boot_clock out connection: \\osc -> \\pll_osc",
    "      Connected \\pll_osc",
    "        Parameter \\DIVIDE_CLK_IN_BY_2: \"TRUE\"",
    "        Parameter \\PLL_DIV: 1",
    "        Parameter \\PLL_MULT: 16",
    "        Parameter \\PLL_POST_DIV: 34",
    "  Trace \\I_BUF --> \\I_DELAY",
    "    Try \\I_BUF $iopadmap$top.din out connection: $iopadmap$din -> \\i_delay",
    "      Connected \\i_delay",
    "        Parameter \\DELAY: 50",
    "  Trace \\I_BUF --> \\I_DDR",
    "  Trace \\I_BUF --> \\I_SERDES",
    "    Try \\I_BUF $iopadmap$top.din_serdes out connection: $iopadmap$din_serdes -> \\i_serdes",
    "      Connected \\i_serdes",
    "        Parameter \\DATA_RATE: \"SDR\"",
    "        Parameter \\DPA_MODE: \"DPA\"",
    "        Parameter \\WIDTH: 8",
    "  Trace \\I_BUF_DS --> \\I_DELAY",
    "  Trace \\I_BUF_DS --> \\I_DDR",
    "    Try \\I_BUF_DS \\i_buf_ds out connection: \\i_ddr_d -> \\i_ddr",
    "      Connected \\i_ddr",
    "  Trace \\I_BUF_DS --> \\I_SERDES",
    "  Trace \\I_DELAY --> \\I_DDR",
    "  Trace \\I_DELAY --> \\I_SERDES",
    "  Trace \\O_BUF --> \\O_DELAY",
    "    Try \\O_BUF $iopadmap$top.dout out connection: $iopadmap$dout -> \\o_delay",
    "      Connected \\o_delay",
    "        Parameter \\DELAY: 60",
    "  Trace \\O_BUF --> \\O_DDR",
    "  Trace \\O_BUF --> \\O_SERDES",
    "    Try \\O_BUF $iopadmap$top.dout_serdes out connection: $iopadmap$dout_serdes -> \\o_serdes",
    "      Connected \\o_serdes",
    "        Parameter \\DATA_RATE: \"DDR\"",
    "        Parameter \\WIDTH: 8",
    "  Trace \\O_BUFT --> \\O_DELAY",
    "  Trace \\O_BUFT --> \\O_DDR",
    "  Trace \\O_BUFT --> \\O_SERDES",
    "  Trace \\O_BUF_DS --> \\O_DELAY",
    "  Trace \\O_BUF_DS --> \\O_DDR",
    "    Try \\O_BUF_DS \\o_buf_ds out connection: \\o_buf_ds_i -> \\o_ddr",
    "      Connected \\o_ddr",
    "    Try \\O_BUF_DS \\o_buf_ds_osc out connection: \\o_buf_ds_i_osc -> \\o_ddr_osc",
    "      Connected \\o_ddr_osc",
    "  Trace \\O_BUF_DS --> \\O_SERDES",
    "  Trace \\O_BUFT_DS --> \\O_DELAY",
    "  Trace \\O_BUFT_DS --> \\O_DDR",
    "  Trace \\O_BUFT_DS --> \\O_SERDES",
    "  Trace \\O_DELAY --> \\O_DDR",
    "  Trace \\O_DELAY --> \\O_SERDES",
    "  Trace \\O_BUF --> \\O_SERDES_CLK",
    "    Try \\O_BUF $iopadmap$top.clk_out out connection: $iopadmap$clk_out -> \\o_serdes_clk",
    "      Connected \\o_serdes_clk",
    "        Parameter \\CLOCK_PHASE: 270",
    "        Parameter \\DATA_RATE: \"SDR\"",
    "  Trace \\O_BUFT --> \\O_SERDES_CLK",
    "  Trace \\O_BUF_DS --> \\O_SERDES_CLK",
    "  Trace \\O_BUFT_DS --> \\O_SERDES_CLK",
    "  Trace fabric clock buffer",
    "    Detect fabric clock buffer",
    "      \\I : $auto$clkbufmap.cc:285:execute$462",
    "      \\O : \\clk0_div",
    "  Trace gearbox clock source",
    "    \\I_DELAY \\i_delay port \\CLK_IN: $auto$clkbufmap.cc:317:execute$460",
    "      Connected to \\CLK_BUF $auto$clkbufmap.cc:284:execute$458 port \\O",
    "    \\I_SERDES \\i_serdes port \\PLL_CLK: \\pll_clk",
    "      Connected to \\PLL \\pll port \\CLK_OUT",
    "    \\I_DDR \\i_ddr port \\C: \\pll_clk",
    "      Connected to \\PLL \\pll port \\CLK_OUT",
    "    \\O_DELAY \\o_delay port \\CLK_IN: \\clk1_buf",
    "      Connected to \\CLK_BUF \\clk_buf port \\O",
    "    \\O_SERDES \\o_serdes port \\PLL_CLK: \\pll_clk",
    "      Connected to \\PLL \\pll port \\CLK_OUT",
    "    \\O_SERDES_CLK \\o_serdes_clk port \\PLL_CLK: \\pll_clk",
    "      Connected to \\PLL \\pll port \\CLK_OUT",
    "  Trace Fabric Clock",
    "    Module \\CLK_BUF $auto$clkbufmap.cc:284:execute$458: clock port \\O, net $auto$clkbufmap.cc:317:execute$460",
    "      Connected to cell \\DFFRE $abc$205$auto$blifparse.cc:377:parse_blif$206",
    "        Which is not a IO primitive. Send to fabric",
    "    Module \\CLK_BUF \\clk_buf: clock port \\O, net \\clk1_buf",
    "      Connected to cell \\O_DELAY \\o_delay",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Connected to cell \\PLL \\pll",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "    Module \\PLL \\pll: clock port \\CLK_OUT, net \\pll_clk",
    "      Connected to cell \\I_DDR \\i_ddr",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Connected to cell \\I_SERDES \\i_serdes",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "      Connected to cell \\O_DDR \\o_ddr",
    "        Which is a primitive",
    "        This is core_clk. Send to fabric",
    "    Module \\PLL \\pll: clock port \\CLK_OUT_DIV4, net $delete_wire$487",
    "    Module \\CLK_BUF $auto$clkbufmap.cc:284:execute$463: clock port \\O, net $auto$clkbufmap.cc:317:execute$465",
    "      Connected to cell \\DFFRE $abc$209$auto$blifparse.cc:377:parse_blif$210",
    "        Which is not a IO primitive. Send to fabric",
    "    Module \\BOOT_CLOCK \\boot_clock: clock port \\O, net \\osc",
    "      Connected to cell \\PLL \\pll_osc",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "    Module \\PLL \\pll_osc: clock port \\CLK_OUT, net \\osc_pll",
    "      Connected to cell \\O_DDR \\o_ddr_osc",
    "        Which is a primitive",
    "        This is core_clk. Send to fabric",
    "    Module \\FCLK_BUF $auto$clkbufmap.cc:282:execute$461: clock port \\O, net \\clk0_div",
    "      Connected to cell \\DFFRE $abc$201$auto$blifparse.cc:377:parse_blif$202",
    "        Which is not a IO primitive. Send to fabric",
    "  Summary",
    "        |---------------------------------------------------------------------------------------------------|",
    "        |                 ***********************************************************                       |",
    "    IN  |            clk0 * I_BUF |-> CLK_BUF                                       *                       |",
    "    IN  |            clk1 * I_BUF |-> CLK_BUF |-> PLL                               *                       |",
    "    IN  |            clk2 * I_BUF |-> CLK_BUF                                       *                       |",
    "    OUT |                 *                                  O_SERDES_CLK |-> O_BUF * clk_out               |",
    "    OUT |                 *                                                   O_BUF * delay_tap[0]          |",
    "    OUT |                 *                                                   O_BUF * delay_tap[1]          |",
    "    OUT |                 *                                                   O_BUF * delay_tap[2]          |",
    "    OUT |                 *                                                   O_BUF * delay_tap[3]          |",
    "    OUT |                 *                                                   O_BUF * delay_tap[4]          |",
    "    OUT |                 *                                                   O_BUF * delay_tap[5]          |",
    "    IN  |             din * I_BUF |-> I_DELAY                                       *                       |",
    "    IN  |        din_clk2 * I_BUF                                                   *                       |",
    "    IN  |      din_serdes * I_BUF |-> I_SERDES                                      *                       |",
    "    OUT |                 *                                       O_DELAY |-> O_BUF * dout                  |",
    "    OUT |                 *                                                   O_BUF * dout_clk2             |",
    "    OUT |                 *                                      O_SERDES |-> O_BUF * dout_serdes           |",
    "    IN  |          enable * I_BUF                                                   *                       |",
    "    IN  |           reset * I_BUF                                                   *                       |",
    "    IN  |    BOOT_CLOCK#0 * BOOT_CLOCK |-> PLL                                      *                       |",
    "    IN  |     din_n+din_p * I_BUF_DS |-> I_DDR                                      *                       |",
    "    OUT |                 *                                      O_DDR |-> O_BUF_DS * dout_n+dout_p         |",
    "    OUT |                 *                                      O_DDR |-> O_BUF_DS * dout_osc_n+dout_osc_p |",
    "    IN  | FABRIC_CLKBUF#0 * FCLK_BUF                                                *                       |",
    "        |                 ***********************************************************                       |",
    "        |---------------------------------------------------------------------------------------------------|",
    "  Final checking is good",
    "  Assign location HR_2_26_13P (and properties) to Port delay_tap[3]",
    "  Assign location HP_2_23_11N (and properties) to Port dout_osc_n",
    "  Assign location HR_2_4_2P (and properties) to Port clk_out",
    "  Assign location HP_1_8_4P (and properties) to Port dout_p",
    "  Assign location HR_5_0_0P (and properties) to Port din_clk2",
    "  Assign location HR_5_CC_38_19P (and properties) to Port clk2",
    "  Assign location HR_2_20_10P (and properties) to Port delay_tap[0]",
    "  Assign location HR_2_2_1P (and properties) to Port dout_serdes",
    "  Assign location HP_1_9_4N (and properties) to Port dout_n",
    "  Assign location HR_2_22_11P (and properties) to Port delay_tap[1]",
    "  Assign location HR_2_0_0P (and properties) to Port din_serdes",
    "  Assign location HP_2_22_11P (and properties) to Port dout_osc_p",
    "  Assign location HP_2_20_10P (and properties) to Port dout",
    "  Assign location HP_1_0_0P (and properties) to Port reset",
    "  Assign location HR_2_30_15P (and properties) to Port delay_tap[5]",
    "  Assign location HR_1_CC_18_9P (and properties) to Port clk0",
    "  Assign location HP_1_4_2P (and properties) to Port din_p",
    "  Assign location HR_2_28_14P (and properties) to Port delay_tap[4]",
    "  Assign location HR_2_24_12P (and properties) to Port delay_tap[2]",
    "  Assign location HP_1_CC_18_9P (and properties) to Port clk1",
    "  Assign location HP_1_20_10P (and properties) to Port din",
    "  Assign location HR_5_2_1P (and properties) to Port dout_clk2",
    "  Assign location HP_1_5_2N (and properties) to Port din_n",
    "  Cross-check instances vs wrapped-instances",
    "  Generate SDC",
    "    Determine data signals",
    "      Data signal from object delay_tap[0]",
    "        Module=O_BUF Linked-object=delay_tap[0] Port=I Net=$auto$rs_design_edit.cc:606:add_wire_btw_prims$514 - Found",
    "      Data signal from object delay_tap[1]",
    "        Module=O_BUF Linked-object=delay_tap[1] Port=I Net=$auto$rs_design_edit.cc:606:add_wire_btw_prims$515 - Found",
    "      Data signal from object delay_tap[2]",
    "        Module=O_BUF Linked-object=delay_tap[2] Port=I Net=$auto$rs_design_edit.cc:606:add_wire_btw_prims$516 - Found",
    "      Data signal from object delay_tap[3]",
    "        Module=O_BUF Linked-object=delay_tap[3] Port=I Net=$auto$rs_design_edit.cc:606:add_wire_btw_prims$517 - Found",
    "      Data signal from object delay_tap[4]",
    "        Module=O_BUF Linked-object=delay_tap[4] Port=I Net=$auto$rs_design_edit.cc:606:add_wire_btw_prims$518 - Found",
    "      Data signal from object delay_tap[5]",
    "        Module=O_BUF Linked-object=delay_tap[5] Port=I Net=$auto$rs_design_edit.cc:606:add_wire_btw_prims$519 - Found",
    "      Data signal from object din",
    "        Module=I_DELAY Linked-object=din Port=O Net=din_delay - Found",
    "      Data signal from object din_clk2",
    "        Module=I_BUF Linked-object=din_clk2 Port=O Net=$iopadmap$din_clk2 - Found",
    "      Data signal from object din_p",
    "        Module=I_DDR Linked-object=din_n+din_p Port=Q Net=o_ddr_d[0] - Found",
    "        Module=I_DDR Linked-object=din_n+din_p Port=Q Net=o_ddr_d[1] - Found",
    "      Data signal from object din_serdes",
    "        Module=I_SERDES Linked-object=din_serdes Port=Q Net=serdes_data[0] - Found",
    "        Module=I_SERDES Linked-object=din_serdes Port=Q Net=serdes_data[1] - Found",
    "        Module=I_SERDES Linked-object=din_serdes Port=Q Net=serdes_data[2] - Found",
    "        Module=I_SERDES Linked-object=din_serdes Port=Q Net=serdes_data[3] - Found",
    "        Module=I_SERDES Linked-object=din_serdes Port=Q Net=serdes_data[4] - Found",
    "        Module=I_SERDES Linked-object=din_serdes Port=Q Net=serdes_data[5] - Found",
    "        Module=I_SERDES Linked-object=din_serdes Port=Q Net=serdes_data[6] - Found",
    "        Module=I_SERDES Linked-object=din_serdes Port=Q Net=serdes_data[7] - Found",
    "      Data signal from object dout",
    "        Module=O_DELAY Linked-object=dout Port=I Net=dout_pre_delay - Found",
    "      Data signal from object dout_clk2",
    "        Module=O_BUF Linked-object=dout_clk2 Port=I Net=$iopadmap$dout_clk2 - Found",
    "      Data signal from object dout_osc_p",
    "        Module=O_DDR Linked-object=dout_osc_n+dout_osc_p Port=D Net=$auto$rs_design_edit.cc:606:add_wire_btw_prims$524 - Found",
    "        Module=O_DDR Linked-object=dout_osc_n+dout_osc_p Port=D Net=$auto$rs_design_edit.cc:606:add_wire_btw_prims$525 - Found",
    "      Data signal from object dout_p",
    "        Module=O_DDR Linked-object=dout_n+dout_p Port=D Net=$auto$rs_design_edit.cc:606:add_wire_btw_prims$520 - Found",
    "        Module=O_DDR Linked-object=dout_n+dout_p Port=D Net=$auto$rs_design_edit.cc:606:add_wire_btw_prims$521 - Found",
    "      Data signal from object dout_serdes",
    "        Module=O_SERDES Linked-object=dout_serdes Port=D Net=$auto$rs_design_edit.cc:606:add_wire_btw_prims$528 - Found",
    "        Module=O_SERDES Linked-object=dout_serdes Port=D Net=$auto$rs_design_edit.cc:606:add_wire_btw_prims$529 - Found",
    "        Module=O_SERDES Linked-object=dout_serdes Port=D Net=$auto$rs_design_edit.cc:606:add_wire_btw_prims$530 - Found",
    "        Module=O_SERDES Linked-object=dout_serdes Port=D Net=$auto$rs_design_edit.cc:606:add_wire_btw_prims$531 - Found",
    "        Module=O_SERDES Linked-object=dout_serdes Port=D Net=$auto$rs_design_edit.cc:606:add_wire_btw_prims$532 - Found",
    "        Module=O_SERDES Linked-object=dout_serdes Port=D Net=$auto$rs_design_edit.cc:606:add_wire_btw_prims$533 - Found",
    "        Module=O_SERDES Linked-object=dout_serdes Port=D Net=$auto$rs_design_edit.cc:606:add_wire_btw_prims$534 - Found",
    "        Module=O_SERDES Linked-object=dout_serdes Port=D Net=$auto$rs_design_edit.cc:606:add_wire_btw_prims$535 - Found",
    "      Data signal from object reset",
    "        Module=I_BUF Linked-object=reset Port=O Net=$iopadmap$reset - Found",
    "    Determine internal control signals",
    "      Module=I_BUF LinkedObject=clk0 Location=HR_1_CC_18_9P Port=EN Signal=in:f2g_in_en_{X}",
    "      Module=I_BUF LinkedObject=clk1 Location=HP_1_CC_18_9P Port=EN Signal=in:f2g_in_en_{X}",
    "      Module=PLL LinkedObject=clk1 Location=HP_1_CC_18_9P Port=LOCK Signal=out:TO_BE_DETERMINED",
    "        Unable to find linked-object clk1 wrapped-instance port LOCK",
    "      Module=PLL LinkedObject=clk1 Location=HP_1_CC_18_9P Port=PLL_EN Signal=in:TO_BE_DETERMINED",
    "      Module=I_BUF LinkedObject=clk2 Location=HR_5_CC_38_19P Port=EN Signal=in:f2g_in_en_{X}",
    "      Module=O_SERDES_CLK LinkedObject=clk_out Location=HR_2_4_2P Port=CLK_EN Signal=in:TO_BE_DETERMINED",
    "      Module=O_SERDES_CLK LinkedObject=clk_out Location=HR_2_4_2P Port=PLL_LOCK Signal=in:TO_BE_DETERMINED",
    "        Unable to find linked-object clk_out wrapped-instance port PLL_LOCK",
    "      Module=I_BUF LinkedObject=din Location=HP_1_20_10P Port=EN Signal=in:f2g_in_en_{X}",
    "      Module=I_DELAY LinkedObject=din Location=HP_1_20_10P Port=DLY_ADJ Signal=in:f2g_trx_dly_adj",
    "      Module=I_DELAY LinkedObject=din Location=HP_1_20_10P Port=DLY_INCDEC Signal=in:f2g_trx_dly_inc",
    "      Module=I_DELAY LinkedObject=din Location=HP_1_20_10P Port=DLY_LOAD Signal=in:f2g_trx_dly_ld",
    "      Module=I_DELAY LinkedObject=din Location=HP_1_20_10P Port=DLY_TAP_VALUE Signal=out:g2f_trx_dly_tap",
    "      Module=I_BUF LinkedObject=din_clk2 Location=HR_5_0_0P Port=EN Signal=in:f2g_in_en_{X}",
    "      Module=I_BUF LinkedObject=din_serdes Location=HR_2_0_0P Port=EN Signal=in:f2g_in_en_{X}",
    "      Module=I_SERDES LinkedObject=din_serdes Location=HR_2_0_0P Port=BITSLIP_ADJ Signal=in:TO_BE_DETERMINED",
    "      Module=I_SERDES LinkedObject=din_serdes Location=HR_2_0_0P Port=DATA_VALID Signal=out:TO_BE_DETERMINED",
    "        Unable to find linked-object din_serdes wrapped-instance port DATA_VALID",
    "      Module=I_SERDES LinkedObject=din_serdes Location=HR_2_0_0P Port=DPA_ERROR Signal=out:TO_BE_DETERMINED",
    "        Unable to find linked-object din_serdes wrapped-instance port DPA_ERROR",
    "      Module=I_SERDES LinkedObject=din_serdes Location=HR_2_0_0P Port=DPA_LOCK Signal=out:TO_BE_DETERMINED",
    "        Unable to find linked-object din_serdes wrapped-instance port DPA_LOCK",
    "      Module=I_SERDES LinkedObject=din_serdes Location=HR_2_0_0P Port=EN Signal=in:TO_BE_DETERMINED",
    "      Module=I_SERDES LinkedObject=din_serdes Location=HR_2_0_0P Port=PLL_LOCK Signal=in:TO_BE_DETERMINED",
    "        Unable to find linked-object din_serdes wrapped-instance port PLL_LOCK",
    "      Module=I_SERDES LinkedObject=din_serdes Location=HR_2_0_0P Port=RX_RST Signal=in:TO_BE_DETERMINED",
    "      Module=O_DELAY LinkedObject=dout Location=HP_2_20_10P Port=DLY_ADJ Signal=in:f2g_trx_dly_adj",
    "      Module=O_DELAY LinkedObject=dout Location=HP_2_20_10P Port=DLY_INCDEC Signal=in:f2g_trx_dly_inc",
    "      Module=O_DELAY LinkedObject=dout Location=HP_2_20_10P Port=DLY_LOAD Signal=in:f2g_trx_dly_ld",
    "      Module=O_DELAY LinkedObject=dout Location=HP_2_20_10P Port=DLY_TAP_VALUE Signal=out:g2f_trx_dly_tap",
    "        Unable to find linked-object dout wrapped-instance port DLY_TAP_VALUE",
    "      Module=O_SERDES LinkedObject=dout_serdes Location=HR_2_2_1P Port=CHANNEL_BOND_SYNC_IN Signal=in:TO_BE_DETERMINED",
    "        Unable to find linked-object dout_serdes wrapped-instance port CHANNEL_BOND_SYNC_IN",
    "      Module=O_SERDES LinkedObject=dout_serdes Location=HR_2_2_1P Port=CHANNEL_BOND_SYNC_OUT Signal=out:TO_BE_DETERMINED",
    "        Unable to find linked-object dout_serdes wrapped-instance port CHANNEL_BOND_SYNC_OUT",
    "      Module=O_SERDES LinkedObject=dout_serdes Location=HR_2_2_1P Port=LOAD_WORD Signal=in:TO_BE_DETERMINED",
    "      Module=O_SERDES LinkedObject=dout_serdes Location=HR_2_2_1P Port=OE_IN Signal=in:TO_BE_DETERMINED",
    "      Module=O_SERDES LinkedObject=dout_serdes Location=HR_2_2_1P Port=OE_OUT Signal=out:TO_BE_DETERMINED",
    "        Unable to find linked-object dout_serdes wrapped-instance port OE_OUT",
    "      Module=O_SERDES LinkedObject=dout_serdes Location=HR_2_2_1P Port=PLL_LOCK Signal=in:TO_BE_DETERMINED",
    "        Unable to find linked-object dout_serdes wrapped-instance port PLL_LOCK",
    "      Module=O_SERDES LinkedObject=dout_serdes Location=HR_2_2_1P Port=RST Signal=in:TO_BE_DETERMINED",
    "      Module=I_BUF LinkedObject=enable Location= Port=EN Signal=in:f2g_in_en_{X}",
    "        Pin location is not assigned",
    "      Module=I_BUF LinkedObject=reset Location=HP_1_0_0P Port=EN Signal=in:f2g_in_en_{X}",
    "      Module=PLL LinkedObject=BOOT_CLOCK#0 Location= Port=LOCK Signal=out:TO_BE_DETERMINED",
    "        Pin location is not assigned",
    "      Module=PLL LinkedObject=BOOT_CLOCK#0 Location= Port=PLL_EN Signal=in:TO_BE_DETERMINED",
    "        Pin location is not assigned",
    "      Module=I_BUF_DS LinkedObject=din_n+din_p Location=HP_1_4_2P Port=EN Signal=in:f2g_in_en_{X}",
    "      Module=I_DDR LinkedObject=din_n+din_p Location=HP_1_5_2N Port=E Signal=in:TO_BE_DETERMINED",
    "        Fail to trace fabric module connection: $flatten$auto$rs_design_edit.cc:1139:execute$556.$iopadmap$enable",
    "      Module=I_DDR LinkedObject=din_n+din_p Location=HP_1_5_2N Port=R Signal=in:TO_BE_DETERMINED",
    "        Fail to trace fabric module connection: $flatten$auto$rs_design_edit.cc:1139:execute$556.$iopadmap$reset",
    "      Module=O_DDR LinkedObject=dout_n+dout_p Location=HP_1_9_4N Port=E Signal=in:TO_BE_DETERMINED",
    "      Module=O_DDR LinkedObject=dout_n+dout_p Location=HP_1_9_4N Port=R Signal=in:TO_BE_DETERMINED",
    "      Module=O_DDR LinkedObject=dout_osc_n+dout_osc_p Location=HP_2_23_11N Port=E Signal=in:TO_BE_DETERMINED",
    "      Module=O_DDR LinkedObject=dout_osc_n+dout_osc_p Location=HP_2_23_11N Port=R Signal=in:TO_BE_DETERMINED",
    "End of IO Analysis"
  ],
  "instances" : [
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.clk0",
      "linked_object" : "clk0",
      "linked_objects" : {
        "clk0" : {
          "location" : "HR_1_CC_18_9P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "clk0",
        "O" : "$iopadmap$clk0"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "CLK_BUF"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "CLK_BUF",
      "name" : "$auto$clkbufmap.cc:284:execute$458",
      "linked_object" : "clk0",
      "linked_objects" : {
        "clk0" : {
          "location" : "HR_1_CC_18_9P",
          "properties" : {
            "ROUTE_TO_FABRIC_CLK" : "0"
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$clk0",
        "O" : "$auto$clkbufmap.cc:317:execute$460"
      },
      "parameters" : {
        "ROUTE_TO_FABRIC_CLK" : "0"
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
        "O" : [
          "i_delay"
        ]
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.clk1",
      "linked_object" : "clk1",
      "linked_objects" : {
        "clk1" : {
          "location" : "HP_1_CC_18_9P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "clk1",
        "O" : "$iopadmap$clk1"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "CLK_BUF"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "CLK_BUF",
      "name" : "clk_buf",
      "linked_object" : "clk1",
      "linked_objects" : {
        "clk1" : {
          "location" : "HP_1_CC_18_9P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$clk1",
        "O" : "clk1_buf"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
        "PLL"
      ],
      "route_clock_to" : {
        "O" : [
          "o_delay"
        ]
      },
      "errors" : [
      ]
    },
    {
      "module" : "PLL",
      "name" : "pll",
      "linked_object" : "clk1",
      "linked_objects" : {
        "clk1" : {
          "location" : "HP_1_CC_18_9P",
          "properties" : {
            "OUT0_ROUTE_TO_FABRIC_CLK" : "1"
          }
        }
      },
      "connectivity" : {
        "CLK_IN" : "clk1_buf",
        "CLK_OUT" : "pll_clk",
        "CLK_OUT_DIV4" : "$delete_wire$487"
      },
      "parameters" : {
        "OUT0_ROUTE_TO_FABRIC_CLK" : "1",
        "PLL_DIV" : "1",
        "PLL_MULT" : "16",
        "PLL_POST_DIV" : "34"
      },
      "pre_primitive" : "CLK_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
        "CLK_OUT" : [
          "i_serdes",
          "i_ddr",
          "o_serdes",
          "o_serdes_clk"
        ]
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.clk2",
      "linked_object" : "clk2",
      "linked_objects" : {
        "clk2" : {
          "location" : "HR_5_CC_38_19P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "clk2",
        "O" : "$iopadmap$clk2"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "CLK_BUF"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "CLK_BUF",
      "name" : "$auto$clkbufmap.cc:284:execute$463",
      "linked_object" : "clk2",
      "linked_objects" : {
        "clk2" : {
          "location" : "HR_5_CC_38_19P",
          "properties" : {
            "ROUTE_TO_FABRIC_CLK" : "2"
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$clk2",
        "O" : "$auto$clkbufmap.cc:317:execute$465"
      },
      "parameters" : {
        "ROUTE_TO_FABRIC_CLK" : "2"
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.clk_out",
      "linked_object" : "clk_out",
      "linked_objects" : {
        "clk_out" : {
          "location" : "HR_2_4_2P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$clk_out",
        "O" : "clk_out"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "O_SERDES_CLK"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_SERDES_CLK",
      "name" : "o_serdes_clk",
      "linked_object" : "clk_out",
      "linked_objects" : {
        "clk_out" : {
          "location" : "HR_2_4_2P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "OUTPUT_CLK" : "$iopadmap$clk_out",
        "PLL_CLK" : "pll_clk"
      },
      "parameters" : {
        "CLOCK_PHASE" : "270",
        "DATA_RATE" : "SDR"
      },
      "pre_primitive" : "O_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.delay_tap",
      "linked_object" : "delay_tap[0]",
      "linked_objects" : {
        "delay_tap[0]" : {
          "location" : "HR_2_20_10P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$delay_tap[0]",
        "O" : "delay_tap[0]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.delay_tap_1",
      "linked_object" : "delay_tap[1]",
      "linked_objects" : {
        "delay_tap[1]" : {
          "location" : "HR_2_22_11P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$delay_tap[1]",
        "O" : "delay_tap[1]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.delay_tap_2",
      "linked_object" : "delay_tap[2]",
      "linked_objects" : {
        "delay_tap[2]" : {
          "location" : "HR_2_24_12P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$delay_tap[2]",
        "O" : "delay_tap[2]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.delay_tap_3",
      "linked_object" : "delay_tap[3]",
      "linked_objects" : {
        "delay_tap[3]" : {
          "location" : "HR_2_26_13P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$delay_tap[3]",
        "O" : "delay_tap[3]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.delay_tap_4",
      "linked_object" : "delay_tap[4]",
      "linked_objects" : {
        "delay_tap[4]" : {
          "location" : "HR_2_28_14P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$delay_tap[4]",
        "O" : "delay_tap[4]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.delay_tap_5",
      "linked_object" : "delay_tap[5]",
      "linked_objects" : {
        "delay_tap[5]" : {
          "location" : "HR_2_30_15P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$delay_tap[5]",
        "O" : "delay_tap[5]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.din",
      "linked_object" : "din",
      "linked_objects" : {
        "din" : {
          "location" : "HP_1_20_10P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "din",
        "O" : "$iopadmap$din"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DELAY"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_DELAY",
      "name" : "i_delay",
      "linked_object" : "din",
      "linked_objects" : {
        "din" : {
          "location" : "HP_1_20_10P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "CLK_IN" : "$auto$clkbufmap.cc:317:execute$460",
        "I" : "$iopadmap$din",
        "O" : "din_delay"
      },
      "parameters" : {
        "DELAY" : "50"
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.din_clk2",
      "linked_object" : "din_clk2",
      "linked_objects" : {
        "din_clk2" : {
          "location" : "HR_5_0_0P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "din_clk2",
        "O" : "$iopadmap$din_clk2"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.din_serdes",
      "linked_object" : "din_serdes",
      "linked_objects" : {
        "din_serdes" : {
          "location" : "HR_2_0_0P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "din_serdes",
        "O" : "$iopadmap$din_serdes"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_SERDES"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_SERDES",
      "name" : "i_serdes",
      "linked_object" : "din_serdes",
      "linked_objects" : {
        "din_serdes" : {
          "location" : "HR_2_0_0P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "CLK_IN" : "1'1",
        "D" : "$iopadmap$din_serdes",
        "PLL_CLK" : "pll_clk"
      },
      "parameters" : {
        "DATA_RATE" : "SDR",
        "DPA_MODE" : "DPA",
        "WIDTH" : "8"
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.dout",
      "linked_object" : "dout",
      "linked_objects" : {
        "dout" : {
          "location" : "HP_2_20_10P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$dout",
        "O" : "dout"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "O_DELAY"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_DELAY",
      "name" : "o_delay",
      "linked_object" : "dout",
      "linked_objects" : {
        "dout" : {
          "location" : "HP_2_20_10P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "CLK_IN" : "clk1_buf",
        "I" : "dout_pre_delay",
        "O" : "$iopadmap$dout"
      },
      "parameters" : {
        "DELAY" : "60"
      },
      "pre_primitive" : "O_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.dout_clk2",
      "linked_object" : "dout_clk2",
      "linked_objects" : {
        "dout_clk2" : {
          "location" : "HR_5_2_1P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$dout_clk2",
        "O" : "dout_clk2"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "$iopadmap$top.dout_serdes",
      "linked_object" : "dout_serdes",
      "linked_objects" : {
        "dout_serdes" : {
          "location" : "HR_2_2_1P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "$iopadmap$dout_serdes",
        "O" : "dout_serdes"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "O_SERDES"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_SERDES",
      "name" : "o_serdes",
      "linked_object" : "dout_serdes",
      "linked_objects" : {
        "dout_serdes" : {
          "location" : "HR_2_2_1P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "CLK_IN" : "1'1",
        "PLL_CLK" : "pll_clk",
        "Q" : "$iopadmap$dout_serdes"
      },
      "parameters" : {
        "DATA_RATE" : "DDR",
        "WIDTH" : "8"
      },
      "pre_primitive" : "O_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.enable",
      "linked_object" : "enable",
      "linked_objects" : {
        "enable" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "enable",
        "O" : "$iopadmap$enable"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "$iopadmap$top.reset",
      "linked_object" : "reset",
      "linked_objects" : {
        "reset" : {
          "location" : "HP_1_0_0P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "reset",
        "O" : "$iopadmap$reset"
      },
      "parameters" : {
        "WEAK_KEEPER" : "NONE"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "BOOT_CLOCK",
      "name" : "boot_clock",
      "linked_object" : "BOOT_CLOCK#0",
      "linked_objects" : {
        "BOOT_CLOCK#0" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "O" : "osc"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "PLL"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "PLL",
      "name" : "pll_osc",
      "linked_object" : "BOOT_CLOCK#0",
      "linked_objects" : {
        "BOOT_CLOCK#0" : {
          "location" : "",
          "properties" : {
            "OUT0_ROUTE_TO_FABRIC_CLK" : "3"
          }
        }
      },
      "connectivity" : {
        "CLK_IN" : "osc",
        "CLK_OUT" : "osc_pll"
      },
      "parameters" : {
        "DIVIDE_CLK_IN_BY_2" : "TRUE",
        "OUT0_ROUTE_TO_FABRIC_CLK" : "3",
        "PLL_DIV" : "1",
        "PLL_MULT" : "16",
        "PLL_POST_DIV" : "34"
      },
      "pre_primitive" : "BOOT_CLOCK",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF_DS",
      "name" : "i_buf_ds",
      "linked_object" : "din_n+din_p",
      "linked_objects" : {
        "din_n" : {
          "location" : "HP_1_5_2N",
          "properties" : {
          }
        },
        "din_p" : {
          "location" : "HP_1_4_2P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I_N" : "din_n",
        "I_P" : "din_p",
        "O" : "i_ddr_d"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DDR"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_DDR",
      "name" : "i_ddr",
      "linked_object" : "din_n+din_p",
      "linked_objects" : {
        "din_n" : {
          "location" : "HP_1_5_2N",
          "properties" : {
          }
        },
        "din_p" : {
          "location" : "HP_1_4_2P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "C" : "pll_clk",
        "D" : "i_ddr_d"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF_DS",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF_DS",
      "name" : "o_buf_ds",
      "linked_object" : "dout_n+dout_p",
      "linked_objects" : {
        "dout_n" : {
          "location" : "HP_1_9_4N",
          "properties" : {
          }
        },
        "dout_p" : {
          "location" : "HP_1_8_4P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "o_buf_ds_i",
        "O_N" : "dout_n",
        "O_P" : "dout_p"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "O_DDR"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_DDR",
      "name" : "o_ddr",
      "linked_object" : "dout_n+dout_p",
      "linked_objects" : {
        "dout_n" : {
          "location" : "HP_1_9_4N",
          "properties" : {
          }
        },
        "dout_p" : {
          "location" : "HP_1_8_4P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "C" : "pll_clk",
        "Q" : "o_buf_ds_i"
      },
      "parameters" : {
      },
      "pre_primitive" : "O_BUF_DS",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF_DS",
      "name" : "o_buf_ds_osc",
      "linked_object" : "dout_osc_n+dout_osc_p",
      "linked_objects" : {
        "dout_osc_n" : {
          "location" : "HP_2_23_11N",
          "properties" : {
          }
        },
        "dout_osc_p" : {
          "location" : "HP_2_22_11P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "o_buf_ds_i_osc",
        "O_N" : "dout_osc_n",
        "O_P" : "dout_osc_p"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "O_DDR"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_DDR",
      "name" : "o_ddr_osc",
      "linked_object" : "dout_osc_n+dout_osc_p",
      "linked_objects" : {
        "dout_osc_n" : {
          "location" : "HP_2_23_11N",
          "properties" : {
          }
        },
        "dout_osc_p" : {
          "location" : "HP_2_22_11P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "C" : "osc_pll",
        "Q" : "o_buf_ds_i_osc"
      },
      "parameters" : {
      },
      "pre_primitive" : "O_BUF_DS",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "FCLK_BUF",
      "name" : "$auto$clkbufmap.cc:282:execute$461",
      "linked_object" : "FABRIC_CLKBUF#0",
      "linked_objects" : {
        "FABRIC_CLKBUF#0" : {
          "location" : "",
          "properties" : {
            "ROUTE_FROM_FABRIC_CLK" : "0",
            "ROUTE_TO_FABRIC_CLK" : "4"
          }
        }
      },
      "connectivity" : {
        "I" : "$auto$clkbufmap.cc:285:execute$462",
        "O" : "clk0_div"
      },
      "parameters" : {
        "ROUTE_FROM_FABRIC_CLK" : "0",
        "ROUTE_TO_FABRIC_CLK" : "4"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    }
  ]
}