#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Apr 24 22:13:41 2018
# Process ID: 2184
# Current directory: C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1976 C:\Users\Administrator\Desktop\zfzdr\CPU_zfzdr\CPU_zfzdr.xpr
# Log file: C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/vivado.log
# Journal file: C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2017.2/data/ip'.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'get_property' was cancelled
1
INFO: [Common 17-344] 'open_launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_all
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/lab4/lab4.srcs/sources_1/new/key_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_seg
WARNING: [VRFC 10-1315] redeclaration of ansi port choose is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 50c09ca63ba0454d988f3a9c077f0493 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_top_sim_behav xil_defaultlib.CPU_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port PCdata [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:73]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v" Line 2. Module CPU_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/lab4/lab4.srcs/sources_1/new/key_test.v" Line 3. Module key_test doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v" Line 2. Module clock_all doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v" Line 16. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v" Line 2. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_register.v" Line 2. Module CPU_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v" Line 2. Module binary_to_BCD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v" Line 2. Module scan_seg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_test
Compiling module xil_defaultlib.clock_all
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CPU_register
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.binary_to_BCD
Compiling module xil_defaultlib.scan_seg
Compiling module xil_defaultlib.CPU_top
Compiling module xil_defaultlib.CPU_top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_top_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xsim.dir/CPU_top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xsim.dir/CPU_top_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Apr 24 22:27:21 2018. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 24 22:27:21 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 861.895 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_top_sim_behav -key {Behavioral:sim_1:Functional:CPU_top_sim} -tclbatch {CPU_top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 880.617 ; gain = 18.723
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 883.699 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_N1 is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_N2 is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:34]
WARNING: [VRFC 10-1315] redeclaration of ansi port MA is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:35]
WARNING: [VRFC 10-1315] redeclaration of ansi port MBRdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MEMdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port IRdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port BRdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port OpCode is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port CS is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port sign is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port Wans is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port Thousands is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Hundreds is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port Tens is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port Ones is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port CAR is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_all
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/lab4/lab4.srcs/sources_1/new/key_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_seg
WARNING: [VRFC 10-1315] redeclaration of ansi port choose is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 50c09ca63ba0454d988f3a9c077f0493 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_top_sim_behav xil_defaultlib.CPU_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port PCdata on this module [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v:117]
ERROR: [VRFC 10-2063] Module <key_test> not found while processing module instance <mykey_test> [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:55]
ERROR: [VRFC 10-2063] Module <clock_all> not found while processing module instance <myclock_all> [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:61]
ERROR: [VRFC 10-2063] Module <CPU> not found while processing module instance <myCPU> [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:67]
ERROR: [VRFC 10-2063] Module <binary_to_BCD> not found while processing module instance <mybinary_to_BCD> [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:84]
ERROR: [VRFC 10-2063] Module <scan_seg> not found while processing module instance <myscan_seg> [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:94]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 883.699 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_N1 is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_N2 is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:34]
WARNING: [VRFC 10-1315] redeclaration of ansi port MA is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:35]
WARNING: [VRFC 10-1315] redeclaration of ansi port MBRdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MEMdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port IRdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port BRdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port OpCode is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port CS is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port sign is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port Wans is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port Thousands is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Hundreds is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port Tens is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port Ones is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port CAR is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:49]
WARNING: [VRFC 10-1315] redeclaration of ansi port PCdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:50]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_all
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/lab4/lab4.srcs/sources_1/new/key_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_seg
WARNING: [VRFC 10-1315] redeclaration of ansi port choose is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 50c09ca63ba0454d988f3a9c077f0493 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_top_sim_behav xil_defaultlib.CPU_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v" Line 2. Module CPU_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/lab4/lab4.srcs/sources_1/new/key_test.v" Line 3. Module key_test doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v" Line 2. Module clock_all doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v" Line 16. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v" Line 2. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_register.v" Line 2. Module CPU_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v" Line 2. Module binary_to_BCD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v" Line 2. Module scan_seg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_test
Compiling module xil_defaultlib.clock_all
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CPU_register
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.binary_to_BCD
Compiling module xil_defaultlib.scan_seg
Compiling module xil_defaultlib.CPU_top
Compiling module xil_defaultlib.CPU_top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_top_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xsim.dir/CPU_top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xsim.dir/CPU_top_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Apr 24 22:32:06 2018. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2017.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 65.582 ; gain = 0.211
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 24 22:32:06 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 891.414 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_top_sim_behav -key {Behavioral:sim_1:Functional:CPU_top_sim} -tclbatch {CPU_top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 891.414 ; gain = 0.000
run all
run: Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 898.555 ; gain = 7.141
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 911.563 ; gain = 0.117
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_all
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/lab4/lab4.srcs/sources_1/new/key_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_seg
WARNING: [VRFC 10-1315] redeclaration of ansi port choose is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 50c09ca63ba0454d988f3a9c077f0493 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_top_sim_behav xil_defaultlib.CPU_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net clk_N1 is not permitted [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:63]
ERROR: [VRFC 10-529] concurrent assignment to a non-net clk_N2 is not permitted [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:64]
ERROR: [VRFC 10-529] concurrent assignment to a non-net MA is not permitted [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:70]
ERROR: [VRFC 10-529] concurrent assignment to a non-net MBRdata is not permitted [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:71]
ERROR: [VRFC 10-529] concurrent assignment to a non-net MEMdata is not permitted [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:72]
ERROR: [VRFC 10-529] concurrent assignment to a non-net PCdata is not permitted [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:73]
ERROR: [VRFC 10-529] concurrent assignment to a non-net IRdata is not permitted [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:74]
ERROR: [VRFC 10-529] concurrent assignment to a non-net BRdata is not permitted [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:75]
ERROR: [VRFC 10-529] concurrent assignment to a non-net OpCode is not permitted [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:76]
ERROR: [VRFC 10-529] concurrent assignment to a non-net CS is not permitted [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:77]
ERROR: [VRFC 10-529] concurrent assignment to a non-net ACCdata is not permitted [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:78]
ERROR: [VRFC 10-529] concurrent assignment to a non-net ALUdata is not permitted [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:79]
ERROR: [VRFC 10-529] concurrent assignment to a non-net flag_ACC is not permitted [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:80]
ERROR: [VRFC 10-529] concurrent assignment to a non-net CAR is not permitted [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:81]
ERROR: [VRFC 10-529] concurrent assignment to a non-net sign is not permitted [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:86]
ERROR: [VRFC 10-529] concurrent assignment to a non-net Wans is not permitted [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:87]
ERROR: [VRFC 10-529] concurrent assignment to a non-net Thousands is not permitted [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:88]
ERROR: [VRFC 10-529] concurrent assignment to a non-net Hundreds is not permitted [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:89]
ERROR: [VRFC 10-529] concurrent assignment to a non-net Tens is not permitted [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:90]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 911.563 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_all
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/lab4/lab4.srcs/sources_1/new/key_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_seg
WARNING: [VRFC 10-1315] redeclaration of ansi port choose is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 50c09ca63ba0454d988f3a9c077f0493 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_top_sim_behav xil_defaultlib.CPU_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net data is not permitted [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:103]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 911.563 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_N1 is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_N2 is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:34]
WARNING: [VRFC 10-1315] redeclaration of ansi port MA is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:35]
WARNING: [VRFC 10-1315] redeclaration of ansi port MBRdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MEMdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port IRdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port BRdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port OpCode is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port CS is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port sign is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port Wans is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port Thousands is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Hundreds is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port Tens is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port Ones is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port CAR is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:49]
WARNING: [VRFC 10-1315] redeclaration of ansi port PCdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:50]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_all
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/lab4/lab4.srcs/sources_1/new/key_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_seg
WARNING: [VRFC 10-1315] redeclaration of ansi port choose is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 50c09ca63ba0454d988f3a9c077f0493 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_top_sim_behav xil_defaultlib.CPU_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net data is not permitted [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:103]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 911.563 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_N1 is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_N2 is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:34]
WARNING: [VRFC 10-1315] redeclaration of ansi port MA is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:35]
WARNING: [VRFC 10-1315] redeclaration of ansi port MBRdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MEMdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port IRdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port BRdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port OpCode is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port CS is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port sign is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port Wans is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port Thousands is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Hundreds is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port Tens is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port Ones is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port CAR is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:49]
WARNING: [VRFC 10-1315] redeclaration of ansi port PCdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:50]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_all
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/lab4/lab4.srcs/sources_1/new/key_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_seg
WARNING: [VRFC 10-1315] redeclaration of ansi port choose is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 50c09ca63ba0454d988f3a9c077f0493 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_top_sim_behav xil_defaultlib.CPU_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v" Line 2. Module CPU_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/lab4/lab4.srcs/sources_1/new/key_test.v" Line 3. Module key_test doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v" Line 2. Module clock_all doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v" Line 16. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v" Line 2. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_register.v" Line 2. Module CPU_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v" Line 2. Module binary_to_BCD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v" Line 2. Module scan_seg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_test
Compiling module xil_defaultlib.clock_all
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CPU_register
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.binary_to_BCD
Compiling module xil_defaultlib.scan_seg
Compiling module xil_defaultlib.CPU_top
Compiling module xil_defaultlib.CPU_top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_top_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xsim.dir/CPU_top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xsim.dir/CPU_top_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Apr 24 22:50:38 2018. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 24 22:50:38 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 911.563 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_top_sim_behav -key {Behavioral:sim_1:Functional:CPU_top_sim} -tclbatch {CPU_top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 912.723 ; gain = 1.160
run all
run: Time (s): cpu = 00:01:16 ; elapsed = 00:01:01 . Memory (MB): peak = 922.988 ; gain = 9.223
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 927.063 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_N1 is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_N2 is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:34]
WARNING: [VRFC 10-1315] redeclaration of ansi port MA is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:35]
WARNING: [VRFC 10-1315] redeclaration of ansi port MBRdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MEMdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port IRdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port BRdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port OpCode is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port CS is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port sign is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port Wans is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port Thousands is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Hundreds is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port Tens is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port Ones is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port CAR is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:49]
WARNING: [VRFC 10-1315] redeclaration of ansi port PCdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:50]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_all
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/lab4/lab4.srcs/sources_1/new/key_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_seg
WARNING: [VRFC 10-1315] redeclaration of ansi port choose is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 50c09ca63ba0454d988f3a9c077f0493 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_top_sim_behav xil_defaultlib.CPU_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v" Line 2. Module CPU_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/lab4/lab4.srcs/sources_1/new/key_test.v" Line 3. Module key_test doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v" Line 2. Module clock_all doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v" Line 16. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v" Line 2. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_register.v" Line 2. Module CPU_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v" Line 2. Module binary_to_BCD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v" Line 2. Module scan_seg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_test
Compiling module xil_defaultlib.clock_all
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CPU_register
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.binary_to_BCD
Compiling module xil_defaultlib.scan_seg
Compiling module xil_defaultlib.CPU_top
Compiling module xil_defaultlib.CPU_top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_top_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xsim.dir/CPU_top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xsim.dir/CPU_top_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Apr 24 23:00:26 2018. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 24 23:00:26 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 927.063 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_top_sim_behav -key {Behavioral:sim_1:Functional:CPU_top_sim} -tclbatch {CPU_top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 927.801 ; gain = 0.738
run all
run: Time (s): cpu = 00:01:13 ; elapsed = 00:00:59 . Memory (MB): peak = 928.148 ; gain = 0.348
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 928.590 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_N1 is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_N2 is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:34]
WARNING: [VRFC 10-1315] redeclaration of ansi port MA is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:35]
WARNING: [VRFC 10-1315] redeclaration of ansi port MBRdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MEMdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port IRdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port BRdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port OpCode is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port CS is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port sign is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port Wans is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port Thousands is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port Hundreds is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port Tens is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port Ones is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port CAR is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:49]
WARNING: [VRFC 10-1315] redeclaration of ansi port PCdata is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v:50]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_all
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/lab4/lab4.srcs/sources_1/new/key_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_seg
WARNING: [VRFC 10-1315] redeclaration of ansi port choose is not allowed [C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 50c09ca63ba0454d988f3a9c077f0493 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_top_sim_behav xil_defaultlib.CPU_top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v" Line 2. Module CPU_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/lab4/lab4.srcs/sources_1/new/key_test.v" Line 3. Module key_test doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v" Line 2. Module clock_all doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v" Line 16. Module Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v" Line 2. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_register.v" Line 2. Module CPU_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v" Line 2. Module binary_to_BCD doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v" Line 2. Module scan_seg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_test
Compiling module xil_defaultlib.clock_all
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CPU_register
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.binary_to_BCD
Compiling module xil_defaultlib.scan_seg
Compiling module xil_defaultlib.CPU_top
Compiling module xil_defaultlib.CPU_top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_top_sim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xsim.dir/CPU_top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/xsim.dir/CPU_top_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Apr 24 23:04:17 2018. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 24 23:04:17 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 928.590 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_top_sim_behav -key {Behavioral:sim_1:Functional:CPU_top_sim} -tclbatch {CPU_top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source CPU_top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 929.023 ; gain = 0.434
run all
run: Time (s): cpu = 00:02:27 ; elapsed = 00:01:56 . Memory (MB): peak = 936.059 ; gain = 7.008
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/synth_2

launch_runs impl_3 -to_step write_bitstream -jobs 4
[Tue Apr 24 23:10:04 2018] Launched synth_2...
Run output will be captured here: C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/synth_2/runme.log
[Tue Apr 24 23:10:04 2018] Launched impl_3...
Run output will be captured here: C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/impl_3/runme.log
reset_run impl_3
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/synth_2

launch_runs impl_3 -to_step write_bitstream -jobs 4
[Tue Apr 24 23:13:22 2018] Launched synth_2...
Run output will be captured here: C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/synth_2/runme.log
[Tue Apr 24 23:13:22 2018] Launched impl_3...
Run output will be captured here: C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/impl_3/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 946.309 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A402B1A
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/impl_3/CPU_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/impl_3/CPU_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/synth_2

launch_runs impl_3 -to_step write_bitstream -jobs 4
[Tue Apr 24 23:20:49 2018] Launched synth_2...
Run output will be captured here: C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/synth_2/runme.log
[Tue Apr 24 23:20:49 2018] Launched impl_3...
Run output will be captured here: C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/impl_3/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A402B1A
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/impl_3/CPU_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/zfzdr/CPU_zfzdr/CPU_zfzdr.runs/impl_3/CPU_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
