Oh no...

Cycle: 30
MARS instruction number: 31	Instruction: slt $2,$3,$2
Expected:	Register Write to Reg: 0x02 Val: 0x00000000
Got     :	Register Write to Reg: 0x02 Val: 0x00000001
Incorrect write

Cycle: 33
MARS instruction number: 33	Instruction: lui $1,4097
Expected:	Register Write to Reg: 0x01 Val: 0x10010000
Got     :	Register Write to Reg: 0x02 Val: 0x00000001
Incorrect write

Cycle: 34
MARS instruction number: 34	Instruction: ori $2,$1,36
Expected:	Register Write to Reg: 0x02 Val: 0x10010024
Got     :	Register Write to Reg: 0x02 Val: 0x00000100
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


