--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 4.641 ns
From           : C21
To             : sp_xmit_ctrl:SPC|sp_state~4
From Clock     : --
To Clock       : C122_clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 12.619 ns
From           : oddClockDivider:refClockDivider|clk_o
To             : FPGA_PLL
From Clock     : C122_clk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 8.150 ns
From           : OVERFLOW
To             : DEBUG_LED0
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -1.677 ns
From           : INA[1]
To             : temp_ADC[1]
From Clock     : --
To Clock       : C122_clk
Failed Paths   : 0

Type           : Clock Setup: 'C122_clk'
Slack          : 0.270 ns
Required Time  : 122.88 MHz ( period = 8.138 ns )
Actual Time    : 127.10 MHz ( period = 7.868 ns )
From           : receiver:receiver_inst|cordic:cordic_inst|Y[18][2]
To             : receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[63]
From Clock     : C122_clk
To Clock       : C122_clk
Failed Paths   : 0

Type           : Clock Setup: 'spc[1]'
Slack          : 74.733 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : 150.44 MHz ( period = 6.647 ns )
From           : SPI:Alex_SPI_Tx|data_count[1]
To             : SPI:Alex_SPI_Tx|SPI_data
From Clock     : spc[1]
To Clock       : spc[1]
Failed Paths   : 0

Type           : Clock Setup: 'OSC_10MHZ'
Slack          : 97.225 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : Restricted to 250.00 MHz ( period = 4.000 ns )
From           : oddClockDivider:refClockDivider|count[0]
To             : oddClockDivider:refClockDivider|count[4]
From Clock     : OSC_10MHZ
To Clock       : OSC_10MHZ
Failed Paths   : 0

Type           : Clock Hold: 'C122_clk'
Slack          : 0.590 ns
Required Time  : 122.88 MHz ( period = 8.138 ns )
Actual Time    : N/A
From           : SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|cntr_3ab:wr_ptr|counter_reg_bit[5]
To             : SP_fifo:SPF|scfifo:scfifo_component|scfifo_ph31:auto_generated|a_dpfifo_c931:dpfifo|altsyncram_47e1:FIFOram|ram_block1a14~porta_address_reg0
From Clock     : C122_clk
To Clock       : C122_clk
Failed Paths   : 0

Type           : Clock Hold: 'spc[1]'
Slack          : 0.646 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : N/A
From           : SPI:Alex_SPI_Tx|SPI_clock
To             : SPI:Alex_SPI_Tx|SPI_clock
From Clock     : spc[1]
To Clock       : spc[1]
Failed Paths   : 0

Type           : Clock Hold: 'OSC_10MHZ'
Slack          : 0.646 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : N/A
From           : oddClockDivider:refClockDivider|count[0]
To             : oddClockDivider:refClockDivider|count[0]
From Clock     : OSC_10MHZ
To Clock       : OSC_10MHZ
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

