Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2013.4 (win32) Build 353583 Mon Dec  9 17:38:55 MST 2013
| Date             : Thu Feb 20 15:50:08 2014
| Host             : MININT-VV401LP running 32-bit Service Pack 1  (build 7601)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb
| Design           : top
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.244 |
| Dynamic (W)              | 0.146 |
| Device Static (W)        | 0.098 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 83.9  |
| Junction Temperature (C) | 26.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        6 |       --- |             --- |
| Slice Logic    |    <0.001 |       51 |       --- |             --- |
|   LUT as Logic |    <0.001 |       18 |     63400 |            0.02 |
|   Register     |    <0.001 |       23 |    126800 |            0.01 |
|   CARRY4       |    <0.001 |        1 |     15850 |           <0.01 |
|   Others       |     0.000 |        4 |       --- |             --- |
| Signals        |    <0.001 |       43 |       --- |             --- |
| MMCM           |     0.126 |        1 |         6 |           16.66 |
| I/O            |     0.019 |       26 |       210 |           12.38 |
| Static Power   |     0.098 |          |           |                 |
| Total          |     0.244 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.017 |       0.001 |      0.015 |
| Vccaux    |       1.800 |     0.089 |       0.071 |      0.018 |
| Vcco33    |       3.300 |     0.009 |       0.005 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       0.000 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is completely routed                            |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+----------------------+-----------------+
| Clock                | Domain               | Constraint (ns) |
+----------------------+----------------------+-----------------+
| clk                  | clk                  |            10.0 |
| inst_DMC/U0/CLKFBOUT | inst_DMC/U0/CLKFBOUT |            50.0 |
| inst_DMC/U0/CLKIN1   | inst_DMC/U0/CLKIN1   |            10.0 |
| inst_DMC/U0/CLKOUT0  | inst_DMC/U0/CLKOUT0  |            11.1 |
| inst_DMC/U0/O        | inst_DMC/U0/O        |            50.0 |
| inst_DMC/U0/clk_out1 | inst_DMC/U0/clk_out1 |            11.1 |
+----------------------+----------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------+-----------+
| Name       | Power (W) |
+------------+-----------+
| top        |     0.146 |
|   Inst_PWM |    <0.001 |
|   inst_DMC |     0.127 |
|     U0     |     0.127 |
+------------+-----------+


