<profile>

<section name = "Vitis HLS Report for 'matrixmul'" level="0">
<item name = "Date">Sun Mar 12 16:56:03 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">lab02</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu50-fsvh2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">13.33 ns, 2.862 ns, 3.60 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">14, 15, 0.187 us, 0.200 us, 9, 9, loop rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Row_Col">14, 14, 7, 1, 1, 9, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 85, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 40, -</column>
<column name="Memory">0, -, 24, 27, 0</column>
<column name="Multiplexer">-, -, -, 197, -</column>
<column name="Register">-, -, 351, 128, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_8s_8s_16_1_1_U1">mul_8s_8s_16_1_1, 0, 0, 0, 40, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8s_8s_16ns_16_4_1_U3">mac_muladd_8s_8s_16ns_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16s_16_4_1_U2">mac_muladd_8s_8s_16s_16_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="b_copy_U">b_copy_RAM_AUTO_1R1W, 0, 8, 9, 0, 3, 8, 1, 24</column>
<column name="b_copy_1_U">b_copy_RAM_AUTO_1R1W, 0, 8, 9, 0, 3, 8, 1, 24</column>
<column name="b_copy_2_U">b_copy_RAM_AUTO_1R1W, 0, 8, 9, 0, 3, 8, 1, 24</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln63_1_fu_295_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln63_fu_393_p2">+, 0, 0, 9, 2, 1</column>
<column name="j_fu_375_p2">+, 0, 0, 9, 2, 1</column>
<column name="ap_condition_221">and, 0, 0, 2, 1, 1</column>
<column name="cmp14_fu_381_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="cmp14_mid1_fu_268_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln63_fu_399_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln65_fu_387_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln70_fu_289_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="i_fu_274_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln58_1_fu_340_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln58_fu_260_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_blk_n">9, 2, 1, 2</column>
<column name="add_ln6310_reg_176">9, 2, 2, 4</column>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter6">9, 2, 1, 2</column>
<column name="ap_phi_mux_add_ln6310_phi_fu_180_p6">14, 3, 2, 6</column>
<column name="ap_phi_mux_cmp148_phi_fu_208_p6">14, 3, 1, 3</column>
<column name="ap_phi_mux_i3_phi_fu_236_p6">14, 3, 2, 6</column>
<column name="ap_phi_mux_icmp_ln659_phi_fu_194_p6">14, 3, 1, 3</column>
<column name="ap_phi_mux_indvar_flatten2_phi_fu_250_p6">14, 3, 4, 12</column>
<column name="ap_phi_mux_j4_phi_fu_222_p6">14, 3, 2, 6</column>
<column name="b_blk_n">9, 2, 1, 2</column>
<column name="cmp148_reg_204">9, 2, 1, 2</column>
<column name="i3_reg_232">9, 2, 2, 4</column>
<column name="icmp_ln659_reg_190">9, 2, 1, 2</column>
<column name="indvar_flatten2_reg_246">9, 2, 4, 8</column>
<column name="j4_reg_218">9, 2, 2, 4</column>
<column name="res_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_row_1_fu_74">8, 0, 8, 0</column>
<column name="a_row_1_load_reg_538">8, 0, 8, 0</column>
<column name="a_row_1_load_reg_538_pp0_iter2_reg">8, 0, 8, 0</column>
<column name="a_row_2_fu_78">8, 0, 8, 0</column>
<column name="a_row_2_load_reg_543">8, 0, 8, 0</column>
<column name="a_row_fu_70">8, 0, 8, 0</column>
<column name="a_row_load_reg_533">8, 0, 8, 0</column>
<column name="add_ln6310_reg_176">2, 0, 2, 0</column>
<column name="add_ln63_1_reg_486">4, 0, 4, 0</column>
<column name="add_ln63_reg_524">2, 0, 2, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="b_copy_1_addr_reg_496">2, 0, 2, 0</column>
<column name="b_copy_2_addr_reg_501">2, 0, 2, 0</column>
<column name="b_copy_addr_reg_491">2, 0, 2, 0</column>
<column name="cmp148_reg_204">1, 0, 1, 0</column>
<column name="cmp14_reg_514">1, 0, 1, 0</column>
<column name="i3_reg_232">2, 0, 2, 0</column>
<column name="i_reg_478">2, 0, 2, 0</column>
<column name="icmp_ln63_reg_529">1, 0, 1, 0</column>
<column name="icmp_ln659_reg_190">1, 0, 1, 0</column>
<column name="icmp_ln65_reg_519">1, 0, 1, 0</column>
<column name="indvar_flatten2_reg_246">4, 0, 4, 0</column>
<column name="j4_reg_218">2, 0, 2, 0</column>
<column name="j_reg_509">2, 0, 2, 0</column>
<column name="a_row_2_load_reg_543">64, 32, 8, 0</column>
<column name="b_copy_1_addr_reg_496">64, 32, 2, 0</column>
<column name="b_copy_addr_reg_491">64, 32, 2, 0</column>
<column name="icmp_ln63_reg_529">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="a_dout">in, 24, ap_fifo, a, pointer</column>
<column name="a_empty_n">in, 1, ap_fifo, a, pointer</column>
<column name="a_read">out, 1, ap_fifo, a, pointer</column>
<column name="b_dout">in, 24, ap_fifo, b, pointer</column>
<column name="b_empty_n">in, 1, ap_fifo, b, pointer</column>
<column name="b_read">out, 1, ap_fifo, b, pointer</column>
<column name="res_din">out, 16, ap_fifo, res, pointer</column>
<column name="res_full_n">in, 1, ap_fifo, res, pointer</column>
<column name="res_write">out, 1, ap_fifo, res, pointer</column>
</table>
</item>
</section>
</profile>
