Analysis & Synthesis report for ARM_System
Sat Dec 05 15:24:34 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state
 10. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state
 11. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state
 12. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state
 13. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state
 14. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state
 15. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state
 16. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state
 17. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state
 18. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state
 19. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state
 20. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state
 21. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state
 22. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state
 23. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state
 24. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state
 25. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state
 26. State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state
 27. State Machine - |ARM_System|GPIO:uGPIO|key_detect:key3|c_state
 28. State Machine - |ARM_System|GPIO:uGPIO|key_detect:key2|c_state
 29. State Machine - |ARM_System|GPIO:uGPIO|key_detect:key1|c_state
 30. User-Specified and Inferred Latches
 31. Registers Removed During Synthesis
 32. General Register Statistics
 33. Multiplexer Restructuring Statistics (Restructuring Performed)
 34. Source assignments for ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated
 35. Parameter Settings for User Entity Instance: ALTPLL_clkgen:pll0|altpll:altpll_component
 36. Parameter Settings for User Entity Instance: ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key1
 38. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key2
 39. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key3
 40. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw0
 41. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw1
 42. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw2
 43. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw3
 44. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw4
 45. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw5
 46. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw6
 47. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw7
 48. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw8
 49. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw9
 50. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw10
 51. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw11
 52. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw12
 53. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw13
 54. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw14
 55. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw15
 56. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw16
 57. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw17
 58. altpll Parameter Settings by Entity Instance
 59. altsyncram Parameter Settings by Entity Instance
 60. Port Connectivity Checks: "GPIO:uGPIO"
 61. Port Connectivity Checks: "miniUART:UART"
 62. Port Connectivity Checks: "TimerCounter:Timer"
 63. Port Connectivity Checks: "ram2port_inst_data:Inst_Data_Mem"
 64. Port Connectivity Checks: "armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register"
 65. Port Connectivity Checks: "armreduced:arm_cpu|EXMEM_Register:comb_40"
 66. Port Connectivity Checks: "armreduced:arm_cpu|IDEX_Register:comb_39"
 67. Port Connectivity Checks: "armreduced:arm_cpu"
 68. Port Connectivity Checks: "ALTPLL_clkgen:pll0"
 69. Analysis & Synthesis Messages
 70. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 05 15:24:34 2020        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; ARM_System                                   ;
; Top-level Entity Name              ; ARM_System                                   ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 3,328                                        ;
;     Total combinational functions  ; 2,831                                        ;
;     Dedicated logic registers      ; 1,468                                        ;
; Total registers                    ; 1468                                         ;
; Total pins                         ; 108                                          ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 65,536                                       ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 1                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; ARM_System         ; ARM_System         ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                ;
+--------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                      ;
+--------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; ../ARM_System/ARM/ctrlSig.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v                            ;
; ../ARM_System/ARM/ARMCPU.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v                             ;
; ../ARM_System/ARM/alu.v                                ; yes             ; User Verilog HDL File                  ; C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v                                ;
; ../ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v ; yes             ; User Wizard-Generated File             ; C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v ;
; ../ARM_System/ARM_System.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v                             ;
; ../ARM_System/UART/TxUnit.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/TxUnit.v                            ;
; ../ARM_System/UART/clkUnit.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/clkUnit.v                           ;
; ../ARM_System/UART/miniUART.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/miniUART.v                          ;
; ../ARM_System/UART/RxUnit.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/RxUnit.v                            ;
; ../ARM_System/Timer/TimerCounter.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/Timer/TimerCounter.v                     ;
; ../ARM_System/GPIO/GPIO.v                              ; yes             ; User Verilog HDL File                  ; C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v                              ;
; ../ARM_System/Decoder/Addr_Decoder.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/Decoder/Addr_Decoder.v                   ;
; ../ARM_System/Altera_PLL/ALTPLL_clkgen.v               ; yes             ; User Wizard-Generated File             ; C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/Altera_PLL/ALTPLL_clkgen.v               ;
; ../ARM_System/ARM/Instruction_Fetch.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v                  ;
; ../ARM_System/ARM/IDEX_Register.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v                      ;
; ../ARM_System/ARM/EXMEM_Register.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/EXMEM_Register.v                     ;
; ../ARM_System/ARM/MEMWB_Register.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/MEMWB_Register.v                     ;
; ../ARM_System/ARM/Instruction_Decode.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Decode.v                 ;
; ../ARM_System/ARM/ALU_MUX.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ALU_MUX.v                            ;
; ../ARM_System/ARM/Cond_Unit.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Cond_Unit.v                          ;
; ../ARM_System/ARM/MEM.v                                ; yes             ; User Verilog HDL File                  ; C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/MEM.v                                ;
; ../ARM_System/ARM/WriteBack.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/WriteBack.v                          ;
; ../ARM_System/ARM/Hazard_Unit.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v                        ;
; altpll.tdf                                             ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf                                                                        ;
; altsyncram.tdf                                         ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf                                                                    ;
; db/altsyncram_i9b2.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/db/altsyncram_i9b2.tdf               ;
; insts_data.mif                                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/insts_data.mif                       ;
+--------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                    ;
+---------------------------------------------+--------------------------------------------------+
; Resource                                    ; Usage                                            ;
+---------------------------------------------+--------------------------------------------------+
; Estimated Total logic elements              ; 3,328                                            ;
;                                             ;                                                  ;
; Total combinational functions               ; 2831                                             ;
; Logic element usage by number of LUT inputs ;                                                  ;
;     -- 4 input functions                    ; 1652                                             ;
;     -- 3 input functions                    ; 685                                              ;
;     -- <=2 input functions                  ; 494                                              ;
;                                             ;                                                  ;
; Logic elements by mode                      ;                                                  ;
;     -- normal mode                          ; 2652                                             ;
;     -- arithmetic mode                      ; 179                                              ;
;                                             ;                                                  ;
; Total registers                             ; 1468                                             ;
;     -- Dedicated logic registers            ; 1468                                             ;
;     -- I/O registers                        ; 0                                                ;
;                                             ;                                                  ;
; I/O pins                                    ; 108                                              ;
; Total memory bits                           ; 65536                                            ;
; Total PLLs                                  ; 1                                                ;
; Maximum fan-out node                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 1500                                             ;
; Total fan-out                               ; 14452                                            ;
; Average fan-out                             ; 3.25                                             ;
+---------------------------------------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                   ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                         ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
; |ARM_System                                  ; 2831 (114)        ; 1468 (1)     ; 65536       ; 0            ; 0       ; 0         ; 108  ; 0            ; |ARM_System                                                                                                 ; work         ;
;    |ALTPLL_clkgen:pll0|                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|ALTPLL_clkgen:pll0                                                                              ;              ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|ALTPLL_clkgen:pll0|altpll:altpll_component                                                      ;              ;
;    |Addr_Decoder:Decoder|                    ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|Addr_Decoder:Decoder                                                                            ;              ;
;    |GPIO:uGPIO|                              ; 404 (89)          ; 419 (104)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO                                                                                      ;              ;
;       |key_detect:key1|                      ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:key1                                                                      ;              ;
;       |key_detect:key2|                      ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:key2                                                                      ;              ;
;       |key_detect:key3|                      ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:key3                                                                      ;              ;
;       |key_detect:sw0|                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw0                                                                       ;              ;
;       |key_detect:sw10|                      ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw10                                                                      ;              ;
;       |key_detect:sw11|                      ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw11                                                                      ;              ;
;       |key_detect:sw12|                      ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw12                                                                      ;              ;
;       |key_detect:sw13|                      ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw13                                                                      ;              ;
;       |key_detect:sw14|                      ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw14                                                                      ;              ;
;       |key_detect:sw15|                      ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw15                                                                      ;              ;
;       |key_detect:sw16|                      ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw16                                                                      ;              ;
;       |key_detect:sw17|                      ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw17                                                                      ;              ;
;       |key_detect:sw1|                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw1                                                                       ;              ;
;       |key_detect:sw2|                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw2                                                                       ;              ;
;       |key_detect:sw3|                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw3                                                                       ;              ;
;       |key_detect:sw4|                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw4                                                                       ;              ;
;       |key_detect:sw5|                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw5                                                                       ;              ;
;       |key_detect:sw6|                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw6                                                                       ;              ;
;       |key_detect:sw7|                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw7                                                                       ;              ;
;       |key_detect:sw8|                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw8                                                                       ;              ;
;       |key_detect:sw9|                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|GPIO:uGPIO|key_detect:sw9                                                                       ;              ;
;    |TimerCounter:Timer|                      ; 84 (84)           ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|TimerCounter:Timer                                                                              ;              ;
;    |armreduced:arm_cpu|                      ; 2083 (0)          ; 909 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu                                                                              ;              ;
;       |ALU32bit:_ALU32bit|                   ; 153 (153)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|ALU32bit:_ALU32bit                                                           ;              ;
;       |ALU_MUX:_ALU_MUX|                     ; 133 (133)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|ALU_MUX:_ALU_MUX                                                             ;              ;
;       |Cond_Unit:_Cond_Unit|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|Cond_Unit:_Cond_Unit                                                         ;              ;
;       |EXMEM_Register:comb_40|               ; 72 (72)           ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|EXMEM_Register:comb_40                                                       ;              ;
;       |ExtendMUX:_ExtendMUX|                 ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|ExtendMUX:_ExtendMUX                                                         ;              ;
;       |Hazard_Unit:_Hazard_Unit|             ; 135 (135)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit                                                     ;              ;
;       |IDEX_Register:comb_39|                ; 52 (52)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|IDEX_Register:comb_39                                                        ;              ;
;       |Instruction_Fetch:_Instruction_Fetch| ; 161 (161)         ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch                                         ;              ;
;       |MEMWB_Register:_MEMWB_Register|       ; 71 (71)           ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register                                               ;              ;
;       |RegisterFile:_RegisterFile|           ; 1214 (1214)       ; 652 (652)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|RegisterFile:_RegisterFile                                                   ;              ;
;       |WriteBack:_WriteBack|                 ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|WriteBack:_WriteBack                                                         ;              ;
;       |ctrlSig:_ctrlSig|                     ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|ctrlSig:_ctrlSig                                                             ;              ;
;          |ConditionalLogic:_conditional|     ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional                               ;              ;
;          |Decoder:_decoder|                  ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder                                            ;              ;
;    |miniUART:UART|                           ; 131 (20)          ; 74 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|miniUART:UART                                                                                   ;              ;
;       |ClkUnit:ClkDiv|                       ; 35 (35)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv                                                                    ;              ;
;       |RxUnit:RxDev|                         ; 44 (44)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|miniUART:UART|RxUnit:RxDev                                                                      ;              ;
;       |TxUnit:TxDev|                         ; 32 (32)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|miniUART:UART|TxUnit:TxDev                                                                      ;              ;
;    |ram2port_inst_data:Inst_Data_Mem|        ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|ram2port_inst_data:Inst_Data_Mem                                                                ;              ;
;       |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component                                ;              ;
;          |altsyncram_i9b2:auto_generated|    ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------+
; Name                                                                                                       ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF            ;
+------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------+
; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; insts_data.mif ;
+------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw17|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw16|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw15|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw14|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw13|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw12|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw11|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw10|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw9|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw8|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw7|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw6|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw5|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw4|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw3|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw2|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw1|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:sw0|c_state                                                                                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:key3|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:key2|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ARM_System|GPIO:uGPIO|key_detect:key1|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                          ;
+----------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------+
; Latch Name                                                                 ; Latch Enable Signal                                                    ; Free of Timing Hazards ;
+----------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------+
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[12]                        ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[13]                        ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[14]                        ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[15]                        ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[16]                        ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[17]                        ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[18]                        ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[19]                        ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[20]                        ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[21]                        ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[22]                        ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[23]                        ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[24]                        ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[25]                        ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[26]                        ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[27]                        ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[28]                        ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[29]                        ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[30]                        ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[31]                        ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[0]                  ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[0]                         ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[1]                         ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[2]                         ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[3]                         ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[4]                         ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[5]                         ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[6]                         ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[7]                         ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[8]                         ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[9]                         ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[10]                        ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[11]                        ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32                            ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[1]                  ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[2]                  ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[3]                  ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[4]                  ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[5]                  ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[6]                  ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[7]                  ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[8]                  ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[9]                  ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[10]                 ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[11]                 ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[12]                 ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[13]                 ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[14]                 ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[15]                 ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[16]                 ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[17]                 ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[18]                 ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[19]                 ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[20]                 ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[21]                 ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[22]                 ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[23]                 ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[24]                 ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[25]                 ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[26]                 ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[27]                 ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[28]                 ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[29]                 ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[30]                 ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE[31]                 ; armreduced:arm_cpu|IDEX_Register:comb_39|StoreE                        ; yes                    ;
; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|MemWrite ; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2 ; yes                    ;
; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|Store                 ; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2 ; yes                    ;
; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|condEx   ; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux5 ; yes                    ;
; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|Load                  ; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2 ; yes                    ;
; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|RegWrite ; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2 ; yes                    ;
; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|PCSrc    ; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2 ; yes                    ;
; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[1]              ; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2 ; yes                    ;
; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUSrc                ; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2 ; yes                    ;
; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[1]             ; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2 ; yes                    ;
; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[0]             ; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2 ; yes                    ;
; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[0]              ; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2 ; yes                    ;
; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[2]              ; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2 ; yes                    ;
; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[3]              ; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2 ; yes                    ;
; armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUFlags[2]                          ; armreduced:arm_cpu|ALU32bit:_ALU32bit|Decoder0                         ; yes                    ;
; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|RegSrc[0]             ; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2 ; yes                    ;
; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|Svalue                ; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2 ; yes                    ;
; armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|MemtoReg              ; armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2 ; yes                    ;
; Number of user-specified and inferred latches = 81                         ;                                                                        ;                        ;
+----------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                              ;
+--------------------------------------------------------------+------------------------------------------------------------------+
; Register name                                                ; Reason for Removal                                               ;
+--------------------------------------------------------------+------------------------------------------------------------------+
; miniUART:UART|CSReg[4..7]                                    ; Stuck at VCC due to stuck port data_in                           ;
; TimerCounter:Timer|StatusR[1..31]                            ; Stuck at GND due to stuck port data_in                           ;
; armreduced:arm_cpu|RegisterFile:_RegisterFile|tmpwaddr[0..3] ; Lost fanout                                                      ;
; GPIO:uGPIO|KEY_StatusR[10,13,19,22,24..26,29]                ; Merged with GPIO:uGPIO|KEY_StatusR[0]                            ;
; GPIO:uGPIO|KEY_StatusR[18,23]                                ; Merged with GPIO:uGPIO|KEY_StatusR[31]                           ;
; GPIO:uGPIO|KEY_StatusR[4..9,11..12,14..17,20..21,27..28]     ; Merged with GPIO:uGPIO|KEY_StatusR[30]                           ;
; GPIO:uGPIO|SW_StatusR[19..21,23..26,29..30]                  ; Merged with GPIO:uGPIO|SW_StatusR[31]                            ;
; GPIO:uGPIO|SW_StatusR[18,22,27]                              ; Merged with GPIO:uGPIO|SW_StatusR[28]                            ;
; GPIO:uGPIO|KEY_StatusR[31]                                   ; Merged with GPIO:uGPIO|KEY_StatusR[0]                            ;
; GPIO:uGPIO|SW_StatusR[28]                                    ; Merged with GPIO:uGPIO|SW_StatusR[31]                            ;
; GPIO:uGPIO|KEY_StatusR[0,30]                                 ; Stuck at GND due to stuck port data_in                           ;
; GPIO:uGPIO|SW_StatusR[31]                                    ; Stuck at GND due to stuck port data_in                           ;
; armreduced:arm_cpu|IDEX_Register:comb_39|ExtImmE[26..31]     ; Merged with armreduced:arm_cpu|IDEX_Register:comb_39|ExtImmE[25] ;
; GPIO:uGPIO|key_detect:sw17|c_state~2                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw17|c_state~3                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw17|c_state~4                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw17|c_state~5                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw16|c_state~2                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw16|c_state~3                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw16|c_state~4                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw16|c_state~5                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw15|c_state~2                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw15|c_state~3                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw15|c_state~4                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw15|c_state~5                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw14|c_state~2                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw14|c_state~3                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw14|c_state~4                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw14|c_state~5                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw13|c_state~2                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw13|c_state~3                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw13|c_state~4                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw13|c_state~5                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw12|c_state~2                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw12|c_state~3                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw12|c_state~4                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw12|c_state~5                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw11|c_state~2                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw11|c_state~3                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw11|c_state~4                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw11|c_state~5                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw10|c_state~2                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw10|c_state~3                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw10|c_state~4                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw10|c_state~5                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw9|c_state~2                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw9|c_state~3                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw9|c_state~4                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw9|c_state~5                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw8|c_state~2                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw8|c_state~3                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw8|c_state~4                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw8|c_state~5                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw7|c_state~2                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw7|c_state~3                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw7|c_state~4                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw7|c_state~5                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw6|c_state~2                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw6|c_state~3                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw6|c_state~4                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw6|c_state~5                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw5|c_state~2                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw5|c_state~3                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw5|c_state~4                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw5|c_state~5                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw4|c_state~2                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw4|c_state~3                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw4|c_state~4                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw4|c_state~5                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw3|c_state~2                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw3|c_state~3                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw3|c_state~4                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw3|c_state~5                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw2|c_state~2                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw2|c_state~3                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw2|c_state~4                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw2|c_state~5                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw1|c_state~2                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw1|c_state~3                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw1|c_state~4                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw1|c_state~5                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw0|c_state~2                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw0|c_state~3                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw0|c_state~4                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw0|c_state~5                          ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:key3|c_state~2                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:key3|c_state~3                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:key3|c_state~4                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:key3|c_state~5                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:key2|c_state~2                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:key2|c_state~3                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:key2|c_state~4                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:key2|c_state~5                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:key1|c_state~2                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:key1|c_state~3                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:key1|c_state~4                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:key1|c_state~5                         ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw17|c_state.S15                       ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw16|c_state.S15                       ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw15|c_state.S15                       ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw14|c_state.S15                       ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw13|c_state.S15                       ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw12|c_state.S15                       ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw11|c_state.S15                       ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw10|c_state.S15                       ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw9|c_state.S15                        ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw8|c_state.S15                        ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw7|c_state.S15                        ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw6|c_state.S15                        ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw5|c_state.S15                        ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw4|c_state.S15                        ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw3|c_state.S15                        ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw2|c_state.S15                        ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw1|c_state.S15                        ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:sw0|c_state.S15                        ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:key3|c_state.S15                       ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:key2|c_state.S15                       ; Lost fanout                                                      ;
; GPIO:uGPIO|key_detect:key1|c_state.S15                       ; Lost fanout                                                      ;
; Total Number of Removed Registers = 193                      ;                                                                  ;
+--------------------------------------------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1468  ;
; Number of registers using Synchronous Clear  ; 106   ;
; Number of registers using Synchronous Load   ; 34    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 752   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ARM_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|TimerCounter:Timer|CounterR[27]                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|TimerCounter:Timer|CompareR[28]                                    ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |ARM_System|GPIO:uGPIO|LEDR_R[14]                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ARM_System|miniUART:UART|TxUnit:TxDev|TReg[6]                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ARM_System|armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[29]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[13][6]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[12][0]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[11][16]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[10][22]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][26]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[8][30]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[7][20]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[6][9]      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[5][12]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[4][12]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][19]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][0]      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][12]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][12]     ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |ARM_System|GPIO:uGPIO|LEDG_R[7]                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |ARM_System|armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[0]  ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[28] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |ARM_System|armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][13]    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ARM_System|GPIO:uGPIO|HEX0_R[6]                                               ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ARM_System|GPIO:uGPIO|HEX1_R[3]                                               ;
; 18:1               ; 32 bits   ; 384 LEs       ; 384 LEs              ; 0 LEs                  ; Yes        ; |ARM_System|armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[1]             ;
; 18:1               ; 32 bits   ; 384 LEs       ; 384 LEs              ; 0 LEs                  ; Yes        ; |ARM_System|armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[0]             ;
; 18:1               ; 32 bits   ; 384 LEs       ; 384 LEs              ; 0 LEs                  ; Yes        ; |ARM_System|armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[21]            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |ARM_System|miniUART:UART|RxUnit:RxDev|ShtReg[7]                               ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |ARM_System|miniUART:UART|RxUnit:RxDev|DOut[0]                                 ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; Yes        ; |ARM_System|GPIO:uGPIO|HEX2_R[1]                                               ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |ARM_System|miniUART:UART|RxUnit:RxDev|SampleCnt[3]                            ;
; 20:1               ; 3 bits    ; 39 LEs        ; 12 LEs               ; 27 LEs                 ; Yes        ; |ARM_System|miniUART:UART|TxUnit:TxDev|BitCnt[2]                               ;
; 9:1                ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |ARM_System|GPIO:uGPIO|HEX3_R[6]                                               ;
; 10:1               ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |ARM_System|GPIO:uGPIO|HEX4_R[6]                                               ;
; 22:1               ; 3 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; Yes        ; |ARM_System|miniUART:UART|RxUnit:RxDev|BitCnt[3]                               ;
; 12:1               ; 7 bits    ; 56 LEs        ; 7 LEs                ; 49 LEs                 ; Yes        ; |ARM_System|GPIO:uGPIO|HEX6_R[2]                                               ;
; 12:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |ARM_System|GPIO:uGPIO|HEX5_R[1]                                               ;
; 13:1               ; 7 bits    ; 56 LEs        ; 7 LEs                ; 49 LEs                 ; Yes        ; |ARM_System|GPIO:uGPIO|HEX7_R[6]                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ARM_System|armreduced:arm_cpu|ALU_MUX:_ALU_MUX|Mux11                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |ARM_System|armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|Mux0          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |ARM_System|armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|Mux5          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ARM_System|armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|Mux3          ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |ARM_System|armreduced:arm_cpu|ExtendMUX:_ExtendMUX|Mux12                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |ARM_System|armreduced:arm_cpu|ALU_MUX:_ALU_MUX|SrcB[3]                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |ARM_System|armreduced:arm_cpu|ExtendMUX:_ExtendMUX|Mux23                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; No         ; |ARM_System|armreduced:arm_cpu|ALU32bit:_ALU32bit|Add0                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |ARM_System|armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux25                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |ARM_System|armreduced:arm_cpu|ALU32bit:_ALU32bit|Add0                         ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |ARM_System|armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit|WriteDataE             ;
; 6:1                ; 14 bits   ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; No         ; |ARM_System|read_data[25]                                                      ;
; 8:1                ; 10 bits   ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |ARM_System|read_data[15]                                                      ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |ARM_System|read_data[7]                                                       ;
; 10:1               ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; No         ; |ARM_System|read_data[3]                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTPLL_clkgen:pll0|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------------+
; Parameter Name                ; Value             ; Type                                ;
+-------------------------------+-------------------+-------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                             ;
; PLL_TYPE                      ; AUTO              ; Untyped                             ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                             ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                             ;
; SCAN_CHAIN                    ; LONG              ; Untyped                             ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                             ;
; INCLK0_INPUT_FREQUENCY        ; 100000            ; Signed Integer                      ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                             ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                             ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                             ;
; LOCK_HIGH                     ; 1                 ; Untyped                             ;
; LOCK_LOW                      ; 1                 ; Untyped                             ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                             ;
; SKIP_VCO                      ; OFF               ; Untyped                             ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                             ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                             ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                             ;
; BANDWIDTH                     ; 0                 ; Untyped                             ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                             ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                             ;
; DOWN_SPREAD                   ; 0                 ; Untyped                             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                             ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                             ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                             ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                             ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                             ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                             ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                             ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                             ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                             ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                      ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                      ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                             ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                             ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                             ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                             ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                             ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                             ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                             ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                             ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                      ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                      ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK1_PHASE_SHIFT              ; 25000             ; Untyped                             ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                      ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                             ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                             ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                             ;
; DPA_DIVIDER                   ; 0                 ; Untyped                             ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                             ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                             ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                             ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                             ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                             ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                             ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                             ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                             ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                             ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                             ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                             ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                             ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                             ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                             ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                             ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                             ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                             ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                             ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                             ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                             ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                             ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                             ;
; VCO_MIN                       ; 0                 ; Untyped                             ;
; VCO_MAX                       ; 0                 ; Untyped                             ;
; VCO_CENTER                    ; 0                 ; Untyped                             ;
; PFD_MIN                       ; 0                 ; Untyped                             ;
; PFD_MAX                       ; 0                 ; Untyped                             ;
; M_INITIAL                     ; 0                 ; Untyped                             ;
; M                             ; 0                 ; Untyped                             ;
; N                             ; 1                 ; Untyped                             ;
; M2                            ; 1                 ; Untyped                             ;
; N2                            ; 1                 ; Untyped                             ;
; SS                            ; 1                 ; Untyped                             ;
; C0_HIGH                       ; 0                 ; Untyped                             ;
; C1_HIGH                       ; 0                 ; Untyped                             ;
; C2_HIGH                       ; 0                 ; Untyped                             ;
; C3_HIGH                       ; 0                 ; Untyped                             ;
; C4_HIGH                       ; 0                 ; Untyped                             ;
; C5_HIGH                       ; 0                 ; Untyped                             ;
; C6_HIGH                       ; 0                 ; Untyped                             ;
; C7_HIGH                       ; 0                 ; Untyped                             ;
; C8_HIGH                       ; 0                 ; Untyped                             ;
; C9_HIGH                       ; 0                 ; Untyped                             ;
; C0_LOW                        ; 0                 ; Untyped                             ;
; C1_LOW                        ; 0                 ; Untyped                             ;
; C2_LOW                        ; 0                 ; Untyped                             ;
; C3_LOW                        ; 0                 ; Untyped                             ;
; C4_LOW                        ; 0                 ; Untyped                             ;
; C5_LOW                        ; 0                 ; Untyped                             ;
; C6_LOW                        ; 0                 ; Untyped                             ;
; C7_LOW                        ; 0                 ; Untyped                             ;
; C8_LOW                        ; 0                 ; Untyped                             ;
; C9_LOW                        ; 0                 ; Untyped                             ;
; C0_INITIAL                    ; 0                 ; Untyped                             ;
; C1_INITIAL                    ; 0                 ; Untyped                             ;
; C2_INITIAL                    ; 0                 ; Untyped                             ;
; C3_INITIAL                    ; 0                 ; Untyped                             ;
; C4_INITIAL                    ; 0                 ; Untyped                             ;
; C5_INITIAL                    ; 0                 ; Untyped                             ;
; C6_INITIAL                    ; 0                 ; Untyped                             ;
; C7_INITIAL                    ; 0                 ; Untyped                             ;
; C8_INITIAL                    ; 0                 ; Untyped                             ;
; C9_INITIAL                    ; 0                 ; Untyped                             ;
; C0_MODE                       ; BYPASS            ; Untyped                             ;
; C1_MODE                       ; BYPASS            ; Untyped                             ;
; C2_MODE                       ; BYPASS            ; Untyped                             ;
; C3_MODE                       ; BYPASS            ; Untyped                             ;
; C4_MODE                       ; BYPASS            ; Untyped                             ;
; C5_MODE                       ; BYPASS            ; Untyped                             ;
; C6_MODE                       ; BYPASS            ; Untyped                             ;
; C7_MODE                       ; BYPASS            ; Untyped                             ;
; C8_MODE                       ; BYPASS            ; Untyped                             ;
; C9_MODE                       ; BYPASS            ; Untyped                             ;
; C0_PH                         ; 0                 ; Untyped                             ;
; C1_PH                         ; 0                 ; Untyped                             ;
; C2_PH                         ; 0                 ; Untyped                             ;
; C3_PH                         ; 0                 ; Untyped                             ;
; C4_PH                         ; 0                 ; Untyped                             ;
; C5_PH                         ; 0                 ; Untyped                             ;
; C6_PH                         ; 0                 ; Untyped                             ;
; C7_PH                         ; 0                 ; Untyped                             ;
; C8_PH                         ; 0                 ; Untyped                             ;
; C9_PH                         ; 0                 ; Untyped                             ;
; L0_HIGH                       ; 1                 ; Untyped                             ;
; L1_HIGH                       ; 1                 ; Untyped                             ;
; G0_HIGH                       ; 1                 ; Untyped                             ;
; G1_HIGH                       ; 1                 ; Untyped                             ;
; G2_HIGH                       ; 1                 ; Untyped                             ;
; G3_HIGH                       ; 1                 ; Untyped                             ;
; E0_HIGH                       ; 1                 ; Untyped                             ;
; E1_HIGH                       ; 1                 ; Untyped                             ;
; E2_HIGH                       ; 1                 ; Untyped                             ;
; E3_HIGH                       ; 1                 ; Untyped                             ;
; L0_LOW                        ; 1                 ; Untyped                             ;
; L1_LOW                        ; 1                 ; Untyped                             ;
; G0_LOW                        ; 1                 ; Untyped                             ;
; G1_LOW                        ; 1                 ; Untyped                             ;
; G2_LOW                        ; 1                 ; Untyped                             ;
; G3_LOW                        ; 1                 ; Untyped                             ;
; E0_LOW                        ; 1                 ; Untyped                             ;
; E1_LOW                        ; 1                 ; Untyped                             ;
; E2_LOW                        ; 1                 ; Untyped                             ;
; E3_LOW                        ; 1                 ; Untyped                             ;
; L0_INITIAL                    ; 1                 ; Untyped                             ;
; L1_INITIAL                    ; 1                 ; Untyped                             ;
; G0_INITIAL                    ; 1                 ; Untyped                             ;
; G1_INITIAL                    ; 1                 ; Untyped                             ;
; G2_INITIAL                    ; 1                 ; Untyped                             ;
; G3_INITIAL                    ; 1                 ; Untyped                             ;
; E0_INITIAL                    ; 1                 ; Untyped                             ;
; E1_INITIAL                    ; 1                 ; Untyped                             ;
; E2_INITIAL                    ; 1                 ; Untyped                             ;
; E3_INITIAL                    ; 1                 ; Untyped                             ;
; L0_MODE                       ; BYPASS            ; Untyped                             ;
; L1_MODE                       ; BYPASS            ; Untyped                             ;
; G0_MODE                       ; BYPASS            ; Untyped                             ;
; G1_MODE                       ; BYPASS            ; Untyped                             ;
; G2_MODE                       ; BYPASS            ; Untyped                             ;
; G3_MODE                       ; BYPASS            ; Untyped                             ;
; E0_MODE                       ; BYPASS            ; Untyped                             ;
; E1_MODE                       ; BYPASS            ; Untyped                             ;
; E2_MODE                       ; BYPASS            ; Untyped                             ;
; E3_MODE                       ; BYPASS            ; Untyped                             ;
; L0_PH                         ; 0                 ; Untyped                             ;
; L1_PH                         ; 0                 ; Untyped                             ;
; G0_PH                         ; 0                 ; Untyped                             ;
; G1_PH                         ; 0                 ; Untyped                             ;
; G2_PH                         ; 0                 ; Untyped                             ;
; G3_PH                         ; 0                 ; Untyped                             ;
; E0_PH                         ; 0                 ; Untyped                             ;
; E1_PH                         ; 0                 ; Untyped                             ;
; E2_PH                         ; 0                 ; Untyped                             ;
; E3_PH                         ; 0                 ; Untyped                             ;
; M_PH                          ; 0                 ; Untyped                             ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                             ;
; CLK0_COUNTER                  ; G0                ; Untyped                             ;
; CLK1_COUNTER                  ; G0                ; Untyped                             ;
; CLK2_COUNTER                  ; G0                ; Untyped                             ;
; CLK3_COUNTER                  ; G0                ; Untyped                             ;
; CLK4_COUNTER                  ; G0                ; Untyped                             ;
; CLK5_COUNTER                  ; G0                ; Untyped                             ;
; CLK6_COUNTER                  ; E0                ; Untyped                             ;
; CLK7_COUNTER                  ; E1                ; Untyped                             ;
; CLK8_COUNTER                  ; E2                ; Untyped                             ;
; CLK9_COUNTER                  ; E3                ; Untyped                             ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                             ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                             ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                             ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                             ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                             ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                             ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                             ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                             ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                             ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                             ;
; M_TIME_DELAY                  ; 0                 ; Untyped                             ;
; N_TIME_DELAY                  ; 0                 ; Untyped                             ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                             ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                             ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                             ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                             ;
; ENABLE0_COUNTER               ; L0                ; Untyped                             ;
; ENABLE1_COUNTER               ; L0                ; Untyped                             ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                             ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                             ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                             ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                             ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                             ;
; VCO_POST_SCALE                ; 0                 ; Untyped                             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                             ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                             ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                             ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                             ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                             ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                             ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                             ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                             ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                             ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                             ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                             ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                             ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                             ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                             ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                             ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                             ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                             ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                      ;
+-------------------------------+-------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                    ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; insts_data.mif       ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_i9b2      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key3 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw0 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw2 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw3 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw4 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw5 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw6 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw7 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw8 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw9 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw10 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw11 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw12 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw13 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw14 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw15 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw16 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw17 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; ALTPLL_clkgen:pll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 100000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                ;
; Entity Instance                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                  ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 2048                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 32                                                               ;
;     -- NUMWORDS_B                         ; 2048                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "GPIO:uGPIO"            ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; Intr ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "miniUART:UART"            ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; IntRx_N ; Output ; Info     ; Explicitly unconnected ;
; IntTx_N ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerCounter:Timer"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Intr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ram2port_inst_data:Inst_Data_Mem" ;
+----------+-------+----------+--------------------------------+
; Port     ; Type  ; Severity ; Details                        ;
+----------+-------+----------+--------------------------------+
; data_a   ; Input ; Info     ; Explicitly unconnected         ;
; enable_a ; Input ; Info     ; Stuck at VCC                   ;
; wren_a   ; Input ; Info     ; Stuck at GND                   ;
+----------+-------+----------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register"                                                                                             ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; StoreM ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; CmpM   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; CmpW   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; StoreW ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "armreduced:arm_cpu|EXMEM_Register:comb_40"                                                                                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; StoreE ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; CmpE   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; CmpM   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; StoreM ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "armreduced:arm_cpu|IDEX_Register:comb_39"                                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CmpD ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; CmpE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "armreduced:arm_cpu"                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; pc[31..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nIRQ       ; Input  ; Info     ; Explicitly unconnected                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALTPLL_clkgen:pll0"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Dec 05 15:24:21 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ARM_System -c ARM_System
Info: Found 3 design units, including 3 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/ctrlsig.v
    Info: Found entity 1: Decoder
    Info: Found entity 2: ConditionalLogic
    Info: Found entity 3: ctrlSig
Info: Found 3 design units, including 3 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/armcpu.v
    Info: Found entity 1: ExtendMUX
    Info: Found entity 2: RegisterFile
    Info: Found entity 3: armreduced
Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/alu.v
    Info: Found entity 1: ALU32bit
Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/alera_mem_dual_port/ram2port_inst_data.v
    Info: Found entity 1: ram2port_inst_data
Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm_system.v
    Info: Found entity 1: ARM_System
Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/uart/txunit.v
    Info: Found entity 1: TxUnit
Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/uart/clkunit.v
    Info: Found entity 1: ClkUnit
Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/uart/miniuart.v
    Info: Found entity 1: miniUART
Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/uart/rxunit.v
    Info: Found entity 1: RxUnit
Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/timer/timercounter.v
    Info: Found entity 1: TimerCounter
Info: Found 2 design units, including 2 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/gpio/gpio.v
    Info: Found entity 1: GPIO
    Info: Found entity 2: key_detect
Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/decoder/addr_decoder.v
    Info: Found entity 1: Addr_Decoder
Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/altera_pll/altpll_clkgen.v
    Info: Found entity 1: ALTPLL_clkgen
Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/instruction_fetch.v
    Info: Found entity 1: Instruction_Fetch
Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/idex_register.v
    Info: Found entity 1: IDEX_Register
Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/exmem_register.v
    Info: Found entity 1: EXMEM_Register
Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/memwb_register.v
    Info: Found entity 1: MEMWB_Register
Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/instruction_decode.v
    Info: Found entity 1: Instruction_Decode
Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/alu_mux.v
    Info: Found entity 1: ALU_MUX
Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/cond_unit.v
    Info: Found entity 1: Cond_Unit
Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/mem.v
    Info: Found entity 1: MEM
Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/writeback.v
    Info: Found entity 1: WriteBack
Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/hazard_unit.v
    Info: Found entity 1: Hazard_Unit
Warning (10236): Verilog HDL Implicit Net warning at ARMCPU.v(180): created implicit net for "LoadW"
Critical Warning (10846): Verilog HDL Instantiation warning at ARMCPU.v(200): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at ARMCPU.v(213): instance has no name
Info: Elaborating entity "ARM_System" for the top level hierarchy
Info: Elaborating entity "ALTPLL_clkgen" for hierarchy "ALTPLL_clkgen:pll0"
Info: Elaborating entity "altpll" for hierarchy "ALTPLL_clkgen:pll0|altpll:altpll_component"
Info: Elaborated megafunction instantiation "ALTPLL_clkgen:pll0|altpll:altpll_component"
Info: Instantiated megafunction "ALTPLL_clkgen:pll0|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "25000"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "gate_lock_signal" = "NO"
    Info: Parameter "inclk0_input_frequency" = "100000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=ALTPLL_clkgen"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Elaborating entity "armreduced" for hierarchy "armreduced:arm_cpu"
Info: Elaborating entity "Instruction_Fetch" for hierarchy "armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch"
Info: Elaborating entity "ctrlSig" for hierarchy "armreduced:arm_cpu|ctrlSig:_ctrlSig"
Info: Elaborating entity "Decoder" for hierarchy "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder"
Warning (10270): Verilog HDL Case Statement warning at ctrlSig.v(18): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(18): inferring latch(es) for variable "MemtoReg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(18): inferring latch(es) for variable "ALUOp", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(18): inferring latch(es) for variable "Svalue", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(18): inferring latch(es) for variable "ALUSrc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(18): inferring latch(es) for variable "ImmSrc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(18): inferring latch(es) for variable "RegSrc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(18): inferring latch(es) for variable "Branch", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(18): inferring latch(es) for variable "Store", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(18): inferring latch(es) for variable "Load", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Load" at ctrlSig.v(18)
Info (10041): Inferred latch for "Store" at ctrlSig.v(18)
Info (10041): Inferred latch for "Branch" at ctrlSig.v(18)
Info (10041): Inferred latch for "RegSrc[0]" at ctrlSig.v(18)
Info (10041): Inferred latch for "RegSrc[1]" at ctrlSig.v(18)
Info (10041): Inferred latch for "ImmSrc[0]" at ctrlSig.v(18)
Info (10041): Inferred latch for "ImmSrc[1]" at ctrlSig.v(18)
Info (10041): Inferred latch for "ALUSrc" at ctrlSig.v(18)
Info (10041): Inferred latch for "Svalue" at ctrlSig.v(18)
Info (10041): Inferred latch for "ALUOp[0]" at ctrlSig.v(18)
Info (10041): Inferred latch for "ALUOp[1]" at ctrlSig.v(18)
Info (10041): Inferred latch for "ALUOp[2]" at ctrlSig.v(18)
Info (10041): Inferred latch for "ALUOp[3]" at ctrlSig.v(18)
Info (10041): Inferred latch for "MemtoReg" at ctrlSig.v(18)
Info: Elaborating entity "ConditionalLogic" for hierarchy "armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional"
Warning (10270): Verilog HDL Case Statement warning at ctrlSig.v(118): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(118): inferring latch(es) for variable "condEx", which holds its previous value in one or more paths through the always construct
Warning (10270): Verilog HDL Case Statement warning at ctrlSig.v(127): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(127): inferring latch(es) for variable "MemWrite", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(127): inferring latch(es) for variable "PCSrc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(127): inferring latch(es) for variable "RegWrite", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "RegWrite" at ctrlSig.v(127)
Info (10041): Inferred latch for "PCSrc" at ctrlSig.v(127)
Info (10041): Inferred latch for "MemWrite" at ctrlSig.v(127)
Info (10041): Inferred latch for "condEx" at ctrlSig.v(118)
Info: Elaborating entity "Instruction_Decode" for hierarchy "armreduced:arm_cpu|Instruction_Decode:_Instruction_Decode"
Info: Elaborating entity "Hazard_Unit" for hierarchy "armreduced:arm_cpu|Hazard_Unit:_Hazard_Unit"
Warning (10240): Verilog HDL Always Construct warning at Hazard_Unit.v(43): inferring latch(es) for variable "WriteDataE", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "WriteDataE[0]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[1]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[2]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[3]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[4]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[5]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[6]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[7]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[8]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[9]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[10]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[11]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[12]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[13]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[14]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[15]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[16]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[17]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[18]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[19]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[20]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[21]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[22]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[23]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[24]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[25]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[26]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[27]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[28]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[29]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[30]" at Hazard_Unit.v(67)
Info (10041): Inferred latch for "WriteDataE[31]" at Hazard_Unit.v(67)
Info: Elaborating entity "ExtendMUX" for hierarchy "armreduced:arm_cpu|ExtendMUX:_ExtendMUX"
Warning (10240): Verilog HDL Always Construct warning at ARMCPU.v(10): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Info: Elaborating entity "RegisterFile" for hierarchy "armreduced:arm_cpu|RegisterFile:_RegisterFile"
Info: Elaborating entity "IDEX_Register" for hierarchy "armreduced:arm_cpu|IDEX_Register:comb_39"
Info: Elaborating entity "ALU_MUX" for hierarchy "armreduced:arm_cpu|ALU_MUX:_ALU_MUX"
Info: Elaborating entity "ALU32bit" for hierarchy "armreduced:arm_cpu|ALU32bit:_ALU32bit"
Warning (10270): Verilog HDL Case Statement warning at alu.v(11): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at alu.v(11): inferring latch(es) for variable "ALUResult", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at alu.v(11): inferring latch(es) for variable "ALUFlags", which holds its previous value in one or more paths through the always construct
Warning (10034): Output port "ALUFlags[3]" at alu.v(7) has no driver
Warning (10034): Output port "ALUFlags[1..0]" at alu.v(7) has no driver
Info (10041): Inferred latch for "ALUFlags[2]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[0]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[1]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[2]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[3]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[4]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[5]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[6]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[7]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[8]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[9]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[10]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[11]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[12]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[13]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[14]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[15]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[16]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[17]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[18]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[19]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[20]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[21]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[22]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[23]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[24]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[25]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[26]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[27]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[28]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[29]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[30]" at alu.v(11)
Info (10041): Inferred latch for "ALUResult[31]" at alu.v(11)
Info: Elaborating entity "Cond_Unit" for hierarchy "armreduced:arm_cpu|Cond_Unit:_Cond_Unit"
Info: Elaborating entity "EXMEM_Register" for hierarchy "armreduced:arm_cpu|EXMEM_Register:comb_40"
Info: Elaborating entity "MEM" for hierarchy "armreduced:arm_cpu|MEM:_MEM"
Info: Elaborating entity "MEMWB_Register" for hierarchy "armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register"
Info: Elaborating entity "WriteBack" for hierarchy "armreduced:arm_cpu|WriteBack:_WriteBack"
Info: Elaborating entity "ram2port_inst_data" for hierarchy "ram2port_inst_data:Inst_Data_Mem"
Info: Elaborating entity "altsyncram" for hierarchy "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component"
Info: Instantiated megafunction "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "byteena_reg_b" = "CLOCK1"
    Info: Parameter "byte_size" = "8"
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_input_b" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "init_file" = "insts_data.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "2048"
    Info: Parameter "numwords_b" = "2048"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "11"
    Info: Parameter "widthad_b" = "11"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "4"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i9b2.tdf
    Info: Found entity 1: altsyncram_i9b2
Info: Elaborating entity "altsyncram_i9b2" for hierarchy "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated"
Info: Elaborating entity "Addr_Decoder" for hierarchy "Addr_Decoder:Decoder"
Info: Elaborating entity "TimerCounter" for hierarchy "TimerCounter:Timer"
Info: Elaborating entity "miniUART" for hierarchy "miniUART:UART"
Info: Elaborating entity "ClkUnit" for hierarchy "miniUART:UART|ClkUnit:ClkDiv"
Info: Elaborating entity "TxUnit" for hierarchy "miniUART:UART|TxUnit:TxDev"
Info: Elaborating entity "RxUnit" for hierarchy "miniUART:UART|RxUnit:RxDev"
Info: Elaborating entity "GPIO" for hierarchy "GPIO:uGPIO"
Info: Elaborating entity "key_detect" for hierarchy "GPIO:uGPIO|key_detect:key1"
Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Duplicate LATCH primitives merged into single LATCH primitive
    Info: Duplicate LATCH primitive "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|RegSrc[0]" merged with LATCH primitive "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[1]"
    Info: Duplicate LATCH primitive "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|MemtoReg" merged with LATCH primitive "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[0]"
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|IDEX_Register:comb_39|ALUOpE[0]
Warning: Latch armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|MemWrite has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26]
Warning: Latch armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|Store has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26]
Warning: Latch armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|condEx has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[28]
Warning: Latch armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|Load has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26]
Warning: Latch armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|RegWrite has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26]
Warning: Latch armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|PCSrc has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27]
Warning: Latch armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26]
Warning: Latch armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUSrc has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26]
Warning: Latch armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27]
Warning: Latch armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26]
Warning: Latch armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26]
Warning: Latch armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27]
Warning: Latch armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26]
Warning: Latch armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|Svalue has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26]
Info: 109 registers lost all their fanouts during netlist optimizations. The first 109 are displayed below.
    Info: Register "armreduced:arm_cpu|RegisterFile:_RegisterFile|tmpwaddr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|RegisterFile:_RegisterFile|tmpwaddr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|RegisterFile:_RegisterFile|tmpwaddr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "armreduced:arm_cpu|RegisterFile:_RegisterFile|tmpwaddr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw17|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw17|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw17|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw17|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw16|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw16|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw16|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw16|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw15|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw15|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw15|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw15|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw14|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw14|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw14|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw14|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw13|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw13|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw13|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw13|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw12|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw12|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw12|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw12|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw11|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw11|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw11|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw11|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw10|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw10|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw10|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw10|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw9|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw9|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw9|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw9|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw8|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw8|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw8|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw8|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw7|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw7|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw7|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw7|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw6|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw6|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw6|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw6|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw5|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw5|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw5|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw5|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw4|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw4|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw4|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw4|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw3|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw3|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw3|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw3|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw2|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw2|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw2|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw2|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw1|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw1|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw1|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw1|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw0|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw0|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw0|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw0|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key3|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key3|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key3|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key3|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key2|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key2|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key2|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key2|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key1|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key1|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key1|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key1|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw17|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw16|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw15|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw14|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw13|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw12|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw11|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw10|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw9|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw8|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw7|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw6|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw5|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw4|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw3|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw2|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw1|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw0|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key3|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key2|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key1|c_state.S15" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/ARM_System.map.smsg
Info: Implemented 3526 device resources after synthesis - the final resource count might be different
    Info: Implemented 24 input pins
    Info: Implemented 84 output pins
    Info: Implemented 3385 logic cells
    Info: Implemented 32 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 119 warnings
    Info: Peak virtual memory: 250 megabytes
    Info: Processing ended: Sat Dec 05 15:24:35 2020
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/ARM_System.map.smsg.


