verilog work "circuit2.vf"
verilog work "circuit1.vf"
verilog work "toplevel.vf"
