// Seed: 406626556
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = ~|id_2;
  wire id_3;
endmodule
module module_1 ();
  wire id_1;
  module_0(
      id_1, id_1
  );
  wire id_2;
endmodule
module module_2 (
    output supply1 id_0,
    input supply0 id_1,
    input tri id_2,
    output supply1 id_3,
    output tri1 id_4,
    output wor id_5
);
  wire id_7;
  module_0(
      id_7, id_7
  );
  wire id_8;
endmodule
module module_3 (
    input wire id_0,
    input tri1 id_1,
    input tri id_2,
    input wire id_3,
    input tri1 id_4,
    output supply1 id_5,
    output uwire id_6
);
  id_8 :
  assert property (@(posedge (id_6++)) 1)
  else $display("", 1);
  module_0(
      id_8, id_8
  );
  integer id_9, id_10;
endmodule
