
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032754                       # Number of seconds simulated
sim_ticks                                 32753781246                       # Number of ticks simulated
final_tick                               604256704365                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 157857                       # Simulator instruction rate (inst/s)
host_op_rate                                   205735                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2270872                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891368                       # Number of bytes of host memory used
host_seconds                                 14423.44                       # Real time elapsed on the host
sim_insts                                  2276838357                       # Number of instructions simulated
sim_ops                                    2967408860                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2126464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1531520                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3661696                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1323392                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1323392                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16613                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11965                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28607                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10339                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10339                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        62527                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64922703                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50803                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     46758571                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               111794604                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        62527                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50803                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             113330                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40404251                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40404251                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40404251                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        62527                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64922703                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50803                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     46758571                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              152198855                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78546239                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28433827                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24862802                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801046                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14179429                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13672461                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044898                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56692                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33528766                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158205089                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28433827                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15717359                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32563385                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8848271                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3953418                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16528361                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715659                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77082544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.362606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.170555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44519159     57.76%     57.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1612997      2.09%     59.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2948999      3.83%     63.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2763858      3.59%     67.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4557775      5.91%     73.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4751421      6.16%     79.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126757      1.46%     80.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848296      1.10%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13953282     18.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77082544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362001                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.014165                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34587207                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3820738                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31517874                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       124946                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7031769                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3094266                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5204                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177020370                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1381                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7031769                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36042374                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1374229                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       429719                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30176381                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2028063                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172363463                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689545                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       827243                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228853783                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784524365                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784524365                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79957572                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20323                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9940                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5409786                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26518601                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5764869                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        98066                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2070595                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163130615                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19862                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137696144                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181377                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48935555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134345261                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77082544                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.786347                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839411                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26691211     34.63%     34.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14348873     18.61%     53.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12620929     16.37%     69.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7668563      9.95%     79.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8007451     10.39%     89.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4723505      6.13%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2083503      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556695      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       381814      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77082544                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541293     66.30%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174917     21.42%     87.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100247     12.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    108008868     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085476      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23702811     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4889068      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137696144                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.753058                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816457                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005929                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353472660                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212086475                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133204212                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138512601                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       340206                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7588530                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          830                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          443                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1411514                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7031769                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         762674                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        61170                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163150480                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       191073                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26518601                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5764869                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9940                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30664                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          215                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          443                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       956973                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1063173                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2020146                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135124106                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22782752                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2572032                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27554372                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20421690                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4771620                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.720313                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133353310                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133204212                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81846069                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199727720                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.695870                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409788                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49539497                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805804                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70050775                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.621846                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.318356                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32241461     46.03%     46.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14842614     21.19%     67.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8301872     11.85%     79.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814916      4.02%     83.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2697624      3.85%     86.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1129679      1.61%     88.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3010724      4.30%     92.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       877835      1.25%     94.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4134050      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70050775                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4134050                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229067808                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333339593                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31671                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1463695                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.785462                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.785462                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.273135                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.273135                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       625052064                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174605911                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182444351                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78546239                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28516828                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23199111                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1905121                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12109769                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11242255                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2932259                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        83907                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31531015                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             155730800                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28516828                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14174514                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             32715096                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9776941                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5068033                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15407054                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       755037                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77153675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.486398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.298112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        44438579     57.60%     57.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1758368      2.28%     59.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2288136      2.97%     62.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3471007      4.50%     67.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3366956      4.36%     71.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2562606      3.32%     75.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1524438      1.98%     77.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2289050      2.97%     79.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15454535     20.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77153675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363058                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.982664                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32579179                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4960777                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31527937                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       246478                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7839302                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4834171                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          251                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186289583                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1273                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7839302                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34295665                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         948991                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1499741                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30017398                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2552576                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     180877998                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1105                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1104340                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       800358                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          280                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252009670                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    842372242                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    842372242                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    156733273                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        95276397                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38266                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21591                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7209668                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16765676                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8885044                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       171577                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2711859                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         168127709                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36409                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135453398                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       251757                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     54658805                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    166161105                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5805                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77153675                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.755631                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898435                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26894040     34.86%     34.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16925634     21.94%     56.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10878619     14.10%     70.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7474149      9.69%     80.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7005013      9.08%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3723967      4.83%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2744349      3.56%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       821134      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       686770      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77153675                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         664640     69.04%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        136832     14.21%     83.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       161162     16.74%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112706723     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1913973      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15301      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13365794      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7451607      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135453398                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.724505                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             962640                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007107                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    349274868                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    222823681                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131645061                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136416038                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       458385                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6422962                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2040                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          795                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2256184                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           72                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7839302                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         558023                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90047                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    168164118                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1101007                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16765676                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8885044                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21107                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         68115                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          795                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1165843                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1072342                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2238185                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132849826                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12580284                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2603572                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19860657                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18608057                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7280373                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.691358                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131679535                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131645061                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         84574147                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        237513928                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.676020                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356081                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     91792775                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    112816797                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     55347538                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30604                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1936544                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69314373                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627610                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.153715                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26784173     38.64%     38.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19880312     28.68%     67.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7335486     10.58%     77.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4198002      6.06%     83.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3496174      5.04%     89.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1693699      2.44%     91.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1730402      2.50%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       733096      1.06%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3463029      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69314373                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     91792775                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     112816797                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16971574                       # Number of memory references committed
system.switch_cpus1.commit.loads             10342714                       # Number of loads committed
system.switch_cpus1.commit.membars              15302                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16181234                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        101688348                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2301987                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3463029                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           234015679                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          344172189                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31148                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1392564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           91792775                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            112816797                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     91792775                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.855691                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.855691                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.168646                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.168646                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       597834595                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181809286                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172084486                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         30604                       # number of misc regfile writes
system.l2.replacements                          28611                       # number of replacements
system.l2.tagsinuse                       8191.999454                       # Cycle average of tags in use
system.l2.total_refs                           408531                       # Total number of references to valid blocks.
system.l2.sampled_refs                          36803                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.100481                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           101.964473                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      3.434385                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3355.215112                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      2.719899                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2521.210260                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            995.183917                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1212.271409                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.012447                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000419                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.409572                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000332                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.307765                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.121482                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.147982                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        32899                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        35823                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   68722                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            28527                       # number of Writeback hits
system.l2.Writeback_hits::total                 28527                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        32899                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        35823                       # number of demand (read+write) hits
system.l2.demand_hits::total                    68722                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        32899                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        35823                       # number of overall hits
system.l2.overall_hits::total                   68722                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16613                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        11965                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 28607                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16613                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        11965                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28607                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16613                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        11965                       # number of overall misses
system.l2.overall_misses::total                 28607                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       919704                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1027642246                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       846927                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    726679189                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1756088066                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       919704                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1027642246                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       846927                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    726679189                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1756088066                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       919704                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1027642246                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       846927                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    726679189                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1756088066                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49512                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        47788                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               97329                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        28527                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             28527                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49512                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        47788                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                97329                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49512                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        47788                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               97329                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.335535                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.250377                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.293921                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.335535                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.250377                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.293921                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.335535                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.250377                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.293921                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 57481.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61857.716607                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 65148.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 60733.739156                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61386.655923                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 57481.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61857.716607                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 65148.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 60733.739156                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61386.655923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 57481.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61857.716607                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 65148.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 60733.739156                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61386.655923                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10339                       # number of writebacks
system.l2.writebacks::total                     10339                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16613                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        11965                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            28607                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16613                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        11965                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28607                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16613                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        11965                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28607                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       831014                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    931385212                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       770329                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    657078109                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1590064664                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       831014                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    931385212                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       770329                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    657078109                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1590064664                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       831014                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    931385212                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       770329                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    657078109                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1590064664                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.335535                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.250377                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.293921                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.335535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.250377                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.293921                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.335535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.250377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.293921                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51938.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56063.637633                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 59256.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54916.682741                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55583.062327                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 51938.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56063.637633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 59256.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 54916.682741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55583.062327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 51938.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56063.637633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 59256.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 54916.682741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55583.062327                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.896332                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016560456                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872118.703499                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.896332                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025475                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870026                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16528342                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16528342                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16528342                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16528342                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16528342                       # number of overall hits
system.cpu0.icache.overall_hits::total       16528342                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1083184                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1083184                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1083184                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1083184                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1083184                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1083184                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16528361                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16528361                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16528361                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16528361                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16528361                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16528361                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 57009.684211                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57009.684211                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 57009.684211                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57009.684211                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 57009.684211                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57009.684211                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       950582                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       950582                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       950582                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       950582                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       950582                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       950582                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 59411.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 59411.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 59411.375000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 59411.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 59411.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 59411.375000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49512                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246457324                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49768                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4952.124337                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.090310                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.909690                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824572                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175428                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20674552                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20674552                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9942                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9942                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25008044                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25008044                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25008044                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25008044                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       164154                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       164154                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       164154                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        164154                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       164154                       # number of overall misses
system.cpu0.dcache.overall_misses::total       164154                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7814649749                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7814649749                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7814649749                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7814649749                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7814649749                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7814649749                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20838706                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20838706                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25172198                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25172198                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25172198                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25172198                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007877                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007877                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006521                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006521                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006521                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006521                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 47605.600528                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 47605.600528                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 47605.600528                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 47605.600528                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 47605.600528                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47605.600528                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8499                       # number of writebacks
system.cpu0.dcache.writebacks::total             8499                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       114642                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       114642                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       114642                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       114642                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       114642                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       114642                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49512                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49512                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49512                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49512                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49512                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49512                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1292844215                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1292844215                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1292844215                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1292844215                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1292844215                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1292844215                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001967                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001967                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001967                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001967                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 26111.734832                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26111.734832                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 26111.734832                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26111.734832                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 26111.734832                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26111.734832                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997002                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100460229                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2218669.816532                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997002                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15407034                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15407034                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15407034                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15407034                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15407034                       # number of overall hits
system.cpu1.icache.overall_hits::total       15407034                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1274342                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1274342                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1274342                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1274342                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1274342                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1274342                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15407054                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15407054                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15407054                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15407054                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15407054                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15407054                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 63717.100000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63717.100000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 63717.100000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63717.100000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 63717.100000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63717.100000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       860597                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       860597                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       860597                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       860597                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       860597                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       860597                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 66199.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66199.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 66199.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66199.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 66199.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66199.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47788                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185279014                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 48044                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3856.444384                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.551995                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.448005                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912312                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087688                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9571430                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9571430                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6594868                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6594868                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16235                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16235                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15302                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15302                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16166298                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16166298                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16166298                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16166298                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       121464                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       121464                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2510                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2510                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       123974                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        123974                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       123974                       # number of overall misses
system.cpu1.dcache.overall_misses::total       123974                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4884037479                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4884037479                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    159413812                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    159413812                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5043451291                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5043451291                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5043451291                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5043451291                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9692894                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9692894                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6597378                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6597378                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15302                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15302                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16290272                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16290272                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16290272                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16290272                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012531                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012531                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000380                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000380                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007610                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007610                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007610                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007610                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40209.753334                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40209.753334                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 63511.478884                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63511.478884                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40681.524279                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40681.524279                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40681.524279                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40681.524279                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       291568                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 48594.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20028                       # number of writebacks
system.cpu1.dcache.writebacks::total            20028                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        73676                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        73676                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2510                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2510                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        76186                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76186                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        76186                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76186                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47788                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47788                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47788                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47788                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47788                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47788                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1042576059                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1042576059                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1042576059                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1042576059                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1042576059                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1042576059                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004930                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004930                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002934                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002934                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002934                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002934                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21816.691617                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21816.691617                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21816.691617                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21816.691617                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21816.691617                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21816.691617                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
