# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../true_dpram_sclk.vhd" \
"../../../../test_dpram.vhdl" \

# Do not sort compile order
nosort
