Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Oct 21 18:13:31 2020
| Host         : NoorWindows running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab4_top_control_sets_placed.rpt
| Design       : lab4_top
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              58 |           18 |
| Yes          | No                    | No                     |              81 |           39 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              77 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |                             Enable Signal                             |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  adau1761_codec/codec_clock_gen/CLK_48 | adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_scl_i_1_n_0       |                                                  |                1 |              1 |         1.00 |
|  adau1761_codec/codec_clock_gen/CLK_48 | adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_sda_t_i_1_n_0     |                                                  |                1 |              1 |         1.00 |
|  adau1761_codec/codec_clock_gen/CLK_48 | adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left0        |                                                  |                2 |              4 |         2.00 |
|  adau1761_codec/codec_clock_gen/CLK_48 | adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0      |                                                  |                2 |              4 |         2.00 |
|  U2/inst/clk_out1                      | music_player/beat_generator/counter/E[0]                              | btn_IBUF[2]                                      |                2 |              6 |         3.00 |
|  U2/inst/clk_out1                      | music_player/song_reader/state_reg/E[0]                               | music_player/song_reader/addr_counter/r0         |                2 |              7 |         3.50 |
|  adau1761_codec/codec_clock_gen/CLK_48 | adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0   |                                                  |                5 |              8 |         1.60 |
|  adau1761_codec/codec_clock_gen/CLK_48 | adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1_n_0   |                                                  |                5 |              9 |         1.80 |
|  U2/inst/clk_out1                      | adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0 | music_player/beat_generator/counter/q[9]_i_1_n_0 |                2 |             10 |         5.00 |
|  adau1761_codec/codec_clock_gen/CLK_48 |                                                                       |                                                  |                8 |             10 |         1.25 |
|  U2/inst/clk_out1                      |                                                                       |                                                  |                6 |             11 |         1.83 |
|  U2/inst/clk_out1                      | adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0 | btn_IBUF[2]                                      |                4 |             16 |         4.00 |
|  U2/inst/clk_out1                      | music_player/note_player/sineread/gen_sample/E[0]                     | btn_IBUF[2]                                      |                8 |             16 |         2.00 |
|  adau1761_codec/codec_clock_gen/CLK_48 | adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay[15]_i_1_n_0     |                                                  |                7 |             16 |         2.29 |
|  U2/inst/clk_out1                      |                                                                       | btn_IBUF[2]                                      |                8 |             18 |         2.25 |
|  adau1761_codec/codec_clock_gen/CLK_48 | adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_lr_last      |                                                  |               10 |             18 |         1.80 |
|  U2/inst/clk_out1                      |                                                                       | next_button_press_unit/debounce/state/q_reg[0]_0 |                5 |             20 |         4.00 |
|  U2/inst/clk_out1                      |                                                                       | play_button_press_unit/debounce/state/q_reg[0]_0 |                5 |             20 |         4.00 |
|  adau1761_codec/codec_clock_gen/CLK_48 | adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0     |                                                  |                6 |             20 |         3.33 |
|  U2/inst/clk_out1                      | music_player/codec_conditioner/new_frame_state/sel[0]                 | btn_IBUF[2]                                      |                6 |             22 |         3.67 |
+----------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+


