INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
ERROR:sim - Tcl error detected while configuring symbol pins.
ERROR:sim - An internal error has occurred. Closing SelectIO Interface
ERROR:sim -    Wizard GUI.
WARNING:sim - A core named 'ISERDES6' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'ISERDES6'...
WARNING:sim - A core named 'ISERDES6' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'ISERDES6'...
Delivering associated files for 'ISERDES6'...
Delivered 4 files into directory
/media/data/git/jcfpga/LX150/ipcore_dir/tmp/_cg/ISERDES6
Delivered 1 file into directory
/media/data/git/jcfpga/LX150/ipcore_dir/tmp/_cg/ISERDES6
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ISERDES6'...
Generating ISE project...
XCO file found: ISERDES6.xco
XMDF file found: ISERDES6_xmdf.tcl
Adding /media/data/git/jcfpga/LX150/ipcore_dir/tmp/_cg/ISERDES6.ucf -view all
-origin_type created
Adding
/media/data/git/jcfpga/LX150/ipcore_dir/tmp/_cg/ISERDES6/example_design/ISERDES6
_exdes.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/media/data/git/jcfpga/LX150/ipcore_dir/tmp/_cg/ISERDES6/example_design/ISER
   DES6_exdes.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /media/data/git/jcfpga/LX150/ipcore_dir/tmp/_cg/ISERDES6.asy -view all
-origin_type imported
Adding /media/data/git/jcfpga/LX150/ipcore_dir/tmp/_cg/ISERDES6.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/media/data/git/jcfpga/LX150/ipcore_dir/tmp/_cg/ISERDES6.vhd" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /media/data/git/jcfpga/LX150/ipcore_dir/tmp/_cg/ISERDES6.vho -view all
-origin_type imported
WARNING: This core does not have a top level called "/ISERDES6"
WARNING: Top level has been set to "/ISERDES6_exdes"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ISERDES6'.
