# Y3-VHDL
### Home of Team 16's VHDL Masterpiece :sparkles:

---

## Variable Syntax
| Purpose | Syntax | Example|
|  :----: | :----: | :----: |
|Generic| `g[Name]`| `gMaximum` |
| Component Input | `[Name]In`| `iClock` |
| Component Output | `[Name]Out` | `oCount` |
| Signal | `s[Name]` | `sCounter` |
