// Module: EdgeHighlighter
// Description: Detects rising and falling edges on an input signal
// and generates a single-cycle pulse for each type of event.

module EdgeHighlighter (
    input  wire clk,
    input  wire reset,
    input  wire signal_in,
    output wire rising_edge,
    output wire falling_edge
);

    reg signal_in_d1; // Stores the signal's value from the previous cycle

    // Register the input signal on every clock edge
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            signal_in_d1 <= 1'b0;
        end else begin
            signal_in_d1 <= signal_in;
        end
    end

    // A rising edge occurs if the current signal is 1 and the previous was 0.
    assign rising_edge = signal_in && !signal_in_d1;

    // A falling edge occurs if the current signal is 0 and the previous was 1.
    assign falling_edge = !signal_in && signal_in_d1;

endmodule
