
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Industrial
     PFD_Experiments_impl1.ngd -o PFD_Experiments_impl1_map.ncd -pr
     PFD_Experiments_impl1.prf -mp PFD_Experiments_impl1.mrp -lpf
     C:/Users/George Smart/Documents/LatticeFPGA/PFD
     Experiments/impl1/PFD_Experiments_impl1.lpf -lpf C:/Users/George
     Smart/Documents/LatticeFPGA/PFD Experiments/PFD_Experiments.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  02/15/22  00:11:55

Design Summary
--------------

   Number of registers:    139 out of  7209 (2%)
      PFU registers:          139 out of  6864 (2%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        72 out of  3432 (2%)
      SLICEs as Logic/ROM:     72 out of  3432 (2%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         34 out of  3432 (1%)
   Number of LUT4s:        120 out of  6864 (2%)
      Number used as logic LUTs:         52
      Number used as distributed RAM:     0
      Number used as ripple logic:       68
      Number used as shift registers:     0
   Number of PIO sites used: 17 + 4(JTAG) out of 115 (18%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  3
     Net fastclk: 23 loads, 23 rising, 0 falling (Driver: rc_oscillator )
     Net gps_pps_c: 32 loads, 32 rising, 0 falling (Driver: PIO gps_pps )

                                    Page 1




Design:  top                                           Date:  02/15/22  00:11:55

Design Summary (cont)
---------------------
     Net test_clk_c: 17 loads, 17 rising, 0 falling (Driver: PIO test_clk )
   Number of Clock Enables:  2
     Net spi/fastclk_enable_36: 17 loads, 17 LSLICEs
     Net fastclk_enable_4: 2 loads, 2 LSLICEs
   Number of LSRs:  2
     Net SSELr_1: 3 loads, 3 LSLICEs
     Net spi/n449: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net spi/n397: 31 loads
     Net spi/n566: 31 loads
     Net spi/fastclk_enable_36: 17 loads
     Net SSELr_1: 9 loads
     Net bitcnt_0: 6 loads
     Net SCKr_1: 6 loads
     Net SCKr_2: 5 loads
     Net spi/bitcnt_1: 5 loads
     Net spi/bitcnt_2: 4 loads
     Net spi/bitcnt_3: 3 loads




   Number of warnings:  3
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: C:/Users/George Smart/Documents/LatticeFPGA/PFD
     Experiments/PFD_Experiments.lpf(39): Semantic error in "IOBUF PORT "MOSI"
     IO_TYPE=LVCMOS33 ;": Port "MOSI" does not exist in the design. This
     preference has been disabled.
WARNING - map: input pad net 'MOSI' has no legal load.
WARNING - map: IO buffer missing for top level port MOSI...logic will be
     discarded.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| leds[7]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| leds[6]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| leds[5]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| leds[4]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| leds[3]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| leds[2]             | OUTPUT    | LVCMOS33  |            |

                                    Page 2




Design:  top                                           Date:  02/15/22  00:11:55

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| leds[1]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| leds[0]             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| gps_rxd             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| ftdi_rxd            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| MISO                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| test_clk            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| gps_pps             | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| gps_txd             | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| ftdi_txd            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SCK                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SSEL                | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i2 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal counter_gated_31__I_0_add_2_1/S0 undriven or does not drive anything -
     clipped.
Signal counter_gated_31__I_0_add_2_1/CI undriven or does not drive anything -
     clipped.
Signal counter_gated_31__I_0_add_2_33/S1 undriven or does not drive anything -
     clipped.
Signal counter_gated_31__I_0_add_2_33/CO undriven or does not drive anything -
     clipped.
Signal counter_39_add_4_1/S0 undriven or does not drive anything - clipped.
Signal counter_39_add_4_1/CI undriven or does not drive anything - clipped.
Signal counter_39_add_4_33/S1 undriven or does not drive anything - clipped.
Signal counter_39_add_4_33/CO undriven or does not drive anything - clipped.
Block i1 was optimized away.

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                rc_oscillator
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     fastclk
  OSC Nominal Frequency (MHz):                      133.00

                                    Page 3




Design:  top                                           Date:  02/15/22  00:11:55


ASIC Components
---------------

Instance Name: rc_oscillator
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 59 MB
        













































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
