$date
	Sat Oct 22 19:55:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#712454
b1000 &
b1000 %
1$
b1000 !
1"
#712455
0"
#712458
b100 &
b100 %
#712462
b10 &
b10 %
#712466
b1 &
b1 %
1#
#712470
b0 &
0#
b0 %
0$
#1719177
b10001 !
1"
#1719178
b10001 &
b10001 %
1$
#1719179
0"
#1719182
b110100 &
b110100 %
#1719186
b11010 &
b11010 %
#1719190
b1101 &
b1101 %
#1719194
b101000 &
b101000 %
#1719198
b10100 &
b10100 %
#1719202
b1010 &
b1010 %
#1719206
b101 &
b101 %
#1719210
b10000 &
b10000 %
#1719214
b1000 &
b1000 %
#1719218
b100 &
b100 %
#1719222
b10 &
b10 %
#1719226
b1 &
b1 %
1#
#1719230
b0 &
0#
b0 %
0$
#2712960
b10101 !
1"
#2712962
b10101 &
b10101 %
1$
#2712963
0"
#2712966
b1000000 &
b1000000 %
#2712970
b100000 &
b100000 %
#2712974
b10000 &
b10000 %
#2712978
b1000 &
b1000 %
#2712982
b100 &
b100 %
#2712986
b10 &
b10 %
#2712990
b1 &
1#
b1 %
#2712994
b0 &
b0 %
0#
0$
#4500012
