vhdl xil_defaultlib  \
"../../../../sineInverter.gen/sources_1/ip/timbase_ctr/sim/timbase_ctr.vhd" \

nosort
