#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Aug 12 00:25:48 2022
# Process ID: 14364
# Current directory: C:/Users/erosc/Desktop/Vivado/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11548 C:\Users\erosc\Desktop\Vivado\ms2xs_mult11bit_v1_0_project\ms2xs_mult11bit_v1_0_project\ms2xs_mult11bit_v1_0_project.xpr
# Log file: C:/Users/erosc/Desktop/Vivado/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/vivado.log
# Journal file: C:/Users/erosc/Desktop/Vivado/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/erosc/Desktop/Vivado/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/erosc/Desktop/Vivado/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/erosc/Desktop/Vivado/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project/ms2xs_mult11bit_v1_0_project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1106.328 ; gain = 0.000
update_compile_order -fileset sources_1
create_peripheral xilinx.com user SHA2_512 1.0 -dir C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core xilinx.com:user:SHA2_512:1.0]
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core xilinx.com:user:SHA2_512:1.0]
generate_peripheral [ipx::find_open_core xilinx.com:user:SHA2_512:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:SHA2_512:1.0]
set_property  ip_repo_paths  {C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0 C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0'.
ipx::edit_ip_in_project -upgrade true -name edit_SHA2_512_v1_0 -directory C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src {C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Control.v C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_out.v C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2XS.v C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/axis_in.v C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/Mems.v C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/ms2xs_v3_0.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v w ]
add_files C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: SHA2_512_v1_0
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1678.949 ; gain = 242.121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SHA2_512_v1_0' [c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/hdl/SHA2_512_v1_0.v:4]
	Parameter C_DIN_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DOUT_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DOUT_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sha2_512' [C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v:23]
	Parameter D_WIDTH bound to: 32 - type: integer 
	Parameter S_COUNT bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 512 - type: integer 
	Parameter SIZE_STREAM bound to: 16 - type: integer 
	Parameter SIZE_MEM bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_in' [c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/axis_in.v:7]
	Parameter SIZE bound to: 32 - type: integer 
	Parameter D_WIDTH bound to: 32 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axis_in' (1#1) [c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/axis_in.v:7]
WARNING: [Synth 8-689] width (6) of port connection 'write_addr' does not match port width (5) of module 'axis_in' [C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v:76]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v:96]
INFO: [Synth 8-6157] synthesizing module 'mems' [c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/Mems.v:1]
	Parameter SIZE bound to: 32 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_in' [c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/Mems.v:37]
	Parameter SIZE bound to: 32 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem_in' (2#1) [c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/Mems.v:37]
WARNING: [Synth 8-7071] port 'operate' of module 'mem_in' is unconnected for instance 'mem_in' [c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/Mems.v:18]
WARNING: [Synth 8-7071] port 'read' of module 'mem_in' is unconnected for instance 'mem_in' [c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/Mems.v:18]
WARNING: [Synth 8-7023] instance 'mem_in' of module 'mem_in' has 8 connections declared, but only 6 given [c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/Mems.v:18]
INFO: [Synth 8-6155] done synthesizing module 'mems' (3#1) [c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/Mems.v:1]
ERROR: [Synth 8-448] named port connection 'addr_r_w' does not exist for instance 'Mems' of module 'mems' [C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v:98]
ERROR: [Synth 8-448] named port connection 'data_r' does not exist for instance 'Mems' of module 'mems' [C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v:98]
ERROR: [Synth 8-448] named port connection 'addr_r_r' does not exist for instance 'Mems' of module 'mems' [C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v:98]
ERROR: [Synth 8-448] named port connection 'addr_h_w' does not exist for instance 'Mems' of module 'mems' [C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v:99]
ERROR: [Synth 8-448] named port connection 'data_h' does not exist for instance 'Mems' of module 'mems' [C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v:99]
ERROR: [Synth 8-448] named port connection 'addr_h_r' does not exist for instance 'Mems' of module 'mems' [C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v:99]
ERROR: [Synth 8-448] named port connection 'addr_m_l' does not exist for instance 'Mems' of module 'mems' [C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v:100]
ERROR: [Synth 8-448] named port connection 'data_m' does not exist for instance 'Mems' of module 'mems' [C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v:100]
ERROR: [Synth 8-448] named port connection 'addr_e' does not exist for instance 'Mems' of module 'mems' [C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v:101]
ERROR: [Synth 8-448] named port connection 'data_e' does not exist for instance 'Mems' of module 'mems' [C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v:101]
ERROR: [Synth 8-448] named port connection 'addr_dout' does not exist for instance 'Mems' of module 'mems' [C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v:101]
ERROR: [Synth 8-448] named port connection 'r' does not exist for instance 'Mems' of module 'mems' [C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v:102]
ERROR: [Synth 8-448] named port connection 'h' does not exist for instance 'Mems' of module 'mems' [C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v:102]
ERROR: [Synth 8-448] named port connection 'e' does not exist for instance 'Mems' of module 'mems' [C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v:102]
ERROR: [Synth 8-448] named port connection 'eo' does not exist for instance 'Mems' of module 'mems' [C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v:102]
ERROR: [Synth 8-6156] failed synthesizing module 'sha2_512' [C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'SHA2_512_v1_0' [c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/hdl/SHA2_512_v1_0.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1756.188 ; gain = 319.359
---------------------------------------------------------------------------------
RTL Elaboration failed
9 Infos, 5 Warnings, 0 Critical Warnings and 18 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: SHA2_512_v1_0
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1766.188 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SHA2_512_v1_0' [c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/hdl/SHA2_512_v1_0.v:4]
	Parameter C_DIN_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DOUT_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DOUT_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sha2_512' [C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v:23]
	Parameter D_WIDTH bound to: 32 - type: integer 
	Parameter S_COUNT bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 512 - type: integer 
	Parameter SIZE_STREAM bound to: 16 - type: integer 
	Parameter SIZE_MEM bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_in' [c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/axis_in.v:7]
	Parameter SIZE bound to: 32 - type: integer 
	Parameter D_WIDTH bound to: 32 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axis_in' (1#1) [c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/axis_in.v:7]
WARNING: [Synth 8-689] width (6) of port connection 'write_addr' does not match port width (5) of module 'axis_in' [C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v:76]
INFO: [Synth 8-6157] synthesizing module 'mems' [c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/Mems.v:1]
	Parameter SIZE bound to: 32 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_in' [c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/Mems.v:37]
	Parameter SIZE bound to: 32 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem_in' (2#1) [c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/Mems.v:37]
WARNING: [Synth 8-7071] port 'operate' of module 'mem_in' is unconnected for instance 'mem_in' [c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/Mems.v:18]
WARNING: [Synth 8-7071] port 'read' of module 'mem_in' is unconnected for instance 'mem_in' [c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/Mems.v:18]
WARNING: [Synth 8-7023] instance 'mem_in' of module 'mem_in' has 8 connections declared, but only 6 given [c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/Mems.v:18]
INFO: [Synth 8-6155] done synthesizing module 'mems' (3#1) [c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/Mems.v:1]
WARNING: [Synth 8-689] width (6) of port connection 'addr_w_in' does not match port width (5) of module 'mems' [C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v:98]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (16) of module 'mems' [C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v:99]
WARNING: [Synth 8-7071] port 'operate' of module 'mems' is unconnected for instance 'Mems' [C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v:96]
WARNING: [Synth 8-7071] port 'read' of module 'mems' is unconnected for instance 'Mems' [C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v:96]
WARNING: [Synth 8-7023] instance 'Mems' of module 'mems' has 8 connections declared, but only 6 given [C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v:96]
INFO: [Synth 8-6155] done synthesizing module 'sha2_512' (4#1) [C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src/sha2_512.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SHA2_512_v1_0' (5#1) [c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/hdl/SHA2_512_v1_0.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1766.188 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1768.090 ; gain = 1.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1768.090 ; gain = 1.902
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1768.090 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1863.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1940.566 ; gain = 174.379
12 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1940.566 ; gain = 174.379
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -copy_to c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/src C:/Users/erosc/Desktop/Vivado/MS2XS_01.xpr/MS2XS_01/MS2XS_01.ipdefs/ntru_ip_repo_0/ms2xs_mult11bit_1.0/src/MS2SX_IP_tb.v
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/erosc/desktop/vivado/sha_2_implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mems_e' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/erosc/desktop/vivado/sha_2_implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mems_e_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/Mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mems
INFO: [VRFC 10-311] analyzing module mem_in
INFO: [VRFC 10-311] analyzing module mem_r
INFO: [VRFC 10-311] analyzing module mems_h
INFO: [VRFC 10-311] analyzing module mem_h
INFO: [VRFC 10-311] analyzing module mems_e
INFO: [VRFC 10-311] analyzing module mem_e
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/erosc/desktop/vivado/sha_2_implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/erosc/desktop/vivado/sha_2_implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim'
"xelab -wto b93665c4a2dd4e61b6bfb5cbb1515c2d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mems_e_behav xil_defaultlib.mems_e xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b93665c4a2dd4e61b6bfb5cbb1515c2d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mems_e_behav xil_defaultlib.mems_e xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "c:/users/erosc/desktop/vivado/sha_2_implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "c:/users/erosc/desktop/vivado/sha_2_implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_e_default
Compiling module xil_defaultlib.mems_e
Compiling module xil_defaultlib.glbl
Built simulation snapshot mems_e_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source c:/users/erosc/desktop/vivado/sha_2_implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim/xsim.dir/mems_e_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/users/erosc/desktop/vivado/sha_2_implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim/xsim.dir/mems_e_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Aug 12 01:12:17 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 12 01:12:17 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.465 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/erosc/desktop/vivado/sha_2_implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mems_e_behav -key {Behavioral:sim_1:Functional:mems_e} -tclbatch {mems_e.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mems_e.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mems_e_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2043.246 ; gain = 72.781
set_property top ms2xs_ip_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: El proceso no tiene acceso al archivo porque está siendo utilizado por otro proceso: "c:/users/erosc/desktop/vivado/sha_2_implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: El proceso no tiene acceso al archivo porque está siendo utilizado por otro proceso: "c:/users/erosc/desktop/vivado/sha_2_implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2046.492 ; gain = 0.000
INFO: [Common 17-344] 'suspend_sim' was cancelled
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-344] 'relaunch_sim' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/erosc/desktop/vivado/sha_2_implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ms2xs_ip_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/erosc/desktop/vivado/sha_2_implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ms2xs_ip_tb_vlog.prj"
ERROR: [XSIM 43-3255] File name is missing.
ERROR: [XSIM 43-3217] ms2xs_ip_tb_vlog.prj (line 3): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property library xil_defaultlib [get_files  c:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/SHA2_512_1.0/hdl/SHA2_512_v1_0.v]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/erosc/desktop/vivado/sha_2_implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ms2xs_ip_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/erosc/desktop/vivado/sha_2_implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ms2xs_ip_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/hdl/SHA2_512_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA2_512_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/axis_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_in
INFO: [VRFC 10-2458] undeclared symbol write_addr_h, assumed default net type wire [c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/axis_in.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/sha2_512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha2_512
INFO: [VRFC 10-2458] undeclared symbol addr_r_in, assumed default net type wire [c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/sha2_512.v:98]
INFO: [VRFC 10-2458] undeclared symbol data_out, assumed default net type wire [c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/sha2_512.v:99]
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/MS2SX_IP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs_ip_tb
INFO: [VRFC 10-2458] undeclared symbol selection, assumed default net type wire [c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/MS2SX_IP_tb.v:37]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/erosc/desktop/vivado/sha_2_implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim'
"xelab -wto b93665c4a2dd4e61b6bfb5cbb1515c2d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ms2xs_ip_tb_behav xil_defaultlib.ms2xs_ip_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b93665c4a2dd4e61b6bfb5cbb1515c2d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ms2xs_ip_tb_behav xil_defaultlib.ms2xs_ip_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'selection' on this module [c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/MS2SX_IP_tb.v:37]
WARNING: [VRFC 10-2861] module 'SHA2_512_v1_0' does not have a parameter named D_WIDTH [c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/MS2SX_IP_tb.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/erosc/Desktop/Vivado/SHA_2_Implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/erosc/desktop/vivado/sha_2_implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ms2xs_ip_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/erosc/desktop/vivado/sha_2_implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ms2xs_ip_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/Mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mems
INFO: [VRFC 10-311] analyzing module mem_in
INFO: [VRFC 10-311] analyzing module mem_r
INFO: [VRFC 10-311] analyzing module mems_h
INFO: [VRFC 10-311] analyzing module mem_h
INFO: [VRFC 10-311] analyzing module mems_e
INFO: [VRFC 10-311] analyzing module mem_e
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/hdl/SHA2_512_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA2_512_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/axis_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_in
INFO: [VRFC 10-2458] undeclared symbol write_addr_h, assumed default net type wire [c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/axis_in.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/sha2_512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha2_512
INFO: [VRFC 10-2458] undeclared symbol addr_r_in, assumed default net type wire [c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/sha2_512.v:98]
INFO: [VRFC 10-2458] undeclared symbol data_out, assumed default net type wire [c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/sha2_512.v:99]
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/MS2SX_IP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs_ip_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/erosc/desktop/vivado/sha_2_implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim'
"xelab -wto b93665c4a2dd4e61b6bfb5cbb1515c2d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ms2xs_ip_tb_behav xil_defaultlib.ms2xs_ip_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b93665c4a2dd4e61b6bfb5cbb1515c2d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ms2xs_ip_tb_behav xil_defaultlib.ms2xs_ip_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'SHA2_512_v1_0' does not have a parameter named D_WIDTH [c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/MS2SX_IP_tb.v:30]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'write_addr' [c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/sha2_512.v:76]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr_w_in' [c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/sha2_512.v:98]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'data_out' [c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/sha2_512.v:99]
WARNING: [VRFC 10-5021] port 'dout_axis_aclk' is not connected on this instance [c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/MS2SX_IP_tb.v:30]
WARNING: [VRFC 10-5021] port 'operate' is not connected on this instance [c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/sha2_512.v:95]
WARNING: [VRFC 10-5021] port 'operate' is not connected on this instance [c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/Mems.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/Mems.v" Line 1. Module mems(SIZE=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/Mems.v" Line 37. Module mem_in(SIZE=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/Mems.v" Line 1. Module mems(SIZE=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/Mems.v" Line 37. Module mem_in(SIZE=32) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axis_in(SIZE=32,D_WIDTH=32)
Compiling module xil_defaultlib.mem_in(SIZE=32)
Compiling module xil_defaultlib.mems(SIZE=32)
Compiling module xil_defaultlib.sha2_512_default
Compiling module xil_defaultlib.SHA2_512_v1_0
Compiling module xil_defaultlib.ms2xs_ip_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ms2xs_ip_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source c:/users/erosc/desktop/vivado/sha_2_implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim/xsim.dir/ms2xs_ip_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/users/erosc/desktop/vivado/sha_2_implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim/xsim.dir/ms2xs_ip_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Aug 12 01:15:19 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 12 01:15:19 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2046.492 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/erosc/desktop/vivado/sha_2_implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ms2xs_ip_tb_behav -key {Behavioral:sim_1:Functional:ms2xs_ip_tb} -tclbatch {ms2xs_ip_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ms2xs_ip_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ms2xs_ip_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2053.473 ; gain = 6.980
run 10 us
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2056.488 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/erosc/desktop/vivado/sha_2_implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ms2xs_ip_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/erosc/desktop/vivado/sha_2_implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ms2xs_ip_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/Mems.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mems
INFO: [VRFC 10-311] analyzing module mem_in
INFO: [VRFC 10-311] analyzing module mem_r
INFO: [VRFC 10-311] analyzing module mems_h
INFO: [VRFC 10-311] analyzing module mem_h
INFO: [VRFC 10-311] analyzing module mems_e
INFO: [VRFC 10-311] analyzing module mem_e
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/hdl/SHA2_512_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA2_512_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/axis_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_in
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/sha2_512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha2_512
INFO: [VRFC 10-2458] undeclared symbol addr_r_in, assumed default net type wire [c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/sha2_512.v:98]
INFO: [VRFC 10-2458] undeclared symbol data_out, assumed default net type wire [c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/sha2_512.v:99]
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/MS2SX_IP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms2xs_ip_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/erosc/desktop/vivado/sha_2_implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/erosc/desktop/vivado/sha_2_implementations/edit_SHA2_512_v1_0.sim/sim_1/behav/xsim'
"xelab -wto b93665c4a2dd4e61b6bfb5cbb1515c2d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ms2xs_ip_tb_behav xil_defaultlib.ms2xs_ip_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b93665c4a2dd4e61b6bfb5cbb1515c2d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ms2xs_ip_tb_behav xil_defaultlib.ms2xs_ip_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'SHA2_512_v1_0' does not have a parameter named D_WIDTH [c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/MS2SX_IP_tb.v:30]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'write_addr' [c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/sha2_512.v:76]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'addr_w_in' [c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/sha2_512.v:98]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'data_out' [c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/sha2_512.v:99]
WARNING: [VRFC 10-5021] port 'dout_axis_aclk' is not connected on this instance [c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/MS2SX_IP_tb.v:30]
WARNING: [VRFC 10-5021] port 'operate' is not connected on this instance [c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/sha2_512.v:95]
WARNING: [VRFC 10-5021] port 'operate' is not connected on this instance [c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/Mems.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/Mems.v" Line 1. Module mems(SIZE=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/Mems.v" Line 37. Module mem_in(SIZE=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/Mems.v" Line 1. Module mems(SIZE=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/erosc/desktop/vivado/sha_2_implementations/SHA2_512_1.0/src/Mems.v" Line 37. Module mem_in(SIZE=32) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axis_in(SIZE=32,D_WIDTH=32)
Compiling module xil_defaultlib.mem_in(SIZE=32)
Compiling module xil_defaultlib.mems(SIZE=32)
Compiling module xil_defaultlib.sha2_512_default
Compiling module xil_defaultlib.SHA2_512_v1_0
Compiling module xil_defaultlib.ms2xs_ip_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ms2xs_ip_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2056.488 ; gain = 0.000
run 10 us
launch_runs synth_1 -jobs 6
[Fri Aug 12 01:23:05 2022] Launched synth_1...
Run output will be captured here: c:/users/erosc/desktop/vivado/sha_2_implementations/edit_SHA2_512_v1_0.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2071.664 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2094.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_project ms2xs_mult11bit_v1_0_project
close_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 12 01:32:15 2022...
