<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright (c) 2001-2013 Xilinx Inc, All rights reserved -->

<Project Version="7" Minor="1" Path="/home/sanjayr/projects/PCIE_AXI_BRIDGE/KINTEX_KC705/vivado_IP_GEN/pcie_axi_stream_to_axi_lite_bridge/pcie_axi_stream_to_axi_lite_bridge.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="22478552b1f743368c17c0d78102da02"/>
    <Option Name="Part" Val="xc7k325tffg900-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/src/PIO_TX_ENGINE.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../src/PIO_TX_ENGINE.v"/>
          <Attr Name="ImportTime" Val="1402914779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/src/PIO_RX_ENGINE.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../src/PIO_RX_ENGINE.v"/>
          <Attr Name="ImportTime" Val="1402914779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/src/PIO_TO_CTRL.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../src/PIO_TO_CTRL.v"/>
          <Attr Name="ImportTime" Val="1402914779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/src/PIO_EP.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../src/PIO_EP.v"/>
          <Attr Name="ImportTime" Val="1402914779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/src/PIO.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../src/PIO.v"/>
          <Attr Name="ImportTime" Val="1402914779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/src/pcie_app_7x.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../src/pcie_app_7x.v"/>
          <Attr Name="ImportTime" Val="1402914779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/src/axi_lite_master_if.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../src/axi_lite_master_if.v"/>
          <Attr Name="ImportTime" Val="1402914779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/src/axiLite_debug.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../src/axiLite_debug.v"/>
          <Attr Name="ImportTime" Val="1402914779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/src/pcie_axi_stream_to_axi_lite_bridge.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../src/pcie_axi_stream_to_axi_lite_bridge.v"/>
          <Attr Name="ImportTime" Val="1402914779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/src/pcie_gen2x8_axi_lite_bridge.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../src/pcie_gen2x8_axi_lite_bridge.v"/>
          <Attr Name="ImportTime" Val="1402914779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/src/pcie_gen2x8_axi_lite_bridge_example_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../src/pcie_gen2x8_axi_lite_bridge_example_top.v"/>
          <Attr Name="ImportTime" Val="1402914779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/pcie_7x_gen2x8_core/pcie_7x_gen2x8_core.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../IP/pcie_7x_gen2x8_core/pcie_7x_gen2x8_core.xci"/>
          <Attr Name="ImportTime" Val="1402914960"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_axi_basic_rx_null_gen.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_core_top.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_pcie_top.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_rxeq_scan.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_qpll_wrapper.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_qpll_reset.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_qpll_drp.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_pipe_wrapper.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_pipe_user.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_gtp_pipe_reset.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_gtp_pipe_drp.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_gtp_pipe_rate.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_pipe_sync.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_pipe_reset.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_pipe_rate.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_pipe_drp.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_pipe_eq.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_pipe_clock.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="pcie_7x_gen2x8_core.veo"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="doc/pcie_7x_v3_0_changelog.txt"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="pcie_7x_gen2x8_core.xml"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="synth/pcie_7x_gen2x8_core.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="synth/pcie_7x_gen2x8_core_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core-PCIE_X0Y0.xdc"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="sim/pcie_7x_gen2x8_core.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_pcie2_top.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_gt_wrapper.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_gt_rx_valid_filter_7x.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_gt_common.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_gt_top.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_pcie_pipe_pipeline.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_pcie_pipe_misc.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_pcie_pipe_lane.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_pcie_brams_7x.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_pcie_bram_top_7x.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_pcie_bram_7x.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_pcie_7x.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_axi_basic_tx.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_axi_basic_tx_thrtl_ctl.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_axi_basic_tx_pipeline.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_axi_basic_top.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_axi_basic_rx.v"/>
        <CompFileExtendedInfo CompFileName="pcie_7x_gen2x8_core.xci" FileRelPathName="source/pcie_7x_gen2x8_core_axi_basic_rx_pipeline.v"/>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_axi_if/blk_mem_gen_axi_if.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../IP/blk_mem_gen_axi_if/blk_mem_gen_axi_if.xci"/>
          <Attr Name="ImportTime" Val="1402914882"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="doc/blk_mem_gen_v8_2_changelog.txt"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="blk_mem_gen_axi_if.xml"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="synth/blk_mem_gen_axi_if.vhd"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth.vhd"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_top.vhd"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_axi_regs_fwd.vhd"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_axi_write_wrapper.vhd"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_axi_write_fsm.vhd"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_axi_read_wrapper.vhd"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_axi_read_fsm.vhd"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_output_block.vhd"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_input_block.vhd"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_ecc_decoder.vhd"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_ecc_encoder.vhd"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_generic_cstr.vhd"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper_init.vhd"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_mux.vhd"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_bindec.vhd"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_min_area_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_getinit_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_defaults.vhd"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth_comp.vhd"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="blk_mem_gen_axi_if_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="sim/blk_mem_gen_axi_if.v"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="summary.log"/>
        <CompFileExtendedInfo CompFileName="blk_mem_gen_axi_if.xci" FileRelPathName="blk_mem_gen_axi_if.veo"/>
      </File>
      <File Path="$PPRDIR/../component.xml">
        <FileInfo SFType="IPXACT"/>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="pcie_axi_stream_to_axi_lite_bridge"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="pcie_gen2x8_axi_lite_bridge_example_top"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
