Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Nov 24 10:35:07 2023
| Host         : ubuntu.knut running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_methodology -file OneCycleCPUwithIO_methodology_drc_routed.rpt -pb OneCycleCPUwithIO_methodology_drc_routed.pb -rpx OneCycleCPUwithIO_methodology_drc_routed.rpx
| Design       : OneCycleCPUwithIO
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_OneCycleCPUwithIO
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 9
+--------+----------+------------------------------------------+------------+
| Rule   | Severity | Description                              | Violations |
+--------+----------+------------------------------------------+------------+
| HPDR-1 | Warning  | Port pin direction inconsistency         | 1          |
| XDCH-2 | Warning  | Same min and max delay values on IO port | 8          |
+--------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
HPDR-1#1 Warning
Port pin direction inconsistency  
Hierarchical port(pin) pwm_out direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (pwm_out) connected to this Port, but both were not found.
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'dig_out[0]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports {dig_out[*]}]
/home/knutjb/Vivado/onecpuio/onecpuio.srcs/constrs_1/imports/zybo/ZYBO_Master.xdc (Line: 197)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'dig_out[1]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports {dig_out[*]}]
/home/knutjb/Vivado/onecpuio/onecpuio.srcs/constrs_1/imports/zybo/ZYBO_Master.xdc (Line: 197)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'dig_out[2]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports {dig_out[*]}]
/home/knutjb/Vivado/onecpuio/onecpuio.srcs/constrs_1/imports/zybo/ZYBO_Master.xdc (Line: 197)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'dig_out[3]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports {dig_out[*]}]
/home/knutjb/Vivado/onecpuio/onecpuio.srcs/constrs_1/imports/zybo/ZYBO_Master.xdc (Line: 197)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'dig_out[4]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports {dig_out[*]}]
/home/knutjb/Vivado/onecpuio/onecpuio.srcs/constrs_1/imports/zybo/ZYBO_Master.xdc (Line: 197)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'dig_out[5]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports {dig_out[*]}]
/home/knutjb/Vivado/onecpuio/onecpuio.srcs/constrs_1/imports/zybo/ZYBO_Master.xdc (Line: 197)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'dig_out[6]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports {dig_out[*]}]
/home/knutjb/Vivado/onecpuio/onecpuio.srcs/constrs_1/imports/zybo/ZYBO_Master.xdc (Line: 197)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'dig_out[7]' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk] -max -add_delay 2.000 [get_ports {dig_out[*]}]
/home/knutjb/Vivado/onecpuio/onecpuio.srcs/constrs_1/imports/zybo/ZYBO_Master.xdc (Line: 197)
Related violations: <none>


