<profile>

<section name = "Vitis HLS Report for 'handle_read_requests'" level="0">
<item name = "Date">Tue Aug 15 18:30:15 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">rocev2_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.40 ns, 5.631 ns, 1.73 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 6.400 ns, 6.400 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 279, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 210, -</column>
<column name="Register">-, -, 349, -, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln840_10_fu_432_p2">+, 0, 0, 31, 24, 1</column>
<column name="add_ln840_11_fu_321_p2">+, 0, 0, 55, 48, 11</column>
<column name="add_ln840_fu_357_p2">+, 0, 0, 55, 48, 11</column>
<column name="add_ln841_6_fu_328_p2">+, 0, 0, 39, 32, 12</column>
<column name="add_ln841_fu_364_p2">+, 0, 0, 39, 32, 12</column>
<column name="ap_condition_162">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_165">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_168">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_237">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_375">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op22_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op62_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_i_nbreadreq_fu_88_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln1035_3_fu_315_p2">icmp, 0, 0, 18, 32, 11</column>
<column name="icmp_ln1035_fu_345_p2">icmp, 0, 0, 18, 32, 11</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_request_dma_length_V_new_0_i_phi_fu_128_p4">13, 3, 32, 96</column>
<column name="ap_phi_mux_request_dma_length_V_new_2_i_phi_fu_158_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_request_dma_length_V_new_3_i_phi_fu_196_p6">13, 3, 32, 96</column>
<column name="ap_phi_mux_request_vaddr_V_flag_2_i_phi_fu_137_p4">13, 3, 1, 3</column>
<column name="ap_phi_mux_request_vaddr_V_flag_3_i_phi_fu_168_p6">17, 4, 1, 4</column>
<column name="ap_phi_mux_request_vaddr_V_new_0_i_phi_fu_119_p4">13, 3, 48, 144</column>
<column name="ap_phi_mux_request_vaddr_V_new_2_i_phi_fu_148_p4">9, 2, 48, 96</column>
<column name="ap_phi_mux_request_vaddr_V_new_3_i_phi_fu_182_p6">13, 3, 48, 144</column>
<column name="ap_phi_reg_pp0_iter1_readLength_1_reg_231">13, 3, 32, 96</column>
<column name="ap_phi_reg_pp0_iter1_readLength_2_reg_207">13, 3, 32, 96</column>
<column name="ap_phi_reg_pp0_iter1_readOpcode_1_reg_218">13, 3, 5, 15</column>
<column name="ap_phi_reg_pp0_iter1_readOpcode_reg_242">13, 3, 2, 6</column>
<column name="request_psn_V">9, 2, 24, 48</column>
<column name="rx_readEvenFifo_blk_n">9, 2, 1, 2</column>
<column name="rx_readEvenFifo_din">13, 3, 162, 486</column>
<column name="rx_readRequestFifo_blk_n">9, 2, 1, 2</column>
<column name="rx_remoteMemCmd_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_readLength_1_reg_231">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_readLength_2_reg_207">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter1_readOpcode_1_reg_218">5, 0, 5, 0</column>
<column name="ap_phi_reg_pp0_iter1_readOpcode_reg_242">2, 0, 2, 0</column>
<column name="hrr_fsmState">1, 0, 1, 0</column>
<column name="hrr_fsmState_load_reg_469">1, 0, 1, 0</column>
<column name="readAddr_V_reg_498">48, 0, 48, 0</column>
<column name="readLength_reg_487">32, 0, 32, 0</column>
<column name="request_dma_length_V">32, 0, 32, 0</column>
<column name="request_psn_V">24, 0, 24, 0</column>
<column name="request_qpn_V">24, 0, 24, 0</column>
<column name="request_vaddr_V">48, 0, 48, 0</column>
<column name="tmp_i_reg_478">1, 0, 1, 0</column>
<column name="trunc_ln186_reg_506">16, 0, 16, 0</column>
<column name="trunc_ln879_5_reg_493">24, 0, 24, 0</column>
<column name="trunc_ln879_reg_482">24, 0, 24, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, handle_read_requests, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, handle_read_requests, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, handle_read_requests, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, handle_read_requests, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, handle_read_requests, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, handle_read_requests, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, handle_read_requests, return value</column>
<column name="rx_readRequestFifo_dout">in, 160, ap_fifo, rx_readRequestFifo, pointer</column>
<column name="rx_readRequestFifo_num_data_valid">in, 4, ap_fifo, rx_readRequestFifo, pointer</column>
<column name="rx_readRequestFifo_fifo_cap">in, 4, ap_fifo, rx_readRequestFifo, pointer</column>
<column name="rx_readRequestFifo_empty_n">in, 1, ap_fifo, rx_readRequestFifo, pointer</column>
<column name="rx_readRequestFifo_read">out, 1, ap_fifo, rx_readRequestFifo, pointer</column>
<column name="rx_remoteMemCmd_din">out, 144, ap_fifo, rx_remoteMemCmd, pointer</column>
<column name="rx_remoteMemCmd_num_data_valid">in, 10, ap_fifo, rx_remoteMemCmd, pointer</column>
<column name="rx_remoteMemCmd_fifo_cap">in, 10, ap_fifo, rx_remoteMemCmd, pointer</column>
<column name="rx_remoteMemCmd_full_n">in, 1, ap_fifo, rx_remoteMemCmd, pointer</column>
<column name="rx_remoteMemCmd_write">out, 1, ap_fifo, rx_remoteMemCmd, pointer</column>
<column name="rx_readEvenFifo_din">out, 162, ap_fifo, rx_readEvenFifo, pointer</column>
<column name="rx_readEvenFifo_num_data_valid">in, 10, ap_fifo, rx_readEvenFifo, pointer</column>
<column name="rx_readEvenFifo_fifo_cap">in, 10, ap_fifo, rx_readEvenFifo, pointer</column>
<column name="rx_readEvenFifo_full_n">in, 1, ap_fifo, rx_readEvenFifo, pointer</column>
<column name="rx_readEvenFifo_write">out, 1, ap_fifo, rx_readEvenFifo, pointer</column>
</table>
</item>
</section>
</profile>
