# RUN: llvm-snippy %s --model-plugin None | FileCheck %s

include:
  - ../Inputs/sections.yaml
options:
  march: riscv64-unknown-elf
  mcpu: generic-rv64
  mattr: "+d"
  num-instrs: 1000
  dump-mf: true
fpu-config:
  overwrite:
    range:
      min: 1
      max: 1
      rounding-mode: rne
histogram:
  - [FMUL_D, 1.0]

# regex to match the following code:
# REG = FMUL_D ...
# ... ADDI ...
# ... SLLI ...
# REG = FMV_D_X
# CHECK: [[REG:\$f[[:digit:]]+_d]] = FMUL_D {{.*([[:space:]]+).*ADDI.*([[:space:]]+).*SLLI.*([[:space:]]+)}} [[REG]] = FMV_D_X
