

================================================================
== Vivado HLS Report for 'myproject_axi'
================================================================
* Date:           Sun Nov 14 10:25:04 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     5.723|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+-------+--------+----------+
    |     Latency     |    Interval    | Pipeline |
    |   min  |   max  |  min  |   max  |   Type   |
    +--------+--------+-------+--------+----------+
    |  254088|  254088|  65538|  249805| dataflow |
    +--------+--------+-------+--------+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------+------------------------------------+--------+--------+-------+--------+----------+
        |                                       |                                    |     Latency     |    Interval    | Pipeline |
        |                Instance               |               Module               |   min  |   max  |  min  |   max  |   Type   |
        +---------------------------------------+------------------------------------+--------+--------+-------+--------+----------+
        |myproject_U0                           |myproject                           |  254082|  254082|  37009|  249805| dataflow |
        |Loop_2_proc_U0                         |Loop_2_proc                         |      31|      31|     31|      31|   none   |
        |Loop_1_proc714_U0                      |Loop_1_proc714                      |   65537|   65537|  65537|   65537|   none   |
        |Block_myproject_axi_exit38_proc715_U0  |Block_myproject_axi_exit38_proc715  |       2|       2|      2|       2|   none   |
        +---------------------------------------+------------------------------------+--------+--------+-------+--------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       2|    -|
|FIFO             |        8|      -|     141|     487|    -|
|Instance         |      301|    251|   74778|  103961|    0|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|       -|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |      309|    251|   74919|  104450|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      280|    220|  106400|   53200|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |      110|    114|      70|     196|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+-------+-------+--------+-----+
    |                Instance               |               Module               | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|
    +---------------------------------------+------------------------------------+---------+-------+-------+--------+-----+
    |Block_myproject_axi_exit38_proc715_U0  |Block_myproject_axi_exit38_proc715  |        0|      0|     36|      91|    0|
    |Loop_1_proc714_U0                      |Loop_1_proc714                      |        0|      0|    771|     945|    0|
    |Loop_2_proc_U0                         |Loop_2_proc                         |        0|      0|    846|    1035|    0|
    |myproject_U0                           |myproject                           |      301|    251|  73125|  101890|    0|
    +---------------------------------------+------------------------------------+---------+-------+-------+--------+-----+
    |Total                                  |                                    |      301|    251|  74778|  103961|    0|
    +---------------------------------------+------------------------------------+---------+-------+-------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+-----+----+-----+------+-----+---------+
    |          Name          | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------+---------+-----+----+-----+------+-----+---------+
    |in_local_V_data_0_V_U   |        8|  116|   0|    -|  8192|   16|   131072|
    |is_last_0_i_loc_c_U     |        0|    5|   0|    -|     4|    1|        4|
    |out_local_V_data_0_V_U  |        0|    5|   0|    -|     3|   16|       48|
    |out_local_V_data_1_V_U  |        0|    5|   0|    -|     3|   16|       48|
    |out_local_V_data_2_V_U  |        0|    5|   0|    -|     3|   16|       48|
    |tmp_data_V_U            |        0|    5|   0|    -|     3|   16|       48|
    +------------------------+---------+-----+----+-----+------+-----+---------+
    |Total                   |        8|  141|   0|    0|  8208|   81|   131268|
    +------------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Loop_1_proc714_U0_start_full_n  |    and   |      0|  0|   2|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|   2|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object |    C Type    |
+--------------+-----+-----+--------------+---------------+--------------+
|in_r_TDATA    |  in |   32|     axis     |    in_data    |    pointer   |
|in_r_TVALID   |  in |    1|     axis     |    in_data    |    pointer   |
|in_r_TREADY   | out |    1|     axis     |    in_data    |    pointer   |
|in_r_TLAST    |  in |    1|     axis     |   in_last_V   |    pointer   |
|out_r_TDATA   | out |   32|     axis     |    out_data   |    pointer   |
|out_r_TLAST   | out |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TVALID  | out |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TREADY  |  in |    1|     axis     |   out_last_V  |    pointer   |
|ap_clk        |  in |    1| ap_ctrl_none | myproject_axi | return value |
|ap_rst_n      |  in |    1| ap_ctrl_none | myproject_axi | return value |
+--------------+-----+-----+--------------+---------------+--------------+

