PPA Report for crc_dynamic_poly.v (Module: crc_dynamic_poly)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 27
FF Count: 32
IO Count: 50
Cell Count: 182

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 771.01 MHz
Reg-to-Reg Critical Path Delay: 1.159 ns

POWER METRICS:
-------------
Total Power Consumption: 0.470 W
