Project Information             e:\vhdldesigns\ee231\16mips-16bits\idecode.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 04/16/2002 11:59:43

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


IDECODE


** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

idecode   EPF10K70RC240-4  58     48     0    0         0  %    362      9  %

User Pins:                 58     48     0  



Project Information             e:\vhdldesigns\ee231\16mips-16bits\idecode.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Ignored unnecessary INPUT pin 'instruction31'
Warning: Ignored unnecessary INPUT pin 'instruction30'
Warning: Ignored unnecessary INPUT pin 'instruction29'
Warning: Ignored unnecessary INPUT pin 'instruction28'
Warning: Ignored unnecessary INPUT pin 'instruction27'
Warning: Ignored unnecessary INPUT pin 'instruction26'
Warning: Ignored unnecessary INPUT pin 'instruction25'
Warning: Ignored unnecessary INPUT pin 'instruction24'
Warning: Ignored unnecessary INPUT pin 'instruction20'
Warning: Ignored unnecessary INPUT pin 'instruction19'
Warning: Ignored unnecessary INPUT pin 'reset'


Project Information             e:\vhdldesigns\ee231\16mips-16bits\idecode.rpt

** FILE HIERARCHY **



|lpm_ram_dp:reg1|
|lpm_ram_dp:reg1|altdpram:sram|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|bypassff:sel_latency_ff0|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|altshift:external_latency_ffs|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:45|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:64|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:83|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:45|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:64|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:83|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:45|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:64|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:83|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:45|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:64|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:83|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:45|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:64|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:83|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:45|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:64|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:83|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:45|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:64|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:83|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:45|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:64|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:83|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:45|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:64|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:83|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:45|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:64|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:83|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:45|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:64|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:83|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:45|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:64|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:83|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:45|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:64|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:83|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:45|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:64|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:83|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:45|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:64|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:83|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:45|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:64|
|lpm_ram_dp:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:83|
|lpm_ram_dp:reg1|altdpram:sram|lpm_decode:wdecoder|
|lpm_ram_dp:reg1|altdpram:sram|lpm_decode:wdecoder|altshift:external_latency_ffs|
|lpm_ram_dp:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|
|lpm_ram_dp:reg2|
|lpm_ram_dp:reg2|altdpram:sram|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|bypassff:sel_latency_ff0|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|altshift:external_latency_ffs|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:45|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:64|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:83|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:45|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:64|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:83|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:45|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:64|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:83|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:45|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:64|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:83|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:45|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:64|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:83|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:45|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:64|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:83|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:45|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:64|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:83|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:45|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:64|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:83|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:45|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:64|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:83|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:45|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:64|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:83|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:45|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:64|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:83|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:45|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:64|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:83|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:45|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:64|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:83|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:45|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:64|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:83|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:45|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:64|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:83|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:45|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:64|
|lpm_ram_dp:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:83|
|lpm_ram_dp:reg2|altdpram:sram|lpm_decode:wdecoder|
|lpm_ram_dp:reg2|altdpram:sram|lpm_decode:wdecoder|altshift:external_latency_ffs|
|lpm_ram_dp:reg2|altdpram:sram|lpm_decode:wdecoder|declut:decoder|


Device-Specific Information:    e:\vhdldesigns\ee231\16mips-16bits\idecode.rpt
idecode

***** Logic for device 'idecode' compiled without errors.




Device: EPF10K70RC240-4

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                         r                                                                                                                  
                         e               a                               r                                                         i        
                         a r             l                               e   a a               a                                   n        
                         d e             u r         r       r           a r l l               l             r                     s        
                         _ a             _ e         e       e           d e u u               u             e                     t        
                   R R R d d R R R   R R r a R R R   a R R R a R R   R R _ a _ _ R R R R   R R _ R R R R   R a R R R R R   R R R R r R R R  
                   E E E a _ E E E   E E e d E E E   d E E E d E E   E E d d r r E E E E   E E r E E E E   E d E E E E E   E E E E u E E E  
                   S S S t d S S S G S S s _ S S S V _ S S S _ S S G S S a _ e e S S S S V S S e S S S S G S _ S S S S S V S S S S c S S S  
                   E E E a a E E E N E E u d E E E C d E E E d E E N E E t d s s E E E E C E E s E E E E N E d E E E E E C E E E E t E E E  
                   R R R _ t R R R D R R l a R R R C a R R R a R R D R R a a u u R R R R C R R u R R R R D R a R R R R R C R R R R i R R R  
                   V V V 1 a V V V I V V t t V V V I t V V V t V V I V V _ t l l V V V V I V V l V V V V I V t V V V V V I V V V V o V V V  
                   E E E 1 1 E E E N E E 1 a E E E N a E E E a E E N E E 2 a t t E E E E N E E t E E E E N E a E E E E E N E E E E n E E E  
                   D D D 2 3 D D D T D D 4 0 D D D T 1 D D D 2 D D T D D 5 6 0 6 D D D D T D D 8 D D D D T D 8 D D D D D T D D D D 8 D D D  
                 --------------------------------------------------------------------------------------------------------------------------_ 
                / 240 238 236 234 232 230 228 226 224 222 220 218 216 214 212 210 208 206 204 202 200 198 196 194 192 190 188 186 184 182   |_ 
               /    239 237 235 233 231 229 227 225 223 221 219 217 215 213 211 209 207 205 203 201 199 197 195 193 191 189 187 185 183 181    | 
         #TCK |  1                                                                                                                         180 | ^DATA0 
   ^CONF_DONE |  2                                                                                                                         179 | ^DCLK 
        ^nCEO |  3                                                                                                                         178 | ^nCE 
         #TDO |  4                                                                                                                         177 | #TDI 
       VCCINT |  5                                                                                                                         176 | GNDINT 
  alu_result3 |  6                                                                                                                         175 | alu_result2 
 read_data_12 |  7                                                                                                                         174 | read_data3 
 sign_extend1 |  8                                                                                                                         173 | RESERVED 
 read_data_23 |  9                                                                                                                         172 | read_data_22 
       GNDINT | 10                                                                                                                         171 | instruction1 
 read_data_13 | 11                                                                                                                         170 | VCCINT 
read_data_110 | 12                                                                                                                         169 | read_data9 
  alu_result9 | 13                                                                                                                         168 | read_data_28 
read_data_210 | 14                                                                                                                         167 | read_data_18 
 read_data_19 | 15                                                                                                                         166 | read_data_211 
       VCCINT | 16                                                                                                                         165 | GNDINT 
 read_data_29 | 17                                                                                                                         164 | read_data_215 
     memtoreg | 18                                                                                                                         163 | read_data15 
 read_data_20 | 19                                                                                                                         162 | read_data_212 
sign_extend11 | 20                                                                                                                         161 | read_data14 
read_data_114 | 21                                                                                                                         160 | VCCINT 
       GNDINT | 22                                                                                                                         159 | instruction0 
 read_data_10 | 23                                                                                                                         158 | instruction4 
read_data_214 | 24                                                                                                                         157 | instruction14 
 sign_extend0 | 25                                                                                                                         156 | sign_extend4 
 sign_extend9 | 26                                                                                                                         155 | GNDINT 
       VCCINT | 27                                                                                                                         154 | read_data7 
 instruction9 | 28                                                                                                                         153 | alu_result7 
sign_extend14 | 29                                                                                                                         152 | alu_result1 
 read_data_17 | 30                                                                                                                         151 | read_data_21 
 read_data_16 | 31                                                     EPF10K70RC240-4                                                     150 | VCCINT 
       GNDINT | 32                                                                                                                         149 | read_data_11 
read_data_113 | 33                                                                                                                         148 | regdst 
 read_data_27 | 34                                                                                                                         147 | instruction5 
 read_data_26 | 35                                                                                                                         146 | sign_extend5 
     regwrite | 36                                                                                                                         145 | GNDINT 
       VCCINT | 37                                                                                                                         144 | RESERVED 
instruction13 | 38                                                                                                                         143 | sign_extend8 
instruction12 | 39                                                                                                                         142 | alu_result4 
sign_extend12 | 40                                                                                                                         141 | read_data4 
sign_extend13 | 41                                                                                                                         140 | VCCINT 
       GNDINT | 42                                                                                                                         139 | read_data5 
 read_data_24 | 43                                                                                                                         138 | read_data_15 
 read_data_14 | 44                                                                                                                         137 | RESERVED 
  alu_result5 | 45                                                                                                                         136 | instruction6 
instruction10 | 46                                                                                                                         135 | GNDINT 
       VCCINT | 47                                                                                                                         134 | instruction16 
 instruction2 | 48                                                                                                                         133 | sign_extend2 
     RESERVED | 49                                                                                                                         132 | sign_extend10 
 sign_extend6 | 50                                                                                                                         131 | RESERVED 
 instruction3 | 51                                                                                                                         130 | VCCINT 
       GNDINT | 52                                                                                                                         129 | sign_extend3 
instruction17 | 53                                                                                                                         128 | instruction15 
 sign_extend7 | 54                                                                                                                         127 | instruction21 
sign_extend15 | 55                                                                                                                         126 | instruction22 
 instruction7 | 56                                                                                                                         125 | GNDINT 
       VCCINT | 57                                                                                                                         124 | ^MSEL0 
         #TMS | 58                                                                                                                         123 | ^MSEL1 
        #TRST | 59                                                                                                                         122 | VCCINT 
     ^nSTATUS | 60                                                                                                                         121 | ^nCONFIG 
              |      62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104 106 108 110 112 114 116 118 120  _| 
               \   61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103 105 107 109 111 113 115 117 119   | 
                \--------------------------------------------------------------------------------------------------------------------------- 
                   R a R a r r R R G R R R R R R R V R R r R a a R G i r R V i c i G R r V a R R R R R R G R R R R R R r V R R R R R R R R  
                   E l E l e e E E N E E E E E E E C E E e E l l E N n e E C n l n N E e C l E E E E E E N E E E E E E e C E E E E E E E E  
                   S u S u a a S S D S S S S S S S C S S a S u u S D s a S C s o s D S a C u S S S S S S D S S S S S S a C S S S S S S S S  
                   E _ E _ d d E E I E E E E E E E I E E d E _ _ E I t d E I t c t I E d I _ E E E E E E I E E E E E E d I E E E E E E E E  
                   R r R r _ _ R R N R R R R R R R N R R _ R r r R N r _ R N r k r N R _ N r R R R R R R N R R R R R R _ N R R R R R R R R  
                   V e V e d d V V T V V V V V V V T V V d V e e V T u d V T u   u T V d T e V V V V V V T V V V V V V d T V V V V V V V V  
                   E s E s a a E E   E E E E E E E   E E a E s s E   c a E   c   c   E a   s E E E E E E   E E E E E E a   E E E E E E E E  
                   D u D u t t D D   D D D D D D D   D D t D u u D   t t D   t   t   D t   u D D D D D D   D D D D D D t   D D D D D D D D  
                     l   l a a                           a   l l     i a     i   i     a   l                           a                    
                     t   t _ 1                           _   t t     o 1     o   o     1   t                           _                    
                     1   1 2 2                           1   1 1     n 0     n   n     1   1                           1                    
                     5   2 1                             1   3 0     1       1   2         1                           1                    
                           3                             5           1       8   3                                     1                    


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:    e:\vhdldesigns\ee231\16mips-16bits\idecode.rpt
idecode

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A31      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
A32      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2      14/26( 53%)   
A34      8/ 8(100%)   0/ 8(  0%)   8/ 8(100%)    1/2    0/2       9/26( 34%)   
A36      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       1/26(  3%)   
A39      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
A52      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2       9/26( 34%)   
B3       8/ 8(100%)   0/ 8(  0%)   5/ 8( 62%)    1/2    0/2      15/26( 57%)   
B4       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      14/26( 53%)   
B9       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      15/26( 57%)   
B16      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      13/26( 50%)   
B20      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       4/26( 15%)   
B21      8/ 8(100%)   0/ 8(  0%)   6/ 8( 75%)    1/2    0/2      11/26( 42%)   
B28      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    0/2    0/2      14/26( 53%)   
B30      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      11/26( 42%)   
B32      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    0/2    0/2      14/26( 53%)   
B40      5/ 8( 62%)   0/ 8(  0%)   5/ 8( 62%)    1/2    0/2       8/26( 30%)   
B45      4/ 8( 50%)   3/ 8( 37%)   1/ 8( 12%)    0/2    0/2       1/26(  3%)   
B46      2/ 8( 25%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2       5/26( 19%)   
B48      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      13/26( 50%)   
C32      8/ 8(100%)   0/ 8(  0%)   5/ 8( 62%)    1/2    0/2      13/26( 50%)   
C33      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      16/26( 61%)   
C35      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       1/26(  3%)   
C37      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      13/26( 50%)   
C39      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      14/26( 53%)   
C42      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      13/26( 50%)   
C43      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2       9/26( 34%)   
C44      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      11/26( 42%)   
C47      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
C51      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      17/26( 65%)   
D20      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       1/26(  3%)   
D28      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       1/26(  3%)   
D45      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       1/26(  3%)   
D51      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       1/26(  3%)   
E27      8/ 8(100%)   0/ 8(  0%)   6/ 8( 75%)    1/2    0/2      11/26( 42%)   
E29      8/ 8(100%)   0/ 8(  0%)   6/ 8( 75%)    1/2    0/2      11/26( 42%)   
E31      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2       9/26( 34%)   
E34      8/ 8(100%)   0/ 8(  0%)   6/ 8( 75%)    1/2    0/2      11/26( 42%)   
E35      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      16/26( 61%)   
E38      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      15/26( 57%)   
E40      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       4/26( 15%)   
E44      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2      16/26( 61%)   
E45      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
E48      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2      14/26( 53%)   
E50      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      13/26( 50%)   
E52      8/ 8(100%)   0/ 8(  0%)   5/ 8( 62%)    1/2    0/2      13/26( 50%)   
F19      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       1/26(  3%)   
F44      8/ 8(100%)   0/ 8(  0%)   6/ 8( 75%)    0/2    0/2       6/26( 23%)   
F50      8/ 8(100%)   8/ 8(100%)   0/ 8(  0%)    0/2    0/2       7/26( 26%)   
G17      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       1/26(  3%)   
G27      7/ 8( 87%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2      13/26( 50%)   
G28      8/ 8(100%)   0/ 8(  0%)   6/ 8( 75%)    1/2    0/2      11/26( 42%)   
G34      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      13/26( 50%)   
G41      8/ 8(100%)   1/ 8( 12%)   5/ 8( 62%)    1/2    0/2      11/26( 42%)   
G47      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      15/26( 57%)   
H12      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       1/26(  3%)   
H14      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       1/26(  3%)   
H39      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       1/26(  3%)   
H47      2/ 8( 25%)   2/ 8( 25%)   0/ 8(  0%)    0/2    0/2       1/26(  3%)   
I11      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       1/26(  3%)   
I27      2/ 8( 25%)   2/ 8( 25%)   0/ 8(  0%)    0/2    0/2       1/26(  3%)   
I31      2/ 8( 25%)   2/ 8( 25%)   0/ 8(  0%)    0/2    0/2       1/26(  3%)   
I39      2/ 8( 25%)   2/ 8( 25%)   0/ 8(  0%)    0/2    0/2       1/26(  3%)   
I41      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       1/26(  3%)   
I51      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       1/26(  3%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                           100/183    ( 54%)
Total logic cells used:                        362/3744   (  9%)
Total embedded cells used:                       0/72     (  0%)
Total EABs used:                                 0/9      (  0%)
Average fan-in:                                 3.59/4    ( 89%)
Total fan-in:                                1300/14976   (  8%)

Total input pins required:                      58
Total input I/O cell registers required:         0
Total output pins required:                     48
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    362
Total flipflops required:                      128
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0
Logic cells inserted for fitting:               12

Synthesized logic cells:                        98/3744   (  2%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  EA  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  Total(LC/EC)
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   8   0   8   0   1   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   8     41/0  
 B:      0   0   8   8   0   0   0   0   8   0   0   0   0   0   0   8   0   0   0   1   8   0   0   0   0   0   0   0   8   0   8   0   8   0   0   0   0   0   0   0   5   0   0   0   0   4   2   0   8   0   0   0   0     84/0  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   8   0   1   0   8   0   8   0   0   8   8   8   0   0   8   0   0   0   8   0     73/0  
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   1   0      4/0  
 E:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   8   0   8   0   0   8   8   0   0   8   0   1   0   0   0   8   8   0   0   8   0   8   0   8     89/0  
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   8   0   0     17/0  
 G:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   0   0   7   8   0   0   0   0   0   8   0   0   0   0   0   0   8   0   0   0   0   0   8   0   0   0   0   0     40/0  
 H:      0   0   0   0   0   0   0   0   0   0   0   1   0   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0   2   0   0   0   0   0      5/0  
 I:      0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   2   0   0   0   0   0   0   0   2   0   1   0   0   0   0   0   0   0   0   0   1   0      9/0  

Total:   0   0   8   8   0   0   0   0   8   0   1   1   0   1   0   8   1   0   1   2   8   0   0   0   0   0   0  17  17   8   8  18  24   8  24   9   1   8   8  19   6   9   8   8  24  13   2  18  16   0  16  10  16    362/0  



Device-Specific Information:    e:\vhdldesigns\ee231\16mips-16bits\idecode.rpt
idecode

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 211      -     -    -    --      INPUT                0    0    0    8  alu_result0
 152      -     -    E    --      INPUT                0    0    0    8  alu_result1
 175      -     -    A    --      INPUT                0    0    0    8  alu_result2
   6      -     -    A    --      INPUT                0    0    0    8  alu_result3
 142      -     -    G    --      INPUT                0    0    0    8  alu_result4
  45      -     -    G    --      INPUT                0    0    0    8  alu_result5
 210      -     -    -    --      INPUT                0    0    0    8  alu_result6
 153      -     -    E    --      INPUT                0    0    0    8  alu_result7
 202      -     -    -    22      INPUT                0    0    0    8  alu_result8
  13      -     -    B    --      INPUT                0    0    0    8  alu_result9
  83      -     -    -    31      INPUT                0    0    0    8  alu_result10
  97      -     -    -    23      INPUT                0    0    0    8  alu_result11
  64      -     -    -    49      INPUT                0    0    0    8  alu_result12
  82      -     -    -    32      INPUT                0    0    0    8  alu_result13
 229      -     -    -    42      INPUT                0    0    0    8  alu_result14
  62      -     -    -    51      INPUT                0    0    0    8  alu_result15
  91      -     -    -    --      INPUT  G             0    0    0    0  clock
 159      -     -    D    --      INPUT                0    0    0    1  instruction0
 171      -     -    A    --      INPUT                0    0    0    1  instruction1
  48      -     -    H    --      INPUT                0    0    0    1  instruction2
  51      -     -    I    --      INPUT                0    0    0    1  instruction3
 158      -     -    D    --      INPUT                0    0    0    1  instruction4
 147      -     -    F    --      INPUT                0    0    0    1  instruction5
 136      -     -    H    --      INPUT                0    0    0    1  instruction6
  56      -     -    I    --      INPUT                0    0    0    1  instruction7
 184      -     -    -    06      INPUT                0    0    0    1  instruction8
  28      -     -    D    --      INPUT                0    0    0    1  instruction9
  46      -     -    H    --      INPUT                0    0    0    1  instruction10
  86      -     -    -    29      INPUT                0    0    0    9  instruction11
  39      -     -    F    --      INPUT                0    0    0    5  instruction12
  38      -     -    F    --      INPUT                0    0    0    3  instruction13
 157      -     -    D    --      INPUT                0    0    0    1  instruction14
 128      -     -    I    --      INPUT                0    0    0    1  instruction15
 134      -     -    H    --      INPUT                0    0    0    2  instruction16
  53      -     -    I    --      INPUT                0    0    0    2  instruction17
  90      -     -    -    --      INPUT                0    0    0   34  instruction18
 127      -     -    I    --      INPUT                0    0    0    2  instruction21
 126      -     -    I    --      INPUT                0    0    0    2  instruction22
  92      -     -    -    --      INPUT                0    0    0   32  instruction23
  18      -     -    B    --      INPUT                0    0    0    4  memtoreg
 228      -     -    -    40      INPUT                0    0    0    8  read_data0
 223      -     -    -    36      INPUT                0    0    0    8  read_data1
 219      -     -    -    32      INPUT                0    0    0    8  read_data2
 174      -     -    A    --      INPUT                0    0    0    8  read_data3
 141      -     -    G    --      INPUT                0    0    0    8  read_data4
 139      -     -    G    --      INPUT                0    0    0    8  read_data5
 212      -     -    -    --      INPUT                0    0    0    8  read_data6
 154      -     -    E    --      INPUT                0    0    0    8  read_data7
 195      -     -    -    16      INPUT                0    0    0    8  read_data8
 169      -     -    B    --      INPUT                0    0    0    8  read_data9
  87      -     -    -    28      INPUT                0    0    0    8  read_data10
  95      -     -    -    25      INPUT                0    0    0    8  read_data11
  66      -     -    -    47      INPUT                0    0    0    8  read_data12
 236      -     -    -    48      INPUT                0    0    0    8  read_data13
 161      -     -    C    --      INPUT                0    0    0    8  read_data14
 163      -     -    C    --      INPUT                0    0    0    8  read_data15
 148      -     -    F    --      INPUT                0    0    0   14  regdst
  36      -     -    F    --      INPUT                0    0    0    2  regwrite


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:    e:\vhdldesigns\ee231\16mips-16bits\idecode.rpt
idecode

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  23      -     -    C    --     OUTPUT                0    1    0    0  read_data_10
 149      -     -    E    --     OUTPUT                0    1    0    0  read_data_11
   7      -     -    A    --     OUTPUT                0    1    0    0  read_data_12
  11      -     -    A    --     OUTPUT                0    1    0    0  read_data_13
  44      -     -    G    --     OUTPUT                0    1    0    0  read_data_14
 138      -     -    G    --     OUTPUT                0    1    0    0  read_data_15
  31      -     -    E    --     OUTPUT                0    1    0    0  read_data_16
  30      -     -    E    --     OUTPUT                0    1    0    0  read_data_17
 167      -     -    B    --     OUTPUT                0    1    0    0  read_data_18
  15      -     -    B    --     OUTPUT                0    1    0    0  read_data_19
  19      -     -    C    --     OUTPUT                0    1    0    0  read_data_20
 151      -     -    E    --     OUTPUT                0    1    0    0  read_data_21
 172      -     -    A    --     OUTPUT                0    1    0    0  read_data_22
   9      -     -    A    --     OUTPUT                0    1    0    0  read_data_23
  43      -     -    G    --     OUTPUT                0    1    0    0  read_data_24
 213      -     -    -    27     OUTPUT                0    1    0    0  read_data_25
  35      -     -    E    --     OUTPUT                0    1    0    0  read_data_26
  34      -     -    E    --     OUTPUT                0    1    0    0  read_data_27
 168      -     -    B    --     OUTPUT                0    1    0    0  read_data_28
  17      -     -    B    --     OUTPUT                0    1    0    0  read_data_29
  12      -     -    B    --     OUTPUT                0    1    0    0  read_data_110
 111      -     -    -    09     OUTPUT                0    1    0    0  read_data_111
 237      -     -    -    48     OUTPUT                0    1    0    0  read_data_112
  33      -     -    E    --     OUTPUT                0    1    0    0  read_data_113
  21      -     -    C    --     OUTPUT                0    1    0    0  read_data_114
  80      -     -    -    34     OUTPUT                0    1    0    0  read_data_115
  14      -     -    B    --     OUTPUT                0    1    0    0  read_data_210
 166      -     -    B    --     OUTPUT                0    1    0    0  read_data_211
 162      -     -    C    --     OUTPUT                0    1    0    0  read_data_212
  65      -     -    -    47     OUTPUT                0    1    0    0  read_data_213
  24      -     -    C    --     OUTPUT                0    1    0    0  read_data_214
 164      -     -    C    --     OUTPUT                0    1    0    0  read_data_215
  25      -     -    D    --     OUTPUT                0    1    0    0  sign_extend0
   8      -     -    A    --     OUTPUT                0    1    0    0  sign_extend1
 133      -     -    H    --     OUTPUT                0    1    0    0  sign_extend2
 129      -     -    I    --     OUTPUT                0    1    0    0  sign_extend3
 156      -     -    D    --     OUTPUT                0    1    0    0  sign_extend4
 146      -     -    F    --     OUTPUT                0    1    0    0  sign_extend5
  50      -     -    H    --     OUTPUT                0    1    0    0  sign_extend6
  54      -     -    I    --     OUTPUT                0    1    0    0  sign_extend7
 143      -     -    G    --     OUTPUT                0    1    0    0  sign_extend8
  26      -     -    D    --     OUTPUT                0    1    0    0  sign_extend9
 132      -     -    H    --     OUTPUT                0    1    0    0  sign_extend10
  20      -     -    C    --     OUTPUT                0    1    0    0  sign_extend11
  40      -     -    F    --     OUTPUT                0    1    0    0  sign_extend12
  41      -     -    F    --     OUTPUT                0    1    0    0  sign_extend13
  29      -     -    D    --     OUTPUT                0    1    0    0  sign_extend14
  55      -     -    I    --     OUTPUT                0    1    0    0  sign_extend15


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:    e:\vhdldesigns\ee231\16mips-16bits\idecode.rpt
idecode

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      4     -    H    47       SOFT    s    r      1    0    0   36  instruction16~fit~out1
   -      1     -    H    47       SOFT    s    r      1    0    0   36  instruction16~fit~out2
   -      4     -    I    31       SOFT    s    r      1    0    0   26  instruction17~fit~out1
   -      1     -    I    31       SOFT    s    r      1    0    0   26  instruction17~fit~out2
   -      4     -    I    39       SOFT    s    r      1    0    0   32  instruction21~fit~out1
   -      1     -    I    39       SOFT    s    r      1    0    0   32  instruction21~fit~out2
   -      4     -    I    27       SOFT    s    r      1    0    0   24  instruction22~fit~out1
   -      1     -    I    27       SOFT    s    r      1    0    0   24  instruction22~fit~out2
   -      6     -    E    45       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells0_0
   -      7     -    E    45       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells0_1
   -      8     -    A    52       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells0_2
   -      3     -    A    39       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells0_3
   -      8     -    G    41       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells0_4
   -      6     -    G    34       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells0_5
   -      2     -    E    52       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells0_6
   -      7     -    E    52       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells0_7
   -      6     -    B    16       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells0_8
   -      4     -    B    30       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells0_9
   -      5     -    B    48       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells0_10
   -      2     -    B    21       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells0_11
   -      6     -    E    31       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells0_12
   -      8     -    E    31       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells0_13
   -      6     -    C    43       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells0_14
   -      8     -    C    43       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells0_15
   -      5     -    E    45       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells1_0
   -      8     -    E    27       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells1_1
   -      7     -    A    52       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells1_2
   -      2     -    A    39       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells1_3
   -      6     -    G    41       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells1_4
   -      5     -    G    34       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells1_5
   -      4     -    E    52       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells1_6
   -      6     -    E    52       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells1_7
   -      5     -    B    16       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells1_8
   -      1     -    B    30       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells1_9
   -      4     -    B    48       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells1_10
   -      3     -    B    21       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells1_11
   -      5     -    E    31       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells1_12
   -      7     -    E    31       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells1_13
   -      5     -    C    43       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells1_14
   -      7     -    C    43       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells1_15
   -      3     -    C    51       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells2_0
   -      7     -    E    27       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells2_1
   -      6     -    A    52       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells2_2
   -      5     -    A    31       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells2_3
   -      7     -    G    41       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells2_4
   -      8     -    G    28       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells2_5
   -      3     -    E    38       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells2_6
   -      8     -    E    29       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells2_7
   -      5     -    B    04       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells2_8
   -      6     -    B    30       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells2_9
   -      3     -    B    40       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells2_10
   -      8     -    B    21       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells2_11
   -      6     -    C    42       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells2_12
   -      7     -    E    34       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells2_13
   -      3     -    C    37       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells2_14
   -      7     -    C    32       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells2_15
   -      2     -    C    51       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells3_0
   -      5     -    E    27       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells3_1
   -      5     -    A    52       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells3_2
   -      4     -    A    31       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells3_3
   -      5     -    G    41       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells3_4
   -      7     -    G    28       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells3_5
   -      2     -    E    40       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells3_6
   -      6     -    E    29       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells3_7
   -      3     -    B    03       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells3_8
   -      5     -    B    30       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells3_9
   -      4     -    B    40       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells3_10
   -      7     -    B    21       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells3_11
   -      5     -    C    42       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells3_12
   -      4     -    E    34       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells3_13
   -      1     -    C    37       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells3_14
   -      6     -    C    32       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells3_15
   -      8     -    C    44       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells4_0
   -      2     -    E    27       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells4_1
   -      5     -    A    34       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells4_2
   -      1     -    A    34       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells4_3
   -      4     -    G    47       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells4_4
   -      2     -    G    28       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells4_5
   -      5     -    E    50       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells4_6
   -      2     -    E    29       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells4_7
   -      3     -    B    04       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells4_8
   -      5     -    B    46       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells4_9
   -      2     -    B    40       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells4_10
   -      4     -    B    09       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells4_11
   -      1     -    C    47       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells4_12
   -      8     -    E    34       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells4_13
   -      4     -    C    39       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells4_14
   -      3     -    C    33       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells4_15
   -      7     -    C    44       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells5_0
   -      3     -    E    27       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells5_1
   -      6     -    A    34       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells5_2
   -      4     -    A    34       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells5_3
   -      3     -    G    41       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells5_4
   -      3     -    G    28       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells5_5
   -      3     -    E    52       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells5_6
   -      5     -    E    29       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells5_7
   -      2     -    B    04       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells5_8
   -      1     -    B    46       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells5_9
   -      1     -    B    40       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells5_10
   -      5     -    B    21       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells5_11
   -      2     -    C    42       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells5_12
   -      6     -    E    34       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells5_13
   -      3     -    C    39       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells5_14
   -      3     -    C    32       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells5_15
   -      6     -    C    44       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells6_0
   -      1     -    E    35       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells6_1
   -      7     -    A    34       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells6_2
   -      2     -    A    34       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells6_3
   -      1     -    G    47       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells6_4
   -      6     -    G    28       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells6_5
   -      3     -    E    50       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells6_6
   -      7     -    E    29       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells6_7
   -      7     -    B    03       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells6_8
   -      5     -    B    03       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells6_9
   -      1     -    B    48       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells6_10
   -      2     -    B    09       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells6_11
   -      5     -    C    47       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells6_12
   -      5     -    E    34       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells6_13
   -      8     -    C    39       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells6_14
   -      5     -    C    32       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells6_15
   -      5     -    C    44       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells7_0
   -      4     -    E    27       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells7_1
   -      8     -    A    34       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells7_2
   -      3     -    A    34       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells7_3
   -      4     -    G    41       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells7_4
   -      4     -    G    28       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells7_5
   -      1     -    E    50       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells7_6
   -      4     -    E    29       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells7_7
   -      6     -    B    03       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells7_8
   -      1     -    B    03       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells7_9
   -      5     -    B    40       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells7_10
   -      6     -    B    21       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells7_11
   -      4     -    C    47       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells7_12
   -      3     -    E    34       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells7_13
   -      6     -    C    37       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells7_14
   -      4     -    C    32       DFFE   +            2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|cells7_15
   -      5     -    F    50        OR2                2    2    0   16  |LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode0_3
   -      4     -    F    44        OR2    s           2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode1_3~1
   -      7     -    F    50        OR2                2    2    0   16  |LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode1_3
   -      1     -    F    50        OR2                2    2    0   16  |LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode2_3
   -      6     -    F    44        OR2    s           4    0    0    2  |LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode3_3~1
   -      1     -    F    44        OR2    s           2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode3_3~2
   -      4     -    F    50        OR2                2    2    0   16  |LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode3_3
   -      3     -    F    44        OR2    s           2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode4_3~1
   -      2     -    F    50        OR2                2    2    0   16  |LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode4_3
   -      3     -    F    50        OR2                2    2    0   16  |LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode5_3
   -      2     -    F    44        OR2    s           2    2    0    2  |LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode6_3~1
   -      6     -    F    50        OR2                2    2    0   16  |LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode6_3
   -      5     -    F    44        OR2    s           4    0    0    2  |LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode7_3~1
   -      8     -    F    50        OR2                2    2    0   16  |LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode7_3
   -      7     -    C    51        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:45|~46~1
   -      3     -    E    45        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:45|~51~1
   -      2     -    C    44        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:64|:46
   -      1     -    C    44        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:64|:51
   -      6     -    C    51        OR2                1    3    1    0  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:83|result_node
   -      8     -    C    51        OR2                1    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:83|:39
   -      1     -    E    27        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:45|~46~1
   -      1     -    E    45        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:45|~51~1
   -      4     -    E    35        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:64|:46
   -      5     -    E    35        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:64|:51
   -      8     -    E    35        OR2                1    3    1    0  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:83|result_node
   -      7     -    E    35        OR2                1    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:83|:39
   -      1     -    A    52        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:45|~46~1
   -      2     -    A    52        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:45|~51~1
   -      5     -    A    32        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:64|:46
   -      7     -    A    32        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:64|:51
   -      2     -    A    32        OR2                1    3    1    0  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:83|result_node
   -      8     -    A    32        OR2                1    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:83|:39
   -      1     -    A    31        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:45|~46~1
   -      6     -    A    39        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:45|~51~1
   -      4     -    A    39        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:64|:46
   -      5     -    A    39        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:64|:51
   -      8     -    A    39        OR2                1    3    1    0  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:83|result_node
   -      7     -    A    39        OR2                1    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:83|:39
   -      2     -    G    41        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:45|~46~1
   -      7     -    G    34        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:45|~51~1
   -      7     -    G    47        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:64|:46
   -      8     -    G    47        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:64|:51
   -      5     -    G    47        OR2                1    3    1    0  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:83|result_node
   -      4     -    G    34        OR2                1    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:83|:39
   -      5     -    G    28        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:45|~46~1
   -      8     -    G    34        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:45|~51~1
   -      5     -    G    27        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:64|:46
   -      6     -    G    27        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:64|:51
   -      8     -    G    27        OR2                1    3    1    0  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:83|result_node
   -      1     -    G    34        OR2                1    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:83|:39
   -      6     -    E    38        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:45|~46~1
   -      7     -    E    38        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:45|~51~1
   -      8     -    E    50        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:64|:46
   -      2     -    E    50        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:64|:51
   -      2     -    E    38        OR2                1    3    1    0  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:83|result_node
   -      8     -    E    38        OR2                1    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:83|:39
   -      1     -    E    29        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:45|~46~1
   -      5     -    E    52        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:45|~51~1
   -      5     -    E    44        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:64|:46
   -      6     -    E    44        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:64|:51
   -      1     -    E    44        OR2                1    3    1    0  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:83|result_node
   -      7     -    E    44        OR2                1    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:83|:39
   -      7     -    B    04        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:45|~46~1
   -      2     -    B    16        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:45|~51~1
   -      4     -    B    03        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:64|:46
   -      6     -    B    04        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:64|:51
   -      4     -    B    04        OR2                1    3    1    0  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:83|result_node
   -      8     -    B    04        OR2                1    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:83|:39
   -      2     -    B    30        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:45|~46~1
   -      6     -    B    28        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:45|~51~1
   -      3     -    B    28        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:64|:46
   -      4     -    B    28        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:64|:51
   -      5     -    B    28        OR2                1    3    1    0  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:83|result_node
   -      8     -    B    28        OR2                1    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:83|:39
   -      7     -    B    32        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:45|~46~1
   -      2     -    B    48        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:45|~51~1
   -      5     -    B    32        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:64|:46
   -      6     -    B    32        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:64|:51
   -      1     -    B    32        OR2                1    3    1    0  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:83|result_node
   -      8     -    B    32        OR2                1    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:83|:39
   -      1     -    B    21        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:45|~46~1
   -      1     -    B    16        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:45|~51~1
   -      7     -    B    09        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:64|:46
   -      8     -    B    09        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:64|:51
   -      1     -    B    09        OR2                1    3    1    0  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:83|result_node
   -      1     -    B    20        OR2                1    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:83|:39
   -      1     -    C    42        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:45|~46~1
   -      4     -    E    31        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:45|~51~1
   -      6     -    C    47        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:64|:46
   -      7     -    C    47        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:64|:51
   -      2     -    C    47        OR2                1    3    1    0  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:83|result_node
   -      8     -    C    47        OR2                1    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:83|:39
   -      1     -    E    34        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:45|~46~1
   -      1     -    E    31        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:45|~51~1
   -      6     -    E    48        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:64|:46
   -      7     -    E    48        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:64|:51
   -      2     -    E    48        OR2                1    3    1    0  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:83|result_node
   -      8     -    E    48        OR2                1    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:83|:39
   -      7     -    C    37        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:45|~46~1
   -      4     -    C    43        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:45|~51~1
   -      4     -    C    37        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:64|:46
   -      2     -    C    39        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:64|:51
   -      5     -    C    37        OR2                1    3    1    0  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:83|result_node
   -      8     -    C    37        OR2                1    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:83|:39
   -      8     -    C    32        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:45|~46~1
   -      1     -    C    43        OR2    s           0    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:45|~51~1
   -      7     -    C    33        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:64|:46
   -      8     -    C    33        OR2                0    4    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:64|:51
   -      4     -    C    33        OR2                1    3    1    0  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:83|result_node
   -      1     -    C    32        OR2                1    3    0    1  |LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:83|:39
   -      4     -    C    51        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:45|~46~1
   -      4     -    E    45        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:45|~51~1
   -      4     -    C    44        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:64|:46
   -      3     -    C    44        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:64|:51
   -      1     -    C    51        OR2                1    3    1    0  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:83|result_node
   -      5     -    C    51        OR2                1    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:83|:39
   -      6     -    E    27        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:45|~46~1
   -      8     -    E    45        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:45|~51~1
   -      2     -    E    35        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:64|:46
   -      3     -    E    35        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:64|:51
   -      6     -    E    35        OR2                1    3    1    0  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:83|result_node
   -      2     -    E    45        OR2                1    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:83|:39
   -      3     -    A    52        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:45|~46~1
   -      4     -    A    52        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:45|~51~1
   -      1     -    A    32        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:64|:46
   -      3     -    A    32        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:64|:51
   -      6     -    A    32        OR2                1    3    1    0  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:83|result_node
   -      4     -    A    32        OR2                1    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:83|:39
   -      6     -    A    31        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:45|~46~1
   -      1     -    A    39        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:45|~51~1
   -      2     -    A    31        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:64|:46
   -      3     -    A    31        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:64|:51
   -      7     -    A    31        OR2                1    3    1    0  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:83|result_node
   -      8     -    A    31        OR2                1    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:83|:39
   -      1     -    G    41        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:45|~46~1
   -      3     -    G    34        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:45|~51~1
   -      2     -    G    47        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:64|:46
   -      6     -    G    47        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:64|:51
   -      3     -    G    47        OR2                1    3    1    0  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:83|result_node
   -      2     -    E    44        OR2                1    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:83|:39
   -      1     -    G    28        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:45|~46~1
   -      2     -    G    34        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:45|~51~1
   -      1     -    G    27        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:64|:46
   -      2     -    G    27        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:64|:51
   -      3     -    G    27        OR2                1    3    1    0  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:83|result_node
   -      4     -    G    27        OR2                1    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:83|:39
   -      4     -    E    38        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:45|~46~1
   -      5     -    E    38        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:45|~51~1
   -      4     -    E    50        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:64|:46
   -      7     -    E    50        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:64|:51
   -      6     -    E    50        OR2                1    3    1    0  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:83|result_node
   -      1     -    E    38        OR2                1    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:83|:39
   -      3     -    E    29        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:45|~46~1
   -      8     -    E    52        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:45|~51~1
   -      3     -    E    44        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:64|:46
   -      4     -    E    44        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:64|:51
   -      8     -    E    44        OR2                1    3    1    0  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:83|result_node
   -      1     -    E    52        OR2                1    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:83|:39
   -      3     -    B    32        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:45|~46~1
   -      7     -    B    16        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:45|~51~1
   -      8     -    B    03        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:64|:46
   -      1     -    B    04        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:64|:51
   -      2     -    B    03        OR2                1    3    1    0  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:83|result_node
   -      3     -    B    16        OR2                1    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:83|:39
   -      7     -    B    30        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:45|~46~1
   -      8     -    B    30        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:45|~51~1
   -      1     -    B    28        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:64|:46
   -      2     -    B    28        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:64|:51
   -      7     -    B    28        OR2                1    3    1    0  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:83|result_node
   -      3     -    B    30        OR2                1    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:83|:39
   -      4     -    B    32        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:45|~46~1
   -      6     -    B    48        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:45|~51~1
   -      3     -    B    48        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:64|:46
   -      2     -    B    32        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:64|:51
   -      8     -    B    48        OR2                1    3    1    0  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:83|result_node
   -      7     -    B    48        OR2                1    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:83|:39
   -      4     -    B    21        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:45|~46~1
   -      8     -    B    16        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:45|~51~1
   -      3     -    B    09        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:64|:46
   -      5     -    B    09        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:64|:51
   -      6     -    B    09        OR2                1    3    1    0  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:83|result_node
   -      4     -    B    16        OR2                1    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:83|:39
   -      7     -    C    42        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:45|~46~1
   -      3     -    E    31        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:45|~51~1
   -      3     -    C    47        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:64|:46
   -      3     -    C    42        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:64|:51
   -      4     -    C    42        OR2                1    3    1    0  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:83|result_node
   -      8     -    C    42        OR2                1    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:83|:39
   -      2     -    E    34        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:45|~46~1
   -      2     -    E    31        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:45|~51~1
   -      3     -    E    48        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:64|:46
   -      4     -    E    48        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:64|:51
   -      1     -    E    48        OR2                1    3    1    0  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:83|result_node
   -      5     -    E    48        OR2                1    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:83|:39
   -      2     -    C    37        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:45|~46~1
   -      3     -    C    43        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:45|~51~1
   -      1     -    C    39        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:64|:46
   -      5     -    C    39        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:64|:51
   -      7     -    C    39        OR2                1    3    1    0  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:83|result_node
   -      6     -    C    39        OR2                1    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:83|:39
   -      2     -    C    32        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:45|~46~1
   -      2     -    C    43        OR2    s           0    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:45|~51~1
   -      2     -    C    33        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:64|:46
   -      5     -    C    33        OR2                0    4    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:64|:51
   -      1     -    C    33        OR2                1    3    1    0  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:83|result_node
   -      6     -    C    33        OR2                1    3    0    1  |LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:83|:39
   -      8     -    B    45       SOFT    s    r      1    0    0   32  memtoreg~fit~out1
   -      3     -    B    45       SOFT    s    r      1    0    0   32  memtoreg~fit~out2
   -      1     -    B    45       SOFT    s    r      1    0    0   32  memtoreg~fit~out3
   -      2     -    B    45       SOFT    s    r      1    0    0   32  memtoreg~fit~out4
   -      2     -    D    51      LCELL    s           1    0    1    0  sign_extend0~1
   -      8     -    A    36      LCELL    s           1    0    1    0  sign_extend1~1
   -      4     -    H    12      LCELL    s           1    0    1    0  sign_extend2~1
   -      2     -    I    11      LCELL    s           1    0    1    0  sign_extend3~1
   -      8     -    D    20      LCELL    s           1    0    1    0  sign_extend4~1
   -      5     -    F    19      LCELL    s           1    0    1    0  sign_extend5~1
   -      8     -    H    39      LCELL    s           1    0    1    0  sign_extend6~1
   -      5     -    I    41      LCELL    s           1    0    1    0  sign_extend7~1
   -      1     -    G    17      LCELL    s           1    0    1    0  sign_extend8~1
   -      2     -    D    28      LCELL    s           1    0    1    0  sign_extend9~1
   -      6     -    H    14      LCELL    s           1    0    1    0  sign_extend10~1
   -      3     -    C    35      LCELL    s           1    0    1    0  sign_extend11~1
   -      7     -    F    44      LCELL    s           1    0    1    0  sign_extend12~1
   -      8     -    F    44      LCELL    s           1    0    1    0  sign_extend13~1
   -      7     -    D    45      LCELL    s           1    0    1    0  sign_extend14~1
   -      6     -    I    51      LCELL    s           1    0    1    0  sign_extend15~1


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:    e:\vhdldesigns\ee231\16mips-16bits\idecode.rpt
idecode

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       9/208(  4%)     0/104(  0%)    28/104( 26%)    4/16( 25%)      5/16( 31%)     0/16(  0%)
B:      26/208( 12%)    17/104( 16%)    19/104( 18%)    3/16( 18%)      7/16( 43%)     0/16(  0%)
C:      14/208(  6%)     0/104(  0%)    44/104( 42%)    2/16( 12%)      7/16( 43%)     0/16(  0%)
D:       4/208(  1%)     1/104(  0%)     3/104(  2%)    4/16( 25%)      4/16( 25%)     0/16(  0%)
E:      21/208( 10%)     0/104(  0%)    47/104( 45%)    3/16( 18%)      7/16( 43%)     0/16(  0%)
F:       5/208(  2%)     1/104(  0%)     9/104(  8%)    5/16( 31%)      3/16( 18%)     0/16(  0%)
G:       5/208(  2%)     2/104(  1%)    30/104( 28%)    4/16( 25%)      4/16( 25%)     0/16(  0%)
H:       4/208(  1%)     2/104(  1%)     1/104(  0%)    4/16( 25%)      3/16( 18%)     0/16(  0%)
I:       6/208(  2%)     1/104(  0%)     2/104(  1%)    6/16( 37%)      3/16( 18%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
03:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
07:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
10:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
17:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
23:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
25:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
26:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
27:      3/24( 12%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
28:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
29:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
30:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
31:      4/24( 16%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
32:      3/24( 12%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
33:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
34:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
35:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
36:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
37:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
38:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
39:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
40:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
41:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
42:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
43:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
44:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
45:      5/24( 20%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
46:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
47:      4/24( 16%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
48:      2/24(  8%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
49:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
50:      8/24( 33%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
51:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
52:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:    e:\vhdldesigns\ee231\16mips-16bits\idecode.rpt
idecode

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT      128         clock


Device-Specific Information:    e:\vhdldesigns\ee231\16mips-16bits\idecode.rpt
idecode

** EQUATIONS **

alu_result0 : INPUT;
alu_result1 : INPUT;
alu_result2 : INPUT;
alu_result3 : INPUT;
alu_result4 : INPUT;
alu_result5 : INPUT;
alu_result6 : INPUT;
alu_result7 : INPUT;
alu_result8 : INPUT;
alu_result9 : INPUT;
alu_result10 : INPUT;
alu_result11 : INPUT;
alu_result12 : INPUT;
alu_result13 : INPUT;
alu_result14 : INPUT;
alu_result15 : INPUT;
clock    : INPUT;
instruction0 : INPUT;
instruction1 : INPUT;
instruction2 : INPUT;
instruction3 : INPUT;
instruction4 : INPUT;
instruction5 : INPUT;
instruction6 : INPUT;
instruction7 : INPUT;
instruction8 : INPUT;
instruction9 : INPUT;
instruction10 : INPUT;
instruction11 : INPUT;
instruction12 : INPUT;
instruction13 : INPUT;
instruction14 : INPUT;
instruction15 : INPUT;
instruction16 : INPUT;
instruction17 : INPUT;
instruction18 : INPUT;
instruction21 : INPUT;
instruction22 : INPUT;
instruction23 : INPUT;
memtoreg : INPUT;
read_data0 : INPUT;
read_data1 : INPUT;
read_data2 : INPUT;
read_data3 : INPUT;
read_data4 : INPUT;
read_data5 : INPUT;
read_data6 : INPUT;
read_data7 : INPUT;
read_data8 : INPUT;
read_data9 : INPUT;
read_data10 : INPUT;
read_data11 : INPUT;
read_data12 : INPUT;
read_data13 : INPUT;
read_data14 : INPUT;
read_data15 : INPUT;
regdst   : INPUT;
regwrite : INPUT;

-- Node name is 'instruction16~fit~out1' 
-- Equation name is 'instruction16~fit~out1', location is LC4_H47, type is buried.
-- synthesized logic cell 
_LC4_H47 = LCELL( instruction16);

-- Node name is 'instruction16~fit~out2' 
-- Equation name is 'instruction16~fit~out2', location is LC1_H47, type is buried.
-- synthesized logic cell 
_LC1_H47 = LCELL( instruction16);

-- Node name is 'instruction17~fit~out1' 
-- Equation name is 'instruction17~fit~out1', location is LC4_I31, type is buried.
-- synthesized logic cell 
_LC4_I31 = LCELL( instruction17);

-- Node name is 'instruction17~fit~out2' 
-- Equation name is 'instruction17~fit~out2', location is LC1_I31, type is buried.
-- synthesized logic cell 
_LC1_I31 = LCELL( instruction17);

-- Node name is 'instruction21~fit~out1' 
-- Equation name is 'instruction21~fit~out1', location is LC4_I39, type is buried.
-- synthesized logic cell 
_LC4_I39 = LCELL( instruction21);

-- Node name is 'instruction21~fit~out2' 
-- Equation name is 'instruction21~fit~out2', location is LC1_I39, type is buried.
-- synthesized logic cell 
_LC1_I39 = LCELL( instruction21);

-- Node name is 'instruction22~fit~out1' 
-- Equation name is 'instruction22~fit~out1', location is LC4_I27, type is buried.
-- synthesized logic cell 
_LC4_I27 = LCELL( instruction22);

-- Node name is 'instruction22~fit~out2' 
-- Equation name is 'instruction22~fit~out2', location is LC1_I27, type is buried.
-- synthesized logic cell 
_LC1_I27 = LCELL( instruction22);

-- Node name is 'memtoreg~fit~out1' 
-- Equation name is 'memtoreg~fit~out1', location is LC8_B45, type is buried.
-- synthesized logic cell 
_LC8_B45 = LCELL( memtoreg);

-- Node name is 'memtoreg~fit~out2' 
-- Equation name is 'memtoreg~fit~out2', location is LC3_B45, type is buried.
-- synthesized logic cell 
_LC3_B45 = LCELL( memtoreg);

-- Node name is 'memtoreg~fit~out3' 
-- Equation name is 'memtoreg~fit~out3', location is LC1_B45, type is buried.
-- synthesized logic cell 
_LC1_B45 = LCELL( memtoreg);

-- Node name is 'memtoreg~fit~out4' 
-- Equation name is 'memtoreg~fit~out4', location is LC2_B45, type is buried.
-- synthesized logic cell 
_LC2_B45 = LCELL( memtoreg);

-- Node name is 'read_data_10' 
-- Equation name is 'read_data_10', type is output 
read_data_10 =  _LC6_C51;

-- Node name is 'read_data_11' 
-- Equation name is 'read_data_11', type is output 
read_data_11 =  _LC8_E35;

-- Node name is 'read_data_12' 
-- Equation name is 'read_data_12', type is output 
read_data_12 =  _LC2_A32;

-- Node name is 'read_data_13' 
-- Equation name is 'read_data_13', type is output 
read_data_13 =  _LC8_A39;

-- Node name is 'read_data_14' 
-- Equation name is 'read_data_14', type is output 
read_data_14 =  _LC5_G47;

-- Node name is 'read_data_15' 
-- Equation name is 'read_data_15', type is output 
read_data_15 =  _LC8_G27;

-- Node name is 'read_data_16' 
-- Equation name is 'read_data_16', type is output 
read_data_16 =  _LC2_E38;

-- Node name is 'read_data_17' 
-- Equation name is 'read_data_17', type is output 
read_data_17 =  _LC1_E44;

-- Node name is 'read_data_18' 
-- Equation name is 'read_data_18', type is output 
read_data_18 =  _LC4_B4;

-- Node name is 'read_data_19' 
-- Equation name is 'read_data_19', type is output 
read_data_19 =  _LC5_B28;

-- Node name is 'read_data_20' 
-- Equation name is 'read_data_20', type is output 
read_data_20 =  _LC1_C51;

-- Node name is 'read_data_21' 
-- Equation name is 'read_data_21', type is output 
read_data_21 =  _LC6_E35;

-- Node name is 'read_data_22' 
-- Equation name is 'read_data_22', type is output 
read_data_22 =  _LC6_A32;

-- Node name is 'read_data_23' 
-- Equation name is 'read_data_23', type is output 
read_data_23 =  _LC7_A31;

-- Node name is 'read_data_24' 
-- Equation name is 'read_data_24', type is output 
read_data_24 =  _LC3_G47;

-- Node name is 'read_data_25' 
-- Equation name is 'read_data_25', type is output 
read_data_25 =  _LC3_G27;

-- Node name is 'read_data_26' 
-- Equation name is 'read_data_26', type is output 
read_data_26 =  _LC6_E50;

-- Node name is 'read_data_27' 
-- Equation name is 'read_data_27', type is output 
read_data_27 =  _LC8_E44;

-- Node name is 'read_data_28' 
-- Equation name is 'read_data_28', type is output 
read_data_28 =  _LC2_B3;

-- Node name is 'read_data_29' 
-- Equation name is 'read_data_29', type is output 
read_data_29 =  _LC7_B28;

-- Node name is 'read_data_110' 
-- Equation name is 'read_data_110', type is output 
read_data_110 =  _LC1_B32;

-- Node name is 'read_data_111' 
-- Equation name is 'read_data_111', type is output 
read_data_111 =  _LC1_B9;

-- Node name is 'read_data_112' 
-- Equation name is 'read_data_112', type is output 
read_data_112 =  _LC2_C47;

-- Node name is 'read_data_113' 
-- Equation name is 'read_data_113', type is output 
read_data_113 =  _LC2_E48;

-- Node name is 'read_data_114' 
-- Equation name is 'read_data_114', type is output 
read_data_114 =  _LC5_C37;

-- Node name is 'read_data_115' 
-- Equation name is 'read_data_115', type is output 
read_data_115 =  _LC4_C33;

-- Node name is 'read_data_210' 
-- Equation name is 'read_data_210', type is output 
read_data_210 =  _LC8_B48;

-- Node name is 'read_data_211' 
-- Equation name is 'read_data_211', type is output 
read_data_211 =  _LC6_B9;

-- Node name is 'read_data_212' 
-- Equation name is 'read_data_212', type is output 
read_data_212 =  _LC4_C42;

-- Node name is 'read_data_213' 
-- Equation name is 'read_data_213', type is output 
read_data_213 =  _LC1_E48;

-- Node name is 'read_data_214' 
-- Equation name is 'read_data_214', type is output 
read_data_214 =  _LC7_C39;

-- Node name is 'read_data_215' 
-- Equation name is 'read_data_215', type is output 
read_data_215 =  _LC1_C33;

-- Node name is 'sign_extend0~1' 
-- Equation name is 'sign_extend0~1', location is LC2_D51, type is buried.
-- synthesized logic cell 
_LC2_D51 = LCELL( instruction0);

-- Node name is 'sign_extend0' 
-- Equation name is 'sign_extend0', type is output 
sign_extend0 =  _LC2_D51;

-- Node name is 'sign_extend1~1' 
-- Equation name is 'sign_extend1~1', location is LC8_A36, type is buried.
-- synthesized logic cell 
_LC8_A36 = LCELL( instruction1);

-- Node name is 'sign_extend1' 
-- Equation name is 'sign_extend1', type is output 
sign_extend1 =  _LC8_A36;

-- Node name is 'sign_extend2~1' 
-- Equation name is 'sign_extend2~1', location is LC4_H12, type is buried.
-- synthesized logic cell 
_LC4_H12 = LCELL( instruction2);

-- Node name is 'sign_extend2' 
-- Equation name is 'sign_extend2', type is output 
sign_extend2 =  _LC4_H12;

-- Node name is 'sign_extend3~1' 
-- Equation name is 'sign_extend3~1', location is LC2_I11, type is buried.
-- synthesized logic cell 
_LC2_I11 = LCELL( instruction3);

-- Node name is 'sign_extend3' 
-- Equation name is 'sign_extend3', type is output 
sign_extend3 =  _LC2_I11;

-- Node name is 'sign_extend4~1' 
-- Equation name is 'sign_extend4~1', location is LC8_D20, type is buried.
-- synthesized logic cell 
_LC8_D20 = LCELL( instruction4);

-- Node name is 'sign_extend4' 
-- Equation name is 'sign_extend4', type is output 
sign_extend4 =  _LC8_D20;

-- Node name is 'sign_extend5~1' 
-- Equation name is 'sign_extend5~1', location is LC5_F19, type is buried.
-- synthesized logic cell 
_LC5_F19 = LCELL( instruction5);

-- Node name is 'sign_extend5' 
-- Equation name is 'sign_extend5', type is output 
sign_extend5 =  _LC5_F19;

-- Node name is 'sign_extend6~1' 
-- Equation name is 'sign_extend6~1', location is LC8_H39, type is buried.
-- synthesized logic cell 
_LC8_H39 = LCELL( instruction6);

-- Node name is 'sign_extend6' 
-- Equation name is 'sign_extend6', type is output 
sign_extend6 =  _LC8_H39;

-- Node name is 'sign_extend7~1' 
-- Equation name is 'sign_extend7~1', location is LC5_I41, type is buried.
-- synthesized logic cell 
_LC5_I41 = LCELL( instruction7);

-- Node name is 'sign_extend7' 
-- Equation name is 'sign_extend7', type is output 
sign_extend7 =  _LC5_I41;

-- Node name is 'sign_extend8~1' 
-- Equation name is 'sign_extend8~1', location is LC1_G17, type is buried.
-- synthesized logic cell 
_LC1_G17 = LCELL( instruction8);

-- Node name is 'sign_extend8' 
-- Equation name is 'sign_extend8', type is output 
sign_extend8 =  _LC1_G17;

-- Node name is 'sign_extend9~1' 
-- Equation name is 'sign_extend9~1', location is LC2_D28, type is buried.
-- synthesized logic cell 
_LC2_D28 = LCELL( instruction9);

-- Node name is 'sign_extend9' 
-- Equation name is 'sign_extend9', type is output 
sign_extend9 =  _LC2_D28;

-- Node name is 'sign_extend10~1' 
-- Equation name is 'sign_extend10~1', location is LC6_H14, type is buried.
-- synthesized logic cell 
_LC6_H14 = LCELL( instruction10);

-- Node name is 'sign_extend10' 
-- Equation name is 'sign_extend10', type is output 
sign_extend10 =  _LC6_H14;

-- Node name is 'sign_extend11~1' 
-- Equation name is 'sign_extend11~1', location is LC3_C35, type is buried.
-- synthesized logic cell 
_LC3_C35 = LCELL( instruction11);

-- Node name is 'sign_extend11' 
-- Equation name is 'sign_extend11', type is output 
sign_extend11 =  _LC3_C35;

-- Node name is 'sign_extend12~1' 
-- Equation name is 'sign_extend12~1', location is LC7_F44, type is buried.
-- synthesized logic cell 
_LC7_F44 = LCELL( instruction12);

-- Node name is 'sign_extend12' 
-- Equation name is 'sign_extend12', type is output 
sign_extend12 =  _LC7_F44;

-- Node name is 'sign_extend13~1' 
-- Equation name is 'sign_extend13~1', location is LC8_F44, type is buried.
-- synthesized logic cell 
_LC8_F44 = LCELL( instruction13);

-- Node name is 'sign_extend13' 
-- Equation name is 'sign_extend13', type is output 
sign_extend13 =  _LC8_F44;

-- Node name is 'sign_extend14~1' 
-- Equation name is 'sign_extend14~1', location is LC7_D45, type is buried.
-- synthesized logic cell 
_LC7_D45 = LCELL( instruction14);

-- Node name is 'sign_extend14' 
-- Equation name is 'sign_extend14', type is output 
sign_extend14 =  _LC7_D45;

-- Node name is 'sign_extend15~1' 
-- Equation name is 'sign_extend15~1', location is LC6_I51, type is buried.
-- synthesized logic cell 
_LC6_I51 = LCELL( instruction15);

-- Node name is 'sign_extend15' 
-- Equation name is 'sign_extend15', type is output 
sign_extend15 =  _LC6_I51;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells0_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_E45', type is buried 
_LC6_E45 = DFFE( _EQ001, GLOBAL( clock),  VCC,  VCC,  _LC5_F50);
  _EQ001 =  alu_result0 & !_LC2_B45
         #  _LC2_B45 &  read_data0;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells0_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_E45', type is buried 
_LC7_E45 = DFFE( _EQ002, GLOBAL( clock),  VCC,  VCC,  _LC5_F50);
  _EQ002 =  alu_result1 & !_LC2_B45
         #  _LC2_B45 &  read_data1;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells0_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_A52', type is buried 
_LC8_A52 = DFFE( _EQ003, GLOBAL( clock),  VCC,  VCC,  _LC5_F50);
  _EQ003 =  alu_result2 & !_LC2_B45
         #  _LC2_B45 &  read_data2;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells0_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_A39', type is buried 
_LC3_A39 = DFFE( _EQ004, GLOBAL( clock),  VCC,  VCC,  _LC5_F50);
  _EQ004 =  alu_result3 & !_LC2_B45
         #  _LC2_B45 &  read_data3;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells0_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_G41', type is buried 
_LC8_G41 = DFFE( _EQ005, GLOBAL( clock),  VCC,  VCC,  _LC5_F50);
  _EQ005 =  alu_result4 & !_LC1_B45
         #  _LC1_B45 &  read_data4;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells0_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_G34', type is buried 
_LC6_G34 = DFFE( _EQ006, GLOBAL( clock),  VCC,  VCC,  _LC5_F50);
  _EQ006 =  alu_result5 & !_LC1_B45
         #  _LC1_B45 &  read_data5;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells0_6' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_E52', type is buried 
_LC2_E52 = DFFE( _EQ007, GLOBAL( clock),  VCC,  VCC,  _LC5_F50);
  _EQ007 =  alu_result6 & !_LC1_B45
         #  _LC1_B45 &  read_data6;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells0_7' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_E52', type is buried 
_LC7_E52 = DFFE( _EQ008, GLOBAL( clock),  VCC,  VCC,  _LC5_F50);
  _EQ008 =  alu_result7 & !_LC1_B45
         #  _LC1_B45 &  read_data7;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells0_8' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_B16', type is buried 
_LC6_B16 = DFFE( _EQ009, GLOBAL( clock),  VCC,  VCC,  _LC5_F50);
  _EQ009 =  alu_result8 & !_LC3_B45
         #  _LC3_B45 &  read_data8;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells0_9' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_B30', type is buried 
_LC4_B30 = DFFE( _EQ010, GLOBAL( clock),  VCC,  VCC,  _LC5_F50);
  _EQ010 =  alu_result9 & !_LC3_B45
         #  _LC3_B45 &  read_data9;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells0_10' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_B48', type is buried 
_LC5_B48 = DFFE( _EQ011, GLOBAL( clock),  VCC,  VCC,  _LC5_F50);
  _EQ011 =  alu_result10 & !_LC3_B45
         #  _LC3_B45 &  read_data10;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells0_11' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_B21', type is buried 
_LC2_B21 = DFFE( _EQ012, GLOBAL( clock),  VCC,  VCC,  _LC5_F50);
  _EQ012 =  alu_result11 & !_LC3_B45
         #  _LC3_B45 &  read_data11;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells0_12' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_E31', type is buried 
_LC6_E31 = DFFE( _EQ013, GLOBAL( clock),  VCC,  VCC,  _LC5_F50);
  _EQ013 =  alu_result12 & !_LC8_B45
         #  _LC8_B45 &  read_data12;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells0_13' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_E31', type is buried 
_LC8_E31 = DFFE( _EQ014, GLOBAL( clock),  VCC,  VCC,  _LC5_F50);
  _EQ014 =  alu_result13 & !_LC8_B45
         #  _LC8_B45 &  read_data13;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells0_14' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_C43', type is buried 
_LC6_C43 = DFFE( _EQ015, GLOBAL( clock),  VCC,  VCC,  _LC5_F50);
  _EQ015 =  alu_result14 & !_LC8_B45
         #  _LC8_B45 &  read_data14;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells0_15' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_C43', type is buried 
_LC8_C43 = DFFE( _EQ016, GLOBAL( clock),  VCC,  VCC,  _LC5_F50);
  _EQ016 =  alu_result15 & !_LC8_B45
         #  _LC8_B45 &  read_data15;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells1_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_E45', type is buried 
_LC5_E45 = DFFE( _EQ017, GLOBAL( clock),  VCC,  VCC,  _LC7_F50);
  _EQ017 =  alu_result0 & !_LC2_B45
         #  _LC2_B45 &  read_data0;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells1_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_E27', type is buried 
_LC8_E27 = DFFE( _EQ018, GLOBAL( clock),  VCC,  VCC,  _LC7_F50);
  _EQ018 =  alu_result1 & !_LC2_B45
         #  _LC2_B45 &  read_data1;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells1_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_A52', type is buried 
_LC7_A52 = DFFE( _EQ019, GLOBAL( clock),  VCC,  VCC,  _LC7_F50);
  _EQ019 =  alu_result2 & !_LC2_B45
         #  _LC2_B45 &  read_data2;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells1_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_A39', type is buried 
_LC2_A39 = DFFE( _EQ020, GLOBAL( clock),  VCC,  VCC,  _LC7_F50);
  _EQ020 =  alu_result3 & !_LC2_B45
         #  _LC2_B45 &  read_data3;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells1_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_G41', type is buried 
_LC6_G41 = DFFE( _EQ021, GLOBAL( clock),  VCC,  VCC,  _LC7_F50);
  _EQ021 =  alu_result4 & !_LC1_B45
         #  _LC1_B45 &  read_data4;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells1_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_G34', type is buried 
_LC5_G34 = DFFE( _EQ022, GLOBAL( clock),  VCC,  VCC,  _LC7_F50);
  _EQ022 =  alu_result5 & !_LC1_B45
         #  _LC1_B45 &  read_data5;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells1_6' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_E52', type is buried 
_LC4_E52 = DFFE( _EQ023, GLOBAL( clock),  VCC,  VCC,  _LC7_F50);
  _EQ023 =  alu_result6 & !_LC1_B45
         #  _LC1_B45 &  read_data6;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells1_7' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_E52', type is buried 
_LC6_E52 = DFFE( _EQ024, GLOBAL( clock),  VCC,  VCC,  _LC7_F50);
  _EQ024 =  alu_result7 & !_LC1_B45
         #  _LC1_B45 &  read_data7;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells1_8' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_B16', type is buried 
_LC5_B16 = DFFE( _EQ025, GLOBAL( clock),  VCC,  VCC,  _LC7_F50);
  _EQ025 =  alu_result8 & !_LC3_B45
         #  _LC3_B45 &  read_data8;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells1_9' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_B30', type is buried 
_LC1_B30 = DFFE( _EQ026, GLOBAL( clock),  VCC,  VCC,  _LC7_F50);
  _EQ026 =  alu_result9 & !_LC3_B45
         #  _LC3_B45 &  read_data9;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells1_10' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_B48', type is buried 
_LC4_B48 = DFFE( _EQ027, GLOBAL( clock),  VCC,  VCC,  _LC7_F50);
  _EQ027 =  alu_result10 & !_LC3_B45
         #  _LC3_B45 &  read_data10;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells1_11' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_B21', type is buried 
_LC3_B21 = DFFE( _EQ028, GLOBAL( clock),  VCC,  VCC,  _LC7_F50);
  _EQ028 =  alu_result11 & !_LC3_B45
         #  _LC3_B45 &  read_data11;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells1_12' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_E31', type is buried 
_LC5_E31 = DFFE( _EQ029, GLOBAL( clock),  VCC,  VCC,  _LC7_F50);
  _EQ029 =  alu_result12 & !_LC8_B45
         #  _LC8_B45 &  read_data12;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells1_13' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_E31', type is buried 
_LC7_E31 = DFFE( _EQ030, GLOBAL( clock),  VCC,  VCC,  _LC7_F50);
  _EQ030 =  alu_result13 & !_LC8_B45
         #  _LC8_B45 &  read_data13;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells1_14' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_C43', type is buried 
_LC5_C43 = DFFE( _EQ031, GLOBAL( clock),  VCC,  VCC,  _LC7_F50);
  _EQ031 =  alu_result14 & !_LC8_B45
         #  _LC8_B45 &  read_data14;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells1_15' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_C43', type is buried 
_LC7_C43 = DFFE( _EQ032, GLOBAL( clock),  VCC,  VCC,  _LC7_F50);
  _EQ032 =  alu_result15 & !_LC8_B45
         #  _LC8_B45 &  read_data15;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells2_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_C51', type is buried 
_LC3_C51 = DFFE( _EQ033, GLOBAL( clock),  VCC,  VCC,  _LC1_F50);
  _EQ033 =  alu_result0 & !_LC2_B45
         #  _LC2_B45 &  read_data0;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells2_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_E27', type is buried 
_LC7_E27 = DFFE( _EQ034, GLOBAL( clock),  VCC,  VCC,  _LC1_F50);
  _EQ034 =  alu_result1 & !_LC2_B45
         #  _LC2_B45 &  read_data1;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells2_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_A52', type is buried 
_LC6_A52 = DFFE( _EQ035, GLOBAL( clock),  VCC,  VCC,  _LC1_F50);
  _EQ035 =  alu_result2 & !_LC2_B45
         #  _LC2_B45 &  read_data2;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells2_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_A31', type is buried 
_LC5_A31 = DFFE( _EQ036, GLOBAL( clock),  VCC,  VCC,  _LC1_F50);
  _EQ036 =  alu_result3 & !_LC2_B45
         #  _LC2_B45 &  read_data3;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells2_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_G41', type is buried 
_LC7_G41 = DFFE( _EQ037, GLOBAL( clock),  VCC,  VCC,  _LC1_F50);
  _EQ037 =  alu_result4 & !_LC1_B45
         #  _LC1_B45 &  read_data4;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells2_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_G28', type is buried 
_LC8_G28 = DFFE( _EQ038, GLOBAL( clock),  VCC,  VCC,  _LC1_F50);
  _EQ038 =  alu_result5 & !_LC1_B45
         #  _LC1_B45 &  read_data5;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells2_6' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_E38', type is buried 
_LC3_E38 = DFFE( _EQ039, GLOBAL( clock),  VCC,  VCC,  _LC1_F50);
  _EQ039 =  alu_result6 & !_LC1_B45
         #  _LC1_B45 &  read_data6;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells2_7' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_E29', type is buried 
_LC8_E29 = DFFE( _EQ040, GLOBAL( clock),  VCC,  VCC,  _LC1_F50);
  _EQ040 =  alu_result7 & !_LC1_B45
         #  _LC1_B45 &  read_data7;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells2_8' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_B4', type is buried 
_LC5_B4  = DFFE( _EQ041, GLOBAL( clock),  VCC,  VCC,  _LC1_F50);
  _EQ041 =  alu_result8 & !_LC3_B45
         #  _LC3_B45 &  read_data8;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells2_9' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_B30', type is buried 
_LC6_B30 = DFFE( _EQ042, GLOBAL( clock),  VCC,  VCC,  _LC1_F50);
  _EQ042 =  alu_result9 & !_LC3_B45
         #  _LC3_B45 &  read_data9;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells2_10' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_B40', type is buried 
_LC3_B40 = DFFE( _EQ043, GLOBAL( clock),  VCC,  VCC,  _LC1_F50);
  _EQ043 =  alu_result10 & !_LC3_B45
         #  _LC3_B45 &  read_data10;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells2_11' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_B21', type is buried 
_LC8_B21 = DFFE( _EQ044, GLOBAL( clock),  VCC,  VCC,  _LC1_F50);
  _EQ044 =  alu_result11 & !_LC3_B45
         #  _LC3_B45 &  read_data11;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells2_12' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_C42', type is buried 
_LC6_C42 = DFFE( _EQ045, GLOBAL( clock),  VCC,  VCC,  _LC1_F50);
  _EQ045 =  alu_result12 & !_LC8_B45
         #  _LC8_B45 &  read_data12;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells2_13' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_E34', type is buried 
_LC7_E34 = DFFE( _EQ046, GLOBAL( clock),  VCC,  VCC,  _LC1_F50);
  _EQ046 =  alu_result13 & !_LC8_B45
         #  _LC8_B45 &  read_data13;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells2_14' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_C37', type is buried 
_LC3_C37 = DFFE( _EQ047, GLOBAL( clock),  VCC,  VCC,  _LC1_F50);
  _EQ047 =  alu_result14 & !_LC8_B45
         #  _LC8_B45 &  read_data14;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells2_15' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_C32', type is buried 
_LC7_C32 = DFFE( _EQ048, GLOBAL( clock),  VCC,  VCC,  _LC1_F50);
  _EQ048 =  alu_result15 & !_LC8_B45
         #  _LC8_B45 &  read_data15;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells3_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_C51', type is buried 
_LC2_C51 = DFFE( _EQ049, GLOBAL( clock),  VCC,  VCC,  _LC4_F50);
  _EQ049 =  alu_result0 & !_LC2_B45
         #  _LC2_B45 &  read_data0;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells3_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_E27', type is buried 
_LC5_E27 = DFFE( _EQ050, GLOBAL( clock),  VCC,  VCC,  _LC4_F50);
  _EQ050 =  alu_result1 & !_LC2_B45
         #  _LC2_B45 &  read_data1;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells3_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_A52', type is buried 
_LC5_A52 = DFFE( _EQ051, GLOBAL( clock),  VCC,  VCC,  _LC4_F50);
  _EQ051 =  alu_result2 & !_LC2_B45
         #  _LC2_B45 &  read_data2;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells3_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_A31', type is buried 
_LC4_A31 = DFFE( _EQ052, GLOBAL( clock),  VCC,  VCC,  _LC4_F50);
  _EQ052 =  alu_result3 & !_LC2_B45
         #  _LC2_B45 &  read_data3;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells3_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_G41', type is buried 
_LC5_G41 = DFFE( _EQ053, GLOBAL( clock),  VCC,  VCC,  _LC4_F50);
  _EQ053 =  alu_result4 & !_LC1_B45
         #  _LC1_B45 &  read_data4;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells3_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_G28', type is buried 
_LC7_G28 = DFFE( _EQ054, GLOBAL( clock),  VCC,  VCC,  _LC4_F50);
  _EQ054 =  alu_result5 & !_LC1_B45
         #  _LC1_B45 &  read_data5;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells3_6' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_E40', type is buried 
_LC2_E40 = DFFE( _EQ055, GLOBAL( clock),  VCC,  VCC,  _LC4_F50);
  _EQ055 =  alu_result6 & !_LC1_B45
         #  _LC1_B45 &  read_data6;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells3_7' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_E29', type is buried 
_LC6_E29 = DFFE( _EQ056, GLOBAL( clock),  VCC,  VCC,  _LC4_F50);
  _EQ056 =  alu_result7 & !_LC1_B45
         #  _LC1_B45 &  read_data7;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells3_8' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_B3', type is buried 
_LC3_B3  = DFFE( _EQ057, GLOBAL( clock),  VCC,  VCC,  _LC4_F50);
  _EQ057 =  alu_result8 & !_LC3_B45
         #  _LC3_B45 &  read_data8;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells3_9' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_B30', type is buried 
_LC5_B30 = DFFE( _EQ058, GLOBAL( clock),  VCC,  VCC,  _LC4_F50);
  _EQ058 =  alu_result9 & !_LC3_B45
         #  _LC3_B45 &  read_data9;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells3_10' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_B40', type is buried 
_LC4_B40 = DFFE( _EQ059, GLOBAL( clock),  VCC,  VCC,  _LC4_F50);
  _EQ059 =  alu_result10 & !_LC3_B45
         #  _LC3_B45 &  read_data10;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells3_11' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_B21', type is buried 
_LC7_B21 = DFFE( _EQ060, GLOBAL( clock),  VCC,  VCC,  _LC4_F50);
  _EQ060 =  alu_result11 & !_LC3_B45
         #  _LC3_B45 &  read_data11;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells3_12' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_C42', type is buried 
_LC5_C42 = DFFE( _EQ061, GLOBAL( clock),  VCC,  VCC,  _LC4_F50);
  _EQ061 =  alu_result12 & !_LC8_B45
         #  _LC8_B45 &  read_data12;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells3_13' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_E34', type is buried 
_LC4_E34 = DFFE( _EQ062, GLOBAL( clock),  VCC,  VCC,  _LC4_F50);
  _EQ062 =  alu_result13 & !_LC8_B45
         #  _LC8_B45 &  read_data13;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells3_14' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_C37', type is buried 
_LC1_C37 = DFFE( _EQ063, GLOBAL( clock),  VCC,  VCC,  _LC4_F50);
  _EQ063 =  alu_result14 & !_LC8_B45
         #  _LC8_B45 &  read_data14;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells3_15' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_C32', type is buried 
_LC6_C32 = DFFE( _EQ064, GLOBAL( clock),  VCC,  VCC,  _LC4_F50);
  _EQ064 =  alu_result15 & !_LC8_B45
         #  _LC8_B45 &  read_data15;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells4_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_C44', type is buried 
_LC8_C44 = DFFE( _EQ065, GLOBAL( clock),  VCC,  VCC,  _LC2_F50);
  _EQ065 =  alu_result0 & !_LC2_B45
         #  _LC2_B45 &  read_data0;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells4_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_E27', type is buried 
_LC2_E27 = DFFE( _EQ066, GLOBAL( clock),  VCC,  VCC,  _LC2_F50);
  _EQ066 =  alu_result1 & !_LC2_B45
         #  _LC2_B45 &  read_data1;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells4_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_A34', type is buried 
_LC5_A34 = DFFE( _EQ067, GLOBAL( clock),  VCC,  VCC,  _LC2_F50);
  _EQ067 =  alu_result2 & !_LC2_B45
         #  _LC2_B45 &  read_data2;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells4_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_A34', type is buried 
_LC1_A34 = DFFE( _EQ068, GLOBAL( clock),  VCC,  VCC,  _LC2_F50);
  _EQ068 =  alu_result3 & !_LC2_B45
         #  _LC2_B45 &  read_data3;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells4_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_G47', type is buried 
_LC4_G47 = DFFE( _EQ069, GLOBAL( clock),  VCC,  VCC,  _LC2_F50);
  _EQ069 =  alu_result4 & !_LC1_B45
         #  _LC1_B45 &  read_data4;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells4_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_G28', type is buried 
_LC2_G28 = DFFE( _EQ070, GLOBAL( clock),  VCC,  VCC,  _LC2_F50);
  _EQ070 =  alu_result5 & !_LC1_B45
         #  _LC1_B45 &  read_data5;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells4_6' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_E50', type is buried 
_LC5_E50 = DFFE( _EQ071, GLOBAL( clock),  VCC,  VCC,  _LC2_F50);
  _EQ071 =  alu_result6 & !_LC1_B45
         #  _LC1_B45 &  read_data6;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells4_7' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_E29', type is buried 
_LC2_E29 = DFFE( _EQ072, GLOBAL( clock),  VCC,  VCC,  _LC2_F50);
  _EQ072 =  alu_result7 & !_LC1_B45
         #  _LC1_B45 &  read_data7;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells4_8' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_B4', type is buried 
_LC3_B4  = DFFE( _EQ073, GLOBAL( clock),  VCC,  VCC,  _LC2_F50);
  _EQ073 =  alu_result8 & !_LC3_B45
         #  _LC3_B45 &  read_data8;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells4_9' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_B46', type is buried 
_LC5_B46 = DFFE( _EQ074, GLOBAL( clock),  VCC,  VCC,  _LC2_F50);
  _EQ074 =  alu_result9 & !_LC3_B45
         #  _LC3_B45 &  read_data9;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells4_10' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_B40', type is buried 
_LC2_B40 = DFFE( _EQ075, GLOBAL( clock),  VCC,  VCC,  _LC2_F50);
  _EQ075 =  alu_result10 & !_LC3_B45
         #  _LC3_B45 &  read_data10;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells4_11' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_B9', type is buried 
_LC4_B9  = DFFE( _EQ076, GLOBAL( clock),  VCC,  VCC,  _LC2_F50);
  _EQ076 =  alu_result11 & !_LC3_B45
         #  _LC3_B45 &  read_data11;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells4_12' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_C47', type is buried 
_LC1_C47 = DFFE( _EQ077, GLOBAL( clock),  VCC,  VCC,  _LC2_F50);
  _EQ077 =  alu_result12 & !_LC8_B45
         #  _LC8_B45 &  read_data12;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells4_13' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_E34', type is buried 
_LC8_E34 = DFFE( _EQ078, GLOBAL( clock),  VCC,  VCC,  _LC2_F50);
  _EQ078 =  alu_result13 & !_LC8_B45
         #  _LC8_B45 &  read_data13;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells4_14' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_C39', type is buried 
_LC4_C39 = DFFE( _EQ079, GLOBAL( clock),  VCC,  VCC,  _LC2_F50);
  _EQ079 =  alu_result14 & !_LC8_B45
         #  _LC8_B45 &  read_data14;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells4_15' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_C33', type is buried 
_LC3_C33 = DFFE( _EQ080, GLOBAL( clock),  VCC,  VCC,  _LC2_F50);
  _EQ080 =  alu_result15 & !_LC8_B45
         #  _LC8_B45 &  read_data15;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells5_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_C44', type is buried 
_LC7_C44 = DFFE( _EQ081, GLOBAL( clock),  VCC,  VCC,  _LC3_F50);
  _EQ081 =  alu_result0 & !_LC2_B45
         #  _LC2_B45 &  read_data0;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells5_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_E27', type is buried 
_LC3_E27 = DFFE( _EQ082, GLOBAL( clock),  VCC,  VCC,  _LC3_F50);
  _EQ082 =  alu_result1 & !_LC2_B45
         #  _LC2_B45 &  read_data1;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells5_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_A34', type is buried 
_LC6_A34 = DFFE( _EQ083, GLOBAL( clock),  VCC,  VCC,  _LC3_F50);
  _EQ083 =  alu_result2 & !_LC2_B45
         #  _LC2_B45 &  read_data2;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells5_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_A34', type is buried 
_LC4_A34 = DFFE( _EQ084, GLOBAL( clock),  VCC,  VCC,  _LC3_F50);
  _EQ084 =  alu_result3 & !_LC2_B45
         #  _LC2_B45 &  read_data3;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells5_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_G41', type is buried 
_LC3_G41 = DFFE( _EQ085, GLOBAL( clock),  VCC,  VCC,  _LC3_F50);
  _EQ085 =  alu_result4 & !_LC1_B45
         #  _LC1_B45 &  read_data4;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells5_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_G28', type is buried 
_LC3_G28 = DFFE( _EQ086, GLOBAL( clock),  VCC,  VCC,  _LC3_F50);
  _EQ086 =  alu_result5 & !_LC1_B45
         #  _LC1_B45 &  read_data5;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells5_6' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_E52', type is buried 
_LC3_E52 = DFFE( _EQ087, GLOBAL( clock),  VCC,  VCC,  _LC3_F50);
  _EQ087 =  alu_result6 & !_LC1_B45
         #  _LC1_B45 &  read_data6;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells5_7' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_E29', type is buried 
_LC5_E29 = DFFE( _EQ088, GLOBAL( clock),  VCC,  VCC,  _LC3_F50);
  _EQ088 =  alu_result7 & !_LC1_B45
         #  _LC1_B45 &  read_data7;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells5_8' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_B4', type is buried 
_LC2_B4  = DFFE( _EQ089, GLOBAL( clock),  VCC,  VCC,  _LC3_F50);
  _EQ089 =  alu_result8 & !_LC3_B45
         #  _LC3_B45 &  read_data8;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells5_9' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_B46', type is buried 
_LC1_B46 = DFFE( _EQ090, GLOBAL( clock),  VCC,  VCC,  _LC3_F50);
  _EQ090 =  alu_result9 & !_LC3_B45
         #  _LC3_B45 &  read_data9;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells5_10' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_B40', type is buried 
_LC1_B40 = DFFE( _EQ091, GLOBAL( clock),  VCC,  VCC,  _LC3_F50);
  _EQ091 =  alu_result10 & !_LC3_B45
         #  _LC3_B45 &  read_data10;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells5_11' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_B21', type is buried 
_LC5_B21 = DFFE( _EQ092, GLOBAL( clock),  VCC,  VCC,  _LC3_F50);
  _EQ092 =  alu_result11 & !_LC3_B45
         #  _LC3_B45 &  read_data11;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells5_12' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_C42', type is buried 
_LC2_C42 = DFFE( _EQ093, GLOBAL( clock),  VCC,  VCC,  _LC3_F50);
  _EQ093 =  alu_result12 & !_LC8_B45
         #  _LC8_B45 &  read_data12;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells5_13' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_E34', type is buried 
_LC6_E34 = DFFE( _EQ094, GLOBAL( clock),  VCC,  VCC,  _LC3_F50);
  _EQ094 =  alu_result13 & !_LC8_B45
         #  _LC8_B45 &  read_data13;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells5_14' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_C39', type is buried 
_LC3_C39 = DFFE( _EQ095, GLOBAL( clock),  VCC,  VCC,  _LC3_F50);
  _EQ095 =  alu_result14 & !_LC8_B45
         #  _LC8_B45 &  read_data14;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells5_15' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_C32', type is buried 
_LC3_C32 = DFFE( _EQ096, GLOBAL( clock),  VCC,  VCC,  _LC3_F50);
  _EQ096 =  alu_result15 & !_LC8_B45
         #  _LC8_B45 &  read_data15;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells6_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_C44', type is buried 
_LC6_C44 = DFFE( _EQ097, GLOBAL( clock),  VCC,  VCC,  _LC6_F50);
  _EQ097 =  alu_result0 & !_LC2_B45
         #  _LC2_B45 &  read_data0;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells6_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_E35', type is buried 
_LC1_E35 = DFFE( _EQ098, GLOBAL( clock),  VCC,  VCC,  _LC6_F50);
  _EQ098 =  alu_result1 & !_LC2_B45
         #  _LC2_B45 &  read_data1;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells6_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_A34', type is buried 
_LC7_A34 = DFFE( _EQ099, GLOBAL( clock),  VCC,  VCC,  _LC6_F50);
  _EQ099 =  alu_result2 & !_LC2_B45
         #  _LC2_B45 &  read_data2;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells6_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_A34', type is buried 
_LC2_A34 = DFFE( _EQ100, GLOBAL( clock),  VCC,  VCC,  _LC6_F50);
  _EQ100 =  alu_result3 & !_LC2_B45
         #  _LC2_B45 &  read_data3;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells6_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_G47', type is buried 
_LC1_G47 = DFFE( _EQ101, GLOBAL( clock),  VCC,  VCC,  _LC6_F50);
  _EQ101 =  alu_result4 & !_LC1_B45
         #  _LC1_B45 &  read_data4;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells6_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_G28', type is buried 
_LC6_G28 = DFFE( _EQ102, GLOBAL( clock),  VCC,  VCC,  _LC6_F50);
  _EQ102 =  alu_result5 & !_LC1_B45
         #  _LC1_B45 &  read_data5;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells6_6' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_E50', type is buried 
_LC3_E50 = DFFE( _EQ103, GLOBAL( clock),  VCC,  VCC,  _LC6_F50);
  _EQ103 =  alu_result6 & !_LC1_B45
         #  _LC1_B45 &  read_data6;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells6_7' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_E29', type is buried 
_LC7_E29 = DFFE( _EQ104, GLOBAL( clock),  VCC,  VCC,  _LC6_F50);
  _EQ104 =  alu_result7 & !_LC1_B45
         #  _LC1_B45 &  read_data7;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells6_8' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC7_B3', type is buried 
_LC7_B3  = DFFE( _EQ105, GLOBAL( clock),  VCC,  VCC,  _LC6_F50);
  _EQ105 =  alu_result8 & !_LC3_B45
         #  _LC3_B45 &  read_data8;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells6_9' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_B3', type is buried 
_LC5_B3  = DFFE( _EQ106, GLOBAL( clock),  VCC,  VCC,  _LC6_F50);
  _EQ106 =  alu_result9 & !_LC3_B45
         #  _LC3_B45 &  read_data9;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells6_10' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_B48', type is buried 
_LC1_B48 = DFFE( _EQ107, GLOBAL( clock),  VCC,  VCC,  _LC6_F50);
  _EQ107 =  alu_result10 & !_LC3_B45
         #  _LC3_B45 &  read_data10;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells6_11' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC2_B9', type is buried 
_LC2_B9  = DFFE( _EQ108, GLOBAL( clock),  VCC,  VCC,  _LC6_F50);
  _EQ108 =  alu_result11 & !_LC3_B45
         #  _LC3_B45 &  read_data11;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells6_12' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_C47', type is buried 
_LC5_C47 = DFFE( _EQ109, GLOBAL( clock),  VCC,  VCC,  _LC6_F50);
  _EQ109 =  alu_result12 & !_LC8_B45
         #  _LC8_B45 &  read_data12;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells6_13' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_E34', type is buried 
_LC5_E34 = DFFE( _EQ110, GLOBAL( clock),  VCC,  VCC,  _LC6_F50);
  _EQ110 =  alu_result13 & !_LC8_B45
         #  _LC8_B45 &  read_data13;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells6_14' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_C39', type is buried 
_LC8_C39 = DFFE( _EQ111, GLOBAL( clock),  VCC,  VCC,  _LC6_F50);
  _EQ111 =  alu_result14 & !_LC8_B45
         #  _LC8_B45 &  read_data14;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells6_15' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_C32', type is buried 
_LC5_C32 = DFFE( _EQ112, GLOBAL( clock),  VCC,  VCC,  _LC6_F50);
  _EQ112 =  alu_result15 & !_LC8_B45
         #  _LC8_B45 &  read_data15;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells7_0' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_C44', type is buried 
_LC5_C44 = DFFE( _EQ113, GLOBAL( clock),  VCC,  VCC,  _LC8_F50);
  _EQ113 =  alu_result0 & !_LC2_B45
         #  _LC2_B45 &  read_data0;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells7_1' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_E27', type is buried 
_LC4_E27 = DFFE( _EQ114, GLOBAL( clock),  VCC,  VCC,  _LC8_F50);
  _EQ114 =  alu_result1 & !_LC2_B45
         #  _LC2_B45 &  read_data1;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells7_2' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC8_A34', type is buried 
_LC8_A34 = DFFE( _EQ115, GLOBAL( clock),  VCC,  VCC,  _LC8_F50);
  _EQ115 =  alu_result2 & !_LC2_B45
         #  _LC2_B45 &  read_data2;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells7_3' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_A34', type is buried 
_LC3_A34 = DFFE( _EQ116, GLOBAL( clock),  VCC,  VCC,  _LC8_F50);
  _EQ116 =  alu_result3 & !_LC2_B45
         #  _LC2_B45 &  read_data3;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells7_4' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_G41', type is buried 
_LC4_G41 = DFFE( _EQ117, GLOBAL( clock),  VCC,  VCC,  _LC8_F50);
  _EQ117 =  alu_result4 & !_LC1_B45
         #  _LC1_B45 &  read_data4;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells7_5' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_G28', type is buried 
_LC4_G28 = DFFE( _EQ118, GLOBAL( clock),  VCC,  VCC,  _LC8_F50);
  _EQ118 =  alu_result5 & !_LC1_B45
         #  _LC1_B45 &  read_data5;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells7_6' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_E50', type is buried 
_LC1_E50 = DFFE( _EQ119, GLOBAL( clock),  VCC,  VCC,  _LC8_F50);
  _EQ119 =  alu_result6 & !_LC1_B45
         #  _LC1_B45 &  read_data6;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells7_7' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_E29', type is buried 
_LC4_E29 = DFFE( _EQ120, GLOBAL( clock),  VCC,  VCC,  _LC8_F50);
  _EQ120 =  alu_result7 & !_LC1_B45
         #  _LC1_B45 &  read_data7;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells7_8' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_B3', type is buried 
_LC6_B3  = DFFE( _EQ121, GLOBAL( clock),  VCC,  VCC,  _LC8_F50);
  _EQ121 =  alu_result8 & !_LC3_B45
         #  _LC3_B45 &  read_data8;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells7_9' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC1_B3', type is buried 
_LC1_B3  = DFFE( _EQ122, GLOBAL( clock),  VCC,  VCC,  _LC8_F50);
  _EQ122 =  alu_result9 & !_LC3_B45
         #  _LC3_B45 &  read_data9;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells7_10' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC5_B40', type is buried 
_LC5_B40 = DFFE( _EQ123, GLOBAL( clock),  VCC,  VCC,  _LC8_F50);
  _EQ123 =  alu_result10 & !_LC3_B45
         #  _LC3_B45 &  read_data10;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells7_11' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_B21', type is buried 
_LC6_B21 = DFFE( _EQ124, GLOBAL( clock),  VCC,  VCC,  _LC8_F50);
  _EQ124 =  alu_result11 & !_LC3_B45
         #  _LC3_B45 &  read_data11;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells7_12' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_C47', type is buried 
_LC4_C47 = DFFE( _EQ125, GLOBAL( clock),  VCC,  VCC,  _LC8_F50);
  _EQ125 =  alu_result12 & !_LC8_B45
         #  _LC8_B45 &  read_data12;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells7_13' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC3_E34', type is buried 
_LC3_E34 = DFFE( _EQ126, GLOBAL( clock),  VCC,  VCC,  _LC8_F50);
  _EQ126 =  alu_result13 & !_LC8_B45
         #  _LC8_B45 &  read_data13;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells7_14' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC6_C37', type is buried 
_LC6_C37 = DFFE( _EQ127, GLOBAL( clock),  VCC,  VCC,  _LC8_F50);
  _EQ127 =  alu_result14 & !_LC8_B45
         #  _LC8_B45 &  read_data14;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|cells7_15' from file "altdpram.tdf" line 222, column 10
-- Equation name is '_LC4_C32', type is buried 
_LC4_C32 = DFFE( _EQ128, GLOBAL( clock),  VCC,  VCC,  _LC8_F50);
  _EQ128 =  alu_result15 & !_LC8_B45
         #  _LC8_B45 &  read_data15;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode0_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC5_F50', type is buried 
_LC5_F50 = LCELL( _EQ129);
  _EQ129 = !_LC1_H47 &  _LC4_F44 & !regdst
         # !instruction11 & !_LC1_H47 &  _LC4_F44
         # !instruction11 &  _LC4_F44 &  regdst;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode1_3~1' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC4_F44', type is buried 
-- synthesized logic cell 
_LC4_F44 = LCELL( _EQ130);
  _EQ130 = !_LC1_I31 &  _LC6_F44 & !regdst
         # !instruction12 & !_LC1_I31 &  _LC6_F44
         # !instruction12 &  _LC6_F44 &  regdst;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode1_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC7_F50', type is buried 
_LC7_F50 = LCELL( _EQ131);
  _EQ131 =  _LC1_H47 &  _LC4_F44 & !regdst
         #  instruction11 &  _LC4_F44 &  regdst;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode2_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC1_F50', type is buried 
_LC1_F50 = LCELL( _EQ132);
  _EQ132 =  _LC1_F44 & !_LC1_H47 & !regdst
         # !instruction11 &  _LC1_F44 & !_LC1_H47
         # !instruction11 &  _LC1_F44 &  regdst;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode3_3~1' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC6_F44', type is buried 
-- synthesized logic cell 
_LC6_F44 = LCELL( _EQ133);
  _EQ133 = !instruction18 & !regdst &  regwrite
         # !instruction13 & !instruction18 &  regwrite
         # !instruction13 &  regdst &  regwrite;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode3_3~2' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC1_F44', type is buried 
-- synthesized logic cell 
_LC1_F44 = LCELL( _EQ134);
  _EQ134 =  _LC1_I31 &  _LC6_F44 & !regdst
         #  instruction12 &  _LC6_F44 &  regdst;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode3_3' from file "declut.tdf" line 79, column 52
-- Equation name is '_LC4_F50', type is buried 
_LC4_F50 = LCELL( _EQ135);
  _EQ135 =  _LC1_F44 &  _LC1_H47 & !regdst
         #  instruction11 &  _LC1_F44 &  regdst;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode4_3~1' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC3_F44', type is buried 
-- synthesized logic cell 
_LC3_F44 = LCELL( _EQ136);
  _EQ136 = !_LC1_I31 &  _LC5_F44 & !regdst
         # !instruction12 & !_LC1_I31 &  _LC5_F44
         # !instruction12 &  _LC5_F44 &  regdst;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode4_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC2_F50', type is buried 
_LC2_F50 = LCELL( _EQ137);
  _EQ137 = !_LC1_H47 &  _LC3_F44 & !regdst
         # !instruction11 & !_LC1_H47 &  _LC3_F44
         # !instruction11 &  _LC3_F44 &  regdst;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode5_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC3_F50', type is buried 
_LC3_F50 = LCELL( _EQ138);
  _EQ138 =  _LC1_H47 &  _LC3_F44 & !regdst
         #  instruction11 &  _LC3_F44 &  regdst;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode6_3~1' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC2_F44', type is buried 
-- synthesized logic cell 
_LC2_F44 = LCELL( _EQ139);
  _EQ139 =  _LC1_I31 &  _LC5_F44 & !regdst
         #  instruction12 &  _LC5_F44 &  regdst;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode6_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC6_F50', type is buried 
_LC6_F50 = LCELL( _EQ140);
  _EQ140 = !_LC1_H47 &  _LC2_F44 & !regdst
         # !instruction11 & !_LC1_H47 &  _LC2_F44
         # !instruction11 &  _LC2_F44 &  regdst;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode7_3~1' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC5_F44', type is buried 
-- synthesized logic cell 
_LC5_F44 = LCELL( _EQ141);
  _EQ141 =  instruction18 & !regdst &  regwrite
         #  instruction13 &  regdst &  regwrite;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_decode:wdecoder|declut:decoder|anode7_3' from file "declut.tdf" line 81, column 52
-- Equation name is '_LC8_F50', type is buried 
_LC8_F50 = LCELL( _EQ142);
  _EQ142 =  _LC1_H47 &  _LC2_F44 & !regdst
         #  instruction11 &  _LC2_F44 &  regdst;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC7_C51', type is buried 
-- synthesized logic cell 
_LC7_C51 = LCELL( _EQ143);
  _EQ143 =  _LC1_I39 &  _LC2_C51
         # !_LC1_I39 &  _LC3_C51;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_E45', type is buried 
-- synthesized logic cell 
_LC3_E45 = LCELL( _EQ144);
  _EQ144 =  _LC1_I39 &  _LC5_E45
         # !_LC1_I39 &  _LC6_E45;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_C44', type is buried 
_LC2_C44 = LCELL( _EQ145);
  _EQ145 =  _LC1_I39 &  _LC5_C44
         # !_LC1_I39 &  _LC6_C44
         # !_LC1_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_C44', type is buried 
_LC1_C44 = LCELL( _EQ146);
  _EQ146 =  _LC1_I39 &  _LC7_C44
         # !_LC1_I39 &  _LC8_C44
         #  _LC1_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC6_C51', type is buried 
_LC6_C51 = LCELL( _EQ147);
  _EQ147 =  instruction23 &  _LC1_C44 &  _LC2_C44
         #  _LC8_C51;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC8_C51', type is buried 
_LC8_C51 = LCELL( _EQ148);
  _EQ148 = !instruction23 & !_LC1_I27 &  _LC3_E45
         # !instruction23 &  _LC3_E45 &  _LC7_C51
         # !instruction23 &  _LC1_I27 &  _LC7_C51;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_E27', type is buried 
-- synthesized logic cell 
_LC1_E27 = LCELL( _EQ149);
  _EQ149 =  _LC1_I39 &  _LC5_E27
         # !_LC1_I39 &  _LC7_E27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_E45', type is buried 
-- synthesized logic cell 
_LC1_E45 = LCELL( _EQ150);
  _EQ150 =  _LC1_I39 &  _LC8_E27
         # !_LC1_I39 &  _LC7_E45;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_E35', type is buried 
_LC4_E35 = LCELL( _EQ151);
  _EQ151 =  _LC1_I39 &  _LC4_E27
         #  _LC1_E35 & !_LC1_I39
         # !_LC1_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_E35', type is buried 
_LC5_E35 = LCELL( _EQ152);
  _EQ152 =  _LC1_I39 &  _LC3_E27
         # !_LC1_I39 &  _LC2_E27
         #  _LC1_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC8_E35', type is buried 
_LC8_E35 = LCELL( _EQ153);
  _EQ153 =  instruction23 &  _LC4_E35 &  _LC5_E35
         #  _LC7_E35;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC7_E35', type is buried 
_LC7_E35 = LCELL( _EQ154);
  _EQ154 = !instruction23 &  _LC1_E27 &  _LC1_E45
         # !instruction23 &  _LC1_E27 &  _LC1_I27
         # !instruction23 &  _LC1_E45 & !_LC1_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_A52', type is buried 
-- synthesized logic cell 
_LC1_A52 = LCELL( _EQ155);
  _EQ155 =  _LC1_I39 &  _LC5_A52
         # !_LC1_I39 &  _LC6_A52;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_A52', type is buried 
-- synthesized logic cell 
_LC2_A52 = LCELL( _EQ156);
  _EQ156 =  _LC1_I39 &  _LC7_A52
         # !_LC1_I39 &  _LC8_A52;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC5_A32', type is buried 
_LC5_A32 = LCELL( _EQ157);
  _EQ157 =  _LC1_I39 &  _LC8_A34
         # !_LC1_I39 &  _LC7_A34
         # !_LC1_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC7_A32', type is buried 
_LC7_A32 = LCELL( _EQ158);
  _EQ158 =  _LC1_I39 &  _LC6_A34
         # !_LC1_I39 &  _LC5_A34
         #  _LC1_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC2_A32', type is buried 
_LC2_A32 = LCELL( _EQ159);
  _EQ159 =  instruction23 &  _LC5_A32 &  _LC7_A32
         #  _LC8_A32;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC8_A32', type is buried 
_LC8_A32 = LCELL( _EQ160);
  _EQ160 = !instruction23 &  _LC1_A52 &  _LC2_A52
         # !instruction23 &  _LC1_A52 &  _LC1_I27
         # !instruction23 & !_LC1_I27 &  _LC2_A52;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_A31', type is buried 
-- synthesized logic cell 
_LC1_A31 = LCELL( _EQ161);
  _EQ161 =  _LC1_I39 &  _LC4_A31
         # !_LC1_I39 &  _LC5_A31;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC6_A39', type is buried 
-- synthesized logic cell 
_LC6_A39 = LCELL( _EQ162);
  _EQ162 =  _LC1_I39 &  _LC2_A39
         # !_LC1_I39 &  _LC3_A39;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_A39', type is buried 
_LC4_A39 = LCELL( _EQ163);
  _EQ163 =  _LC1_I39 &  _LC3_A34
         # !_LC1_I39 &  _LC2_A34
         # !_LC1_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_A39', type is buried 
_LC5_A39 = LCELL( _EQ164);
  _EQ164 =  _LC1_I39 &  _LC4_A34
         #  _LC1_A34 & !_LC1_I39
         #  _LC1_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC8_A39', type is buried 
_LC8_A39 = LCELL( _EQ165);
  _EQ165 =  instruction23 &  _LC4_A39 &  _LC5_A39
         #  _LC7_A39;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC7_A39', type is buried 
_LC7_A39 = LCELL( _EQ166);
  _EQ166 = !instruction23 &  _LC1_A31 &  _LC6_A39
         # !instruction23 &  _LC1_A31 &  _LC1_I27
         # !instruction23 & !_LC1_I27 &  _LC6_A39;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_G41', type is buried 
-- synthesized logic cell 
_LC2_G41 = LCELL( _EQ167);
  _EQ167 =  _LC1_I39 &  _LC5_G41
         # !_LC1_I39 &  _LC7_G41;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC7_G34', type is buried 
-- synthesized logic cell 
_LC7_G34 = LCELL( _EQ168);
  _EQ168 =  _LC1_I39 &  _LC6_G41
         # !_LC1_I39 &  _LC8_G41;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC7_G47', type is buried 
_LC7_G47 = LCELL( _EQ169);
  _EQ169 =  _LC1_I39 &  _LC4_G41
         #  _LC1_G47 & !_LC1_I39
         # !_LC1_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_G47', type is buried 
_LC8_G47 = LCELL( _EQ170);
  _EQ170 =  _LC1_I39 &  _LC3_G41
         # !_LC1_I39 &  _LC4_G47
         #  _LC1_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC5_G47', type is buried 
_LC5_G47 = LCELL( _EQ171);
  _EQ171 =  instruction23 &  _LC7_G47 &  _LC8_G47
         #  _LC4_G34;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC4_G34', type is buried 
_LC4_G34 = LCELL( _EQ172);
  _EQ172 = !instruction23 &  _LC2_G41 &  _LC7_G34
         # !instruction23 &  _LC1_I27 &  _LC2_G41
         # !instruction23 & !_LC1_I27 &  _LC7_G34;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC5_G28', type is buried 
-- synthesized logic cell 
_LC5_G28 = LCELL( _EQ173);
  _EQ173 =  _LC1_I39 &  _LC7_G28
         # !_LC1_I39 &  _LC8_G28;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_G34', type is buried 
-- synthesized logic cell 
_LC8_G34 = LCELL( _EQ174);
  _EQ174 =  _LC1_I39 &  _LC5_G34
         # !_LC1_I39 &  _LC6_G34;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC5_G27', type is buried 
_LC5_G27 = LCELL( _EQ175);
  _EQ175 =  _LC1_I39 &  _LC4_G28
         # !_LC1_I39 &  _LC6_G28
         # !_LC1_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC6_G27', type is buried 
_LC6_G27 = LCELL( _EQ176);
  _EQ176 =  _LC1_I39 &  _LC3_G28
         # !_LC1_I39 &  _LC2_G28
         #  _LC1_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC8_G27', type is buried 
_LC8_G27 = LCELL( _EQ177);
  _EQ177 =  instruction23 &  _LC5_G27 &  _LC6_G27
         #  _LC1_G34;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC1_G34', type is buried 
_LC1_G34 = LCELL( _EQ178);
  _EQ178 = !instruction23 &  _LC5_G28 &  _LC8_G34
         # !instruction23 &  _LC1_I27 &  _LC5_G28
         # !instruction23 & !_LC1_I27 &  _LC8_G34;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC6_E38', type is buried 
-- synthesized logic cell 
_LC6_E38 = LCELL( _EQ179);
  _EQ179 =  _LC1_I39 &  _LC2_E40
         # !_LC1_I39 &  _LC3_E38;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC7_E38', type is buried 
-- synthesized logic cell 
_LC7_E38 = LCELL( _EQ180);
  _EQ180 =  _LC1_I39 &  _LC4_E52
         # !_LC1_I39 &  _LC2_E52;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC8_E50', type is buried 
_LC8_E50 = LCELL( _EQ181);
  _EQ181 =  _LC1_E50 &  _LC1_I39
         # !_LC1_I39 &  _LC3_E50
         # !_LC1_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_E50', type is buried 
_LC2_E50 = LCELL( _EQ182);
  _EQ182 =  _LC1_I39 &  _LC3_E52
         # !_LC1_I39 &  _LC5_E50
         #  _LC1_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC2_E38', type is buried 
_LC2_E38 = LCELL( _EQ183);
  _EQ183 =  instruction23 &  _LC2_E50 &  _LC8_E50
         #  _LC8_E38;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC8_E38', type is buried 
_LC8_E38 = LCELL( _EQ184);
  _EQ184 = !instruction23 &  _LC6_E38 &  _LC7_E38
         # !instruction23 &  _LC1_I27 &  _LC6_E38
         # !instruction23 & !_LC1_I27 &  _LC7_E38;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_E29', type is buried 
-- synthesized logic cell 
_LC1_E29 = LCELL( _EQ185);
  _EQ185 =  _LC1_I39 &  _LC6_E29
         # !_LC1_I39 &  _LC8_E29;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_E52', type is buried 
-- synthesized logic cell 
_LC5_E52 = LCELL( _EQ186);
  _EQ186 =  _LC1_I39 &  _LC6_E52
         # !_LC1_I39 &  _LC7_E52;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC5_E44', type is buried 
_LC5_E44 = LCELL( _EQ187);
  _EQ187 =  _LC1_I39 &  _LC4_E29
         # !_LC1_I39 &  _LC7_E29
         # !_LC1_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC6_E44', type is buried 
_LC6_E44 = LCELL( _EQ188);
  _EQ188 =  _LC1_I39 &  _LC5_E29
         # !_LC1_I39 &  _LC2_E29
         #  _LC1_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC1_E44', type is buried 
_LC1_E44 = LCELL( _EQ189);
  _EQ189 =  instruction23 &  _LC5_E44 &  _LC6_E44
         #  _LC7_E44;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC7_E44', type is buried 
_LC7_E44 = LCELL( _EQ190);
  _EQ190 = !instruction23 &  _LC1_E29 &  _LC5_E52
         # !instruction23 &  _LC1_E29 &  _LC1_I27
         # !instruction23 & !_LC1_I27 &  _LC5_E52;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC7_B4', type is buried 
-- synthesized logic cell 
_LC7_B4  = LCELL( _EQ191);
  _EQ191 =  _LC3_B3 &  _LC4_I39
         # !_LC4_I39 &  _LC5_B4;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_B16', type is buried 
-- synthesized logic cell 
_LC2_B16 = LCELL( _EQ192);
  _EQ192 =  _LC4_I39 &  _LC5_B16
         # !_LC4_I39 &  _LC6_B16;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_B3', type is buried 
_LC4_B3  = LCELL( _EQ193);
  _EQ193 =  _LC4_I39 &  _LC6_B3
         # !_LC4_I39 &  _LC7_B3
         # !_LC4_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC6_B4', type is buried 
_LC6_B4  = LCELL( _EQ194);
  _EQ194 =  _LC2_B4 &  _LC4_I39
         #  _LC3_B4 & !_LC4_I39
         #  _LC4_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC4_B4', type is buried 
_LC4_B4  = LCELL( _EQ195);
  _EQ195 =  instruction23 &  _LC4_B3 &  _LC6_B4
         #  _LC8_B4;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC8_B4', type is buried 
_LC8_B4  = LCELL( _EQ196);
  _EQ196 = !instruction23 &  _LC2_B16 &  _LC7_B4
         # !instruction23 &  _LC4_I27 &  _LC7_B4
         # !instruction23 &  _LC2_B16 & !_LC4_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_B30', type is buried 
-- synthesized logic cell 
_LC2_B30 = LCELL( _EQ197);
  _EQ197 =  _LC4_I39 &  _LC5_B30
         # !_LC4_I39 &  _LC6_B30;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC6_B28', type is buried 
-- synthesized logic cell 
_LC6_B28 = LCELL( _EQ198);
  _EQ198 =  _LC1_B30 &  _LC4_I39
         #  _LC4_B30 & !_LC4_I39;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_B28', type is buried 
_LC3_B28 = LCELL( _EQ199);
  _EQ199 =  _LC1_B3 &  _LC4_I39
         # !_LC4_I39 &  _LC5_B3
         # !_LC4_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC4_B28', type is buried 
_LC4_B28 = LCELL( _EQ200);
  _EQ200 =  _LC1_B46 &  _LC4_I39
         # !_LC4_I39 &  _LC5_B46
         #  _LC4_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC5_B28', type is buried 
_LC5_B28 = LCELL( _EQ201);
  _EQ201 =  instruction23 &  _LC3_B28 &  _LC4_B28
         #  _LC8_B28;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC8_B28', type is buried 
_LC8_B28 = LCELL( _EQ202);
  _EQ202 = !instruction23 &  _LC2_B30 &  _LC6_B28
         # !instruction23 &  _LC2_B30 &  _LC4_I27
         # !instruction23 & !_LC4_I27 &  _LC6_B28;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC7_B32', type is buried 
-- synthesized logic cell 
_LC7_B32 = LCELL( _EQ203);
  _EQ203 =  _LC4_B40 &  _LC4_I39
         #  _LC3_B40 & !_LC4_I39;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_B48', type is buried 
-- synthesized logic cell 
_LC2_B48 = LCELL( _EQ204);
  _EQ204 =  _LC4_B48 &  _LC4_I39
         # !_LC4_I39 &  _LC5_B48;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC5_B32', type is buried 
_LC5_B32 = LCELL( _EQ205);
  _EQ205 =  _LC4_I39 &  _LC5_B40
         #  _LC1_B48 & !_LC4_I39
         # !_LC4_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC6_B32', type is buried 
_LC6_B32 = LCELL( _EQ206);
  _EQ206 =  _LC1_B40 &  _LC4_I39
         #  _LC2_B40 & !_LC4_I39
         #  _LC4_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC1_B32', type is buried 
_LC1_B32 = LCELL( _EQ207);
  _EQ207 =  instruction23 &  _LC5_B32 &  _LC6_B32
         #  _LC8_B32;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC8_B32', type is buried 
_LC8_B32 = LCELL( _EQ208);
  _EQ208 = !instruction23 &  _LC2_B48 &  _LC7_B32
         # !instruction23 &  _LC4_I27 &  _LC7_B32
         # !instruction23 &  _LC2_B48 & !_LC4_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_B21', type is buried 
-- synthesized logic cell 
_LC1_B21 = LCELL( _EQ209);
  _EQ209 =  _LC4_I39 &  _LC7_B21
         # !_LC4_I39 &  _LC8_B21;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_B16', type is buried 
-- synthesized logic cell 
_LC1_B16 = LCELL( _EQ210);
  _EQ210 =  _LC3_B21 &  _LC4_I39
         #  _LC2_B21 & !_LC4_I39;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC7_B9', type is buried 
_LC7_B9  = LCELL( _EQ211);
  _EQ211 =  _LC4_I39 &  _LC6_B21
         #  _LC2_B9 & !_LC4_I39
         # !_LC4_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_B9', type is buried 
_LC8_B9  = LCELL( _EQ212);
  _EQ212 =  _LC4_I39 &  _LC5_B21
         #  _LC4_B9 & !_LC4_I39
         #  _LC4_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC1_B9', type is buried 
_LC1_B9  = LCELL( _EQ213);
  _EQ213 =  instruction23 &  _LC7_B9 &  _LC8_B9
         #  _LC1_B20;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC1_B20', type is buried 
_LC1_B20 = LCELL( _EQ214);
  _EQ214 = !instruction23 &  _LC1_B16 &  _LC1_B21
         # !instruction23 &  _LC1_B21 &  _LC4_I27
         # !instruction23 &  _LC1_B16 & !_LC4_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_C42', type is buried 
-- synthesized logic cell 
_LC1_C42 = LCELL( _EQ215);
  _EQ215 =  _LC4_I39 &  _LC5_C42
         # !_LC4_I39 &  _LC6_C42;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC4_E31', type is buried 
-- synthesized logic cell 
_LC4_E31 = LCELL( _EQ216);
  _EQ216 =  _LC4_I39 &  _LC5_E31
         # !_LC4_I39 &  _LC6_E31;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC6_C47', type is buried 
_LC6_C47 = LCELL( _EQ217);
  _EQ217 =  _LC4_C47 &  _LC4_I39
         # !_LC4_I39 &  _LC5_C47
         # !_LC4_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC7_C47', type is buried 
_LC7_C47 = LCELL( _EQ218);
  _EQ218 =  _LC2_C42 &  _LC4_I39
         #  _LC1_C47 & !_LC4_I39
         #  _LC4_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC2_C47', type is buried 
_LC2_C47 = LCELL( _EQ219);
  _EQ219 =  instruction23 &  _LC6_C47 &  _LC7_C47
         #  _LC8_C47;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC8_C47', type is buried 
_LC8_C47 = LCELL( _EQ220);
  _EQ220 = !instruction23 &  _LC1_C42 &  _LC4_E31
         # !instruction23 &  _LC1_C42 &  _LC4_I27
         # !instruction23 &  _LC4_E31 & !_LC4_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_E34', type is buried 
-- synthesized logic cell 
_LC1_E34 = LCELL( _EQ221);
  _EQ221 =  _LC4_E34 &  _LC4_I39
         # !_LC4_I39 &  _LC7_E34;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_E31', type is buried 
-- synthesized logic cell 
_LC1_E31 = LCELL( _EQ222);
  _EQ222 =  _LC4_I39 &  _LC7_E31
         # !_LC4_I39 &  _LC8_E31;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC6_E48', type is buried 
_LC6_E48 = LCELL( _EQ223);
  _EQ223 =  _LC3_E34 &  _LC4_I39
         # !_LC4_I39 &  _LC5_E34
         # !_LC4_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC7_E48', type is buried 
_LC7_E48 = LCELL( _EQ224);
  _EQ224 =  _LC4_I39 &  _LC6_E34
         # !_LC4_I39 &  _LC8_E34
         #  _LC4_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC2_E48', type is buried 
_LC2_E48 = LCELL( _EQ225);
  _EQ225 =  instruction23 &  _LC6_E48 &  _LC7_E48
         #  _LC8_E48;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC8_E48', type is buried 
_LC8_E48 = LCELL( _EQ226);
  _EQ226 = !instruction23 &  _LC1_E31 &  _LC1_E34
         # !instruction23 &  _LC1_E34 &  _LC4_I27
         # !instruction23 &  _LC1_E31 & !_LC4_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC7_C37', type is buried 
-- synthesized logic cell 
_LC7_C37 = LCELL( _EQ227);
  _EQ227 =  _LC1_C37 &  _LC4_I39
         #  _LC3_C37 & !_LC4_I39;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC4_C43', type is buried 
-- synthesized logic cell 
_LC4_C43 = LCELL( _EQ228);
  _EQ228 =  _LC4_I39 &  _LC5_C43
         # !_LC4_I39 &  _LC6_C43;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_C37', type is buried 
_LC4_C37 = LCELL( _EQ229);
  _EQ229 =  _LC4_I39 &  _LC6_C37
         # !_LC4_I39 &  _LC8_C39
         # !_LC4_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_C39', type is buried 
_LC2_C39 = LCELL( _EQ230);
  _EQ230 =  _LC3_C39 &  _LC4_I39
         #  _LC4_C39 & !_LC4_I39
         #  _LC4_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC5_C37', type is buried 
_LC5_C37 = LCELL( _EQ231);
  _EQ231 =  instruction23 &  _LC2_C39 &  _LC4_C37
         #  _LC8_C37;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC8_C37', type is buried 
_LC8_C37 = LCELL( _EQ232);
  _EQ232 = !instruction23 &  _LC4_C43 &  _LC7_C37
         # !instruction23 &  _LC4_I27 &  _LC7_C37
         # !instruction23 &  _LC4_C43 & !_LC4_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC8_C32', type is buried 
-- synthesized logic cell 
_LC8_C32 = LCELL( _EQ233);
  _EQ233 =  _LC4_I39 &  _LC6_C32
         # !_LC4_I39 &  _LC7_C32;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_C43', type is buried 
-- synthesized logic cell 
_LC1_C43 = LCELL( _EQ234);
  _EQ234 =  _LC4_I39 &  _LC7_C43
         # !_LC4_I39 &  _LC8_C43;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC7_C33', type is buried 
_LC7_C33 = LCELL( _EQ235);
  _EQ235 =  _LC4_C32 &  _LC4_I39
         # !_LC4_I39 &  _LC5_C32
         # !_LC4_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_C33', type is buried 
_LC8_C33 = LCELL( _EQ236);
  _EQ236 =  _LC3_C32 &  _LC4_I39
         #  _LC3_C33 & !_LC4_I39
         #  _LC4_I27;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC4_C33', type is buried 
_LC4_C33 = LCELL( _EQ237);
  _EQ237 =  instruction23 &  _LC7_C33 &  _LC8_C33
         #  _LC1_C32;

-- Node name is '|LPM_RAM_DP:reg1|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC1_C32', type is buried 
_LC1_C32 = LCELL( _EQ238);
  _EQ238 = !instruction23 &  _LC1_C43 &  _LC8_C32
         # !instruction23 &  _LC4_I27 &  _LC8_C32
         # !instruction23 &  _LC1_C43 & !_LC4_I27;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_C51', type is buried 
-- synthesized logic cell 
_LC4_C51 = LCELL( _EQ239);
  _EQ239 =  _LC1_H47 &  _LC2_C51
         # !_LC1_H47 &  _LC3_C51;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC4_E45', type is buried 
-- synthesized logic cell 
_LC4_E45 = LCELL( _EQ240);
  _EQ240 =  _LC1_H47 &  _LC5_E45
         # !_LC1_H47 &  _LC6_E45;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_C44', type is buried 
_LC4_C44 = LCELL( _EQ241);
  _EQ241 =  _LC1_H47 &  _LC5_C44
         # !_LC1_H47 &  _LC6_C44
         # !_LC1_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_C44', type is buried 
_LC3_C44 = LCELL( _EQ242);
  _EQ242 =  _LC1_H47 &  _LC7_C44
         # !_LC1_H47 &  _LC8_C44
         #  _LC1_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC1_C51', type is buried 
_LC1_C51 = LCELL( _EQ243);
  _EQ243 =  instruction18 &  _LC3_C44 &  _LC4_C44
         #  _LC5_C51;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:226|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC5_C51', type is buried 
_LC5_C51 = LCELL( _EQ244);
  _EQ244 = !instruction18 &  _LC4_C51 &  _LC4_E45
         # !instruction18 &  _LC1_I31 &  _LC4_C51
         # !instruction18 & !_LC1_I31 &  _LC4_E45;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC6_E27', type is buried 
-- synthesized logic cell 
_LC6_E27 = LCELL( _EQ245);
  _EQ245 =  _LC1_H47 &  _LC5_E27
         # !_LC1_H47 &  _LC7_E27;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_E45', type is buried 
-- synthesized logic cell 
_LC8_E45 = LCELL( _EQ246);
  _EQ246 =  _LC1_H47 &  _LC8_E27
         # !_LC1_H47 &  _LC7_E45;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_E35', type is buried 
_LC2_E35 = LCELL( _EQ247);
  _EQ247 =  _LC1_H47 &  _LC4_E27
         #  _LC1_E35 & !_LC1_H47
         # !_LC1_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_E35', type is buried 
_LC3_E35 = LCELL( _EQ248);
  _EQ248 =  _LC1_H47 &  _LC3_E27
         # !_LC1_H47 &  _LC2_E27
         #  _LC1_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC6_E35', type is buried 
_LC6_E35 = LCELL( _EQ249);
  _EQ249 =  instruction18 &  _LC2_E35 &  _LC3_E35
         #  _LC2_E45;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:249|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC2_E45', type is buried 
_LC2_E45 = LCELL( _EQ250);
  _EQ250 = !instruction18 &  _LC6_E27 &  _LC8_E45
         # !instruction18 &  _LC1_I31 &  _LC6_E27
         # !instruction18 & !_LC1_I31 &  _LC8_E45;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_A52', type is buried 
-- synthesized logic cell 
_LC3_A52 = LCELL( _EQ251);
  _EQ251 =  _LC1_H47 &  _LC5_A52
         # !_LC1_H47 &  _LC6_A52;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC4_A52', type is buried 
-- synthesized logic cell 
_LC4_A52 = LCELL( _EQ252);
  _EQ252 =  _LC1_H47 &  _LC7_A52
         # !_LC1_H47 &  _LC8_A52;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_A32', type is buried 
_LC1_A32 = LCELL( _EQ253);
  _EQ253 =  _LC1_H47 &  _LC8_A34
         # !_LC1_H47 &  _LC7_A34
         # !_LC1_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_A32', type is buried 
_LC3_A32 = LCELL( _EQ254);
  _EQ254 =  _LC1_H47 &  _LC6_A34
         # !_LC1_H47 &  _LC5_A34
         #  _LC1_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC6_A32', type is buried 
_LC6_A32 = LCELL( _EQ255);
  _EQ255 =  instruction18 &  _LC1_A32 &  _LC3_A32
         #  _LC4_A32;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:272|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC4_A32', type is buried 
_LC4_A32 = LCELL( _EQ256);
  _EQ256 = !instruction18 &  _LC3_A52 &  _LC4_A52
         # !instruction18 &  _LC1_I31 &  _LC3_A52
         # !instruction18 & !_LC1_I31 &  _LC4_A52;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC6_A31', type is buried 
-- synthesized logic cell 
_LC6_A31 = LCELL( _EQ257);
  _EQ257 =  _LC1_H47 &  _LC4_A31
         # !_LC1_H47 &  _LC5_A31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_A39', type is buried 
-- synthesized logic cell 
_LC1_A39 = LCELL( _EQ258);
  _EQ258 =  _LC1_H47 &  _LC2_A39
         # !_LC1_H47 &  _LC3_A39;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_A31', type is buried 
_LC2_A31 = LCELL( _EQ259);
  _EQ259 =  _LC1_H47 &  _LC3_A34
         # !_LC1_H47 &  _LC2_A34
         # !_LC1_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_A31', type is buried 
_LC3_A31 = LCELL( _EQ260);
  _EQ260 =  _LC1_H47 &  _LC4_A34
         #  _LC1_A34 & !_LC1_H47
         #  _LC1_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC7_A31', type is buried 
_LC7_A31 = LCELL( _EQ261);
  _EQ261 =  instruction18 &  _LC2_A31 &  _LC3_A31
         #  _LC8_A31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:295|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC8_A31', type is buried 
_LC8_A31 = LCELL( _EQ262);
  _EQ262 = !instruction18 &  _LC1_A39 &  _LC6_A31
         # !instruction18 &  _LC1_I31 &  _LC6_A31
         # !instruction18 &  _LC1_A39 & !_LC1_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_G41', type is buried 
-- synthesized logic cell 
_LC1_G41 = LCELL( _EQ263);
  _EQ263 =  _LC1_H47 &  _LC5_G41
         # !_LC1_H47 &  _LC7_G41;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_G34', type is buried 
-- synthesized logic cell 
_LC3_G34 = LCELL( _EQ264);
  _EQ264 =  _LC1_H47 &  _LC6_G41
         # !_LC1_H47 &  _LC8_G41;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_G47', type is buried 
_LC2_G47 = LCELL( _EQ265);
  _EQ265 =  _LC1_H47 &  _LC4_G41
         #  _LC1_G47 & !_LC1_H47
         # !_LC1_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC6_G47', type is buried 
_LC6_G47 = LCELL( _EQ266);
  _EQ266 =  _LC1_H47 &  _LC3_G41
         # !_LC1_H47 &  _LC4_G47
         #  _LC1_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC3_G47', type is buried 
_LC3_G47 = LCELL( _EQ267);
  _EQ267 =  instruction18 &  _LC2_G47 &  _LC6_G47
         #  _LC2_E44;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:318|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC2_E44', type is buried 
_LC2_E44 = LCELL( _EQ268);
  _EQ268 = !instruction18 &  _LC1_G41 &  _LC3_G34
         # !instruction18 &  _LC1_G41 &  _LC1_I31
         # !instruction18 & !_LC1_I31 &  _LC3_G34;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_G28', type is buried 
-- synthesized logic cell 
_LC1_G28 = LCELL( _EQ269);
  _EQ269 =  _LC1_H47 &  _LC7_G28
         # !_LC1_H47 &  _LC8_G28;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_G34', type is buried 
-- synthesized logic cell 
_LC2_G34 = LCELL( _EQ270);
  _EQ270 =  _LC1_H47 &  _LC5_G34
         # !_LC1_H47 &  _LC6_G34;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_G27', type is buried 
_LC1_G27 = LCELL( _EQ271);
  _EQ271 =  _LC1_H47 &  _LC4_G28
         # !_LC1_H47 &  _LC6_G28
         # !_LC1_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_G27', type is buried 
_LC2_G27 = LCELL( _EQ272);
  _EQ272 =  _LC1_H47 &  _LC3_G28
         # !_LC1_H47 &  _LC2_G28
         #  _LC1_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC3_G27', type is buried 
_LC3_G27 = LCELL( _EQ273);
  _EQ273 =  instruction18 &  _LC1_G27 &  _LC2_G27
         #  _LC4_G27;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:341|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC4_G27', type is buried 
_LC4_G27 = LCELL( _EQ274);
  _EQ274 = !instruction18 &  _LC1_G28 &  _LC2_G34
         # !instruction18 &  _LC1_G28 &  _LC1_I31
         # !instruction18 & !_LC1_I31 &  _LC2_G34;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_E38', type is buried 
-- synthesized logic cell 
_LC4_E38 = LCELL( _EQ275);
  _EQ275 =  _LC1_H47 &  _LC2_E40
         # !_LC1_H47 &  _LC3_E38;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_E38', type is buried 
-- synthesized logic cell 
_LC5_E38 = LCELL( _EQ276);
  _EQ276 =  _LC1_H47 &  _LC4_E52
         # !_LC1_H47 &  _LC2_E52;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_E50', type is buried 
_LC4_E50 = LCELL( _EQ277);
  _EQ277 =  _LC1_E50 &  _LC1_H47
         # !_LC1_H47 &  _LC3_E50
         # !_LC1_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC7_E50', type is buried 
_LC7_E50 = LCELL( _EQ278);
  _EQ278 =  _LC1_H47 &  _LC3_E52
         # !_LC1_H47 &  _LC5_E50
         #  _LC1_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC6_E50', type is buried 
_LC6_E50 = LCELL( _EQ279);
  _EQ279 =  instruction18 &  _LC4_E50 &  _LC7_E50
         #  _LC1_E38;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:364|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC1_E38', type is buried 
_LC1_E38 = LCELL( _EQ280);
  _EQ280 = !instruction18 &  _LC4_E38 &  _LC5_E38
         # !instruction18 &  _LC1_I31 &  _LC4_E38
         # !instruction18 & !_LC1_I31 &  _LC5_E38;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_E29', type is buried 
-- synthesized logic cell 
_LC3_E29 = LCELL( _EQ281);
  _EQ281 =  _LC4_H47 &  _LC6_E29
         # !_LC4_H47 &  _LC8_E29;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_E52', type is buried 
-- synthesized logic cell 
_LC8_E52 = LCELL( _EQ282);
  _EQ282 =  _LC4_H47 &  _LC6_E52
         # !_LC4_H47 &  _LC7_E52;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_E44', type is buried 
_LC3_E44 = LCELL( _EQ283);
  _EQ283 =  _LC4_E29 &  _LC4_H47
         # !_LC4_H47 &  _LC7_E29
         # !_LC1_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC4_E44', type is buried 
_LC4_E44 = LCELL( _EQ284);
  _EQ284 =  _LC4_H47 &  _LC5_E29
         #  _LC2_E29 & !_LC4_H47
         #  _LC4_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC8_E44', type is buried 
_LC8_E44 = LCELL( _EQ285);
  _EQ285 =  instruction18 &  _LC3_E44 &  _LC4_E44
         #  _LC1_E52;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:387|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC1_E52', type is buried 
_LC1_E52 = LCELL( _EQ286);
  _EQ286 = !instruction18 &  _LC3_E29 &  _LC8_E52
         # !instruction18 &  _LC3_E29 &  _LC4_I31
         # !instruction18 & !_LC4_I31 &  _LC8_E52;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_B32', type is buried 
-- synthesized logic cell 
_LC3_B32 = LCELL( _EQ287);
  _EQ287 =  _LC3_B3 &  _LC4_H47
         # !_LC4_H47 &  _LC5_B4;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC7_B16', type is buried 
-- synthesized logic cell 
_LC7_B16 = LCELL( _EQ288);
  _EQ288 =  _LC4_H47 &  _LC5_B16
         # !_LC4_H47 &  _LC6_B16;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC8_B3', type is buried 
_LC8_B3  = LCELL( _EQ289);
  _EQ289 =  _LC4_H47 &  _LC6_B3
         # !_LC4_H47 &  _LC7_B3
         # !_LC4_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC1_B4', type is buried 
_LC1_B4  = LCELL( _EQ290);
  _EQ290 =  _LC2_B4 &  _LC4_H47
         #  _LC3_B4 & !_LC4_H47
         #  _LC4_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC2_B3', type is buried 
_LC2_B3  = LCELL( _EQ291);
  _EQ291 =  instruction18 &  _LC1_B4 &  _LC8_B3
         #  _LC3_B16;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:410|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC3_B16', type is buried 
_LC3_B16 = LCELL( _EQ292);
  _EQ292 = !instruction18 &  _LC3_B32 &  _LC7_B16
         # !instruction18 &  _LC3_B32 &  _LC4_I31
         # !instruction18 & !_LC4_I31 &  _LC7_B16;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC7_B30', type is buried 
-- synthesized logic cell 
_LC7_B30 = LCELL( _EQ293);
  _EQ293 =  _LC4_H47 &  _LC5_B30
         # !_LC4_H47 &  _LC6_B30;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_B30', type is buried 
-- synthesized logic cell 
_LC8_B30 = LCELL( _EQ294);
  _EQ294 =  _LC1_B30 &  _LC4_H47
         #  _LC4_B30 & !_LC4_H47;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_B28', type is buried 
_LC1_B28 = LCELL( _EQ295);
  _EQ295 =  _LC1_B3 &  _LC4_H47
         # !_LC4_H47 &  _LC5_B3
         # !_LC4_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_B28', type is buried 
_LC2_B28 = LCELL( _EQ296);
  _EQ296 =  _LC1_B46 &  _LC4_H47
         # !_LC4_H47 &  _LC5_B46
         #  _LC4_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC7_B28', type is buried 
_LC7_B28 = LCELL( _EQ297);
  _EQ297 =  instruction18 &  _LC1_B28 &  _LC2_B28
         #  _LC3_B30;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:433|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC3_B30', type is buried 
_LC3_B30 = LCELL( _EQ298);
  _EQ298 = !instruction18 &  _LC7_B30 &  _LC8_B30
         # !instruction18 &  _LC4_I31 &  _LC7_B30
         # !instruction18 & !_LC4_I31 &  _LC8_B30;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_B32', type is buried 
-- synthesized logic cell 
_LC4_B32 = LCELL( _EQ299);
  _EQ299 =  _LC4_B40 &  _LC4_H47
         #  _LC3_B40 & !_LC4_H47;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC6_B48', type is buried 
-- synthesized logic cell 
_LC6_B48 = LCELL( _EQ300);
  _EQ300 =  _LC4_B48 &  _LC4_H47
         # !_LC4_H47 &  _LC5_B48;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_B48', type is buried 
_LC3_B48 = LCELL( _EQ301);
  _EQ301 =  _LC4_H47 &  _LC5_B40
         #  _LC1_B48 & !_LC4_H47
         # !_LC4_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_B32', type is buried 
_LC2_B32 = LCELL( _EQ302);
  _EQ302 =  _LC1_B40 &  _LC4_H47
         #  _LC2_B40 & !_LC4_H47
         #  _LC4_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC8_B48', type is buried 
_LC8_B48 = LCELL( _EQ303);
  _EQ303 =  instruction18 &  _LC2_B32 &  _LC3_B48
         #  _LC7_B48;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:456|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC7_B48', type is buried 
_LC7_B48 = LCELL( _EQ304);
  _EQ304 = !instruction18 &  _LC4_B32 &  _LC6_B48
         # !instruction18 &  _LC4_B32 &  _LC4_I31
         # !instruction18 & !_LC4_I31 &  _LC6_B48;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC4_B21', type is buried 
-- synthesized logic cell 
_LC4_B21 = LCELL( _EQ305);
  _EQ305 =  _LC4_H47 &  _LC7_B21
         # !_LC4_H47 &  _LC8_B21;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC8_B16', type is buried 
-- synthesized logic cell 
_LC8_B16 = LCELL( _EQ306);
  _EQ306 =  _LC3_B21 &  _LC4_H47
         #  _LC2_B21 & !_LC4_H47;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_B9', type is buried 
_LC3_B9  = LCELL( _EQ307);
  _EQ307 =  _LC4_H47 &  _LC6_B21
         #  _LC2_B9 & !_LC4_H47
         # !_LC4_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_B9', type is buried 
_LC5_B9  = LCELL( _EQ308);
  _EQ308 =  _LC4_H47 &  _LC5_B21
         #  _LC4_B9 & !_LC4_H47
         #  _LC4_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC6_B9', type is buried 
_LC6_B9  = LCELL( _EQ309);
  _EQ309 =  instruction18 &  _LC3_B9 &  _LC5_B9
         #  _LC4_B16;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:479|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC4_B16', type is buried 
_LC4_B16 = LCELL( _EQ310);
  _EQ310 = !instruction18 &  _LC4_B21 &  _LC8_B16
         # !instruction18 &  _LC4_B21 &  _LC4_I31
         # !instruction18 & !_LC4_I31 &  _LC8_B16;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC7_C42', type is buried 
-- synthesized logic cell 
_LC7_C42 = LCELL( _EQ311);
  _EQ311 =  _LC4_H47 &  _LC5_C42
         # !_LC4_H47 &  _LC6_C42;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_E31', type is buried 
-- synthesized logic cell 
_LC3_E31 = LCELL( _EQ312);
  _EQ312 =  _LC4_H47 &  _LC5_E31
         # !_LC4_H47 &  _LC6_E31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_C47', type is buried 
_LC3_C47 = LCELL( _EQ313);
  _EQ313 =  _LC4_C47 &  _LC4_H47
         # !_LC4_H47 &  _LC5_C47
         # !_LC4_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_C42', type is buried 
_LC3_C42 = LCELL( _EQ314);
  _EQ314 =  _LC2_C42 &  _LC4_H47
         #  _LC1_C47 & !_LC4_H47
         #  _LC4_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC4_C42', type is buried 
_LC4_C42 = LCELL( _EQ315);
  _EQ315 =  instruction18 &  _LC3_C42 &  _LC3_C47
         #  _LC8_C42;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:502|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC8_C42', type is buried 
_LC8_C42 = LCELL( _EQ316);
  _EQ316 = !instruction18 &  _LC3_E31 &  _LC7_C42
         # !instruction18 &  _LC4_I31 &  _LC7_C42
         # !instruction18 &  _LC3_E31 & !_LC4_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_E34', type is buried 
-- synthesized logic cell 
_LC2_E34 = LCELL( _EQ317);
  _EQ317 =  _LC4_E34 &  _LC4_H47
         # !_LC4_H47 &  _LC7_E34;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_E31', type is buried 
-- synthesized logic cell 
_LC2_E31 = LCELL( _EQ318);
  _EQ318 =  _LC4_H47 &  _LC7_E31
         # !_LC4_H47 &  _LC8_E31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC3_E48', type is buried 
_LC3_E48 = LCELL( _EQ319);
  _EQ319 =  _LC3_E34 &  _LC4_H47
         # !_LC4_H47 &  _LC5_E34
         # !_LC4_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC4_E48', type is buried 
_LC4_E48 = LCELL( _EQ320);
  _EQ320 =  _LC4_H47 &  _LC6_E34
         # !_LC4_H47 &  _LC8_E34
         #  _LC4_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC1_E48', type is buried 
_LC1_E48 = LCELL( _EQ321);
  _EQ321 =  instruction18 &  _LC3_E48 &  _LC4_E48
         #  _LC5_E48;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:525|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC5_E48', type is buried 
_LC5_E48 = LCELL( _EQ322);
  _EQ322 = !instruction18 &  _LC2_E31 &  _LC2_E34
         # !instruction18 &  _LC2_E34 &  _LC4_I31
         # !instruction18 &  _LC2_E31 & !_LC4_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_C37', type is buried 
-- synthesized logic cell 
_LC2_C37 = LCELL( _EQ323);
  _EQ323 =  _LC1_C37 &  _LC4_H47
         #  _LC3_C37 & !_LC4_H47;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC3_C43', type is buried 
-- synthesized logic cell 
_LC3_C43 = LCELL( _EQ324);
  _EQ324 =  _LC4_H47 &  _LC5_C43
         # !_LC4_H47 &  _LC6_C43;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC1_C39', type is buried 
_LC1_C39 = LCELL( _EQ325);
  _EQ325 =  _LC4_H47 &  _LC6_C37
         # !_LC4_H47 &  _LC8_C39
         # !_LC4_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_C39', type is buried 
_LC5_C39 = LCELL( _EQ326);
  _EQ326 =  _LC3_C39 &  _LC4_H47
         #  _LC4_C39 & !_LC4_H47
         #  _LC4_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC7_C39', type is buried 
_LC7_C39 = LCELL( _EQ327);
  _EQ327 =  instruction18 &  _LC1_C39 &  _LC5_C39
         #  _LC6_C39;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:548|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC6_C39', type is buried 
_LC6_C39 = LCELL( _EQ328);
  _EQ328 = !instruction18 &  _LC2_C37 &  _LC3_C43
         # !instruction18 &  _LC2_C37 &  _LC4_I31
         # !instruction18 &  _LC3_C43 & !_LC4_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:45|~46~1' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_C32', type is buried 
-- synthesized logic cell 
_LC2_C32 = LCELL( _EQ329);
  _EQ329 =  _LC4_H47 &  _LC6_C32
         # !_LC4_H47 &  _LC7_C32;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:45|~51~1' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC2_C43', type is buried 
-- synthesized logic cell 
_LC2_C43 = LCELL( _EQ330);
  _EQ330 =  _LC4_H47 &  _LC7_C43
         # !_LC4_H47 &  _LC8_C43;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:64|:46' from file "muxlut.tdf" line 173, column 56
-- Equation name is '_LC2_C33', type is buried 
_LC2_C33 = LCELL( _EQ331);
  _EQ331 =  _LC4_C32 &  _LC4_H47
         # !_LC4_H47 &  _LC5_C32
         # !_LC4_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:64|:51' from file "muxlut.tdf" line 174, column 50
-- Equation name is '_LC5_C33', type is buried 
_LC5_C33 = LCELL( _EQ332);
  _EQ332 =  _LC3_C32 &  _LC4_H47
         #  _LC3_C33 & !_LC4_H47
         #  _LC4_I31;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:83|result_node' from file "muxlut.tdf" line 130, column 40
-- Equation name is '_LC1_C33', type is buried 
_LC1_C33 = LCELL( _EQ333);
  _EQ333 =  instruction18 &  _LC2_C33 &  _LC5_C33
         #  _LC6_C33;

-- Node name is '|LPM_RAM_DP:reg2|altdpram:sram|lpm_mux:mux|muxlut:571|muxlut:83|:39' from file "muxlut.tdf" line 130, column 30
-- Equation name is '_LC6_C33', type is buried 
_LC6_C33 = LCELL( _EQ334);
  _EQ334 = !instruction18 &  _LC2_C32 &  _LC2_C43
         # !instruction18 &  _LC2_C32 &  _LC4_I31
         # !instruction18 &  _LC2_C43 & !_LC4_I31;



Project Information             e:\vhdldesigns\ee231\16mips-16bits\idecode.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:02
   Partitioner                            00:00:01
   Fitter                                 00:00:18
   Timing SNF Extractor                   00:00:02
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:27


Memory Allocated
-----------------

Peak memory allocated during compilation  = 36,781K
