[{"DBLP title": "Automated simulation-based verification of power requirements for Systems-on-Chips.", "DBLP authors": ["Christoph Trummer", "Christoph M. Kirchsteiger", "Christian Steger", "Reinhold Weiss", "Markus Pistauer", "Damian Dalton"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491829", "OA papers": [{"PaperId": "https://openalex.org/W1997274978", "PaperTitle": "Automated simulation-based verification of power requirements for Systems-on-Chips", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Graz University of Technology": 4.0, "CISC Semiconductor (Austria)": 1.0, "University College Dublin": 1.0}, "Authors": ["Christoph Trummer", "Christoph M. Kirchsteiger", "Christian Steger", "Reinhold Wei\u00df", "Markus Pistauer", "Damian Dalton"]}]}, {"DBLP title": "Noise determination of a current conveyor in an inverting voltage amplifier configuration.", "DBLP authors": ["Stylianos Siskos"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491826", "OA papers": [{"PaperId": "https://openalex.org/W2090609963", "PaperTitle": "Noise determination of a current conveyor in an inverting voltage amplifier configuration", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Aristotle University of Thessaloniki": 1.0}, "Authors": ["Stylianos Siskos"]}]}, {"DBLP title": "Utilizing the Bulk-driven technique in analog circuit design.", "DBLP authors": ["Fabian Khateb", "Dalibor Biolek", "Nabhan Khatib", "Jiri Vavra"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491827", "OA papers": [{"PaperId": "https://openalex.org/W2144543694", "PaperTitle": "Utilizing the Bulk-driven technique in analog circuit design", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Department of Microelectronics; Brno University of Technology; Brno Czech Republic": 4.0}, "Authors": ["Fabian Khateb", "Dalibor Biolek", "Nabhan Khatib", "Jiri Vavra"]}]}, {"DBLP title": "Instruction reliability analysis for embedded processors.", "DBLP authors": ["Ali Azarpeyvand", "Mostafa E. Salehi", "Farshad Firouzi", "Amir Yazdanbakhsh", "Sied Mehdi Fakhraie"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491824", "OA papers": [{"PaperId": "https://openalex.org/W2165892937", "PaperTitle": "Instruction reliability analysis for embedded processors", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Tehran": 4.0, "Qazvin Islamic Azad University": 1.0}, "Authors": ["Ali Azarpeyvand", "Mostafa E. Salehi", "Farshad Firouzi", "Amir Yazdanbakhsh", "Sied Mehdi Fakhraie"]}]}, {"DBLP title": "Automated SEU fault emulation using partial FPGA reconfiguration.", "DBLP authors": ["Uros Legat", "Anton Biasizzo", "Franc Novak"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491825", "OA papers": [{"PaperId": "https://openalex.org/W2029915748", "PaperTitle": "Automated SEU fault emulation using partial FPGA reconfiguration", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Jo\u017eef Stefan Institute": 3.0}, "Authors": ["Uros Legat", "Anton Biasizzo", "Franc Novak"]}]}, {"DBLP title": "Low-cost fault tolerance on the ALU in simple pipelined processors.", "DBLP authors": ["Nguyen Minh Huu", "Bruno Robisson", "Michel Agoyan", "Nathalie Drach"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491822", "OA papers": [{"PaperId": "https://openalex.org/W2045445931", "PaperTitle": "Low-cost fault tolerance on the ALU in simple pipelined processors", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Centre Provence-Alpes-C\u00f4te d'Azur": 3.0, "Laboratoire de Recherche en Informatique de Paris 6": 1.0}, "Authors": ["Nguyen Minh Huu", "Bruno Robisson", "Michel Agoyan", "Nathalie Drach"]}]}, {"DBLP title": "Design of a single layer programmable Structured ASIC library.", "DBLP authors": ["Thomas C. P. Chau", "David W. L. Wu", "Yanqing Ai", "Brian P. W. Chan", "Sam M. H. Ho", "Oscar K. L. Lau", "Steve C. L. Yuen", "Kong-Pang Pun", "Oliver C. S. Choy", "Philip Heng Wai Leong"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491823", "OA papers": [{"PaperId": "https://openalex.org/W2049999547", "PaperTitle": "Design of a single layer programmable Structured ASIC library", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Chinese University of Hong Kong": 9.0, "University of Sydney": 1.0}, "Authors": ["Thomas C. P. Chau", "David T. Wu", "Yan-Qing Ai", "Brian Chan", "Sam U. Ho", "Oscar Lau", "Steve Chi-Yin Yuen", "Kong-Pang Pun", "Oliver C. S. Choy", "Philip H. W. Leong"]}]}, {"DBLP title": "On the mitigation of SET broadening effects in integrated circuits.", "DBLP authors": ["Luca Sterpone", "Niccol\u00f2 Battezzati"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491820", "OA papers": [{"PaperId": "https://openalex.org/W2158466175", "PaperTitle": "On the mitigation of SET broadening effects in integrated circuits", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Polytechnic University of Turin": 2.0}, "Authors": ["Luca Sterpone", "Niccol\u00f2 Battezzati"]}]}, {"DBLP title": "A software-based self-test and hardware reconfiguration solution for VLIW processors.", "DBLP authors": ["Tobias Koal", "Heinrich Theodor Vierhaus"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491821", "OA papers": [{"PaperId": "https://openalex.org/W2057882245", "PaperTitle": "A software-based self-test and hardware reconfiguration solution for VLIW processors", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Brandenburg University of Technology Cottbus-Senftenberg": 2.0}, "Authors": ["Tobias Koal", "Heinrich Theodor Vierhaus"]}]}, {"DBLP title": "A low power low voltage mixer for 2.4GHz applications in CMOS-90nm technology.", "DBLP authors": ["Alberto Villegas", "Diego V\u00e1zquez", "Adoraci\u00f3n Rueda"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491818", "OA papers": [{"PaperId": "https://openalex.org/W2154451007", "PaperTitle": "A low power low voltage mixer for 2.4GHz applications in CMOS-90nm technology", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Seville Institute of Microelectronics": 1.5, "University of Seville": 1.5}, "Authors": ["Alberto Villegas", "Diego Vaquez", "Adoraci\u00f3n Rueda"]}]}, {"DBLP title": "Characterization of randomness sources in ring oscillator-based true random number generators in FPGAs.", "DBLP authors": ["Boyan Valtchanov", "Viktor Fischer", "Alain Aubert", "Florent Bernard"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491819", "OA papers": [{"PaperId": "https://openalex.org/W2117626487", "PaperTitle": "Characterization of randomness sources in ring oscillator-based true random number generators in FPGAs", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Laboratoire Hubert Curien": 2.0, "University of Lyon System": 2.0}, "Authors": ["Boyan Valtchanov", "Viktor Fischer", "Alain Aubert", "Florent Bernard"]}]}, {"DBLP title": "Efficient mapping of nondeterministic automata to FPGA for fast regular expression matching.", "DBLP authors": ["Jan Korenek", "Vlastimil Kosar"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491816", "OA papers": [{"PaperId": "https://openalex.org/W2117757016", "PaperTitle": "Efficient mapping of nondeterministic automata to FPGA for fast regular expression matching", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Brno University of Technology": 1.5, "Czech Education and Scientific Network": 0.5}, "Authors": ["Jan Korenek", "Vlastimil Kosar"]}]}, {"DBLP title": "Data compression in hardware - The Burrows-Wheeler approach.", "DBLP authors": ["Sebastian Arming", "Roman Fenkhuber", "Thomas Handl"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491817", "OA papers": [{"PaperId": "https://openalex.org/W2154605789", "PaperTitle": "Data compression in hardware \u2014 The Burrows-Wheeler approach", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"TU Wien": 3.0}, "Authors": ["Sebastian Arming", "R. Fenkhuber", "Thomas Handl"]}]}, {"DBLP title": "Software-based self-repair of statically scheduled superscalar data paths.", "DBLP authors": ["Mario Sch\u00f6lzel"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491814", "OA papers": [{"PaperId": "https://openalex.org/W2107874053", "PaperTitle": "Software-based self-repair of statically scheduled superscalar data paths", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Brandenburg University of Technology Cottbus-Senftenberg": 1.0}, "Authors": ["Mario Scholzel"]}]}, {"DBLP title": "Built-in Clock Domain Crossing (CDC) test and diagnosis in GALS systems.", "DBLP authors": ["Carlos Leong", "Pedro Machado", "Vasco Bexiga", "Jo\u00e3o Paulo Teixeira", "Isabel C. Teixeira", "Jos\u00e9 C. Silva", "Pedro Lous\u00e3", "Jo\u00e3o Varela"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491815", "OA papers": [{"PaperId": "https://openalex.org/W2066746455", "PaperTitle": "Built-in Clock Domain Crossing (CDC) test and diagnosis in GALS systems", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 3.0, "Instituto Polit\u00e9cnico de Lisboa": 2.0, "Laboratory of Instrumentation and Experimental Particles Physics": 2.0, "Instituto de Novas Tecnologias": 1.0}, "Authors": ["C. Leong", "Pedro Machado", "V. Bexiga", "Jos\u00e9 A. Teixeira", "Isabel C. Teixeira", "J. Silva", "P. Lousa", "Joao Varela"]}]}, {"DBLP title": "A better-than-worst-case robustness measure.", "DBLP authors": ["Stefan Frehse", "G\u00f6rschwin Fey", "Rolf Drechsler"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491812", "OA papers": [{"PaperId": "https://openalex.org/W2054104494", "PaperTitle": "A better-than-worst-case robustness measure", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Stefan Frehse", "G\u00f6rschwin Fey", "Rolf Drechsler"]}]}, {"DBLP title": "An integrated low power buck converter with a comparator controlled low-side switch.", "DBLP authors": ["Reinhard Enne", "Horst Zimmermann"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491813", "OA papers": [{"PaperId": "https://openalex.org/W2010359627", "PaperTitle": "An integrated low power buck converter with a comparator controlled low-side switch", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"TU Wien": 2.0}, "Authors": ["Reinhard Enne", "Horst Zimmermann"]}]}, {"DBLP title": "A Build-In Self-Test technique for RF Mixers.", "DBLP authors": ["Lambros Dermentzoglou", "Angela Arapoyanni", "Yiorgos Tsiatouhas"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491810", "OA papers": [{"PaperId": "https://openalex.org/W2087700511", "PaperTitle": "A Build-In Self-Test technique for RF Mixers", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National and Kapodistrian University of Athens": 2.0, "University of Ioannina": 1.0}, "Authors": ["L. Dermentzoglou", "Angela Arapoyanni", "Yiorgos Tsiatouhas"]}]}, {"DBLP title": "Ultra low-voltage bidirectional current mirror using clocked semi-floating-gate transistors.", "DBLP authors": ["Yngvar Berg"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491811", "OA papers": [{"PaperId": "https://openalex.org/W2163448968", "PaperTitle": "Ultra low-voltage bidirectional current mirror using clocked semi-floating-gate transistors", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Oslo": 1.0}, "Authors": ["Yngvar Berg"]}]}, {"DBLP title": "Combining de-stressing and self repair for long-term dependable systems.", "DBLP authors": ["Tobias Koal", "Heinrich Theodor Vierhaus"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491808", "OA papers": [{"PaperId": "https://openalex.org/W2007319683", "PaperTitle": "Combining de-stressing and self repair for long-term dependable systems", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Brandenburg University of Technology Cottbus-Senftenberg": 2.0}, "Authors": ["Tobias Koal", "Heinrich Theodor Vierhaus"]}]}, {"DBLP title": "Developing reconfigurable FIFOs to optimize power/performance of Voltage/Frequency Island-based networks-on-chip.", "DBLP authors": ["Amir-Mohammad Rahmani", "Pasi Liljeberg", "Juha Plosila", "Hannu Tenhunen"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491809", "OA papers": [{"PaperId": "https://openalex.org/W1975088465", "PaperTitle": "Developing reconfigurable FIFOs to optimize power/performance of Voltage/Frequency Island-based networks-on-chip", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Turku Centre for Computer Science": 1.5, "University of Turku": 2.5}, "Authors": ["Amir-Mohammad Rahmani", "Pasi Liljeberg", "Juha Plosila", "Hannu Tenhunen"]}]}, {"DBLP title": "Exploration of the FlexRay signal integrity using a combined prototyping and simulation approach.", "DBLP authors": ["Martin Krammer", "Federico Clazzer", "Eric Armengaud", "Michael Karner", "Christian Steger", "Reinhold Weiss"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491806", "OA papers": [{"PaperId": "https://openalex.org/W1995354549", "PaperTitle": "Exploration of the FlexRay signal integrity using a combined prototyping and simulation approach", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Virtual Vehicle (Austria)": 3.0, "Graz University of Technology": 3.0}, "Authors": ["Martin Krammer", "Federico Clazzer", "Eric Armengaud", "Michael Karner", "Christian Steger", "Reinhold Weiss"]}]}, {"DBLP title": "Partitioning methods for unicast/multicast traffic in 3D NoC architecture.", "DBLP authors": ["Masoumeh Ebrahimi", "Masoud Daneshtalab", "Pasi Liljeberg", "Hannu Tenhunen"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491800", "OA papers": [{"PaperId": "https://openalex.org/W2061639036", "PaperTitle": "Partitioning methods for unicast/multicast traffic in 3D NoC architecture", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Turku Centre for Computer Science": 1.0, "University of Turku": 3.0}, "Authors": ["Masoumeh Ebrahimi", "Masoud Daneshtalab", "Pasi Liljeberg", "Hannu Tenhunen"]}]}, {"DBLP title": "SystemC-AMS SDF model synthesis for exploration of heterogeneous architectures.", "DBLP authors": ["Andreas Popp", "Andreas Herrholz", "Kim Gr\u00fcttner", "Yannick Le Moullec", "Peter Koch", "Wolfgang Nebel"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491801", "OA papers": [{"PaperId": "https://openalex.org/W2131870224", "PaperTitle": "SystemC-AMS SDF model synthesis for exploration of heterogeneous architectures", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Aalborg University": 3.0, "Oldenburger Institut f\u00fcr Informatik": 2.0, "Carl von Ossietzky University of Oldenburg": 1.0}, "Authors": ["Andreas Popp", "Andreas Herrholz", "Kim Griittner", "Yannick Le Moullec", "Peter Koch", "Wolfgang Nebel"]}]}, {"DBLP title": "A fault-tolerant and congestion-aware routing algorithm for Networks-on-Chip.", "DBLP authors": ["Mojtaba Valinataj", "Siamak Mohammadi", "Juha Plosila", "Pasi Liljeberg"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491798", "OA papers": [{"PaperId": "https://openalex.org/W2040480406", "PaperTitle": "A fault-tolerant and congestion-aware routing algorithm for Networks-on-Chip", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Tehran": 2.0, "University of Turku": 2.0}, "Authors": ["Mojtaba Valinataj", "Siamak Mohammadi", "Juha Plosila", "Pasi Liljeberg"]}]}, {"DBLP title": "Computation reduction for statistical analysis of the effect of nano-CMOS variability on asynchronous circuits.", "DBLP authors": ["Zheng Xie", "Doug A. Edwards"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491795", "OA papers": [{"PaperId": "https://openalex.org/W2014502122", "PaperTitle": "Computation reduction for statistical analysis of the effect of nano-CMOS variability on asynchronous circuits", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Manchester": 2.0}, "Authors": ["Zheng Xie", "Doug Edwards"]}]}, {"DBLP title": "Buffer-ring-based all-digital on-chip monitor for PMOS and NMOS process variability and aging effects.", "DBLP authors": ["Tetsuya Iizuka", "Toru Nakura", "Kunihiro Asada"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491792", "OA papers": [{"PaperId": "https://openalex.org/W2122439617", "PaperTitle": "Buffer-ring-based all-digital on-chip monitor for PMOS and NMOS process variability and aging effects", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"The University of Tokyo": 3.0}, "Authors": ["Tetsuya Iizuka", "Toru Nakura", "Kunihiro Asada"]}]}, {"DBLP title": "Tree-model based mapping for energy-efficient and low-latency Network-on-Chip.", "DBLP authors": ["Bo Yang", "Thomas Canhao Xu", "Tero S\u00e4ntti", "Juha Plosila"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491789", "OA papers": [{"PaperId": "https://openalex.org/W2073593819", "PaperTitle": "Tree-model based mapping for energy-efficient and low-latency Network-on-Chip", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Turku": 4.0}, "Authors": ["Bo Yang", "Thomas Canhao Xu", "Tero S\u00e4ntti", "Juha Plosila"]}]}, {"DBLP title": "SREEP: Shift Register Equivalents Enumeration and Synthesis Program for secure scan design.", "DBLP authors": ["Katsuya Fujiwara", "Hideo Fujiwara", "Marie Engelene J. Obien", "Hideo Tamamoto"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491786", "OA papers": [{"PaperId": "https://openalex.org/W2044007453", "PaperTitle": "SREEP: Shift Register Equivalents Enumeration and Synthesis Program for secure scan design", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Akita University": 2.0, "Nara Institute of Science and Technology": 2.0}, "Authors": ["Katsuya Fujiwara", "Hideo Fujiwara", "Marie Engelene J. Obien", "Hideo Tamamoto"]}]}, {"DBLP title": "A synthesis method to propagate false path information from RTL to gate level.", "DBLP authors": ["Satoshi Ohtake", "Hiroshi Iwata", "Hideo Fujiwara"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491787", "OA papers": [{"PaperId": "https://openalex.org/W2017814653", "PaperTitle": "A synthesis method to propagate false path information from RTL to gate level", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nara Institute of Science and Technology": 3.0}, "Authors": ["Satoshi Ohtake", "Hiroshi Iwata", "Hideo Fujiwara"]}]}, {"DBLP title": "How to reduce size of a signature-based diagnostic dictionary used for testing of connections.", "DBLP authors": ["Tomasz Garbolino", "Krzysztof Gucwa", "Andrzej Hlawiczka"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491784", "OA papers": [{"PaperId": "https://openalex.org/W2088422761", "PaperTitle": "How to reduce size of a signature-based diagnostic dictionary used for testing of connections", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Silesian University of Technology": 3.0}, "Authors": ["Garbolino Tomasz", "Gucwa Krzysztof", "Hlawiczka Andrzej"]}]}, {"DBLP title": "Highly linear down-conversion mixer in 65nm CMOS for a high supply voltage of 2.5V.", "DBLP authors": ["Kurt Schweiger", "Horst Zimmermann"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491785", "OA papers": [{"PaperId": "https://openalex.org/W2124842340", "PaperTitle": "Highly linear down-conversion mixer in 65nm CMOS for a high supply voltage of 2.5V", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"TU Wien": 2.0}, "Authors": ["Kurt Schweiger", "Horst Zimmermann"]}]}, {"DBLP title": "A mixer-filter combination of a direct conversion receiver for DVB-H applications in 65nm CMOS.", "DBLP authors": ["Heimo Uhrmann", "Lukas D\u00f6rrer", "Franz Kuttner", "Kurt Schweiger", "Horst Zimmermann"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491782", "OA papers": [{"PaperId": "https://openalex.org/W1982208837", "PaperTitle": "A mixer-filter combination of a direct conversion receiver for DVB-H applications in 65nm CMOS", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"TU Wien": 3.0, "Infineon Technologies (Austria)": 1.0, "Siemens (Austria)": 1.0}, "Authors": ["Heimo Uhrmann", "L. Dorrer", "Franz Kuttner", "Kurt Schweiger", "Horst Zimmermann"]}]}, {"DBLP title": "A comparison of low voltage LNA architectures designed for multistandard GNSS in two 90 nm CMOS technologies.", "DBLP authors": ["Jacek Gradzki", "Tomasz Borejko", "Witold A. Pleskacz"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491783", "OA papers": [{"PaperId": "https://openalex.org/W2089558683", "PaperTitle": "A comparison of low voltage LNA architectures designed for multistandard GNSS in two 90 nm CMOS technologies", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Warsaw University of Technology": 3.0}, "Authors": ["Jacek Gradzki", "Tomasz Borejko", "Witold A. Pleskacz"]}]}, {"DBLP title": "Intelligent IGBT driver concept for three-phase electric drive diagnostics.", "DBLP authors": ["Bohumil Klima", "Jan Knobloch", "Martin Pochyla"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491780", "OA papers": [{"PaperId": "https://openalex.org/W2032811587", "PaperTitle": "Intelligent IGBT driver concept for three-phase electric drive diagnostics", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Brno University of Technology": 3.0}, "Authors": ["Boaz Klima", "J. Knobloch", "M. Pochyla"]}]}, {"DBLP title": "Theorem proving techniques for the formal verification of NoC communications with non-minimal adaptive routing.", "DBLP authors": ["Amr Helmy", "Laurence Pierre", "Axel Jantsch"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491781", "OA papers": [{"PaperId": "https://openalex.org/W2162643198", "PaperTitle": "Theorem proving techniques for the formal verification of NoC communications with non-minimal adaptive routing", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 1.0, "Grenoble Institute of Technology": 1.0, "Royal Institute of Technology": 1.0}, "Authors": ["Amr S. Helmy", "Laurence Pierre", "Axel Jantsch"]}]}, {"DBLP title": "NoGapCL: A flexible common language for processor hardware description.", "DBLP authors": ["Wenbiao Zhou", "Per Karlstr\u00f6m", "Dake Liu"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491778", "OA papers": [{"PaperId": "https://openalex.org/W2113827996", "PaperTitle": "NoGapCL: A flexible common language for processor hardware description", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Link\u00f6ping University": 3.0}, "Authors": ["Wenbiao Zhou", "Per Karlstrom", "Dake Liu"]}]}, {"DBLP title": "Modeling temperature distribution in Networks-on-Chip using RC-circuits.", "DBLP authors": ["Andreas Tockhorn", "Claas Cornelius", "Hagen S\u00e4mrow", "Dirk Timmermann"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491779", "OA papers": [{"PaperId": "https://openalex.org/W2124214648", "PaperTitle": "Modeling temperature distribution in Networks-on-Chip using RC-circuits", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Rostock": 4.0}, "Authors": ["Andreas Tockhorn", "Claas Cornelius", "Hagen Saemrow", "Dirk Timmermann"]}]}, {"DBLP title": "Enhancing pipelined processor architectures with fast autonomous recovery of transient faults.", "DBLP authors": ["Marcus Jeitler", "Jakob Lechner", "Andreas Steininger"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491776", "OA papers": [{"PaperId": "https://openalex.org/W2117894319", "PaperTitle": "Enhancing pipelined processor architectures with fast autonomous recovery of transient faults", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"TU Wien": 3.0}, "Authors": ["Marcus Jeitler", "Jakob Lechner", "Andreas Steininger"]}]}, {"DBLP title": "Instruction set extensions for multi-threading in LEON3.", "DBLP authors": ["Martin Danek", "Leos Kafka", "Lukas Kohout", "Jaroslav Sykora"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491777", "OA papers": [{"PaperId": "https://openalex.org/W2090092300", "PaperTitle": "Instruction set extensions for multi-threading in LEON3", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Department of Signal Processing, UTIA AV CR, Pod vodarenskou vezi 4, Praha 8, 182 08, Czech Republic": 4.0}, "Authors": ["Martin Danek", "L. Kafka", "Ladislav Kohout", "Jan S\u00fdkora"]}]}, {"DBLP title": "Wrapper design for a CDMA bus in SOC.", "DBLP authors": ["Tatjana R. Nikolic", "Mile K. Stojcev", "Zoran Stamenkovic"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491774", "OA papers": [{"PaperId": "https://openalex.org/W2291528885", "PaperTitle": "Wrapper design for a CDMA bus in SOC", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Nis": 2.0, "Innovations for High Performance Microelectronics": 1.0}, "Authors": ["T. Nikolic", "Mile K. Stojcev", "Zoran Stamenkovic"]}]}, {"DBLP title": "Evaluation of Radix-2 and Radix-4 FFT processing on a reconfigurable platform.", "DBLP authors": ["Waqar Hussain", "Fabio Garzia", "Jari Nurmi"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491775", "OA papers": [{"PaperId": "https://openalex.org/W2116968677", "PaperTitle": "Evaluation of Radix-2 and Radix-4 FFT processing on a reconfigurable platform", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Tampere University of Applied Sciences": 3.0}, "Authors": ["Waqar Hussain", "Fabio Garzia", "Jari Nurmi"]}]}, {"DBLP title": "Cumulative embedded memory failure bitmap display & analysis.", "DBLP authors": ["Nicola Campanelli", "Tamas Kerekes", "Paolo Bernardi", "Mauricio de Carvalho", "Alessandro Panariti", "Matteo Sonza Reorda", "Davide Appello", "Mario Barone"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5654683", "OA papers": [{"PaperId": "https://openalex.org/W2128873416", "PaperTitle": "Cumulative embedded memory failure bitmap display & analysis", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"NplusT Semiconductor Application Center Montecastrilli (TR), Italy": 2.0, "Polytechnic University of Turin": 4.0, "STMicroelectronics, Agrate Brianza (MI), Italy.": 2.0}, "Authors": ["N. Campanelli", "T. Kerekes", "Paolo Bernardi", "Maria Lu\u00edsa Carvalho", "A. Panariti", "M. Sonza Reorda", "D. Appello", "M. Barone"]}]}, {"DBLP title": "Using a CISC microcontroller to test embedded memories.", "DBLP authors": ["Ad J. van de Goor", "Said Hamdioui", "Georgi Gaydadjiev"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491773", "OA papers": [{"PaperId": "https://openalex.org/W2077507869", "PaperTitle": "Using a CISC microcontroller to test embedded memories", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"ComTex, Gouda, The Netherlands": 1.0, "Delft University of Technology": 2.0}, "Authors": ["Ad J. van de Goor", "Said Hamdioui", "Georgi Gaydadjiev"]}]}, {"DBLP title": "Memory elements based on minority-3 gates and inverters implemented in 90 nm CMOS.", "DBLP authors": ["Snorre Aunet", "Amir Hasanbegovic"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491770", "OA papers": [{"PaperId": "https://openalex.org/W2099695230", "PaperTitle": "Memory elements based on minority-3 gates and inverters implemented in 90 nm CMOS", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Oslo": 2.0}, "Authors": ["Snorre Aunet", "Amir Hasanbegovic"]}]}, {"DBLP title": "Evaluation of transition untestable faults using a multi-cycle capture test generation method.", "DBLP authors": ["Masayoshi Yoshimura", "Hiroshi Ogawa", "Toshinori Hosokawa", "Koji Yamazaki"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491771", "OA papers": [{"PaperId": "https://openalex.org/W2007733675", "PaperTitle": "Evaluation of transition untestable faults using a multi-cycle capture test generation method", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Kyushu University": 1.0, "College of Industrial Technology": 1.0, "Nihon University": 1.0, "Meiji University": 1.0}, "Authors": ["Masayoshi Yoshimura", "Hiroshi Ogawa", "Toshinori Hosokawa", "Koji Yamazaki"]}]}, {"DBLP title": "On analysis of fabricated polymorphic circuits.", "DBLP authors": ["V\u00e1clav Simek", "Richard Ruzicka", "Luk\u00e1s Sekanina"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491769", "OA papers": [{"PaperId": "https://openalex.org/W2103145125", "PaperTitle": "On analysis of fabricated polymorphic circuits", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Brno University of Technology": 3.0}, "Authors": ["Vaclav Simek", "Richard Ruzicka", "Lukas Sekanina"]}]}, {"DBLP title": "A time-to-digital converter using multi-phase-sampling and time amplifier for all digital phase-locked loop.", "DBLP authors": ["Kuo-Hsing Cheng", "Chang-Chien Hu", "Jen-Chieh Liu", "Hong-Yi Huang"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491766", "OA papers": [{"PaperId": "https://openalex.org/W2060138449", "PaperTitle": "A time-to-digital converter using multi-phase-sampling and time amplifier for all digital phase-locked loop", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Central University": 3.0, "National Taipei University": 1.0}, "Authors": ["Kuo-Hsing Cheng", "Chang-chien Hu", "Jen-Chieh Liu", "Hong-Yi Huang"]}]}, {"DBLP title": "A hardware accelerated framework for the generation of design validation programs for SMT processors.", "DBLP authors": ["Danilo Ravotto", "Ernesto S\u00e1nchez", "Matteo Sonza Reorda"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491767", "OA papers": [{"PaperId": "https://openalex.org/W2079458633", "PaperTitle": "A hardware accelerated framework for the generation of design validation programs for SMT processors", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["D. Ravotto", "E. J. Sanchez", "M. Sonza Reorda"]}]}, {"DBLP title": "Non-disjoint decomposition of logic functions in Reed-Muller spectral domain.", "DBLP authors": ["Edward Hrynkiewicz", "Stefan Kolodzinski"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491764", "OA papers": [{"PaperId": "https://openalex.org/W2169517483", "PaperTitle": "Non-disjoint decomposition of logic functions in Reed-Muller spectral domain", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Silesian University of Technology": 1.0, "Pratt & Whitney, Kalisz, Poland": 1.0}, "Authors": ["Edward Hrynkiewicz", "Stefan Kolodzinski"]}]}, {"DBLP title": "Memory optimizations for packet classification algorithms in FPGA.", "DBLP authors": ["Viktor Pus", "Juraj Blaho", "Jan Korenek"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491765", "OA papers": [{"PaperId": "https://openalex.org/W2145009963", "PaperTitle": "Memory optimizations for packet classification algorithms in FPGA", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Czech Education and Scientific Network": 1.0, "Brno University of Technology": 2.0}, "Authors": ["Viktor Pus", "Juraj Blaho", "Jan Korenek"]}]}, {"DBLP title": "A 0.4 V bulk-input pseudo amplifier in 90nm CMOS technology.", "DBLP authors": ["Arash Ahmadpour"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491762", "OA papers": [{"PaperId": "https://openalex.org/W2075489238", "PaperTitle": "A 0.4 V bulk-input pseudo amplifier in 90nm CMOS technology", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Islamic Azad University, Lahijan Branch": 1.0}, "Authors": ["A. Ahmadpour"]}]}, {"DBLP title": "A novel SRAM-based FPGA architecture for defect and fault tolerance of configurable logic blocks.", "DBLP authors": ["Farid Lahrach", "Abderrazek Abdaoui", "Abderrahim Doumar", "Eric Ch\u00e2telet"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491763", "OA papers": [{"PaperId": "https://openalex.org/W2082418834", "PaperTitle": "A novel SRAM-based FPGA architecture for defect and fault tolerance of configurable logic blocks", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Technology of Troyes": 4.0}, "Authors": ["Farid Lahrach", "Abderrazek Abdaoui", "Abderrahim Doumar", "Eric Chatelet"]}]}, {"DBLP title": "Simulation-based sensitivity and worst-case analyses of automotive electronics.", "DBLP authors": ["Monica Rafaila", "Christian Decker", "Christoph Grimm", "Georg Pelz"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491760", "OA papers": [{"PaperId": "https://openalex.org/W1977528137", "PaperTitle": "Simulation-based sensitivity and worst-case analyses of automotive electronics", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Infineon Technologies (Germany)": 3.0, "TU Wien": 1.0}, "Authors": ["Monica Rafaila", "Christian Decker", "Christoph Grimm", "Georg Pelz"]}]}, {"DBLP title": "Synthesizing simulators for model checking microcontroller binary code.", "DBLP authors": ["Dominique G\u00fcckel", "Bastian Schlich", "J\u00f6rg Brauer", "Stefan Kowalewski"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491761", "OA papers": [{"PaperId": "https://openalex.org/W1973206941", "PaperTitle": "Synthesizing simulators for model checking microcontroller binary code", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"RWTH Aachen University": 4.0}, "Authors": ["Dominique G\u00fcckel", "Bastian Schlich", "J\u00f6rg Brauer", "Stefan Kowalewski"]}]}, {"DBLP title": "A deterministic approach for hardware fault injection in asynchronous QDI logic.", "DBLP authors": ["Werner Friesenbichler", "Thomas Panhofer", "Andreas Steininger"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491758", "OA papers": [{"PaperId": "https://openalex.org/W2150047824", "PaperTitle": "A deterministic approach for hardware fault injection in asynchronous QDI logic", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"TU Wien": 3.0}, "Authors": ["Werner Friesenbichler", "Thomas Panhofer", "Andreas Steininger"]}]}, {"DBLP title": "Test pattern generation for the combinational representation of asynchronous circuits.", "DBLP authors": ["Roland Dobai", "Elena Gramatov\u00e1"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491759", "OA papers": [{"PaperId": "https://openalex.org/W2093968635", "PaperTitle": "Test pattern generation for the combinational representation of asynchronous circuits", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Slovak Academy of Sciences": 1.0, "Institute of Informatics": 1.0}, "Authors": ["Roland Dobai", "Elena Gramatov\u00e1"]}]}, {"DBLP title": "Synthesis of asynchronous monitors for critical electronic systems.", "DBLP authors": ["Alexandre Porcher", "Katell Morin-Allory", "Laurent Fesquet"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491756", "OA papers": [{"PaperId": "https://openalex.org/W2018607512", "PaperTitle": "Synthesis of asynchronous monitors for critical electronic systems", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 3.0}, "Authors": ["Alexandre Porcher", "Katell Morin-Allory", "Laurent Fesquet"]}]}, {"DBLP title": "Synthesizing multiplier in reversible logic.", "DBLP authors": ["Sebastian Offermann", "Robert Wille", "Gerhard W. Dueck", "Rolf Drechsler"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491757", "OA papers": [{"PaperId": "https://openalex.org/W2019042649", "PaperTitle": "Synthesizing multiplier in reversible logic", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Bremen": 3.0, "University of New Brunswick": 1.0}, "Authors": ["Sebastian Offermann", "Robert Wille", "Gerhard W. Dueck", "Rolf Drechsler"]}]}, {"DBLP title": "Window optimization of reversible and quantum circuits.", "DBLP authors": ["Mathias Soeken", "Robert Wille", "Gerhard W. Dueck", "Rolf Drechsler"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491754", "OA papers": [{"PaperId": "https://openalex.org/W2095430211", "PaperTitle": "Window optimization of reversible and quantum circuits", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of Bremen": 3.0, "University of New Brunswick": 1.0}, "Authors": ["Mathias Soeken", "Robert Wille", "Gerhard W. Dueck", "Rolf Drechsler"]}]}, {"DBLP title": "On logic synthesis of conventionally hard to synthesize circuits using genetic programming.", "DBLP authors": ["Petr Fiser", "Jan Schmidt", "Zdenek Vas\u00edcek", "Luk\u00e1s Sekanina"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491755", "OA papers": [{"PaperId": "https://openalex.org/W2007765940", "PaperTitle": "On logic synthesis of conventionally hard to synthesize circuits using genetic programming", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Czech Technical University in Prague": 2.0, "Brno University of Technology": 2.0}, "Authors": ["Petr Fiser", "Jan Schmidt", "Zdenek Vasicek", "Lukas Sekanina"]}]}, {"DBLP title": "Constraint-based test pattern generation at the Register-Transfer Level.", "DBLP authors": ["Taavi Viilukas", "Jaan Raik", "Maksim Jenihhin", "Raimund Ubar", "Anna Krivenko"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491752", "OA papers": [{"PaperId": "https://openalex.org/W2001084275", "PaperTitle": "Constraint-based test pattern generation at the Register-Transfer Level", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Tallinn University of Technology": 5.0}, "Authors": ["Taavi Viilukas", "Jaan Raik", "Maksim Jenihhin", "Raimund Ubar", "Anna Krivenko"]}]}, {"DBLP title": "Fault diagnosis of crosstalk induced glitches and delay faults.", "DBLP authors": ["Shehzad Hasan", "Ajoy Kumar Palit", "Walter Anheier"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491753", "OA papers": [{"PaperId": "https://openalex.org/W2063248162", "PaperTitle": "Fault diagnosis of crosstalk induced glitches and delay faults", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["S. Hasan", "A.K. Palit", "W. Anheier"]}]}, {"DBLP title": "Reduction of power dissipation through parallel optimization of test vector and scan register sequences.", "DBLP authors": ["Zdenek Kot\u00e1sek", "Jaroslav Skarvada", "Josef Strnadel"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491750", "OA papers": [{"PaperId": "https://openalex.org/W2090517561", "PaperTitle": "Reduction of power dissipation through parallel optimization of test vector and scan register sequences", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Brno University of Technology": 3.0}, "Authors": ["Zdenek Kotasek", "Jaroslav Skarvada", "Josef Strnadel"]}]}, {"DBLP title": "Comparison of jitter decomposition methods for BER analysis of high-speed serial links.", "DBLP authors": ["Stefan Erb", "Wolfgang Pribyl"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491751", "OA papers": [{"PaperId": "https://openalex.org/W2132834010", "PaperTitle": "Comparison of jitter decomposition methods for BER analysis of high-speed serial links", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Graz University of Technology": 2.0}, "Authors": ["Stefan Erb", "Wolfgang Pribyl"]}]}, {"DBLP title": "Analysis of power consumption and transition fault coverage for LOS and LOC testing schemes.", "DBLP authors": ["Fangmei Wu", "Luigi Dilillo", "Alberto Bosio", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Junxia Ma", "Wei Zhao", "Mohammad Tehranipoor", "Xiaoqing Wen"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491748", "OA papers": [{"PaperId": "https://openalex.org/W1971295415", "PaperTitle": "Analysis of power consumption and transition fault coverage for LOS and LOC testing schemes", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 3.0, "University of Montpellier": 3.0, "University of Connecticut": 3.0, "Kyushu Institute of Technology": 1.0}, "Authors": ["Felix F. Wu", "Luigi Dilillo", "Alberto Bosio", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Jie Ma", "Wei Zhao", "M. Tehranipoor", "XiangYang Wen"]}]}, {"DBLP title": "Low-cost, customized and flexible SRAM MBIST engine.", "DBLP authors": ["Ad J. van de Goor", "Christian Jung", "Said Hamdioui", "Georgi Gaydadjiev"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491749", "OA papers": [{"PaperId": "https://openalex.org/W2092372660", "PaperTitle": "Low-cost, customized and flexible SRAM MBIST engine", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"ComTex, Gouda, The Netherlands": 0.5, "Delft University of Technology": 2.5, "Micronas, Freiburg, Germany": 1.0}, "Authors": ["Ad J. van de Goor", "Christian Jung", "Said Hamdioui", "Georgi Gaydadjiev"]}]}, {"DBLP title": "Decoupling capacitance study and optimization method for high-performance VLSIs.", "DBLP authors": ["Qing K. Zhu", "Joe Yong", "Tom Mozdzen"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491746", "OA papers": [{"PaperId": "https://openalex.org/W1968306380", "PaperTitle": "Decoupling capacitance study and optimization method for high-performance VLSIs", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"CreoNex Systems (United States)": 3.0}, "Authors": ["Q. K. Zhu", "J. Yong", "Thomas J. Mozdzen"]}]}, {"DBLP title": "Versatile sub-bandgap reference IP core.", "DBLP authors": ["Tom\u00e1s Urban", "Ondrej Subrt", "Pravoslav Mart\u00ednek"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491747", "OA papers": [{"PaperId": "https://openalex.org/W2139878061", "PaperTitle": "Versatile sub-bandgap reference IP core", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ASICentrum (Czechia)": 1.0, "Department of Circuit Theory, CTU Prague, Prague, Czech Republic": 1.0, "Department of Circuit Theory, Faculty of Electrical Engineering CTU Prague, Technick\u00e1 2, 166 27 Prague, Czech Republic": 1.0}, "Authors": ["T. Urban", "O. Subrt", "Pravoslav Martinek"]}]}, {"DBLP title": "A 12-bit fully differential 2MS/s successive approximation analog-to-digital converter with reduced power consumption.", "DBLP authors": ["Milos Davidovic", "Gerald Zach", "Horst Zimmermann"], "year": 2010, "doi": "https://doi.org/10.1109/DDECS.2010.5491744", "OA papers": [{"PaperId": "https://openalex.org/W2079170380", "PaperTitle": "A 12-bit fully differential 2MS/s successive approximation analog-to-digital converter with reduced power consumption", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"TU Wien": 3.0}, "Authors": ["Mladen Davidovic", "Gerald Zach", "Horst Zimmermann"]}]}]