
CC = gcc
SRC = main.c school.c
# : replace all in SRC
OBJ = $(SRC:.c=.o)
NAME = school

all: $(NAME)
# defines a rule that specifies how to build the target $(NAME)
# using the prerequisites $(OBJ)
$(NAME): $(OBJ)
	$(CC) $(SRC) -o $(NAME)

#
#In this code, we define the compiler `CC` as `gcc`. We specify the source files `SRC` as `main.c` and `school.c`. We then use the `:` operator to replace all `.c` files in `SRC` with `.o` files, resulting in the object files `OBJ`.
#
#The `all` rule specifies that the target `school` should be built using the object files `OBJ` as prerequisites. The `$(NAME): $(OBJ)` rule tells the makefile how to build the target `school` using the prerequisites `OBJ`.
#
#The `$(CC) $(SRC) -o $(NAME)` command compiles all the source