TRACE::2020-02-17.16:41:04::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:04::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:04::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:09::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:09::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:09::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-02-17.16:41:15::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-02-17.16:41:15::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_HelloWorld",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_HelloWorld",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_HelloWorld.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-02-17.16:41:15::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_HelloWorld",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_HelloWorld",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_HelloWorld.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_HelloWorld",
	"systems":	[{
			"systemName":	"eFPGA_HelloWorld",
			"systemDesc":	"eFPGA_HelloWorld",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_HelloWorld"
		}]
}
TRACE::2020-02-17.16:41:15::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-02-17.16:41:15::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-17.16:41:15::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-17.16:41:15::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-17.16:41:15::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:15::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:15::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:15::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:15::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:15::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:15::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:15::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:15::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:15::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:15::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:15::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:15::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-02-17.16:41:15::SCWPlatform::Generating the sources  .
TRACE::2020-02-17.16:41:15::SCWBDomain::Generating boot domain sources.
TRACE::2020-02-17.16:41:15::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-02-17.16:41:15::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:15::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:15::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:15::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:15::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:15::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:15::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-02-17.16:41:15::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:15::SCWMssOS::mss does not exists at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:15::SCWMssOS::Creating sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:15::SCWMssOS::Adding the swdes entry, created swdb C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:15::SCWMssOS::updating the scw layer changes to swdes at   C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:15::SCWMssOS::Writing mss at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:15::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-02-17.16:41:15::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-02-17.16:41:15::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-02-17.16:41:15::SCWBDomain::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-02-17.16:41:35::SCWPlatform::Generating sources Done.
TRACE::2020-02-17.16:41:35::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:35::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:35::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-02-17.16:41:35::SCWMssOS::Could not open the swdb for C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-02-17.16:41:35::SCWMssOS::Could not open the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-02-17.16:41:35::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-17.16:41:35::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-02-17.16:41:35::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-17.16:41:35::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:35::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:35::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:35::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:35::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:35::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:35::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:35::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:35::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:35::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_HelloWorld",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_HelloWorld",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_HelloWorld.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_HelloWorld",
	"systems":	[{
			"systemName":	"eFPGA_HelloWorld",
			"systemDesc":	"eFPGA_HelloWorld",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_HelloWorld",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-17.16:41:35::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-17.16:41:35::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-17.16:41:35::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-17.16:41:35::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:35::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:35::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:35::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:35::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:35::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWMssOS::mss does not exists at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWMssOS::Creating sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWMssOS::Adding the swdes entry, created swdb C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWMssOS::updating the scw layer changes to swdes at   C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWMssOS::Writing mss at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-17.16:41:35::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-02-17.16:41:35::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-02-17.16:41:35::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:35::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:35::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:35::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:35::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:35::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:35::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:35::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:35::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:35::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:35::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:35::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:35::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:35::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:35::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:35::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:35::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:35::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:35::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_HelloWorld",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_HelloWorld",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_HelloWorld.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_HelloWorld",
	"systems":	[{
			"systemName":	"eFPGA_HelloWorld",
			"systemDesc":	"eFPGA_HelloWorld",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_HelloWorld",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-17.16:41:35::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:35::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:35::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:35::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:35::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-17.16:41:35::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-02-17.16:41:41::SCWPlatform::Started generating the artifacts platform eFPGA_HelloWorld
TRACE::2020-02-17.16:41:41::SCWPlatform::Sanity checking of platform is completed
LOG::2020-02-17.16:41:41::SCWPlatform::Started generating the artifacts for system configuration eFPGA_HelloWorld
LOG::2020-02-17.16:41:41::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-02-17.16:41:41::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-02-17.16:41:41::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-17.16:41:41::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-02-17.16:41:41::SCWSystem::Checking the domain standalone_domain
LOG::2020-02-17.16:41:41::SCWSystem::Not a boot domain 
LOG::2020-02-17.16:41:41::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-02-17.16:41:41::SCWDomain::Generating domain artifcats
TRACE::2020-02-17.16:41:41::SCWMssOS::Generating standalone artifcats
TRACE::2020-02-17.16:41:41::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/export/eFPGA_HelloWorld/sw/eFPGA_HelloWorld/qemu/
TRACE::2020-02-17.16:41:41::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/export/eFPGA_HelloWorld/sw/eFPGA_HelloWorld/standalone_domain/qemu/
TRACE::2020-02-17.16:41:41::SCWMssOS:: Copying the user libraries. 
TRACE::2020-02-17.16:41:41::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:41::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:41::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:41::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-17.16:41:41::SCWMssOS::Could not open the swdb for C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-02-17.16:41:41::SCWMssOS::Could not open the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-02-17.16:41:41::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-17.16:41:41::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:41::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:41::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:41::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-17.16:41:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-17.16:41:41::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:41::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-17.16:41:41::SCWMssOS::Mss edits present, copying mssfile into export location C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:41::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-17.16:41:41::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-02-17.16:41:41::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-02-17.16:41:41::SCWMssOS::skipping the bsp build ... 
TRACE::2020-02-17.16:41:41::SCWMssOS::Copying to export directory.
TRACE::2020-02-17.16:41:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-02-17.16:41:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-02-17.16:41:41::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-02-17.16:41:41::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-02-17.16:41:41::SCWSystem::Completed Processing the sysconfig eFPGA_HelloWorld
LOG::2020-02-17.16:41:41::SCWPlatform::Completed generating the artifacts for system configuration eFPGA_HelloWorld
TRACE::2020-02-17.16:41:41::SCWPlatform::Started preparing the platform 
TRACE::2020-02-17.16:41:41::SCWSystem::Writing the bif file for system config eFPGA_HelloWorld
TRACE::2020-02-17.16:41:41::SCWSystem::dir created 
TRACE::2020-02-17.16:41:41::SCWSystem::Writing the bif 
TRACE::2020-02-17.16:41:41::SCWPlatform::Started writing the spfm file 
TRACE::2020-02-17.16:41:41::SCWPlatform::Started writing the xpfm file 
TRACE::2020-02-17.16:41:41::SCWPlatform::Completed generating the platform
TRACE::2020-02-17.16:41:41::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:41::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:41::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:41::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:41::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:41::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:41::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:41::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:41::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:41::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:41::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:41::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:41::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:41::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:41::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:41::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:41::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:41::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:41::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:41::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:41::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:41::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:41::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:41::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:41::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:41::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:41::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:41::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:41::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:41::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:41::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:41::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_HelloWorld",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_HelloWorld",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_HelloWorld.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_HelloWorld",
	"systems":	[{
			"systemName":	"eFPGA_HelloWorld",
			"systemDesc":	"eFPGA_HelloWorld",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_HelloWorld",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3fafc932c63b8e0c30cdb58801e70bf3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-02-17.16:41:41::SCWPlatform::updated the xpfm file.
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_HelloWorld",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_HelloWorld",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_HelloWorld.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_HelloWorld",
	"systems":	[{
			"systemName":	"eFPGA_HelloWorld",
			"systemDesc":	"eFPGA_HelloWorld",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_HelloWorld",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3fafc932c63b8e0c30cdb58801e70bf3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_HelloWorld",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_HelloWorld",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_HelloWorld.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_HelloWorld",
	"systems":	[{
			"systemName":	"eFPGA_HelloWorld",
			"systemDesc":	"eFPGA_HelloWorld",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_HelloWorld",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3fafc932c63b8e0c30cdb58801e70bf3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-17.16:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_HelloWorld",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_HelloWorld",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_HelloWorld.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_HelloWorld",
	"systems":	[{
			"systemName":	"eFPGA_HelloWorld",
			"systemDesc":	"eFPGA_HelloWorld",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_HelloWorld",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3fafc932c63b8e0c30cdb58801e70bf3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-17.16:41:42::SCWPlatform::Clearing the existing platform
TRACE::2020-02-17.16:41:42::SCWSystem::Clearing the existing sysconfig
TRACE::2020-02-17.16:41:42::SCWBDomain::clearing the fsbl build
TRACE::2020-02-17.16:41:42::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:42::SCWSystem::Clearing the domains completed.
TRACE::2020-02-17.16:41:42::SCWPlatform::Clearing the opened hw db.
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform:: Platform location is C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:42::SCWPlatform::Removing the HwDB with name C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-02-17.16:41:48::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-02-17.16:41:48::SCWReader::Active system found as  eFPGA_HelloWorld
TRACE::2020-02-17.16:41:48::SCWReader::Handling sysconfig eFPGA_HelloWorld
TRACE::2020-02-17.16:41:48::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-17.16:41:48::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-17.16:41:48::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-17.16:41:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:41:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:41:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:41:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:41:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:48::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-02-17.16:41:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:41:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:41:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:48::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:48::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-02-17.16:41:48::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:48::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:48::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:48::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-02-17.16:41:48::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-17.16:41:48::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:41:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:41:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:48::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:48::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:48::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:48::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-02-17.16:41:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:41:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:41:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:48::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:48::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:48::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:48::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-02-17.16:41:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-02-17.16:41:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-02-17.16:41:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:41:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:41:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:48::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:48::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:48::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:48::SCWReader::No isolation master present  
TRACE::2020-02-17.16:41:48::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-17.16:41:48::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-17.16:41:48::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-17.16:41:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:41:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:41:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:41:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:41:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:48::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:48::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:48::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:48::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:48::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:48::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-17.16:41:48::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-17.16:41:48::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-02-17.16:41:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-02-17.16:41:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:41:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:41:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:48::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:48::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:48::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:48::SCWReader::No isolation master present  
TRACE::2020-02-17.16:41:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:41:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:41:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:48::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:48::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:48::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:41:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:41:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:41:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:48::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:48::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:48::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:48::SCWMssOS::In reload Mss file.
TRACE::2020-02-17.16:41:48::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:48::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:48::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:41:48::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:41:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:48::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:48::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-17.16:41:48::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-02-17.16:41:48::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-02-17.16:41:48::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-17.16:41:48::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:48::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:48::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:48::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-17.16:41:48::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-17.16:41:49::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:49::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:49::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:49::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:49::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:49::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:49::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:41:49::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:41:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:49::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:49::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:49::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:49::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:49::SCWMssOS::In reload Mss file.
TRACE::2020-02-17.16:41:49::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:49::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:49::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:49::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:49::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:49::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:41:49::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:41:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:49::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:49::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:49::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:49::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:49::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:49::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-17.16:41:49::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-17.16:41:49::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:49::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:49::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:49::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:49::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:41:49::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:41:49::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:41:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:41:49::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:41:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:41:49::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:49::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:41:49::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:41:49::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:29::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:29::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:29::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:29::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:43:29::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:29::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:43:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:43:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:43:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:43:29::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:29::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:43:29::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:29::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:29::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:29::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-17.16:43:29::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-17.16:43:29::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:37::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:37::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:37::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:37::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:43:37::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:37::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:43:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:43:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:43:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:43:37::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:37::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:43:37::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:37::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:37::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:37::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:37::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:43:37::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:37::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:43:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:43:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:43:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:43:37::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:37::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:43:37::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:40::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:40::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:40::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:40::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:43:40::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:43:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:43:40::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:43:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:43:40::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:40::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:43:40::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:40::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:40::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:40::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:40::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:43:40::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:40::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:43:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:43:40::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:43:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:43:40::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:40::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:43:40::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:43:55::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:43:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:43:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:43:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:43:55::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:43:55::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:43:55::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:43:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:43:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:43:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:43:55::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:43:55::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_HelloWorld",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_HelloWorld",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_HelloWorld.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_HelloWorld",
	"systems":	[{
			"systemName":	"eFPGA_HelloWorld",
			"systemDesc":	"eFPGA_HelloWorld",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_HelloWorld",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"3fafc932c63b8e0c30cdb58801e70bf3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-17.16:43:55::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:43:55::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:43:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:43:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:43:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:43:55::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:43:55::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWMssOS::In reload Mss file.
TRACE::2020-02-17.16:43:55::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:43:55::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:43:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:43:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:43:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:43:55::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:43:55::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-17.16:43:55::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-17.16:43:55::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:43:55::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:43:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:43:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:43:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:43:55::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:43:55::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:43:55::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:43:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:43:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:43:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:43:55::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:43:55::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:43:55::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:43:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:43:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:43:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:43:55::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:43:55::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:43:55::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:43:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:43:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:43:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:43:55::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:43:55::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:43:55::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:43:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:43:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:43:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:43:55::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:43:55::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:43:55::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:43:55::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:43:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:43:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:43:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:43:55::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:43:55::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-17.16:43:55::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-17.16:43:55::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:43:55::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-17.16:43:56::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-02-17.16:43:59::SCWMssOS::Removing file C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2020-02-17.16:49:42::SCWPlatform::Started generating the artifacts platform eFPGA_HelloWorld
TRACE::2020-02-17.16:49:42::SCWPlatform::Sanity checking of platform is completed
LOG::2020-02-17.16:49:42::SCWPlatform::Started generating the artifacts for system configuration eFPGA_HelloWorld
LOG::2020-02-17.16:49:42::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-02-17.16:49:42::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-02-17.16:49:42::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-17.16:49:42::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-02-17.16:49:42::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:49:42::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:49:42::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:49:42::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:49:42::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:49:42::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:49:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:49:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:49:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:49:42::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:49:42::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:49:42::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:49:42::SCWBDomain::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-02-17.16:49:42::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-17.16:49:42::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-17.16:49:42::SCWBDomain::System Command Ran  C:&  cd  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl & make 
TRACE::2020-02-17.16:49:42::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-02-17.16:49:43::SCWBDomain::make[1]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-02-17.16:49:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-17.16:49:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-02-17.16:49:43::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-02-17.16:49:43::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:49:43::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2020-02-17.16:49:43::SCWBDomain::oresightps_dcc_v1_6/src'

TRACE::2020-02-17.16:49:43::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2020-02-17.16:49:43::SCWBDomain::resightps_dcc_v1_6/src'

TRACE::2020-02-17.16:49:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-17.16:49:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-17.16:49:44::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-17.16:49:44::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:49:44::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2020-02-17.16:49:44::SCWBDomain::pu_cortexa9_v2_8/src'

TRACE::2020-02-17.16:49:44::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2020-02-17.16:49:44::SCWBDomain::u_cortexa9_v2_8/src'

TRACE::2020-02-17.16:49:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-17.16:49:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-17.16:49:44::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-17.16:49:44::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:49:44::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2020-02-17.16:49:44::SCWBDomain::drps_v1_0/src'

TRACE::2020-02-17.16:49:44::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2020-02-17.16:49:44::SCWBDomain::rps_v1_0/src'

TRACE::2020-02-17.16:49:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-17.16:49:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.16:49:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.16:49:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:49:45::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2020-02-17.16:49:45::SCWBDomain::evcfg_v3_5/src'

TRACE::2020-02-17.16:49:45::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2020-02-17.16:49:45::SCWBDomain::vcfg_v3_5/src'

TRACE::2020-02-17.16:49:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-17.16:49:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-17.16:49:45::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-17.16:49:45::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:49:45::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2020-02-17.16:49:45::SCWBDomain::maps_v2_5/src'

TRACE::2020-02-17.16:49:45::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2020-02-17.16:49:45::SCWBDomain::aps_v2_5/src'

TRACE::2020-02-17.16:49:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-17.16:49:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.16:49:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.16:49:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:49:46::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2020-02-17.16:49:46::SCWBDomain::piops_v3_6/src'

TRACE::2020-02-17.16:49:46::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2020-02-17.16:49:46::SCWBDomain::iops_v3_6/src'

TRACE::2020-02-17.16:49:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-17.16:49:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.16:49:46::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.16:49:46::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:49:46::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/i
TRACE::2020-02-17.16:49:46::SCWBDomain::icps_v3_10/src'

TRACE::2020-02-17.16:49:46::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ii
TRACE::2020-02-17.16:49:46::SCWBDomain::cps_v3_10/src'

TRACE::2020-02-17.16:49:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-17.16:49:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.16:49:46::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.16:49:46::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:49:47::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2020-02-17.16:49:47::SCWBDomain::spips_v3_6/src'

TRACE::2020-02-17.16:49:47::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2020-02-17.16:49:47::SCWBDomain::pips_v3_6/src'

TRACE::2020-02-17.16:49:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-17.16:49:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.16:49:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.16:49:47::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:49:47::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-02-17.16:49:47::SCWBDomain::cugic_v4_1/src'

TRACE::2020-02-17.16:49:47::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-02-17.16:49:47::SCWBDomain::ugic_v4_1/src'

TRACE::2020-02-17.16:49:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-17.16:49:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-02-17.16:49:47::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-02-17.16:49:47::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:49:48::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-02-17.16:49:48::SCWBDomain::cutimer_v2_1/src'

TRACE::2020-02-17.16:49:48::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-02-17.16:49:48::SCWBDomain::utimer_v2_1/src'

TRACE::2020-02-17.16:49:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-17.16:49:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.16:49:48::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.16:49:48::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:49:48::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-02-17.16:49:48::SCWBDomain::cuwdt_v2_1/src'

TRACE::2020-02-17.16:49:48::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-02-17.16:49:48::SCWBDomain::uwdt_v2_1/src'

TRACE::2020-02-17.16:49:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-17.16:49:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-02-17.16:49:48::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-02-17.16:49:48::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:49:49::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-02-17.16:49:49::SCWBDomain::dps_v3_8/src'

TRACE::2020-02-17.16:49:49::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2020-02-17.16:49:49::SCWBDomain::ps_v3_8/src'

TRACE::2020-02-17.16:49:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-17.16:49:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-17.16:49:49::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-17.16:49:49::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:49:49::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-02-17.16:49:49::SCWBDomain::tandalone_v7_1/src'

TRACE::2020-02-17.16:49:50::SCWBDomain::make[3]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-02-17.16:49:50::SCWBDomain::tandalone_v7_1/src/profile'

TRACE::2020-02-17.16:49:50::SCWBDomain::make[3]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2020-02-17.16:49:50::SCWBDomain::andalone_v7_1/src/profile'

TRACE::2020-02-17.16:49:50::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2020-02-17.16:49:50::SCWBDomain::andalone_v7_1/src'

TRACE::2020-02-17.16:49:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-17.16:49:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.16:49:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.16:49:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:49:50::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2020-02-17.16:49:50::SCWBDomain::artps_v3_8/src'

TRACE::2020-02-17.16:49:50::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2020-02-17.16:49:50::SCWBDomain::rtps_v3_8/src'

TRACE::2020-02-17.16:49:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-17.16:49:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-17.16:49:51::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-17.16:49:51::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:49:51::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2020-02-17.16:49:51::SCWBDomain::sbps_v2_4/src'

TRACE::2020-02-17.16:49:51::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2020-02-17.16:49:51::SCWBDomain::bps_v2_4/src'

TRACE::2020-02-17.16:49:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-17.16:49:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.16:49:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.16:49:51::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:49:51::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2020-02-17.16:49:51::SCWBDomain::adcps_v2_3/src'

TRACE::2020-02-17.16:49:52::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2020-02-17.16:49:52::SCWBDomain::dcps_v2_3/src'

TRACE::2020-02-17.16:49:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-02-17.16:49:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.16:49:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.16:49:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:49:52::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2020-02-17.16:49:52::SCWBDomain::ilffs_v4_2/src'

TRACE::2020-02-17.16:49:52::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2020-02-17.16:49:52::SCWBDomain::lffs_v4_2/src'

TRACE::2020-02-17.16:49:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-02-17.16:49:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.16:49:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.16:49:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:49:53::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2020-02-17.16:49:53::SCWBDomain::ilrsa_v1_5/src'

TRACE::2020-02-17.16:49:53::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2020-02-17.16:49:53::SCWBDomain::lrsa_v1_5/src'

TRACE::2020-02-17.16:49:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-17.16:49:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-17.16:49:53::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-17.16:49:53::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:49:53::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2020-02-17.16:49:53::SCWBDomain::oresightps_dcc_v1_6/src'

TRACE::2020-02-17.16:49:54::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-02-17.16:49:55::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2020-02-17.16:49:55::SCWBDomain::resightps_dcc_v1_6/src'

TRACE::2020-02-17.16:49:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-17.16:49:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-02-17.16:49:56::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-02-17.16:49:56::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:49:56::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2020-02-17.16:49:56::SCWBDomain::pu_cortexa9_v2_8/src'

TRACE::2020-02-17.16:49:56::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-02-17.16:49:56::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2020-02-17.16:49:56::SCWBDomain::u_cortexa9_v2_8/src'

TRACE::2020-02-17.16:49:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-17.16:49:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-17.16:49:56::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-17.16:49:56::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-02-17.16:49:56::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2020-02-17.16:49:56::SCWBDomain::drps_v1_0/src'

TRACE::2020-02-17.16:49:57::SCWBDomain::"Compiling ddrps"

TRACE::2020-02-17.16:49:57::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2020-02-17.16:49:57::SCWBDomain::rps_v1_0/src'

TRACE::2020-02-17.16:49:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-17.16:49:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.16:49:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.16:49:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-17.16:49:58::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2020-02-17.16:49:58::SCWBDomain::evcfg_v3_5/src'

TRACE::2020-02-17.16:49:58::SCWBDomain::"Compiling devcfg"

TRACE::2020-02-17.16:50:05::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2020-02-17.16:50:05::SCWBDomain::vcfg_v3_5/src'

TRACE::2020-02-17.16:50:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-17.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-17.16:50:05::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-17.16:50:05::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-02-17.16:50:06::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2020-02-17.16:50:06::SCWBDomain::maps_v2_5/src'

TRACE::2020-02-17.16:50:06::SCWBDomain::"Compiling dmaps"

TRACE::2020-02-17.16:50:11::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2020-02-17.16:50:11::SCWBDomain::aps_v2_5/src'

TRACE::2020-02-17.16:50:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-17.16:50:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.16:50:12::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.16:50:12::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-17.16:50:12::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2020-02-17.16:50:12::SCWBDomain::piops_v3_6/src'

TRACE::2020-02-17.16:50:12::SCWBDomain::"Compiling gpiops"

TRACE::2020-02-17.16:50:19::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2020-02-17.16:50:19::SCWBDomain::iops_v3_6/src'

TRACE::2020-02-17.16:50:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-17.16:50:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.16:50:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.16:50:19::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-17.16:50:19::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/i
TRACE::2020-02-17.16:50:19::SCWBDomain::icps_v3_10/src'

TRACE::2020-02-17.16:50:19::SCWBDomain::"Compiling iicps"

TRACE::2020-02-17.16:50:28::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ii
TRACE::2020-02-17.16:50:28::SCWBDomain::cps_v3_10/src'

TRACE::2020-02-17.16:50:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-17.16:50:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.16:50:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.16:50:29::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-17.16:50:29::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2020-02-17.16:50:29::SCWBDomain::spips_v3_6/src'

TRACE::2020-02-17.16:50:29::SCWBDomain::"Compiling qspips"

TRACE::2020-02-17.16:50:35::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2020-02-17.16:50:35::SCWBDomain::pips_v3_6/src'

TRACE::2020-02-17.16:50:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-17.16:50:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.16:50:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.16:50:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-17.16:50:35::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-02-17.16:50:35::SCWBDomain::cugic_v4_1/src'

TRACE::2020-02-17.16:50:36::SCWBDomain::"Compiling scugic"

TRACE::2020-02-17.16:50:42::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-02-17.16:50:42::SCWBDomain::ugic_v4_1/src'

TRACE::2020-02-17.16:50:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-17.16:50:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-17.16:50:42::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-17.16:50:42::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:50:42::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-02-17.16:50:42::SCWBDomain::cutimer_v2_1/src'

TRACE::2020-02-17.16:50:42::SCWBDomain::"Compiling scutimer"

TRACE::2020-02-17.16:50:46::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-02-17.16:50:46::SCWBDomain::utimer_v2_1/src'

TRACE::2020-02-17.16:50:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-17.16:50:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.16:50:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.16:50:46::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-17.16:50:46::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-02-17.16:50:46::SCWBDomain::cuwdt_v2_1/src'

TRACE::2020-02-17.16:50:46::SCWBDomain::"Compiling scuwdt"

TRACE::2020-02-17.16:50:50::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-02-17.16:50:50::SCWBDomain::uwdt_v2_1/src'

TRACE::2020-02-17.16:50:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-17.16:50:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-02-17.16:50:50::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-02-17.16:50:50::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-02-17.16:50:50::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-02-17.16:50:50::SCWBDomain::dps_v3_8/src'

TRACE::2020-02-17.16:50:50::SCWBDomain::"Compiling sdps"

TRACE::2020-02-17.16:50:56::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2020-02-17.16:50:56::SCWBDomain::ps_v3_8/src'

TRACE::2020-02-17.16:50:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-17.16:50:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-17.16:50:56::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-17.16:50:56::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:50:56::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-02-17.16:50:56::SCWBDomain::tandalone_v7_1/src'

TRACE::2020-02-17.16:50:56::SCWBDomain::"Compiling standalone"

TRACE::2020-02-17.16:51:19::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2020-02-17.16:51:19::SCWBDomain::andalone_v7_1/src'

TRACE::2020-02-17.16:51:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-17.16:51:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.16:51:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.16:51:19::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-17.16:51:19::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2020-02-17.16:51:19::SCWBDomain::artps_v3_8/src'

TRACE::2020-02-17.16:51:20::SCWBDomain::"Compiling uartps"

TRACE::2020-02-17.16:51:26::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2020-02-17.16:51:26::SCWBDomain::rtps_v3_8/src'

TRACE::2020-02-17.16:51:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-17.16:51:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-17.16:51:26::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-17.16:51:26::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-02-17.16:51:27::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2020-02-17.16:51:27::SCWBDomain::sbps_v2_4/src'

TRACE::2020-02-17.16:51:27::SCWBDomain::"Compiling usbps"

TRACE::2020-02-17.16:51:34::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2020-02-17.16:51:34::SCWBDomain::bps_v2_4/src'

TRACE::2020-02-17.16:51:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-17.16:51:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.16:51:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.16:51:34::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-17.16:51:34::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2020-02-17.16:51:34::SCWBDomain::adcps_v2_3/src'

TRACE::2020-02-17.16:51:34::SCWBDomain::"Compiling xadcps"

TRACE::2020-02-17.16:51:40::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2020-02-17.16:51:40::SCWBDomain::dcps_v2_3/src'

TRACE::2020-02-17.16:51:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-02-17.16:51:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.16:51:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.16:51:40::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-17.16:51:40::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2020-02-17.16:51:40::SCWBDomain::ilffs_v4_2/src'

TRACE::2020-02-17.16:51:40::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-02-17.16:51:46::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2020-02-17.16:51:46::SCWBDomain::lffs_v4_2/src'

TRACE::2020-02-17.16:51:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-02-17.16:51:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.16:51:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.16:51:46::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-17.16:51:46::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2020-02-17.16:51:46::SCWBDomain::ilrsa_v1_5/src'

TRACE::2020-02-17.16:51:46::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2020-02-17.16:51:46::SCWBDomain::lrsa_v1_5/src'

TRACE::2020-02-17.16:51:46::SCWBDomain::'Finished building libraries'

TRACE::2020-02-17.16:51:47::SCWBDomain::make[1]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-02-17.16:51:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-17.16:51:47::SCWBDomain::include -I.

TRACE::2020-02-17.16:51:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-17.16:51:48::SCWBDomain::9_0/include -I.

TRACE::2020-02-17.16:51:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-02-17.16:51:49::SCWBDomain::0/include -I.

TRACE::2020-02-17.16:51:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-02-17.16:51:50::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-02-17.16:51:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-02-17.16:51:51::SCWBDomain::0/include -I.

TRACE::2020-02-17.16:51:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-02-17.16:51:52::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-02-17.16:51:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-17.16:51:54::SCWBDomain::9_0/include -I.

TRACE::2020-02-17.16:51:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-02-17.16:51:55::SCWBDomain::0/include -I.

TRACE::2020-02-17.16:51:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-17.16:51:56::SCWBDomain::9_0/include -I.

TRACE::2020-02-17.16:51:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-02-17.16:51:56::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-02-17.16:51:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-17.16:51:57::SCWBDomain::9_0/include -I.

TRACE::2020-02-17.16:51:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-02-17.16:51:58::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-02-17.16:51:59::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-02-17.16:51:59::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-02-17.16:51:59::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-02-17.16:51:59::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sectio
TRACE::2020-02-17.16:51:59::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-02-17.16:52:00::SCWSystem::Checking the domain standalone_domain
LOG::2020-02-17.16:52:00::SCWSystem::Not a boot domain 
LOG::2020-02-17.16:52:00::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-02-17.16:52:00::SCWDomain::Generating domain artifcats
TRACE::2020-02-17.16:52:00::SCWMssOS::Generating standalone artifcats
TRACE::2020-02-17.16:52:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/export/eFPGA_HelloWorld/sw/eFPGA_HelloWorld/qemu/
TRACE::2020-02-17.16:52:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/export/eFPGA_HelloWorld/sw/eFPGA_HelloWorld/standalone_domain/qemu/
TRACE::2020-02-17.16:52:00::SCWMssOS:: Copying the user libraries. 
TRACE::2020-02-17.16:52:00::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:52:00::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:52:00::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:52:00::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:52:00::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:52:00::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:52:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:52:00::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:52:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:52:00::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:52:00::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-17.16:52:00::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-02-17.16:52:00::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-02-17.16:52:00::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-17.16:52:00::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:52:00::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:52:00::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:52:00::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-17.16:52:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-17.16:52:00::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:52:00::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-17.16:52:00::SCWMssOS::Mss edits present, copying mssfile into export location C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:52:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-17.16:52:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-02-17.16:52:00::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-02-17.16:52:00::SCWMssOS::doing bsp build ... 
TRACE::2020-02-17.16:52:00::SCWMssOS::System Command Ran  C: & cd  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-02-17.16:52:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-17.16:52:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-02-17.16:52:00::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-02-17.16:52:00::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:52:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-17.16:52:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-17.16:52:01::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-17.16:52:01::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:52:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-17.16:52:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-17.16:52:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-17.16:52:01::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:52:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-17.16:52:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.16:52:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.16:52:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:52:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-17.16:52:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-17.16:52:02::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-17.16:52:02::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:52:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-17.16:52:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.16:52:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.16:52:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:52:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-17.16:52:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.16:52:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.16:52:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:52:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-17.16:52:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.16:52:04::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.16:52:04::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:52:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-17.16:52:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.16:52:04::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.16:52:04::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:52:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-17.16:52:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-02-17.16:52:05::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-02-17.16:52:05::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:52:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-17.16:52:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.16:52:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.16:52:05::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:52:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-17.16:52:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-02-17.16:52:06::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-02-17.16:52:06::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:52:07::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-17.16:52:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-17.16:52:07::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-17.16:52:07::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:52:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-17.16:52:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.16:52:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.16:52:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:52:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-17.16:52:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-17.16:52:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-17.16:52:09::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:52:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-17.16:52:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.16:52:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.16:52:10::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:52:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-17.16:52:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-17.16:52:10::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-17.16:52:10::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:52:11::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-02-17.16:52:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-17.16:52:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-02-17.16:52:13::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-02-17.16:52:13::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:52:13::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-02-17.16:52:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-17.16:52:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-17.16:52:13::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-17.16:52:13::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-02-17.16:52:13::SCWMssOS::"Compiling ddrps"

TRACE::2020-02-17.16:52:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-17.16:52:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.16:52:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.16:52:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-17.16:52:14::SCWMssOS::"Compiling devcfg"

TRACE::2020-02-17.16:52:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-17.16:52:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-17.16:52:20::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-17.16:52:20::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-02-17.16:52:21::SCWMssOS::"Compiling dmaps"

TRACE::2020-02-17.16:52:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-17.16:52:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.16:52:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.16:52:26::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-17.16:52:26::SCWMssOS::"Compiling gpiops"

TRACE::2020-02-17.16:52:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-17.16:52:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.16:52:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.16:52:32::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-17.16:52:32::SCWMssOS::"Compiling iicps"

TRACE::2020-02-17.16:52:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-17.16:52:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.16:52:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.16:52:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-17.16:52:43::SCWMssOS::"Compiling qspips"

TRACE::2020-02-17.16:52:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-17.16:52:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.16:52:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.16:52:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-17.16:52:49::SCWMssOS::"Compiling scugic"

TRACE::2020-02-17.16:52:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-17.16:52:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-17.16:52:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-17.16:52:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:52:55::SCWMssOS::"Compiling scutimer"

TRACE::2020-02-17.16:52:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-17.16:52:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.16:52:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.16:52:59::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-17.16:52:59::SCWMssOS::"Compiling scuwdt"

TRACE::2020-02-17.16:53:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-17.16:53:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-02-17.16:53:03::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-02-17.16:53:03::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-02-17.16:53:03::SCWMssOS::"Compiling sdps"

TRACE::2020-02-17.16:53:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-17.16:53:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-17.16:53:08::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-17.16:53:08::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-02-17.16:53:08::SCWMssOS::"Compiling standalone"

TRACE::2020-02-17.16:53:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-17.16:53:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.16:53:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.16:53:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-17.16:53:38::SCWMssOS::"Compiling uartps"

TRACE::2020-02-17.16:53:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-17.16:53:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-17.16:53:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-17.16:53:48::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-02-17.16:53:48::SCWMssOS::"Compiling usbps"

TRACE::2020-02-17.16:53:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-17.16:53:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.16:53:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.16:53:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-17.16:53:57::SCWMssOS::"Compiling xadcps"

TRACE::2020-02-17.16:54:06::SCWMssOS::'Finished building libraries'

TRACE::2020-02-17.16:54:06::SCWMssOS::Copying to export directory.
TRACE::2020-02-17.16:54:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-02-17.16:54:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-02-17.16:54:06::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-02-17.16:54:06::SCWSystem::Completed Processing the sysconfig eFPGA_HelloWorld
LOG::2020-02-17.16:54:06::SCWPlatform::Completed generating the artifacts for system configuration eFPGA_HelloWorld
TRACE::2020-02-17.16:54:06::SCWPlatform::Started preparing the platform 
TRACE::2020-02-17.16:54:06::SCWSystem::Writing the bif file for system config eFPGA_HelloWorld
TRACE::2020-02-17.16:54:06::SCWSystem::dir created 
TRACE::2020-02-17.16:54:06::SCWSystem::Writing the bif 
TRACE::2020-02-17.16:54:06::SCWPlatform::Started writing the spfm file 
TRACE::2020-02-17.16:54:06::SCWPlatform::Started writing the xpfm file 
TRACE::2020-02-17.16:54:06::SCWPlatform::Completed generating the platform
TRACE::2020-02-17.16:54:06::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:54:06::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:54:06::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:54:06::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:54:06::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:54:06::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:54:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:54:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:54:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:54:06::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:54:06::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:54:06::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.16:54:06::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:54:06::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:54:06::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:54:06::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:54:06::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:54:06::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:54:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:54:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:54:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:54:06::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:54:06::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:54:06::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:54:06::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_HelloWorld",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_HelloWorld",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_HelloWorld.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_HelloWorld",
	"systems":	[{
			"systemName":	"eFPGA_HelloWorld",
			"systemDesc":	"eFPGA_HelloWorld",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_HelloWorld",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b2fdf242ae912734df38b8bf488d9393",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-02-17.16:54:06::SCWPlatform::updated the xpfm file.
TRACE::2020-02-17.16:54:06::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:54:06::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:54:06::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:54:06::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.16:54:06::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.16:54:06::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.16:54:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.16:54:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.16:54:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.16:54:06::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.16:54:06::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.16:54:06::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:15:45::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:45::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:45::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:45::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.17:15:45::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:45::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.17:15:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.17:15:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.17:15:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.17:15:45::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:15:45::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.17:15:45::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:15:59::SCWMssOS::In reload Mss file.
TRACE::2020-02-17.17:15:59::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:59::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:59::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:59::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.17:15:59::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:59::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.17:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.17:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.17:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.17:15:59::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:15:59::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-17.17:15:59::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-02-17.17:15:59::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-02-17.17:15:59::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-17.17:15:59::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:15:59::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:15:59::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:15:59::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-17.17:15:59::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-17.17:15:59::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:15:59::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:59::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:59::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:59::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.17:15:59::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:59::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.17:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.17:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.17:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.17:15:59::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:15:59::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.17:15:59::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:15:59::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:59::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:59::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:59::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.17:15:59::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:59::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.17:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.17:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.17:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.17:15:59::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:15:59::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.17:15:59::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:15:59::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:59::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:59::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:59::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.17:15:59::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:59::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.17:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.17:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.17:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.17:15:59::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:15:59::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.17:15:59::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:15:59::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:59::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:59::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:59::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.17:15:59::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:59::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.17:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.17:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.17:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.17:15:59::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:15:59::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.17:15:59::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:15:59::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:59::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:59::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:59::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.17:15:59::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:15:59::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.17:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.17:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.17:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.17:15:59::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:15:59::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.17:15:59::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:15:59::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:19:49::SCWBDomain::System Command Ran  C:&  cd  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl & make clean
TRACE::2020-02-17.17:19:49::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-02-17.17:19:49::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2020-02-17.17:19:49::SCWBDomain::System Command Ran  C:&  cd  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2020-02-17.17:19:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-02-17.17:19:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-02-17.17:19:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-02-17.17:19:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-02-17.17:19:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-02-17.17:19:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-02-17.17:19:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-02-17.17:19:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-02-17.17:19:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-02-17.17:19:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-02-17.17:19:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-02-17.17:19:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-02-17.17:19:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-02-17.17:19:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-02-17.17:19:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-02-17.17:19:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-02-17.17:19:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s clean 

TRACE::2020-02-17.17:19:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s clean 

TRACE::2020-02-17.17:19:54::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2020-02-17.17:19:54::SCWMssOS::cleaning the bsp 
TRACE::2020-02-17.17:19:54::SCWMssOS::System Command Ran  C: & cd  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2020-02-17.17:19:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-02-17.17:19:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-02-17.17:19:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-02-17.17:19:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-02-17.17:19:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-02-17.17:19:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-02-17.17:19:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2020-02-17.17:19:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-02-17.17:19:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-02-17.17:19:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-02-17.17:19:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-02-17.17:19:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-02-17.17:19:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-02-17.17:19:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-02-17.17:19:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-02-17.17:19:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-02-17.17:19:58::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2020-02-17.17:20:05::SCWPlatform::Started generating the artifacts platform eFPGA_HelloWorld
TRACE::2020-02-17.17:20:05::SCWPlatform::Sanity checking of platform is completed
LOG::2020-02-17.17:20:05::SCWPlatform::Started generating the artifacts for system configuration eFPGA_HelloWorld
LOG::2020-02-17.17:20:05::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-02-17.17:20:05::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-02-17.17:20:05::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-17.17:20:05::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-02-17.17:20:05::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:20:05::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:20:05::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:20:05::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.17:20:05::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:20:05::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.17:20:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.17:20:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.17:20:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.17:20:05::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.17:20:05::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.17:20:05::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.17:20:05::SCWBDomain::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-02-17.17:20:05::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-17.17:20:05::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-17.17:20:05::SCWBDomain::System Command Ran  C:&  cd  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl & make 
TRACE::2020-02-17.17:20:05::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-02-17.17:20:05::SCWBDomain::make[1]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-02-17.17:20:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-17.17:20:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-02-17.17:20:05::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-02-17.17:20:05::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:20:06::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2020-02-17.17:20:06::SCWBDomain::oresightps_dcc_v1_6/src'

TRACE::2020-02-17.17:20:06::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2020-02-17.17:20:06::SCWBDomain::resightps_dcc_v1_6/src'

TRACE::2020-02-17.17:20:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-17.17:20:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-17.17:20:06::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-17.17:20:06::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:20:06::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2020-02-17.17:20:06::SCWBDomain::pu_cortexa9_v2_8/src'

TRACE::2020-02-17.17:20:06::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2020-02-17.17:20:06::SCWBDomain::u_cortexa9_v2_8/src'

TRACE::2020-02-17.17:20:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-17.17:20:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-17.17:20:06::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-17.17:20:06::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:20:06::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2020-02-17.17:20:06::SCWBDomain::drps_v1_0/src'

TRACE::2020-02-17.17:20:07::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2020-02-17.17:20:07::SCWBDomain::rps_v1_0/src'

TRACE::2020-02-17.17:20:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-17.17:20:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.17:20:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.17:20:07::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:20:07::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2020-02-17.17:20:07::SCWBDomain::evcfg_v3_5/src'

TRACE::2020-02-17.17:20:07::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2020-02-17.17:20:07::SCWBDomain::vcfg_v3_5/src'

TRACE::2020-02-17.17:20:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-17.17:20:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-17.17:20:07::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-17.17:20:07::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:20:07::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2020-02-17.17:20:07::SCWBDomain::maps_v2_5/src'

TRACE::2020-02-17.17:20:07::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2020-02-17.17:20:07::SCWBDomain::aps_v2_5/src'

TRACE::2020-02-17.17:20:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-17.17:20:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.17:20:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.17:20:08::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:20:08::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2020-02-17.17:20:08::SCWBDomain::piops_v3_6/src'

TRACE::2020-02-17.17:20:08::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2020-02-17.17:20:08::SCWBDomain::iops_v3_6/src'

TRACE::2020-02-17.17:20:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-17.17:20:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.17:20:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.17:20:08::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:20:08::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/i
TRACE::2020-02-17.17:20:08::SCWBDomain::icps_v3_10/src'

TRACE::2020-02-17.17:20:08::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ii
TRACE::2020-02-17.17:20:08::SCWBDomain::cps_v3_10/src'

TRACE::2020-02-17.17:20:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-17.17:20:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.17:20:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.17:20:08::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:20:08::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2020-02-17.17:20:08::SCWBDomain::spips_v3_6/src'

TRACE::2020-02-17.17:20:09::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2020-02-17.17:20:09::SCWBDomain::pips_v3_6/src'

TRACE::2020-02-17.17:20:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-17.17:20:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.17:20:09::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.17:20:09::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:20:09::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-02-17.17:20:09::SCWBDomain::cugic_v4_1/src'

TRACE::2020-02-17.17:20:09::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-02-17.17:20:09::SCWBDomain::ugic_v4_1/src'

TRACE::2020-02-17.17:20:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-17.17:20:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-02-17.17:20:09::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-02-17.17:20:09::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:20:09::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-02-17.17:20:09::SCWBDomain::cutimer_v2_1/src'

TRACE::2020-02-17.17:20:09::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-02-17.17:20:09::SCWBDomain::utimer_v2_1/src'

TRACE::2020-02-17.17:20:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-17.17:20:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.17:20:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.17:20:10::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:20:10::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-02-17.17:20:10::SCWBDomain::cuwdt_v2_1/src'

TRACE::2020-02-17.17:20:10::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-02-17.17:20:10::SCWBDomain::uwdt_v2_1/src'

TRACE::2020-02-17.17:20:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-17.17:20:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-02-17.17:20:10::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-02-17.17:20:10::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:20:10::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-02-17.17:20:10::SCWBDomain::dps_v3_8/src'

TRACE::2020-02-17.17:20:10::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2020-02-17.17:20:10::SCWBDomain::ps_v3_8/src'

TRACE::2020-02-17.17:20:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-17.17:20:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-17.17:20:10::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-17.17:20:10::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:20:11::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-02-17.17:20:11::SCWBDomain::tandalone_v7_1/src'

TRACE::2020-02-17.17:20:11::SCWBDomain::make[3]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-02-17.17:20:11::SCWBDomain::tandalone_v7_1/src/profile'

TRACE::2020-02-17.17:20:11::SCWBDomain::make[3]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2020-02-17.17:20:11::SCWBDomain::andalone_v7_1/src/profile'

TRACE::2020-02-17.17:20:11::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2020-02-17.17:20:11::SCWBDomain::andalone_v7_1/src'

TRACE::2020-02-17.17:20:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-17.17:20:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.17:20:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.17:20:11::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:20:11::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2020-02-17.17:20:11::SCWBDomain::artps_v3_8/src'

TRACE::2020-02-17.17:20:12::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2020-02-17.17:20:12::SCWBDomain::rtps_v3_8/src'

TRACE::2020-02-17.17:20:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-17.17:20:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-17.17:20:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-17.17:20:12::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:20:12::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2020-02-17.17:20:12::SCWBDomain::sbps_v2_4/src'

TRACE::2020-02-17.17:20:12::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2020-02-17.17:20:12::SCWBDomain::bps_v2_4/src'

TRACE::2020-02-17.17:20:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-17.17:20:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.17:20:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.17:20:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:20:12::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2020-02-17.17:20:12::SCWBDomain::adcps_v2_3/src'

TRACE::2020-02-17.17:20:12::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2020-02-17.17:20:12::SCWBDomain::dcps_v2_3/src'

TRACE::2020-02-17.17:20:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-02-17.17:20:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.17:20:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.17:20:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:20:13::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2020-02-17.17:20:13::SCWBDomain::ilffs_v4_2/src'

TRACE::2020-02-17.17:20:13::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2020-02-17.17:20:13::SCWBDomain::lffs_v4_2/src'

TRACE::2020-02-17.17:20:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-02-17.17:20:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.17:20:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.17:20:13::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:20:13::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2020-02-17.17:20:13::SCWBDomain::ilrsa_v1_5/src'

TRACE::2020-02-17.17:20:13::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2020-02-17.17:20:13::SCWBDomain::lrsa_v1_5/src'

TRACE::2020-02-17.17:20:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-17.17:20:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-17.17:20:13::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-17.17:20:13::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:20:13::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2020-02-17.17:20:13::SCWBDomain::oresightps_dcc_v1_6/src'

TRACE::2020-02-17.17:20:14::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-02-17.17:20:15::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2020-02-17.17:20:15::SCWBDomain::resightps_dcc_v1_6/src'

TRACE::2020-02-17.17:20:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-17.17:20:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-02-17.17:20:15::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-02-17.17:20:15::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:20:15::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2020-02-17.17:20:15::SCWBDomain::pu_cortexa9_v2_8/src'

TRACE::2020-02-17.17:20:15::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-02-17.17:20:15::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2020-02-17.17:20:15::SCWBDomain::u_cortexa9_v2_8/src'

TRACE::2020-02-17.17:20:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-17.17:20:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-17.17:20:15::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-17.17:20:15::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-02-17.17:20:15::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2020-02-17.17:20:15::SCWBDomain::drps_v1_0/src'

TRACE::2020-02-17.17:20:15::SCWBDomain::"Compiling ddrps"

TRACE::2020-02-17.17:20:16::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2020-02-17.17:20:16::SCWBDomain::rps_v1_0/src'

TRACE::2020-02-17.17:20:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-17.17:20:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.17:20:16::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.17:20:16::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-17.17:20:16::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2020-02-17.17:20:16::SCWBDomain::evcfg_v3_5/src'

TRACE::2020-02-17.17:20:16::SCWBDomain::"Compiling devcfg"

TRACE::2020-02-17.17:20:21::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2020-02-17.17:20:21::SCWBDomain::vcfg_v3_5/src'

TRACE::2020-02-17.17:20:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-17.17:20:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-17.17:20:21::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-17.17:20:21::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-02-17.17:20:21::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2020-02-17.17:20:21::SCWBDomain::maps_v2_5/src'

TRACE::2020-02-17.17:20:21::SCWBDomain::"Compiling dmaps"

TRACE::2020-02-17.17:20:25::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2020-02-17.17:20:25::SCWBDomain::aps_v2_5/src'

TRACE::2020-02-17.17:20:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-17.17:20:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.17:20:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.17:20:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-17.17:20:25::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2020-02-17.17:20:25::SCWBDomain::piops_v3_6/src'

TRACE::2020-02-17.17:20:26::SCWBDomain::"Compiling gpiops"

TRACE::2020-02-17.17:20:30::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2020-02-17.17:20:30::SCWBDomain::iops_v3_6/src'

TRACE::2020-02-17.17:20:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-17.17:20:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.17:20:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.17:20:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-17.17:20:31::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/i
TRACE::2020-02-17.17:20:31::SCWBDomain::icps_v3_10/src'

TRACE::2020-02-17.17:20:31::SCWBDomain::"Compiling iicps"

TRACE::2020-02-17.17:20:38::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ii
TRACE::2020-02-17.17:20:38::SCWBDomain::cps_v3_10/src'

TRACE::2020-02-17.17:20:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-17.17:20:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.17:20:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.17:20:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-17.17:20:38::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2020-02-17.17:20:38::SCWBDomain::spips_v3_6/src'

TRACE::2020-02-17.17:20:38::SCWBDomain::"Compiling qspips"

TRACE::2020-02-17.17:20:44::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2020-02-17.17:20:44::SCWBDomain::pips_v3_6/src'

TRACE::2020-02-17.17:20:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-17.17:20:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.17:20:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.17:20:44::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-17.17:20:44::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-02-17.17:20:44::SCWBDomain::cugic_v4_1/src'

TRACE::2020-02-17.17:20:44::SCWBDomain::"Compiling scugic"

TRACE::2020-02-17.17:20:49::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-02-17.17:20:49::SCWBDomain::ugic_v4_1/src'

TRACE::2020-02-17.17:20:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-17.17:20:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-17.17:20:50::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-17.17:20:50::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:20:50::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-02-17.17:20:50::SCWBDomain::cutimer_v2_1/src'

TRACE::2020-02-17.17:20:50::SCWBDomain::"Compiling scutimer"

TRACE::2020-02-17.17:20:53::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-02-17.17:20:53::SCWBDomain::utimer_v2_1/src'

TRACE::2020-02-17.17:20:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-17.17:20:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.17:20:53::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.17:20:53::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-17.17:20:53::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-02-17.17:20:53::SCWBDomain::cuwdt_v2_1/src'

TRACE::2020-02-17.17:20:53::SCWBDomain::"Compiling scuwdt"

TRACE::2020-02-17.17:20:56::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-02-17.17:20:56::SCWBDomain::uwdt_v2_1/src'

TRACE::2020-02-17.17:20:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-17.17:20:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-02-17.17:20:57::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-02-17.17:20:57::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-02-17.17:20:57::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-02-17.17:20:57::SCWBDomain::dps_v3_8/src'

TRACE::2020-02-17.17:20:57::SCWBDomain::"Compiling sdps"

TRACE::2020-02-17.17:21:01::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2020-02-17.17:21:01::SCWBDomain::ps_v3_8/src'

TRACE::2020-02-17.17:21:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-17.17:21:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-17.17:21:01::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-17.17:21:01::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:21:01::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-02-17.17:21:01::SCWBDomain::tandalone_v7_1/src'

TRACE::2020-02-17.17:21:01::SCWBDomain::"Compiling standalone"

TRACE::2020-02-17.17:21:22::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2020-02-17.17:21:22::SCWBDomain::andalone_v7_1/src'

TRACE::2020-02-17.17:21:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-17.17:21:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.17:21:23::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.17:21:23::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-17.17:21:23::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2020-02-17.17:21:23::SCWBDomain::artps_v3_8/src'

TRACE::2020-02-17.17:21:23::SCWBDomain::"Compiling uartps"

TRACE::2020-02-17.17:21:30::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2020-02-17.17:21:30::SCWBDomain::rtps_v3_8/src'

TRACE::2020-02-17.17:21:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-17.17:21:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-17.17:21:30::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-17.17:21:30::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-02-17.17:21:30::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2020-02-17.17:21:30::SCWBDomain::sbps_v2_4/src'

TRACE::2020-02-17.17:21:30::SCWBDomain::"Compiling usbps"

TRACE::2020-02-17.17:21:35::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2020-02-17.17:21:35::SCWBDomain::bps_v2_4/src'

TRACE::2020-02-17.17:21:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-17.17:21:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.17:21:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.17:21:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-17.17:21:35::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2020-02-17.17:21:35::SCWBDomain::adcps_v2_3/src'

TRACE::2020-02-17.17:21:35::SCWBDomain::"Compiling xadcps"

TRACE::2020-02-17.17:21:40::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2020-02-17.17:21:40::SCWBDomain::dcps_v2_3/src'

TRACE::2020-02-17.17:21:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-02-17.17:21:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.17:21:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.17:21:40::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-17.17:21:40::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2020-02-17.17:21:40::SCWBDomain::ilffs_v4_2/src'

TRACE::2020-02-17.17:21:40::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-02-17.17:21:45::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2020-02-17.17:21:45::SCWBDomain::lffs_v4_2/src'

TRACE::2020-02-17.17:21:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-02-17.17:21:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.17:21:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.17:21:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-17.17:21:45::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2020-02-17.17:21:45::SCWBDomain::ilrsa_v1_5/src'

TRACE::2020-02-17.17:21:45::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2020-02-17.17:21:45::SCWBDomain::lrsa_v1_5/src'

TRACE::2020-02-17.17:21:45::SCWBDomain::'Finished building libraries'

TRACE::2020-02-17.17:21:45::SCWBDomain::make[1]: Leaving directory 'C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-02-17.17:21:45::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-17.17:21:45::SCWBDomain::include -I.

TRACE::2020-02-17.17:21:46::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-17.17:21:46::SCWBDomain::9_0/include -I.

TRACE::2020-02-17.17:21:46::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-02-17.17:21:46::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-02-17.17:21:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-02-17.17:21:47::SCWBDomain::0/include -I.

TRACE::2020-02-17.17:21:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-02-17.17:21:47::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-02-17.17:21:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-17.17:21:48::SCWBDomain::9_0/include -I.

TRACE::2020-02-17.17:21:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-02-17.17:21:49::SCWBDomain::0/include -I.

TRACE::2020-02-17.17:21:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-02-17.17:21:49::SCWBDomain::0/include -I.

TRACE::2020-02-17.17:21:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-17.17:21:50::SCWBDomain::9_0/include -I.

TRACE::2020-02-17.17:21:51::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-02-17.17:21:51::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-02-17.17:21:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-17.17:21:52::SCWBDomain::9_0/include -I.

TRACE::2020-02-17.17:21:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-02-17.17:21:52::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-02-17.17:21:53::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2020-02-17.17:21:53::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-02-17.17:21:53::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-02-17.17:21:53::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sectio
TRACE::2020-02-17.17:21:53::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-02-17.17:21:53::SCWSystem::Checking the domain standalone_domain
LOG::2020-02-17.17:21:53::SCWSystem::Not a boot domain 
LOG::2020-02-17.17:21:53::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-02-17.17:21:53::SCWDomain::Generating domain artifcats
TRACE::2020-02-17.17:21:53::SCWMssOS::Generating standalone artifcats
TRACE::2020-02-17.17:21:53::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/export/eFPGA_HelloWorld/sw/eFPGA_HelloWorld/qemu/
TRACE::2020-02-17.17:21:53::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/export/eFPGA_HelloWorld/sw/eFPGA_HelloWorld/standalone_domain/qemu/
TRACE::2020-02-17.17:21:53::SCWMssOS:: Copying the user libraries. 
TRACE::2020-02-17.17:21:53::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:21:53::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:21:53::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:21:53::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.17:21:53::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:21:53::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.17:21:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.17:21:53::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.17:21:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.17:21:53::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:21:53::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.17:21:53::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:21:53::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:21:53::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:21:53::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-17.17:21:53::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-17.17:21:53::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:21:53::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-17.17:21:53::SCWMssOS::Mss edits present, copying mssfile into export location C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:21:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-17.17:21:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-02-17.17:21:53::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-02-17.17:21:53::SCWMssOS::doing bsp build ... 
TRACE::2020-02-17.17:21:53::SCWMssOS::System Command Ran  C: & cd  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-02-17.17:21:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-17.17:21:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-02-17.17:21:54::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-02-17.17:21:54::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:21:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-17.17:21:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-17.17:21:54::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-17.17:21:54::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:21:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-17.17:21:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-17.17:21:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-17.17:21:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:21:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-17.17:21:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.17:21:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.17:21:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:21:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-17.17:21:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-17.17:21:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-17.17:21:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:21:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-17.17:21:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.17:21:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.17:21:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:21:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-17.17:21:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.17:21:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.17:21:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:21:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-17.17:21:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.17:21:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.17:21:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:21:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-17.17:21:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.17:21:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.17:21:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:21:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-17.17:21:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-02-17.17:21:57::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-02-17.17:21:57::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:21:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-17.17:21:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.17:21:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.17:21:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:21:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-17.17:21:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-02-17.17:21:58::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-02-17.17:21:58::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:21:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-17.17:21:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-17.17:21:58::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-17.17:21:58::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:21:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-17.17:21:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.17:21:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.17:21:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:22:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-17.17:22:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-17.17:22:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-17.17:22:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:22:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-17.17:22:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-17.17:22:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-17.17:22:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:22:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-17.17:22:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-17.17:22:00::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-17.17:22:00::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:22:01::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-02-17.17:22:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-17.17:22:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-02-17.17:22:02::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-02-17.17:22:02::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:22:02::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-02-17.17:22:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-17.17:22:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-17.17:22:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-17.17:22:02::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-02-17.17:22:02::SCWMssOS::"Compiling ddrps"

TRACE::2020-02-17.17:22:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-17.17:22:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.17:22:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.17:22:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-17.17:22:03::SCWMssOS::"Compiling devcfg"

TRACE::2020-02-17.17:22:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-17.17:22:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-17.17:22:08::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-17.17:22:08::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-02-17.17:22:08::SCWMssOS::"Compiling dmaps"

TRACE::2020-02-17.17:22:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-17.17:22:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.17:22:13::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.17:22:13::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-17.17:22:13::SCWMssOS::"Compiling gpiops"

TRACE::2020-02-17.17:22:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-17.17:22:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.17:22:19::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.17:22:19::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-17.17:22:20::SCWMssOS::"Compiling iicps"

TRACE::2020-02-17.17:22:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-17.17:22:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.17:22:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.17:22:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-17.17:22:30::SCWMssOS::"Compiling qspips"

TRACE::2020-02-17.17:22:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-17.17:22:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.17:22:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.17:22:39::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-17.17:22:39::SCWMssOS::"Compiling scugic"

TRACE::2020-02-17.17:22:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-17.17:22:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-17.17:22:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-17.17:22:46::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:22:46::SCWMssOS::"Compiling scutimer"

TRACE::2020-02-17.17:22:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-17.17:22:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.17:22:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.17:22:50::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-17.17:22:50::SCWMssOS::"Compiling scuwdt"

TRACE::2020-02-17.17:22:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-17.17:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-02-17.17:22:54::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-02-17.17:22:54::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-02-17.17:22:54::SCWMssOS::"Compiling sdps"

TRACE::2020-02-17.17:22:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-17.17:22:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-17.17:22:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-17.17:22:59::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-02-17.17:22:59::SCWMssOS::"Compiling standalone"

TRACE::2020-02-17.17:23:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-17.17:23:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.17:23:19::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.17:23:19::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-17.17:23:20::SCWMssOS::"Compiling uartps"

TRACE::2020-02-17.17:23:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-17.17:23:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-17.17:23:25::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-17.17:23:25::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-02-17.17:23:25::SCWMssOS::"Compiling usbps"

TRACE::2020-02-17.17:23:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-17.17:23:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-17.17:23:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-17.17:23:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-17.17:23:31::SCWMssOS::"Compiling xadcps"

TRACE::2020-02-17.17:23:35::SCWMssOS::'Finished building libraries'

TRACE::2020-02-17.17:23:35::SCWMssOS::Copying to export directory.
TRACE::2020-02-17.17:23:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-02-17.17:23:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-02-17.17:23:35::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-02-17.17:23:35::SCWSystem::Completed Processing the sysconfig eFPGA_HelloWorld
LOG::2020-02-17.17:23:35::SCWPlatform::Completed generating the artifacts for system configuration eFPGA_HelloWorld
TRACE::2020-02-17.17:23:35::SCWPlatform::Started preparing the platform 
TRACE::2020-02-17.17:23:35::SCWSystem::Writing the bif file for system config eFPGA_HelloWorld
TRACE::2020-02-17.17:23:35::SCWSystem::dir created 
TRACE::2020-02-17.17:23:35::SCWSystem::Writing the bif 
TRACE::2020-02-17.17:23:35::SCWPlatform::Started writing the spfm file 
TRACE::2020-02-17.17:23:35::SCWPlatform::Started writing the xpfm file 
TRACE::2020-02-17.17:23:35::SCWPlatform::Completed generating the platform
TRACE::2020-02-17.17:23:35::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:23:35::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:23:35::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:23:35::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.17:23:35::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:23:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.17:23:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.17:23:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.17:23:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.17:23:35::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.17:23:35::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.17:23:35::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-17.17:23:35::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:23:35::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:23:35::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:23:35::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.17:23:35::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:23:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.17:23:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.17:23:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.17:23:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.17:23:35::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:23:35::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.17:23:35::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:23:35::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_HelloWorld",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_HelloWorld",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_HelloWorld.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_HelloWorld",
	"systems":	[{
			"systemName":	"eFPGA_HelloWorld",
			"systemDesc":	"eFPGA_HelloWorld",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_HelloWorld",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f3d15551a91f99ef350bb96234d10386",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b2fdf242ae912734df38b8bf488d9393",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-02-17.17:23:35::SCWPlatform::updated the xpfm file.
TRACE::2020-02-17.17:23:35::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:23:35::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:23:35::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:23:35::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw
TRACE::2020-02-17.17:23:35::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/hw/eFPGA_HelloWorld.xsa
TRACE::2020-02-17.17:23:35::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-17.17:23:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-02-17.17:23:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-02-17.17:23:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-17.17:23:35::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-17.17:23:35::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-17.17:23:35::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_HelloWorld/eFPGA_HelloWorld/ps7_cortexa9_0/standalone_domain/bsp/system.mss
