{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585622566611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585622566618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 30 22:42:46 2020 " "Processing started: Mon Mar 30 22:42:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585622566618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622566618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off harness -c harness " "Command: quartus_map --read_settings_files=on --write_settings_files=off harness -c harness" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622566618 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622567466 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585622567536 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585622567536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585622580239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622580239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585622580244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622580244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585622580249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622580249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585622580253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622580253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585622580259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622580259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585622580265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622580265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585622580270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622580270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "access.sv 1 1 " "Found 1 design units, including 1 entities, in source file access.sv" { { "Info" "ISGN_ENTITY_NAME" "1 access " "Found entity 1: access" {  } { { "access.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/access.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585622580275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622580275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "harness.sv 1 1 " "Found 1 design units, including 1 entities, in source file harness.sv" { { "Info" "ISGN_ENTITY_NAME" "1 harness " "Found entity 1: harness" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585622580281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622580281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "harness " "Elaborating entity \"harness\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585622580321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:DUT " "Elaborating entity \"cpu\" for hierarchy \"cpu:DUT\"" {  } { { "harness.sv" "DUT" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585622580325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:DUT\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"cpu:DUT\|datapath:dp\"" {  } { { "cpu.sv" "dp" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/cpu.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585622580328 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_pc_ac datapath.sv(42) " "Verilog HDL or VHDL warning at datapath.sv(42): object \"r_pc_ac\" assigned a value but never read" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585622580329 "|harness|cpu:DUT|datapath:dp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_alu_n datapath.sv(43) " "Verilog HDL or VHDL warning at datapath.sv(43): object \"r_alu_n\" assigned a value but never read" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585622580330 "|harness|cpu:DUT|datapath:dp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_alu_z datapath.sv(43) " "Verilog HDL or VHDL warning at datapath.sv(43): object \"r_alu_z\" assigned a value but never read" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585622580330 "|harness|cpu:DUT|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_pc_dc datapath.sv(55) " "Verilog HDL Always Construct warning at datapath.sv(55): inferring latch(es) for variable \"r_pc_dc\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1585622580331 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datapath.sv(138) " "Verilog HDL Case Statement information at datapath.sv(138): all case item expressions in this case statement are onehot" {  } { { "datapath.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 138 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1585622580333 "|harness|cpu:DUT|datapath:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:DUT\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"cpu:DUT\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/datapath.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585622580414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control cpu:DUT\|control:cp " "Elaborating entity \"control\" for hierarchy \"cpu:DUT\|control:cp\"" {  } { { "cpu.sv" "cp" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/cpu.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585622580472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch cpu:DUT\|control:cp\|fetch:f " "Elaborating entity \"fetch\" for hierarchy \"cpu:DUT\|control:cp\|fetch:f\"" {  } { { "control.sv" "f" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/control.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585622580498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode cpu:DUT\|control:cp\|decode:dc " "Elaborating entity \"decode\" for hierarchy \"cpu:DUT\|control:cp\|decode:dc\"" {  } { { "control.sv" "dc" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/control.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585622580517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute cpu:DUT\|control:cp\|execute:ex " "Elaborating entity \"execute\" for hierarchy \"cpu:DUT\|control:cp\|execute:ex\"" {  } { { "control.sv" "ex" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/control.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585622580541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "access cpu:DUT\|control:cp\|access:ac " "Elaborating entity \"access\" for hierarchy \"cpu:DUT\|control:cp\|access:ac\"" {  } { { "control.sv" "ac" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/control.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585622580568 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_pc_addr\[0\] GND " "Pin \"o_pc_addr\[0\]\" is stuck at GND" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585622581635 "|harness|o_pc_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_pc_rd VCC " "Pin \"o_pc_rd\" is stuck at VCC" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585622581635 "|harness|o_pc_rd"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1585622581635 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1585622581742 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1585622582763 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585622582763 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "83 " "Design contains 83 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[0\] " "Pin \"o_pc_addr\[0\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[1\] " "Pin \"o_pc_addr\[1\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[2\] " "Pin \"o_pc_addr\[2\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[3\] " "Pin \"o_pc_addr\[3\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[4\] " "Pin \"o_pc_addr\[4\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[5\] " "Pin \"o_pc_addr\[5\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[6\] " "Pin \"o_pc_addr\[6\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[7\] " "Pin \"o_pc_addr\[7\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[8\] " "Pin \"o_pc_addr\[8\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[9\] " "Pin \"o_pc_addr\[9\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[10\] " "Pin \"o_pc_addr\[10\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[11\] " "Pin \"o_pc_addr\[11\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[12\] " "Pin \"o_pc_addr\[12\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[13\] " "Pin \"o_pc_addr\[13\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[14\] " "Pin \"o_pc_addr\[14\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_addr\[15\] " "Pin \"o_pc_addr\[15\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_pc_rd " "Pin \"o_pc_rd\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[0\] " "Pin \"o_ldst_addr\[0\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[1\] " "Pin \"o_ldst_addr\[1\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[2\] " "Pin \"o_ldst_addr\[2\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[3\] " "Pin \"o_ldst_addr\[3\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[4\] " "Pin \"o_ldst_addr\[4\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[5\] " "Pin \"o_ldst_addr\[5\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[6\] " "Pin \"o_ldst_addr\[6\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[7\] " "Pin \"o_ldst_addr\[7\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[8\] " "Pin \"o_ldst_addr\[8\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[9\] " "Pin \"o_ldst_addr\[9\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[10\] " "Pin \"o_ldst_addr\[10\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[11\] " "Pin \"o_ldst_addr\[11\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[12\] " "Pin \"o_ldst_addr\[12\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[13\] " "Pin \"o_ldst_addr\[13\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[14\] " "Pin \"o_ldst_addr\[14\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_addr\[15\] " "Pin \"o_ldst_addr\[15\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_rd " "Pin \"o_ldst_rd\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wr " "Pin \"o_ldst_wr\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 12 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[0\] " "Pin \"o_ldst_wrdata\[0\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[1\] " "Pin \"o_ldst_wrdata\[1\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[2\] " "Pin \"o_ldst_wrdata\[2\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[3\] " "Pin \"o_ldst_wrdata\[3\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[4\] " "Pin \"o_ldst_wrdata\[4\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[5\] " "Pin \"o_ldst_wrdata\[5\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[6\] " "Pin \"o_ldst_wrdata\[6\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[7\] " "Pin \"o_ldst_wrdata\[7\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[8\] " "Pin \"o_ldst_wrdata\[8\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[9\] " "Pin \"o_ldst_wrdata\[9\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[10\] " "Pin \"o_ldst_wrdata\[10\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[11\] " "Pin \"o_ldst_wrdata\[11\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[12\] " "Pin \"o_ldst_wrdata\[12\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[13\] " "Pin \"o_ldst_wrdata\[13\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[14\] " "Pin \"o_ldst_wrdata\[14\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "o_ldst_wrdata\[15\] " "Pin \"o_ldst_wrdata\[15\]\" is virtual output pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 26 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[10\] " "Pin \"i_pc_rddata\[10\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[9\] " "Pin \"i_pc_rddata\[9\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[3\] " "Pin \"i_pc_rddata\[3\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[0\] " "Pin \"i_pc_rddata\[0\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[4\] " "Pin \"i_pc_rddata\[4\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[2\] " "Pin \"i_pc_rddata\[2\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[1\] " "Pin \"i_pc_rddata\[1\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[7\] " "Pin \"i_pc_rddata\[7\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[6\] " "Pin \"i_pc_rddata\[6\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[0\] " "Pin \"i_ldst_rddata\[0\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[8\] " "Pin \"i_pc_rddata\[8\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[1\] " "Pin \"i_ldst_rddata\[1\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[2\] " "Pin \"i_ldst_rddata\[2\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[3\] " "Pin \"i_ldst_rddata\[3\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[4\] " "Pin \"i_ldst_rddata\[4\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[5\] " "Pin \"i_ldst_rddata\[5\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[6\] " "Pin \"i_ldst_rddata\[6\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[7\] " "Pin \"i_ldst_rddata\[7\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[8\] " "Pin \"i_ldst_rddata\[8\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[9\] " "Pin \"i_ldst_rddata\[9\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[10\] " "Pin \"i_ldst_rddata\[10\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[11\] " "Pin \"i_ldst_rddata\[11\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[12\] " "Pin \"i_ldst_rddata\[12\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[13\] " "Pin \"i_ldst_rddata\[13\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[14\] " "Pin \"i_ldst_rddata\[14\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_ldst_rddata\[15\] " "Pin \"i_ldst_rddata\[15\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 13 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[5\] " "Pin \"i_pc_rddata\[5\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[11\] " "Pin \"i_pc_rddata\[11\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[12\] " "Pin \"i_pc_rddata\[12\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[13\] " "Pin \"i_pc_rddata\[13\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[14\] " "Pin \"i_pc_rddata\[14\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "i_pc_rddata\[15\] " "Pin \"i_pc_rddata\[15\]\" is virtual input pin" {  } { { "harness.sv" "" { Text "C:/Users/lice/Documents/ECE342/lab7s/lab7777/lab7/harness.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1585622583034 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1585622583034 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "81 " "Ignored 81 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[1\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[1\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[2\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[2\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[3\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[3\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[4\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[4\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[5\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[5\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[6\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[6\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[7\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[7\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[8\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[8\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[9\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[9\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[10\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[10\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[11\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[11\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[12\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[12\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[13\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[13\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[14\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[14\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_pc_addr\[15\]~reg0 " "Ignored Virtual Pin assignment to node \"o_pc_addr\[15\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[0\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[0\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[1\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[1\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[2\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[2\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[3\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[3\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[4\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[4\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[5\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[5\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[6\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[6\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[7\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[7\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[8\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[8\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[9\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[9\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[10\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[10\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[11\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[11\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[12\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[12\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[13\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[13\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[14\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[14\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_addr\[15\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_addr\[15\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_rd~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_rd~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wr~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wr~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[0\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[0\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[1\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[1\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[2\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[2\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[3\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[3\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[4\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[4\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[5\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[5\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[6\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[6\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[7\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[7\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[8\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[8\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[9\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[9\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[10\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[10\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[11\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[11\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[12\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[12\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[13\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[13\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[14\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[14\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "o_ldst_wrdata\[15\]~reg0 " "Ignored Virtual Pin assignment to node \"o_ldst_wrdata\[15\]~reg0\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[10\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[10\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[9\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[9\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[3\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[3\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[0\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[0\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[4\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[4\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[2\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[2\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[1\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[1\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[7\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[7\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[6\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[6\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[0\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[0\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[8\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[8\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[1\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[1\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[2\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[2\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[3\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[3\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[4\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[4\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[5\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[5\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[6\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[6\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[7\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[7\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[8\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[8\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[9\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[9\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[10\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[10\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[11\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[11\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[12\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[12\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[13\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[13\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[14\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[14\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_ldst_rddata_r\[15\] " "Ignored Virtual Pin assignment to node \"i_ldst_rddata_r\[15\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[5\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[5\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[11\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[11\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[12\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[12\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[13\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[13\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[14\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[14\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "i_pc_rddata_r\[15\] " "Ignored Virtual Pin assignment to node \"i_pc_rddata_r\[15\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585622583038 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1585622583038 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "442 " "Implemented 442 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1585622583084 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1585622583084 ""} { "Info" "ICUT_CUT_TM_LCELLS" "440 " "Implemented 440 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1585622583084 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1585622583084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585622583133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 30 22:43:03 2020 " "Processing ended: Mon Mar 30 22:43:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585622583133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585622583133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585622583133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585622583133 ""}
