# Yosys synthesis script for comb_ckt

# Print all commands to log before executing them.
echo on

# Read hdl files
read -verific
read -vhdl ../../../benchmarks/vhdl/comb-ckt/comb_ckt.vhd 

# Performe synthesis
synth -flatten -top comb_ckt

# Perform LUT mapping
abc -lut 6

# Write synthesized verilog
write_verilog -noattr -nohex comb_ckt_output_verilog.v

# Print statistics
stat
