INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bobby  Haus/project_1/project_1.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bobby  Haus/project_1/project_1.srcs/sources_1/new/compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bobby  Haus/project_1/project_1.srcs/sources_1/new/down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bobby  Haus/project_1/project_1.srcs/sources_1/new/factorial_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bobby  Haus/project_1/project_1.srcs/sources_1/new/factorial_cu_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial_cu_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bobby  Haus/project_1/project_1.srcs/sources_1/new/factorial_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bobby  Haus/project_1/project_1.srcs/sources_1/new/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bobby  Haus/project_1/project_1.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bobby  Haus/project_1/project_1.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bobby  Haus/project_1/project_1.srcs/sim_1/new/cu_dp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu_dp_tb
