#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue May 30 01:14:35 2023
# Process ID: 6752
# Current directory: C:/Users/andy1/fpgaProjects/eeprom_reader/eeprom_reader.runs/synth_1
# Command line: vivado.exe -log top_design_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_design_wrapper.tcl
# Log file: C:/Users/andy1/fpgaProjects/eeprom_reader/eeprom_reader.runs/synth_1/top_design_wrapper.vds
# Journal file: C:/Users/andy1/fpgaProjects/eeprom_reader/eeprom_reader.runs/synth_1\vivado.jou
# Running On: DESKTOP-695FRHT, OS: Windows, CPU Frequency: 1992 MHz, CPU Physical cores: 4, Host memory: 16867 MB
#-----------------------------------------------------------
source top_design_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 382.324 ; gain = 44.168
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'SYS_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'SYS_CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Command: read_checkpoint -auto_incremental -incremental C:/Users/andy1/fpgaProjects/eeprom_reader/eeprom_reader.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/andy1/fpgaProjects/eeprom_reader/eeprom_reader.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_design_wrapper -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8064
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1208.160 ; gain = 408.199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_design_wrapper' [c:/Users/andy1/fpgaProjects/eeprom_reader/eeprom_reader.gen/sources_1/bd/top_design/hdl/top_design_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'top_design' [c:/Users/andy1/fpgaProjects/eeprom_reader/eeprom_reader.gen/sources_1/bd/top_design/synth/top_design.v:12]
INFO: [Synth 8-6157] synthesizing module 'top_design_top_0_0' [c:/Users/andy1/fpgaProjects/eeprom_reader/eeprom_reader.gen/sources_1/bd/top_design/ip/top_design_top_0_0/synth/top_design_top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/andy1/fpgaProjects/eeprom_reader/eeprom_reader.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/andy1/fpgaProjects/eeprom_reader/eeprom_reader.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_design_top_0_0' (0#1) [c:/Users/andy1/fpgaProjects/eeprom_reader/eeprom_reader.gen/sources_1/bd/top_design/ip/top_design_top_0_0/synth/top_design_top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_design_xlconstant_0_2' [c:/Users/andy1/fpgaProjects/eeprom_reader/eeprom_reader.gen/sources_1/bd/top_design/ip/top_design_xlconstant_0_2/synth/top_design_xlconstant_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Users/andy1/fpgaProjects/eeprom_reader/eeprom_reader.gen/sources_1/bd/top_design/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [c:/Users/andy1/fpgaProjects/eeprom_reader/eeprom_reader.gen/sources_1/bd/top_design/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_design_xlconstant_0_2' (0#1) [c:/Users/andy1/fpgaProjects/eeprom_reader/eeprom_reader.gen/sources_1/bd/top_design/ip/top_design_xlconstant_0_2/synth/top_design_xlconstant_0_2.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_design' (0#1) [c:/Users/andy1/fpgaProjects/eeprom_reader/eeprom_reader.gen/sources_1/bd/top_design/synth/top_design.v:12]
INFO: [Synth 8-6155] done synthesizing module 'top_design_wrapper' (0#1) [c:/Users/andy1/fpgaProjects/eeprom_reader/eeprom_reader.gen/sources_1/bd/top_design/hdl/top_design_wrapper.v:12]
WARNING: [Synth 8-3848] Net LED0_R in module/entity top does not have driver. [C:/Users/andy1/fpgaProjects/eeprom_reader/eeprom_reader.srcs/sources_1/new/top.v:11]
WARNING: [Synth 8-3848] Net DATA_OUT in module/entity top does not have driver. [C:/Users/andy1/fpgaProjects/eeprom_reader/eeprom_reader.srcs/sources_1/new/top.v:14]
WARNING: [Synth 8-7129] Port LED0_R in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_OUT[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_OUT[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_OUT[5] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_OUT[4] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_OUT[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_OUT[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_OUT[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_OUT[0] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SDA in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1298.562 ; gain = 498.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1298.562 ; gain = 498.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1298.562 ; gain = 498.602
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1298.562 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/andy1/fpgaProjects/eeprom_reader/eeprom_reader.srcs/constrs_1/new/primary.xdc]
Finished Parsing XDC File [C:/Users/andy1/fpgaProjects/eeprom_reader/eeprom_reader.srcs/constrs_1/new/primary.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/andy1/fpgaProjects/eeprom_reader/eeprom_reader.srcs/constrs_1/new/primary.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/andy1/fpgaProjects/eeprom_reader/eeprom_reader.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/andy1/fpgaProjects/eeprom_reader/eeprom_reader.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1321.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1321.250 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1321.250 ; gain = 521.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1321.250 ; gain = 521.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for top_design_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_design_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_design_i/top. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1321.250 ; gain = 521.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1321.250 ; gain = 521.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port LED0_R in module top_design_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_OUT[7] in module top_design_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_OUT[6] in module top_design_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_OUT[5] in module top_design_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_OUT[4] in module top_design_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_OUT[3] in module top_design_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_OUT[2] in module top_design_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_OUT[1] in module top_design_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_OUT[0] in module top_design_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SDA in module top_design_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module top_design_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module top_design_top_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module top_design_top_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1321.250 ; gain = 521.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1321.250 ; gain = 521.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1321.250 ; gain = 521.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1321.250 ; gain = 521.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1321.250 ; gain = 521.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1321.250 ; gain = 521.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1321.250 ; gain = 521.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1321.250 ; gain = 521.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1321.250 ; gain = 521.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1321.250 ; gain = 521.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |IBUF |     7|
|3     |OBUF |    18|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1321.250 ; gain = 521.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 1321.250 ; gain = 498.602
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1321.250 ; gain = 521.289
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1331.633 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1336.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6ae4a987
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1336.008 ; gain = 912.590
INFO: [Common 17-1381] The checkpoint 'C:/Users/andy1/fpgaProjects/eeprom_reader/eeprom_reader.runs/synth_1/top_design_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_design_wrapper_utilization_synth.rpt -pb top_design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 30 01:15:38 2023...
