// Seed: 681358654
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  input id_1;
  logic id_3;
  tri0  id_4;
  logic id_5 = id_3 > 1;
  assign id_4[1] = 1;
endmodule
