<def f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='268' ll='270' type='unsigned int llvm::GCNSubtarget::getMaxPrivateElementSize(bool ForBufferRSrc = false) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp' l='1307' u='c' c='_ZNK4llvm16AMDGPUAsmPrinter16getAmdKernelCodeER17amd_kernel_code_tRKNS_13SIProgramInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='357' u='c' c='_ZNK4llvm10GCNTTIImpl26getLoadStoreVecRegBitWidthEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='371' u='c' c='_ZNK4llvm10GCNTTIImpl26isLegalToVectorizeMemChainEjNS_5AlignEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1363' u='c' c='_ZNK4llvm16SITargetLowering16canMergeStoresToEjNS_3EVTERKNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8005' u='c' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8520' u='c' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6644' u='c' c='_ZNK4llvm11SIInstrInfo21getScratchRsrcWords23Ev'/>
