# //  Questa Sim-64
# //  Version 2023.2_2 linux_x86_64 Jun  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do tb_TaskControl.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 14:18:03 on Oct 31,2023
# vcom -reportprogress 300 ../src/TaskControl.vhd ../src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 14:18:03 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 14:18:03 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 14:18:03 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_TaskControl 
# Start time: 14:18:03 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_taskcontrol(behavior)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# 0 ns
# 840 ns
do tb_TaskControl.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 14:20:16 on Oct 31,2023
# vcom -reportprogress 300 ../src/TaskControl.vhd ../src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 14:20:16 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 14:20:16 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 14:20:16 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:20:16 on Oct 31,2023, Elapsed time: 0:02:13
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_TaskControl 
# Start time: 14:20:16 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_taskcontrol(behavior)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# 0 ns
# 840 ns
do tb_TaskControl.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 14:23:02 on Oct 31,2023
# vcom -reportprogress 300 ../src/TaskControl.vhd ../src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 14:23:02 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 14:23:02 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 14:23:02 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:23:02 on Oct 31,2023, Elapsed time: 0:02:46
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_TaskControl 
# Start time: 14:23:02 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_taskcontrol(behavior)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# 0 ns
# 840 ns
do tb_TaskControl.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 14:37:57 on Oct 31,2023
# vcom -reportprogress 300 ../src/TaskControl.vhd ../src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 14:37:57 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 14:37:57 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 14:37:57 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:37:57 on Oct 31,2023, Elapsed time: 0:14:55
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_TaskControl 
# Start time: 14:37:57 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_taskcontrol(behavior)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# 0 ns
# 840 ns
do tb_TaskControl.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 14:39:27 on Oct 31,2023
# vcom -reportprogress 300 ../src/TaskControl.vhd ../src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# ** Error (suppressible): ../src/tb_TaskControl.vhd(22): (vcom-1272) Length of expected is 32; length of actual is 36.
# ** Note: ../src/tb_TaskControl.vhd(162): VHDL Compiler exiting
# End time: 14:39:27 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /usr/local/mentor/questasim/linux_x86_64/vcom failed.
# Error in macro ./tb_TaskControl.do line 5
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom ../src/*.vhd"
do tb_TaskControl.do
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 14:40:32 on Oct 31,2023
# vcom -reportprogress 300 ../src/TaskControl.vhd ../src/tb_TaskControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TaskControl
# -- Compiling architecture mixed of TaskControl
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_TaskControl
# -- Compiling architecture behavior of tb_TaskControl
# End time: 14:40:32 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 14:40:32 on Oct 31,2023
# vcom -reportprogress 300 ../../RippleAdder/src/andg2.vhd ../../RippleAdder/src/full_adder.vhd ../../RippleAdder/src/org2.vhd ../../RippleAdder/src/ripple_adder.vhd ../../RippleAdder/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity ripple_adder
# -- Compiling architecture structural of ripple_adder
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 14:40:32 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:40:32 on Oct 31,2023, Elapsed time: 0:02:35
# Errors: 1, Warnings: 1
# vsim -voptargs="+acc" work.tb_TaskControl 
# Start time: 14:40:32 on Oct 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_taskcontrol(behavior)#1
# Loading work.taskcontrol(mixed)#1
# Loading work.ripple_adder(structural)#1
# Loading work.full_adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# 0 ns
# 840 ns
# End time: 14:41:00 on Oct 31,2023, Elapsed time: 0:00:28
# Errors: 0, Warnings: 1
