# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd" \
"../../../../KittCarPWM.srcs/sources_1/new/PWM_module.vhd" \
"../../../../KittCarPWM.srcs/sim_1/imports/new/tb_KittCar.vhd" \

# Do not sort compile order
nosort
