// Seed: 106696466
module module_0 (
    input logic id_2,
    inout logic id_3,
    output id_4,
    output id_5,
    output reg id_6,
    output id_7,
    output id_8,
    input logic id_9,
    input logic id_10,
    input id_11,
    input id_12,
    input id_13,
    output id_14,
    output id_15
);
  logic id_16;
  if (1) type_38(id_15, id_15, id_15, id_4);
  else
    type_0 id_17 (
        .id_0(),
        .id_1(id_3),
        .id_2(id_4)
    );
  logic id_18, id_19;
  type_40(
      .id_0(id_5), .id_1(1), .id_2(id_6)
  ); type_41(
      1
  );
  logic id_20;
  initial id_6 <= 1 + 1;
  logic id_21;
  assign id_7 = id_12;
  assign id_7 = 1;
  logic id_22, id_23, id_24;
  logic id_25, id_26;
  logic id_27;
  type_47(
      id_10, id_4
  );
  logic id_28;
  real  id_29 = id_8;
  logic id_30;
  logic id_31;
  always id_22 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output id_23;
  output id_22;
  input id_21;
  output id_20;
  input id_19;
  input id_18;
  input id_17;
  output id_16;
  output id_15;
  output id_14;
  input id_13;
  input id_12;
  output id_11;
  output id_10;
  output id_9;
  output id_8;
  input id_7;
  output id_6;
  output id_5;
  output id_4;
  output id_3;
  input id_2;
  output id_1;
  assign id_14 = 1;
endmodule
