#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Thu Feb 27 20:55:43 2020
# Process ID: 8684
# Current directory: C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.runs/design_IP_kmeans_0_0_synth_1
# Command line: vivado.exe -log design_IP_kmeans_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_IP_kmeans_0_0.tcl
# Log file: C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.runs/design_IP_kmeans_0_0_synth_1/design_IP_kmeans_0_0.vds
# Journal file: C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.runs/design_IP_kmeans_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_IP_kmeans_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 353.242 ; gain = 62.586
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:multiply_block:1.0'. The one found in IP location 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS/xilinx_com_hls_multiply_block_1_0' will take precedence over the same IP in location c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS/Block_Matrix_HLS/block_matrix/solution2/impl/ip
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 378.082 ; gain = 24.840
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.cache/ip 
Command: synth_design -top design_IP_kmeans_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19704 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 833.555 ; gain = 178.180
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_IP_kmeans_0_0' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ip/design_IP_kmeans_0_0/synth/design_IP_kmeans_0_0.vhd:151]
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INPUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INPUT_R_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'kmeans' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:12' bound to instance 'U0' of component 'kmeans' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ip/design_IP_kmeans_0_0/synth/design_IP_kmeans_0_0.vhd:405]
INFO: [Synth 8-638] synthesizing module 'kmeans' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:152]
	Parameter C_M_AXI_INPUT_R_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INPUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INPUT_R_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:346]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:349]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:358]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:361]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:366]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:368]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:373]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:375]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:380]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:382]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:388]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:397]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:449]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:451]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:461]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:507]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:514]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:525]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:531]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:535]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:539]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:543]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:546]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:551]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:557]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:565]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:571]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:574]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:580]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:595]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:597]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:600]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:615]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:620]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:623]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:640]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:648]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:688]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:690]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:695]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:697]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:700]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:702]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:704]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_CONTROL_BUS_s_axi' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_CONTROL_BUS_s_axi.vhd:9' bound to instance 'kmeans_CONTROL_BUS_s_axi_U' of component 'kmeans_CONTROL_BUS_s_axi' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:1182]
INFO: [Synth 8-638] synthesizing module 'kmeans_CONTROL_BUS_s_axi' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_CONTROL_BUS_s_axi.vhd:83]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kmeans_CONTROL_BUS_s_axi' (1#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_CONTROL_BUS_s_axi.vhd:83]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_INPUT_r_m_axi' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:9' bound to instance 'kmeans_INPUT_r_m_axi_U' of component 'kmeans_INPUT_r_m_axi' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:1218]
INFO: [Synth 8-638] synthesizing module 'kmeans_INPUT_r_m_axi' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:140]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'kmeans_INPUT_r_m_axi_throttl' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:953' bound to instance 'wreq_throttl' of component 'kmeans_INPUT_r_m_axi_throttl' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:307]
INFO: [Synth 8-638] synthesizing module 'kmeans_INPUT_r_m_axi_throttl' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:1010]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'kmeans_INPUT_r_m_axi_throttl' (2#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:1010]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_INPUT_r_m_axi_write' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:2141' bound to instance 'bus_write' of component 'kmeans_INPUT_r_m_axi_write' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:346]
INFO: [Synth 8-638] synthesizing module 'kmeans_INPUT_r_m_axi_write' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:2229]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_INPUT_r_m_axi_reg_slice' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:470' bound to instance 'rs_wreq' of component 'kmeans_INPUT_r_m_axi_reg_slice' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:2365]
INFO: [Synth 8-638] synthesizing module 'kmeans_INPUT_r_m_axi_reg_slice' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:487]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kmeans_INPUT_r_m_axi_reg_slice' (3#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_INPUT_r_m_axi_fifo' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:594' bound to instance 'fifo_wreq' of component 'kmeans_INPUT_r_m_axi_fifo' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:2378]
INFO: [Synth 8-638] synthesizing module 'kmeans_INPUT_r_m_axi_fifo' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'kmeans_INPUT_r_m_axi_fifo' (4#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:611]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_INPUT_r_m_axi_buffer' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:721' bound to instance 'buff_wdata' of component 'kmeans_INPUT_r_m_axi_buffer' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:2777]
INFO: [Synth 8-638] synthesizing module 'kmeans_INPUT_r_m_axi_buffer' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:743]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kmeans_INPUT_r_m_axi_buffer' (5#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:743]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_INPUT_r_m_axi_fifo' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:594' bound to instance 'fifo_burst' of component 'kmeans_INPUT_r_m_axi_fifo' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:2809]
INFO: [Synth 8-638] synthesizing module 'kmeans_INPUT_r_m_axi_fifo__parameterized1' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'kmeans_INPUT_r_m_axi_fifo__parameterized1' (5#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_INPUT_r_m_axi_fifo' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:594' bound to instance 'fifo_resp' of component 'kmeans_INPUT_r_m_axi_fifo' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:3241]
INFO: [Synth 8-638] synthesizing module 'kmeans_INPUT_r_m_axi_fifo__parameterized3' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'kmeans_INPUT_r_m_axi_fifo__parameterized3' (5#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_INPUT_r_m_axi_fifo' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:594' bound to instance 'fifo_resp_to_user' of component 'kmeans_INPUT_r_m_axi_fifo' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:3257]
INFO: [Synth 8-638] synthesizing module 'kmeans_INPUT_r_m_axi_fifo__parameterized5' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'kmeans_INPUT_r_m_axi_fifo__parameterized5' (5#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:611]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:2590]
INFO: [Synth 8-256] done synthesizing module 'kmeans_INPUT_r_m_axi_write' (6#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:2229]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_INPUT_r_m_axi_read' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:1198' bound to instance 'bus_read' of component 'kmeans_INPUT_r_m_axi_read' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:410]
INFO: [Synth 8-638] synthesizing module 'kmeans_INPUT_r_m_axi_read' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:1276]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_INPUT_r_m_axi_reg_slice' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:470' bound to instance 'rs_rreq' of component 'kmeans_INPUT_r_m_axi_reg_slice' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:1409]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_INPUT_r_m_axi_fifo' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:594' bound to instance 'fifo_rreq' of component 'kmeans_INPUT_r_m_axi_fifo' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:1422]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_INPUT_r_m_axi_buffer' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:721' bound to instance 'fifo_rdata' of component 'kmeans_INPUT_r_m_axi_buffer' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:1799]
INFO: [Synth 8-638] synthesizing module 'kmeans_INPUT_r_m_axi_buffer__parameterized1' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:743]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kmeans_INPUT_r_m_axi_buffer__parameterized1' (6#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:743]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_INPUT_r_m_axi_reg_slice' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:470' bound to instance 'rs_rdata' of component 'kmeans_INPUT_r_m_axi_reg_slice' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:1817]
INFO: [Synth 8-638] synthesizing module 'kmeans_INPUT_r_m_axi_reg_slice__parameterized2' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:487]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kmeans_INPUT_r_m_axi_reg_slice__parameterized2' (6#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_INPUT_r_m_axi_fifo' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:594' bound to instance 'fifo_rctl' of component 'kmeans_INPUT_r_m_axi_fifo' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:1830]
WARNING: [Synth 8-6014] Unused sequential element invalid_len_event_1_reg was removed.  [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:1576]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:1630]
WARNING: [Synth 8-6014] Unused sequential element invalid_len_event_2_reg was removed.  [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:1644]
INFO: [Synth 8-256] done synthesizing module 'kmeans_INPUT_r_m_axi_read' (7#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:1276]
INFO: [Synth 8-256] done synthesizing module 'kmeans_INPUT_r_m_axi' (8#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:140]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_OUTPUT_r_m_axi' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:9' bound to instance 'kmeans_OUTPUT_r_m_axi_U' of component 'kmeans_OUTPUT_r_m_axi' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:1334]
INFO: [Synth 8-638] synthesizing module 'kmeans_OUTPUT_r_m_axi' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:140]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'kmeans_OUTPUT_r_m_axi_throttl' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:953' bound to instance 'wreq_throttl' of component 'kmeans_OUTPUT_r_m_axi_throttl' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:307]
INFO: [Synth 8-638] synthesizing module 'kmeans_OUTPUT_r_m_axi_throttl' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:1010]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'kmeans_OUTPUT_r_m_axi_throttl' (9#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:1010]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_OUTPUT_r_m_axi_write' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:2141' bound to instance 'bus_write' of component 'kmeans_OUTPUT_r_m_axi_write' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:346]
INFO: [Synth 8-638] synthesizing module 'kmeans_OUTPUT_r_m_axi_write' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:2229]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_OUTPUT_r_m_axi_reg_slice' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:470' bound to instance 'rs_wreq' of component 'kmeans_OUTPUT_r_m_axi_reg_slice' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:2365]
INFO: [Synth 8-638] synthesizing module 'kmeans_OUTPUT_r_m_axi_reg_slice' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:487]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kmeans_OUTPUT_r_m_axi_reg_slice' (10#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_OUTPUT_r_m_axi_fifo' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:594' bound to instance 'fifo_wreq' of component 'kmeans_OUTPUT_r_m_axi_fifo' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:2378]
INFO: [Synth 8-638] synthesizing module 'kmeans_OUTPUT_r_m_axi_fifo' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'kmeans_OUTPUT_r_m_axi_fifo' (11#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:611]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_OUTPUT_r_m_axi_buffer' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:721' bound to instance 'buff_wdata' of component 'kmeans_OUTPUT_r_m_axi_buffer' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:2777]
INFO: [Synth 8-638] synthesizing module 'kmeans_OUTPUT_r_m_axi_buffer' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:743]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kmeans_OUTPUT_r_m_axi_buffer' (12#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:743]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_OUTPUT_r_m_axi_fifo' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:594' bound to instance 'fifo_burst' of component 'kmeans_OUTPUT_r_m_axi_fifo' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:2809]
INFO: [Synth 8-638] synthesizing module 'kmeans_OUTPUT_r_m_axi_fifo__parameterized1' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'kmeans_OUTPUT_r_m_axi_fifo__parameterized1' (12#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_OUTPUT_r_m_axi_fifo' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:594' bound to instance 'fifo_resp' of component 'kmeans_OUTPUT_r_m_axi_fifo' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:3241]
INFO: [Synth 8-638] synthesizing module 'kmeans_OUTPUT_r_m_axi_fifo__parameterized3' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'kmeans_OUTPUT_r_m_axi_fifo__parameterized3' (12#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_OUTPUT_r_m_axi_fifo' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:594' bound to instance 'fifo_resp_to_user' of component 'kmeans_OUTPUT_r_m_axi_fifo' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:3257]
INFO: [Synth 8-638] synthesizing module 'kmeans_OUTPUT_r_m_axi_fifo__parameterized5' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'kmeans_OUTPUT_r_m_axi_fifo__parameterized5' (12#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:611]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:2590]
INFO: [Synth 8-256] done synthesizing module 'kmeans_OUTPUT_r_m_axi_write' (13#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:2229]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_OUTPUT_r_m_axi_read' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:1198' bound to instance 'bus_read' of component 'kmeans_OUTPUT_r_m_axi_read' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:410]
INFO: [Synth 8-638] synthesizing module 'kmeans_OUTPUT_r_m_axi_read' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:1276]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_OUTPUT_r_m_axi_reg_slice' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:470' bound to instance 'rs_rreq' of component 'kmeans_OUTPUT_r_m_axi_reg_slice' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:1409]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_OUTPUT_r_m_axi_fifo' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:594' bound to instance 'fifo_rreq' of component 'kmeans_OUTPUT_r_m_axi_fifo' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:1422]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_OUTPUT_r_m_axi_buffer' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:721' bound to instance 'fifo_rdata' of component 'kmeans_OUTPUT_r_m_axi_buffer' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:1799]
INFO: [Synth 8-638] synthesizing module 'kmeans_OUTPUT_r_m_axi_buffer__parameterized1' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:743]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kmeans_OUTPUT_r_m_axi_buffer__parameterized1' (13#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:743]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_OUTPUT_r_m_axi_reg_slice' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:470' bound to instance 'rs_rdata' of component 'kmeans_OUTPUT_r_m_axi_reg_slice' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:1817]
INFO: [Synth 8-638] synthesizing module 'kmeans_OUTPUT_r_m_axi_reg_slice__parameterized2' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:487]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kmeans_OUTPUT_r_m_axi_reg_slice__parameterized2' (13#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_OUTPUT_r_m_axi_fifo' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:594' bound to instance 'fifo_rctl' of component 'kmeans_OUTPUT_r_m_axi_fifo' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:1830]
WARNING: [Synth 8-6014] Unused sequential element invalid_len_event_1_reg was removed.  [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:1576]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:1630]
WARNING: [Synth 8-6014] Unused sequential element invalid_len_event_2_reg was removed.  [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:1644]
INFO: [Synth 8-256] done synthesizing module 'kmeans_OUTPUT_r_m_axi_read' (14#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:1276]
INFO: [Synth 8-256] done synthesizing module 'kmeans_OUTPUT_r_m_axi' (15#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:140]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_X' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_X.vhd:72' bound to instance 'X_U' of component 'kmeans_X' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:1450]
INFO: [Synth 8-638] synthesizing module 'kmeans_X' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_X.vhd:87]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_X_ram' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_X.vhd:10' bound to instance 'kmeans_X_ram_U' of component 'kmeans_X_ram' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_X.vhd:101]
INFO: [Synth 8-638] synthesizing module 'kmeans_X_ram' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_X.vhd:28]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kmeans_X_ram' (16#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_X.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'kmeans_X' (17#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_X.vhd:87]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_X' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_X.vhd:72' bound to instance 'Y_U' of component 'kmeans_X' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:1464]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_X' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_X.vhd:72' bound to instance 'cluster_U' of component 'kmeans_X' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:1478]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd:8' bound to instance 'kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1_U1' of component 'kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:1492]
INFO: [Synth 8-638] synthesizing module 'kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_ap_faddfsub_3_full_dsp_32' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_faddfsub_3_full_dsp_32.vhd:59' bound to instance 'kmeans_ap_faddfsub_3_full_dsp_32_u' of component 'kmeans_ap_faddfsub_3_full_dsp_32' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd:62]
INFO: [Synth 8-638] synthesizing module 'kmeans_ap_faddfsub_3_full_dsp_32' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_faddfsub_3_full_dsp_32.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_faddfsub_3_full_dsp_32.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'kmeans_ap_faddfsub_3_full_dsp_32' (35#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1' (36#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd:8' bound to instance 'kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1_U2' of component 'kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:1508]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_fdiv_32ns_32ns_32_16_1' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_fdiv_32ns_32ns_32_16_1.vhd:8' bound to instance 'kmeans_fdiv_32ns_32ns_32_16_1_U3' of component 'kmeans_fdiv_32ns_32ns_32_16_1' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:1524]
INFO: [Synth 8-638] synthesizing module 'kmeans_fdiv_32ns_32ns_32_16_1' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_fdiv_32ns_32ns_32_16_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_ap_fdiv_14_no_dsp_32' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_fdiv_14_no_dsp_32.vhd:59' bound to instance 'kmeans_ap_fdiv_14_no_dsp_32_u' of component 'kmeans_ap_fdiv_14_no_dsp_32' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_fdiv_32ns_32ns_32_16_1.vhd:56]
INFO: [Synth 8-638] synthesizing module 'kmeans_ap_fdiv_14_no_dsp_32' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_fdiv_14_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 14 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_fdiv_14_no_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'kmeans_ap_fdiv_14_no_dsp_32' (44#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'kmeans_fdiv_32ns_32ns_32_16_1' (45#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_fdiv_32ns_32ns_32_16_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_sitofp_32ns_32_6_1' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_sitofp_32ns_32_6_1.vhd:8' bound to instance 'kmeans_sitofp_32ns_32_6_1_U4' of component 'kmeans_sitofp_32ns_32_6_1' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:1539]
INFO: [Synth 8-638] synthesizing module 'kmeans_sitofp_32ns_32_6_1' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_sitofp_32ns_32_6_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_ap_sitofp_4_no_dsp_32' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_sitofp_4_no_dsp_32.vhd:59' bound to instance 'kmeans_ap_sitofp_4_no_dsp_32_u' of component 'kmeans_ap_sitofp_4_no_dsp_32' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_sitofp_32ns_32_6_1.vhd:49]
INFO: [Synth 8-638] synthesizing module 'kmeans_ap_sitofp_4_no_dsp_32' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_sitofp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_sitofp_4_no_dsp_32.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'kmeans_ap_sitofp_4_no_dsp_32' (52#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'kmeans_sitofp_32ns_32_6_1' (53#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_sitofp_32ns_32_6_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_fptrunc_64ns_32_2_1' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_fptrunc_64ns_32_2_1.vhd:8' bound to instance 'kmeans_fptrunc_64ns_32_2_1_U5' of component 'kmeans_fptrunc_64ns_32_2_1' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:1552]
INFO: [Synth 8-638] synthesizing module 'kmeans_fptrunc_64ns_32_2_1' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_fptrunc_64ns_32_2_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_ap_fptrunc_0_no_dsp_64' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_fptrunc_0_no_dsp_64.vhd:59' bound to instance 'kmeans_ap_fptrunc_0_no_dsp_64_u' of component 'kmeans_ap_fptrunc_0_no_dsp_64' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_fptrunc_64ns_32_2_1.vhd:45]
INFO: [Synth 8-638] synthesizing module 'kmeans_ap_fptrunc_0_no_dsp_64' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_fptrunc_0_no_dsp_64.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_fptrunc_0_no_dsp_64.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'kmeans_ap_fptrunc_0_no_dsp_64' (57#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'kmeans_fptrunc_64ns_32_2_1' (58#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_fptrunc_64ns_32_2_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_fpext_32ns_64_2_1' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_fpext_32ns_64_2_1.vhd:8' bound to instance 'kmeans_fpext_32ns_64_2_1_U6' of component 'kmeans_fpext_32ns_64_2_1' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:1565]
INFO: [Synth 8-638] synthesizing module 'kmeans_fpext_32ns_64_2_1' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_fpext_32ns_64_2_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_ap_fpext_0_no_dsp_32' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_fpext_0_no_dsp_32.vhd:59' bound to instance 'kmeans_ap_fpext_0_no_dsp_32_u' of component 'kmeans_ap_fpext_0_no_dsp_32' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_fpext_32ns_64_2_1.vhd:45]
INFO: [Synth 8-638] synthesizing module 'kmeans_ap_fpext_0_no_dsp_32' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_fpext_0_no_dsp_32.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'kmeans_ap_fpext_0_no_dsp_32' (59#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'kmeans_fpext_32ns_64_2_1' (60#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_fpext_32ns_64_2_1.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_fpext_32ns_64_2_1' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_fpext_32ns_64_2_1.vhd:8' bound to instance 'kmeans_fpext_32ns_64_2_1_U7' of component 'kmeans_fpext_32ns_64_2_1' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:1578]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_fcmp_32ns_32ns_1_2_1' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_fcmp_32ns_32ns_1_2_1.vhd:8' bound to instance 'kmeans_fcmp_32ns_32ns_1_2_1_U8' of component 'kmeans_fcmp_32ns_32ns_1_2_1' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:1591]
INFO: [Synth 8-638] synthesizing module 'kmeans_fcmp_32ns_32ns_1_2_1' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_fcmp_32ns_32ns_1_2_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_ap_fcmp_0_no_dsp_32' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_fcmp_0_no_dsp_32.vhd:59' bound to instance 'kmeans_ap_fcmp_0_no_dsp_32_u' of component 'kmeans_ap_fcmp_0_no_dsp_32' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_fcmp_32ns_32ns_1_2_1.vhd:75]
INFO: [Synth 8-638] synthesizing module 'kmeans_ap_fcmp_0_no_dsp_32' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_fcmp_0_no_dsp_32.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'kmeans_ap_fcmp_0_no_dsp_32' (63#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'kmeans_fcmp_32ns_32ns_1_2_1' (64#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_fcmp_32ns_32ns_1_2_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_dadd_64ns_64ns_64_5_full_dsp_1' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_dadd_64ns_64ns_64_5_full_dsp_1.vhd:8' bound to instance 'kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9' of component 'kmeans_dadd_64ns_64ns_64_5_full_dsp_1' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:1607]
INFO: [Synth 8-638] synthesizing module 'kmeans_dadd_64ns_64ns_64_5_full_dsp_1' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_dadd_64ns_64ns_64_5_full_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_ap_dadd_3_full_dsp_64' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_dadd_3_full_dsp_64.vhd:59' bound to instance 'kmeans_ap_dadd_3_full_dsp_64_u' of component 'kmeans_ap_dadd_3_full_dsp_64' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_dadd_64ns_64ns_64_5_full_dsp_1.vhd:56]
INFO: [Synth 8-638] synthesizing module 'kmeans_ap_dadd_3_full_dsp_64' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_dadd_3_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_dadd_3_full_dsp_64.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'kmeans_ap_dadd_3_full_dsp_64' (73#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/ip/kmeans_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'kmeans_dadd_64ns_64ns_64_5_full_dsp_1' (74#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_dadd_64ns_64ns_64_5_full_dsp_1.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_mux_42_32_1_1' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_mux_42_32_1_1.vhd:10' bound to instance 'kmeans_mux_42_32_1_1_U10' of component 'kmeans_mux_42_32_1_1' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:1622]
INFO: [Synth 8-638] synthesizing module 'kmeans_mux_42_32_1_1' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_mux_42_32_1_1.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kmeans_mux_42_32_1_1' (75#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_mux_42_32_1_1.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'kmeans_mux_42_32_1_1' declared at 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_mux_42_32_1_1.vhd:10' bound to instance 'kmeans_mux_42_32_1_1_U11' of component 'kmeans_mux_42_32_1_1' [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:1640]
INFO: [Synth 8-256] done synthesizing module 'kmeans' (76#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'design_IP_kmeans_0_0' (77#1) [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ip/design_IP_kmeans_0_0/synth/design_IP_kmeans_0_0.vhd:151]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized3 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized3 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized3 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized3 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized138 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized138 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized138 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized108 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized108 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized108 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized108 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized108 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized102 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized102 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized102 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized102 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized102 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized136 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized136 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized136 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized86 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized86 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized86 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized86 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized86 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized30 has unconnected port B[11]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized41 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized41 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized39 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized39 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized39 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized134 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized134 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized134 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized132 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized132 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized132 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized29 has unconnected port CARRYS_OUT[9]
WARNING: [Synth 8-3331] design carry_chain__parameterized29 has unconnected port CARRYS_OUT[8]
WARNING: [Synth 8-3331] design carry_chain__parameterized29 has unconnected port CARRYS_OUT[7]
WARNING: [Synth 8-3331] design carry_chain__parameterized29 has unconnected port CARRYS_OUT[6]
WARNING: [Synth 8-3331] design carry_chain__parameterized29 has unconnected port CARRYS_OUT[5]
WARNING: [Synth 8-3331] design carry_chain__parameterized29 has unconnected port CARRYS_OUT[4]
WARNING: [Synth 8-3331] design carry_chain__parameterized29 has unconnected port CARRYS_OUT[3]
WARNING: [Synth 8-3331] design carry_chain__parameterized29 has unconnected port CARRYS_OUT[2]
WARNING: [Synth 8-3331] design carry_chain__parameterized29 has unconnected port CARRYS_OUT[1]
WARNING: [Synth 8-3331] design carry_chain__parameterized29 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[14]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[13]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[12]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[11]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[10]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[9]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[8]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[7]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[6]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[5]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:59 ; elapsed = 00:01:31 . Memory (MB): peak = 1063.961 ; gain = 408.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:33 . Memory (MB): peak = 1063.961 ; gain = 408.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:33 . Memory (MB): peak = 1063.961 ; gain = 408.586
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2015 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ip/design_IP_kmeans_0_0/constraints/kmeans_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ip/design_IP_kmeans_0_0/constraints/kmeans_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.runs/design_IP_kmeans_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.runs/design_IP_kmeans_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1136.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  FDE => FDRE: 27 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.683 . Memory (MB): peak = 1152.012 ; gain = 15.246
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:25 ; elapsed = 00:01:59 . Memory (MB): peak = 1152.012 ; gain = 496.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:25 ; elapsed = 00:01:59 . Memory (MB): peak = 1152.012 ; gain = 496.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.runs/design_IP_kmeans_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:59 . Memory (MB): peak = 1152.012 ; gain = 496.637
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'kmeans_CONTROL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'kmeans_CONTROL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'kmeans_INPUT_r_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:803]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:695]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_INPUT_r_m_axi.vhd:803]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'kmeans_INPUT_r_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'kmeans_OUTPUT_r_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:803]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:695]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans_OUTPUT_r_m_axi.vhd:803]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'kmeans_OUTPUT_r_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'phi_ln26_reg_442_pp1_iter1_reg_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:2355]
WARNING: [Synth 8-3936] Found unconnected internal register 'phi_ln25_reg_430_pp0_iter1_reg_reg' and it is trimmed from '8' to '7' bits. [c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.srcs/sources_1/bd/design_IP/ipshared/e1df/hdl/vhdl/kmeans.vhd:2345]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'kmeans_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'kmeans_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'kmeans_INPUT_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'kmeans_INPUT_r_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'kmeans_OUTPUT_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'kmeans_OUTPUT_r_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:38 ; elapsed = 00:02:16 . Memory (MB): peak = 1152.012 ; gain = 496.637
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1:/kmeans_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1:/kmeans_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1:/kmeans_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1:/kmeans_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1:/kmeans_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1:/kmeans_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_fdiv_32ns_32ns_32_16_1_U3/kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'U0/kmeans_fdiv_32ns_32ns_32_16_1_U3/kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_fdiv_32ns_32ns_32_16_1_U3/kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'U0/kmeans_fdiv_32ns_32ns_32_16_1_U3/kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_fdiv_32ns_32ns_32_16_1_U3/kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'U0/kmeans_fdiv_32ns_32ns_32_16_1_U3/kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_fdiv_32ns_32ns_32_16_1_U3/kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'U0/kmeans_fdiv_32ns_32ns_32_16_1_U3/kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_fdiv_32ns_32ns_32_16_1_U3/kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'U0/kmeans_fdiv_32ns_32ns_32_16_1_U3/kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_sitofp_32ns_32_6_1_U4/kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/kmeans_sitofp_32ns_32_6_1_U4/kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_sitofp_32ns_32_6_1_U4/kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/kmeans_sitofp_32ns_32_6_1_U4/kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_sitofp_32ns_32_6_1_U4/kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/kmeans_sitofp_32ns_32_6_1_U4/kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_sitofp_32ns_32_6_1_U4/kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/kmeans_sitofp_32ns_32_6_1_U4/kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_sitofp_32ns_32_6_1_U4/kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/kmeans_sitofp_32ns_32_6_1_U4/kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_sitofp_32ns_32_6_1_U4/kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'U0/kmeans_sitofp_32ns_32_6_1_U4/kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_sitofp_32ns_32_6_1_U4/kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'U0/kmeans_sitofp_32ns_32_6_1_U4/kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_sitofp_32ns_32_6_1_U4/kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'U0/kmeans_sitofp_32ns_32_6_1_U4/kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_sitofp_32ns_32_6_1_U4/kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'U0/kmeans_sitofp_32ns_32_6_1_U4/kmeans_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_fptrunc_64ns_32_2_1_U5/kmeans_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/kmeans_fptrunc_64ns_32_2_1_U5/kmeans_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_fptrunc_64ns_32_2_1_U5/kmeans_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/kmeans_fptrunc_64ns_32_2_1_U5/kmeans_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_fptrunc_64ns_32_2_1_U5/kmeans_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/kmeans_fptrunc_64ns_32_2_1_U5/kmeans_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_fptrunc_64ns_32_2_1_U5/kmeans_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'U0/kmeans_fptrunc_64ns_32_2_1_U5/kmeans_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_fptrunc_64ns_32_2_1_U5/kmeans_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'U0/kmeans_fptrunc_64ns_32_2_1_U5/kmeans_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'kmeans_fpext_32ns_64_2_1:/kmeans_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'kmeans_fpext_32ns_64_2_1:/kmeans_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'kmeans_fpext_32ns_64_2_1:/kmeans_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'kmeans_fpext_32ns_64_2_1:/kmeans_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kmeans_fpext_32ns_64_2_1:/kmeans_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'kmeans_fpext_32ns_64_2_1:/kmeans_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_fcmp_32ns_32ns_1_2_1_U8/kmeans_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/kmeans_fcmp_32ns_32ns_1_2_1_U8/kmeans_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_fcmp_32ns_32ns_1_2_1_U8/kmeans_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/kmeans_fcmp_32ns_32ns_1_2_1_U8/kmeans_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_fcmp_32ns_32ns_1_2_1_U8/kmeans_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/kmeans_fcmp_32ns_32ns_1_2_1_U8/kmeans_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_fcmp_32ns_32ns_1_2_1_U8/kmeans_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/kmeans_fcmp_32ns_32ns_1_2_1_U8/kmeans_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized0) to 'U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-5784] Optimized 29 bits of RAM "cluster_U/kmeans_X_ram_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 3 bits.
INFO: [Synth 8-5583] The signal cluster_U/kmeans_X_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (7 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/kmeans_sitofp_32ns_32_6_1_U4/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'U0/kmeans_fdiv_32ns_32ns_32_16_1_U3/kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'U0/kmeans_fdiv_32ns_32ns_32_16_1_U3/kmeans_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/kmeans_fdiv_32ns_32ns_32_16_1_U3/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/din1_buf1_reg[63]' (FDE) to 'U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/din0_buf1_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/\din0_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/kmeans_fptrunc_64ns_32_2_1_U5/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[39] )
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[37]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]' (FDE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_OUTPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]' (FDE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/kmeans_INPUT_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[29] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[32]' (FD) to 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[33]' (FD) to 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[34]' (FD) to 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]' (FDRE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[35]' (FD) to 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]' (FDRE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[0]' (FD) to 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[1]' (FDRE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[1]' (FD) to 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[2]' (FDRE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[2]' (FD) to 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[3]' (FDRE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[3]' (FD) to 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[4]' (FDRE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[4]' (FD) to 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[5]' (FDRE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[5]' (FD) to 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[6]' (FDRE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[6]' (FD) to 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[7]' (FDRE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[7]' (FD) to 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[8]' (FDRE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[8]' (FD) to 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[9]' (FDRE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[9]' (FD) to 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[10]' (FDRE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[10]' (FD) to 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[11]' (FDRE) to 'U0/kmeans_INPUT_r_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[11]' (FD) to 'U0/kmeans_INPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/q_buf_reg[12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module kmeans_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module kmeans_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module kmeans_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module kmeans_INPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module kmeans_OUTPUT_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module kmeans_OUTPUT_r_m_axi.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:23 ; elapsed = 00:03:04 . Memory (MB): peak = 1152.012 ; gain = 496.637
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/kmeans_INPUT_r_m_axi_U/i_3_6/bus_read/fifo_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/kmeans_OUTPUT_r_m_axi_U/i_3_1/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_3_2/cluster_U/kmeans_X_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_3_2/cluster_U/kmeans_X_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:48 ; elapsed = 00:03:32 . Memory (MB): peak = 1152.012 ; gain = 496.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:53 ; elapsed = 00:03:37 . Memory (MB): peak = 1155.496 ; gain = 500.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/cluster_U/kmeans_X_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/cluster_U/kmeans_X_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:01 ; elapsed = 00:03:46 . Memory (MB): peak = 1169.367 ; gain = 513.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:06 ; elapsed = 00:03:51 . Memory (MB): peak = 1174.152 ; gain = 518.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:06 ; elapsed = 00:03:51 . Memory (MB): peak = 1174.152 ; gain = 518.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:08 ; elapsed = 00:03:53 . Memory (MB): peak = 1174.152 ; gain = 518.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:08 ; elapsed = 00:03:53 . Memory (MB): peak = 1174.152 ; gain = 518.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:09 ; elapsed = 00:03:53 . Memory (MB): peak = 1174.152 ; gain = 518.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:09 ; elapsed = 00:03:53 . Memory (MB): peak = 1174.152 ; gain = 518.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    92|
|2     |DSP48E1    |     2|
|3     |DSP48E1_1  |     2|
|4     |DSP48E1_2  |     2|
|5     |DSP48E1_3  |     1|
|6     |LUT1       |    46|
|7     |LUT2       |   498|
|8     |LUT3       |  1762|
|9     |LUT4       |   626|
|10    |LUT5       |   450|
|11    |LUT6       |   879|
|12    |MUXCY      |  1078|
|13    |MUXF7      |    13|
|14    |MUXF8      |     1|
|15    |RAMB18E1   |     2|
|16    |RAMB18E1_1 |     1|
|17    |RAMB18E1_2 |     2|
|18    |SRL16E     |   104|
|19    |XORCY      |   846|
|20    |FDE        |    27|
|21    |FDRE       |  5001|
|22    |FDSE       |    21|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:09 ; elapsed = 00:03:53 . Memory (MB): peak = 1174.152 ; gain = 518.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 703 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:52 ; elapsed = 00:03:37 . Memory (MB): peak = 1174.152 ; gain = 430.727
Synthesis Optimization Complete : Time (s): cpu = 00:03:09 ; elapsed = 00:03:54 . Memory (MB): peak = 1174.152 ; gain = 518.777
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2069 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1178.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 336 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 309 instances
  FDE => FDRE: 27 instances

INFO: [Common 17-83] Releasing license: Synthesis
510 Infos, 127 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:28 ; elapsed = 00:04:20 . Memory (MB): peak = 1178.336 ; gain = 792.938
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1178.336 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.runs/design_IP_kmeans_0_0_synth_1/design_IP_kmeans_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_IP_kmeans_0_0, cache-ID = 2c2ce932d0db83e2
INFO: [Coretcl 2-1174] Renamed 499 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1178.336 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Demo_IP_HLS/Demo_IP_HLS_kmeans/Demo_IP_HLS_kmeans.runs/design_IP_kmeans_0_0_synth_1/design_IP_kmeans_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_IP_kmeans_0_0_utilization_synth.rpt -pb design_IP_kmeans_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 21:00:45 2020...
