#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 12 19:11:29 2020
# Process ID: 24447
# Current directory: /mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM
# Command line: vivado
# Log file: /mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/vivado.log
# Journal file: /mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/fs800/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 6496.406 ; gain = 112.586 ; free physical = 28586 ; free virtual = 46761
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Mar 12 19:12:22 2020] Launched synth_1...
Run output will be captured here: /mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu6_ram_write_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu6_ram_write_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sources_1/new/cnu6ib_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu6ib_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sim_1/new/cnu6_ram_write_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu6_ram_write_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bb250f2e7b13448db1f9ae9a634cbdd0 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu6_ram_write_tb_behav xil_defaultlib.cnu6_ram_write_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu6ib_control_unit
Compiling module xil_defaultlib.cnu6_ram_write_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu6_ram_write_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cnu6_ram_write_tb_behav -key {Behavioral:sim_1:Functional:cnu6_ram_write_tb} -tclbatch {cnu6_ram_write_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cnu6_ram_write_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 400 ns : File "/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sim_1/new/cnu6_ram_write_tb.v" Line 79
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6710.578 ; gain = 91.426 ; free physical = 28579 ; free virtual = 46753
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cnu6_ram_write_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 6710.578 ; gain = 100.129 ; free physical = 28579 ; free virtual = 46753
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu6_ram_write_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu6_ram_write_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sources_1/new/cnu6ib_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu6ib_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sim_1/new/cnu6_ram_write_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu6_ram_write_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /mnt/fs800/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto bb250f2e7b13448db1f9ae9a634cbdd0 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cnu6_ram_write_tb_behav xil_defaultlib.cnu6_ram_write_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnu6ib_control_unit
Compiling module xil_defaultlib.cnu6_ram_write_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cnu6_ram_write_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cnu6_ram_write_tb_behav -key {Behavioral:sim_1:Functional:cnu6_ram_write_tb} -tclbatch {cnu6_ram_write_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cnu6_ram_write_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 400 ns : File "/mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.srcs/sim_1/new/cnu6_ram_write_tb.v" Line 79
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6744.656 ; gain = 0.000 ; free physical = 28561 ; free virtual = 46736
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cnu6_ram_write_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 6744.656 ; gain = 0.000 ; free physical = 28561 ; free virtual = 46736
