

================================================================
== Vitis HLS Report for 'funcA'
================================================================
* Date:           Tue Mar 19 12:29:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lab4opt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop0   |       10|       10|         2|          1|          1|    10|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../../../labs/Lab4/Lab4/functionDF.cpp:6]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vecIn, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln6 = store i4 0, i4 %i" [../../../labs/Lab4/Lab4/functionDF.cpp:6]   --->   Operation 7 'store' 'store_ln6' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln6 = br void %for.inc" [../../../labs/Lab4/Lab4/functionDF.cpp:6]   --->   Operation 8 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_4 = load i4 %i" [../../../labs/Lab4/Lab4/functionDF.cpp:6]   --->   Operation 9 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.73ns)   --->   "%icmp_ln6 = icmp_eq  i4 %i_4, i4 10" [../../../labs/Lab4/Lab4/functionDF.cpp:6]   --->   Operation 10 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%add_ln6 = add i4 %i_4, i4 1" [../../../labs/Lab4/Lab4/functionDF.cpp:6]   --->   Operation 11 'add' 'add_ln6' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %for.inc.split, void %for.end" [../../../labs/Lab4/Lab4/functionDF.cpp:6]   --->   Operation 12 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i4 %i_4" [../../../labs/Lab4/Lab4/functionDF.cpp:6]   --->   Operation 13 'zext' 'zext_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%vecIn_addr = getelementptr i32 %vecIn, i64 0, i64 %zext_ln6" [../../../labs/Lab4/Lab4/functionDF.cpp:8]   --->   Operation 14 'getelementptr' 'vecIn_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%vecIn_load = load i4 %vecIn_addr" [../../../labs/Lab4/Lab4/functionDF.cpp:8]   --->   Operation 15 'load' 'vecIn_load' <Predicate = (!icmp_ln6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln6 = store i4 %add_ln6, i4 %i" [../../../labs/Lab4/Lab4/functionDF.cpp:6]   --->   Operation 16 'store' 'store_ln6' <Predicate = (!icmp_ln6)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln12 = ret" [../../../labs/Lab4/Lab4/functionDF.cpp:12]   --->   Operation 29 'ret' 'ret_ln12' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.19>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../../../labs/Lab4/Lab4/functionDF.cpp:6]   --->   Operation 17 'specpipeline' 'specpipeline_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln6 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [../../../labs/Lab4/Lab4/functionDF.cpp:6]   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../../labs/Lab4/Lab4/functionDF.cpp:6]   --->   Operation 19 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (2.32ns)   --->   "%vecIn_load = load i4 %vecIn_addr" [../../../labs/Lab4/Lab4/functionDF.cpp:8]   --->   Operation 20 'load' 'vecIn_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%shl_ln8 = shl i32 %vecIn_load, i32 2" [../../../labs/Lab4/Lab4/functionDF.cpp:8]   --->   Operation 21 'shl' 'shl_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.55ns) (out node of the LUT)   --->   "%t = sub i32 %shl_ln8, i32 %vecIn_load" [../../../labs/Lab4/Lab4/functionDF.cpp:8]   --->   Operation 22 'sub' 't' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i32 %t" [../../../labs/Lab4/Lab4/functionDF.cpp:8]   --->   Operation 23 'trunc' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%out1_addr = getelementptr i32 %out1, i64 0, i64 %zext_ln6" [../../../labs/Lab4/Lab4/functionDF.cpp:9]   --->   Operation 24 'getelementptr' 'out1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.32ns)   --->   "%store_ln9 = store i32 %t, i4 %out1_addr" [../../../labs/Lab4/Lab4/functionDF.cpp:9]   --->   Operation 25 'store' 'store_ln9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%out2_addr = getelementptr i30 %out2, i64 0, i64 %zext_ln6" [../../../labs/Lab4/Lab4/functionDF.cpp:10]   --->   Operation 26 'getelementptr' 'out2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.32ns)   --->   "%store_ln10 = store i30 %trunc_ln8, i4 %out2_addr" [../../../labs/Lab4/Lab4/functionDF.cpp:10]   --->   Operation 27 'store' 'store_ln10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 10> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln6 = br void %for.inc" [../../../labs/Lab4/Lab4/functionDF.cpp:6]   --->   Operation 28 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ vecIn]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 010]
specinterface_ln0     (specinterface    ) [ 000]
store_ln6             (store            ) [ 000]
br_ln6                (br               ) [ 000]
i_4                   (load             ) [ 000]
icmp_ln6              (icmp             ) [ 010]
add_ln6               (add              ) [ 000]
br_ln6                (br               ) [ 000]
zext_ln6              (zext             ) [ 011]
vecIn_addr            (getelementptr    ) [ 011]
store_ln6             (store            ) [ 000]
specpipeline_ln6      (specpipeline     ) [ 000]
speclooptripcount_ln6 (speclooptripcount) [ 000]
specloopname_ln6      (specloopname     ) [ 000]
vecIn_load            (load             ) [ 000]
shl_ln8               (shl              ) [ 000]
t                     (sub              ) [ 000]
trunc_ln8             (trunc            ) [ 000]
out1_addr             (getelementptr    ) [ 000]
store_ln9             (store            ) [ 000]
out2_addr             (getelementptr    ) [ 000]
store_ln10            (store            ) [ 000]
br_ln6                (br               ) [ 000]
ret_ln12              (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="vecIn">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vecIn"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="vecIn_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="4" slack="0"/>
<pin id="46" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vecIn_addr/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="4" slack="0"/>
<pin id="51" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="52" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vecIn_load/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="out1_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="4" slack="1"/>
<pin id="59" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out1_addr/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="store_ln9_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="out2_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="30" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="4" slack="1"/>
<pin id="72" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out2_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln10_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="4" slack="0"/>
<pin id="77" dir="0" index="1" bw="30" slack="0"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="30" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln6_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="4" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_4_load_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="icmp_ln6_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="0"/>
<pin id="91" dir="0" index="1" bw="4" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="add_ln6_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="4" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="zext_ln6_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln6_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="4" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="shl_ln8_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="3" slack="0"/>
<pin id="114" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln8/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="t_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="trunc_ln8_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln8/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="i_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="139" class="1005" name="zext_ln6_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="1"/>
<pin id="141" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln6 "/>
</bind>
</comp>

<comp id="145" class="1005" name="vecIn_addr_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="1"/>
<pin id="147" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="vecIn_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="24" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="24" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="93"><net_src comp="86" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="86" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="104"><net_src comp="86" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="110"><net_src comp="95" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="49" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="111" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="49" pin="3"/><net_sink comp="117" pin=1"/></net>

<net id="123"><net_src comp="117" pin="2"/><net_sink comp="62" pin=1"/></net>

<net id="127"><net_src comp="117" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="132"><net_src comp="38" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="134"><net_src comp="129" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="135"><net_src comp="129" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="142"><net_src comp="101" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="144"><net_src comp="139" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="148"><net_src comp="42" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="49" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out1 | {2 }
	Port: out2 | {2 }
 - Input state : 
	Port: funcA : vecIn | {1 2 }
  - Chain level:
	State 1
		store_ln6 : 1
		i_4 : 1
		icmp_ln6 : 2
		add_ln6 : 2
		br_ln6 : 3
		zext_ln6 : 2
		vecIn_addr : 3
		vecIn_load : 4
		store_ln6 : 3
	State 2
		shl_ln8 : 1
		t : 1
		trunc_ln8 : 2
		store_ln9 : 2
		store_ln10 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    sub   |     t_fu_117     |    0    |    39   |
|----------|------------------|---------|---------|
|   icmp   |  icmp_ln6_fu_89  |    0    |    13   |
|----------|------------------|---------|---------|
|    add   |   add_ln6_fu_95  |    0    |    13   |
|----------|------------------|---------|---------|
|   zext   |  zext_ln6_fu_101 |    0    |    0    |
|----------|------------------|---------|---------|
|    shl   |  shl_ln8_fu_111  |    0    |    0    |
|----------|------------------|---------|---------|
|   trunc  | trunc_ln8_fu_124 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    65   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     i_reg_129    |    4   |
|vecIn_addr_reg_145|    4   |
| zext_ln6_reg_139 |   64   |
+------------------+--------+
|       Total      |   72   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_49 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   65   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   72   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   72   |   74   |
+-----------+--------+--------+--------+
