// Seed: 454496095
`timescale 1ps / 1ps
`define pp_18 0
`define pp_19 0
`define pp_20 0
module module_0 (
    inout id_0,
    input id_1,
    output logic id_2,
    output id_3,
    input id_4
);
  wand  id_5;
  logic id_6;
  type_1 id_7 (
      .id_0(1'h0),
      .id_1(id_6),
      .id_2(id_2),
      .id_3(id_5[1'h0])
  );
  defparam id_8.id_9 = 'b0;
endmodule
`default_nettype id_10 `timescale 1ps / 1 ps
module module_1 (
    inout id_0,
    output logic id_1,
    input id_2,
    output id_3,
    input logic id_4,
    input id_5,
    output id_6,
    output logic id_7,
    input logic id_8,
    output logic id_9,
    input id_10,
    output id_11
    , id_18,
    output id_12,
    input id_13,
    input logic id_14,
    input logic id_15,
    output logic id_16,
    input logic id_17
);
  assign id_16 = 1 - 1;
  specify
    (id_19 => id_20) = 1;
    (id_21[1] *> id_22) = 1;
  endspecify
endmodule
