assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 4)) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_reset == 0) ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::byte_sel == 0) ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte >= 0) && (crc_control_unit_::next_state_byte <= 4) ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::byte_en ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full >= 0) && (crc_control_unit_::next_state_full <= 1) ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::clk ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::crc_out_en ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::read_wait ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::set_crc_init_sel ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::rst_n) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::has_data ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::bypass_byte0) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_size ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::last_byte ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_size ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in >= 0) && (crc_control_unit_::size_in <= 3) ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_full == 0) ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::reset_pending ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::crc_out_en ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::read_wait ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte >= 0) && (crc_control_unit_::next_state_byte <= 4) ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::buffer_full ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::set_crc_init_sel ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::reset_pending ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_full == 0) ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::rst_n) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte >= 0) && (crc_control_unit_::state_byte <= 4) ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::last_byte ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_reset == 0) ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::clk ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte >= 0) && (crc_control_unit_::state_byte <= 4) ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in >= 0) && (crc_control_unit_::size_in <= 3) ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_reset == 0) ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_reset == 0) ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full >= 0) && (crc_control_unit_::next_state_full <= 1) ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::byte_en ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::byte_sel == 0) ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::buffer_full ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::has_data ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::last_byte ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::set_crc_init_sel ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::byte_en ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full >= 0) && (crc_control_unit_::next_state_full <= 1) ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::read_wait ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::last_byte ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::clk ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::read_wait ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte >= 0) && (crc_control_unit_::state_byte <= 4) ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::bypass_byte0 ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::byte_en ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::rst_n ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_reset == 0) ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in >= 0) && (crc_control_unit_::size_in <= 3) ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 4) ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::has_data ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_reset == 0) ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::crc_out_en ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte >= 0) && (crc_control_unit_::state_byte <= 4) ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full >= 0) && (crc_control_unit_::next_state_full <= 1) ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_size ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in >= 0) && (crc_control_unit_::size_in <= 3) ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::crc_out_en ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte >= 0) && (crc_control_unit_::next_state_byte <= 4) ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::byte_sel == 0) ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::buffer_full ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_size ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte >= 0) && (crc_control_unit_::next_state_byte <= 4) ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::rst_n ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::set_crc_init_sel ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::bypass_byte0 ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::buffer_full ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_reset == 0) ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::has_data ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_reset == 0) ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::reset_pending ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::reset_pending ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_full == 0) ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_full == 0) ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::clk ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 4) ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::byte_sel == 0) ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::byte_sel == 0) ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 4) ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte >= 0) && (crc_control_unit_::next_state_byte <= 4) ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in >= 0) && (crc_control_unit_::size_in <= 3) ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_reset == 0) ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::last_byte ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::rst_n ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::reset_pending ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_full == 0) ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::clk ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full >= 0) && (crc_control_unit_::next_state_full <= 1) ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::has_data ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::buffer_full ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte >= 0) && (crc_control_unit_::next_state_byte <= 4) ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::byte_sel == 0) ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::read_wait ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::byte_en ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::buffer_full ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte >= 0) && (crc_control_unit_::state_byte <= 4) ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_reset == 0) ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte >= 0) && (crc_control_unit_::state_byte <= 4) ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::read_wait ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full >= 0) && (crc_control_unit_::next_state_full <= 1) ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::bypass_byte0 ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::set_crc_init_sel ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::has_data ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 4) ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::clk ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_reset == 0) ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::last_byte ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_reset == 0) ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_full == 0) ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::byte_en ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_size ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::bypass_byte0 ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::crc_out_en ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::set_crc_init_sel ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_size ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::crc_out_en ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in >= 0) && (crc_control_unit_::size_in <= 3) ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::rst_n ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::reset_pending ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::crc_out_en ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::clk ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte >= 0) && (crc_control_unit_::state_byte <= 4) ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_reset == 0) ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::read_wait ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::set_crc_init_sel ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full >= 0) && (crc_control_unit_::next_state_full <= 1) ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 4) ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::byte_en ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::has_data ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::byte_sel == 0) ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::bypass_byte0 ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_reset == 0) ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_full == 0) ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::buffer_full ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::reset_pending ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 4) ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::has_data ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::bypass_byte0 ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte >= 0) && (crc_control_unit_::state_byte <= 4) ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::last_byte ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_size ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::buffer_full ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in >= 0) && (crc_control_unit_::size_in <= 3) ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_reset == 0) ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::last_byte ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_reset == 0) ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_size ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::set_crc_init_sel ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte >= 0) && (crc_control_unit_::next_state_byte <= 4) ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::byte_sel == 0) ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in >= 0) && (crc_control_unit_::size_in <= 3) ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::crc_out_en ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::rst_n ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::byte_en ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full >= 0) && (crc_control_unit_::next_state_full <= 1) ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::read_wait ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte >= 0) && (crc_control_unit_::next_state_byte <= 4) ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::rst_n ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::reset_pending ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_full == 0) ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::clk ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::bypass_byte0 ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 4) ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 4) ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::rst_n ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::rst_n ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::bypass_byte0 ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3)) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3)) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3) ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3) ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3) ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3) ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3) ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3) ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3) ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3) ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::clear_crc_init_sel) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::reset_chain) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full == 1)) |-> crc_control_unit_::write);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::write) |-> (crc_control_unit_::next_state_full == 1));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) && (crc_control_unit_::state_byte == 4)) |-> (crc_control_unit_::next_state_full == 1));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) && crc_control_unit_::bypass_byte0) |-> (crc_control_unit_::next_state_full == 1));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) && (crc_control_unit_::state_byte == 4)) |-> crc_control_unit_::write);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::rst_n && (crc_control_unit_::next_state_byte == 0)) |-> crc_control_unit_::write);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) && crc_control_unit_::bypass_byte0) |-> crc_control_unit_::write);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::rst_n && (crc_control_unit_::next_state_byte == 0)) |-> (crc_control_unit_::next_state_full == 1));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::write) |-> (crc_control_unit_::next_state_byte == 0));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full == 1)) |-> (crc_control_unit_::next_state_byte == 0));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::write) |-> (crc_control_unit_::next_state_full == 0));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::write && (crc_control_unit_::state_byte == 4)) |-> (crc_control_unit_::next_state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::write && crc_control_unit_::bypass_byte0) |-> (crc_control_unit_::next_state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::rst_n && !crc_control_unit_::write) |-> (crc_control_unit_::next_state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 4)) |-> (crc_control_unit_::next_state_full == 0));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3)) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::clear_crc_init_sel ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::reset_chain ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::reset_chain ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::clear_crc_init_sel ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::clear_crc_init_sel) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::reset_chain) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::reset_chain ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::reset_chain) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::clear_crc_init_sel ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::clear_crc_init_sel ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::reset_chain ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::clear_crc_init_sel ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::reset_chain ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::clear_crc_init_sel) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::clear_crc_init_sel ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::reset_chain ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::reset_chain ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::clear_crc_init_sel ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::clear_crc_init_sel ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::reset_chain ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full == 1)) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::write) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full == 1)) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::write) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full == 1) ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::write ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full == 1) ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::write ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full == 1) ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::write ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::write ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full == 1) ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::write ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::write ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::write ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full == 1) ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full == 1) ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full == 1) ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full == 1) ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::write ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::write ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::write ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full == 0) ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full == 0) ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::write ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::write ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full == 0) ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full == 0) ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full == 0) ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::write ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::write ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full == 0) ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full == 0) ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 4) ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 4) ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 4) ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 4) ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 4) ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 4)) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 4)) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::write ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::write ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 4) ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full == 0) ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 4) ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 4) ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::reset_chain ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::clear_crc_init_sel ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::reset_chain ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::clear_crc_init_sel ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::clear_crc_init_sel ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::reset_chain ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::clear_crc_init_sel ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::reset_chain ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::reset_chain ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::reset_chain ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::clear_crc_init_sel ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::reset_chain ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::clear_crc_init_sel ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::clear_crc_init_sel ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::reset_chain ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::clear_crc_init_sel ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3) ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3) ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3) ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3) ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3) ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3) ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3) ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3) ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::write && (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3)) |-> (crc_control_unit_::next_state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) && crc_control_unit_::reset_chain) |-> (crc_control_unit_::next_state_full == 1));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) && crc_control_unit_::reset_chain) |-> crc_control_unit_::write);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) && (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 2)) |-> (crc_control_unit_::next_state_full == 1));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) && (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 2)) |-> crc_control_unit_::write);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 1)) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::write && crc_control_unit_::clear_crc_init_sel) |-> (crc_control_unit_::next_state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::write && crc_control_unit_::reset_chain) |-> (crc_control_unit_::next_state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 2)) |-> (crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 2)) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3)) |-> (crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) && (crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3)) |-> crc_control_unit_::write);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) && (crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3)) |-> (crc_control_unit_::next_state_full == 1));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3)) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) && (crc_control_unit_::size_in == 1)) |-> (crc_control_unit_::next_state_full == 1));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) && (crc_control_unit_::size_in == 1)) |-> crc_control_unit_::write);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 1) ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 1) ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 1)) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 1)) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 1) ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 1) ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 1) ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 1) ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 1) ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 1) ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::write && (crc_control_unit_::size_in == 2)) |-> (crc_control_unit_::next_state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::write && (crc_control_unit_::size_in == 3)) |-> (crc_control_unit_::next_state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) && (crc_control_unit_::size_in == 3)) |-> crc_control_unit_::write);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) && (crc_control_unit_::size_in == 3)) |-> (crc_control_unit_::next_state_full == 1));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::write && (crc_control_unit_::size_in == 1)) |-> (crc_control_unit_::next_state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) && (crc_control_unit_::size_in == 2)) |-> crc_control_unit_::write);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) && (crc_control_unit_::size_in == 2)) |-> (crc_control_unit_::next_state_full == 1));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 2)) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 2)) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 2) ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 2) ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 2) ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 2) ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 2) ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 2) ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 2) ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 2) ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3)) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3)) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) && crc_control_unit_::write ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 1) ##2 true) |-> (crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) && (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 1) ##2 true) |-> (crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full == 1) && (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 1) ##2 true) |-> (crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n) |-> (crc_control_unit_::state_byte == 0));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::write && (crc_control_unit_::next_state_byte == 0)) |-> crc_control_unit_::rst_n);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) && (crc_control_unit_::next_state_full == 0)) |-> crc_control_unit_::rst_n);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0) |-> crc_control_unit_::rst_n);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0)) |-> crc_control_unit_::rst_n);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) && (crc_control_unit_::next_state_full == 0)) |-> (crc_control_unit_::state_byte == 0));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::write && (crc_control_unit_::next_state_byte == 0)) |-> (crc_control_unit_::state_byte == 0));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0) |-> (crc_control_unit_::state_byte == 0));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) && crc_control_unit_::write ##1 (crc_control_unit_::size_in == 1) && crc_control_unit_::write ##1 true) |-> (crc_control_unit_::size_in == 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) && crc_control_unit_::write ##1 (crc_control_unit_::next_state_full == 1) && (crc_control_unit_::size_in == 1) ##1 true) |-> (crc_control_unit_::size_in == 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) && crc_control_unit_::write ##1 (crc_control_unit_::next_state_byte == 0) && (crc_control_unit_::size_in == 1) ##1 true) |-> (crc_control_unit_::size_in == 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) && crc_control_unit_::write ##1 (crc_control_unit_::size_in == 1) && crc_control_unit_::clear_crc_init_sel ##1 true) |-> (crc_control_unit_::size_in == 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 crc_control_unit_::reset_chain ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 1) ##1 (crc_control_unit_::next_state_byte == 4)) |-> (crc_control_unit_::size_in == 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 crc_control_unit_::reset_chain ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 1) ##1 (crc_control_unit_::next_state_full == 0)) |-> (crc_control_unit_::size_in == 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 crc_control_unit_::reset_chain ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 1) ##1 !crc_control_unit_::write) |-> (crc_control_unit_::size_in == 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 crc_control_unit_::reset_chain ##1 (crc_control_unit_::size_in == 3) && crc_control_unit_::write ##1 (crc_control_unit_::size_in == 1) ##1 crc_control_unit_::clear_crc_init_sel) |-> (crc_control_unit_::size_in == 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 crc_control_unit_::reset_chain ##1 (crc_control_unit_::size_in == 3) && crc_control_unit_::write ##1 (crc_control_unit_::size_in == 1) ##1 crc_control_unit_::reset_chain) |-> (crc_control_unit_::size_in == 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 crc_control_unit_::reset_chain ##1 !crc_control_unit_::reset_chain && (crc_control_unit_::size_in == 3) && crc_control_unit_::write ##1 (crc_control_unit_::size_in == 1) ##1 true) |-> (crc_control_unit_::size_in == 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 crc_control_unit_::reset_chain ##1 !crc_control_unit_::clear_crc_init_sel && (crc_control_unit_::size_in == 3) && crc_control_unit_::write ##1 (crc_control_unit_::size_in == 1) ##1 true) |-> (crc_control_unit_::size_in == 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 2) ##1 (crc_control_unit_::size_in == 3) && crc_control_unit_::write ##1 (crc_control_unit_::size_in == 1) ##1 true) |-> (crc_control_unit_::size_in == 3));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::reset_chain && (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) && crc_control_unit_::write ##1 (crc_control_unit_::size_in == 1) ##1 true) |-> (crc_control_unit_::size_in == 3));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::clear_crc_init_sel && (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) && crc_control_unit_::write ##1 (crc_control_unit_::size_in == 1) ##1 true) |-> (crc_control_unit_::size_in == 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) && (crc_control_unit_::size_in == 3) ##1 crc_control_unit_::reset_chain ##1 (crc_control_unit_::size_in == 3) && crc_control_unit_::write ##1 (crc_control_unit_::size_in == 1) ##1 true) |-> (crc_control_unit_::size_in == 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_full == 1) && (crc_control_unit_::size_in == 3) ##1 crc_control_unit_::reset_chain ##1 (crc_control_unit_::size_in == 3) && crc_control_unit_::write ##1 (crc_control_unit_::size_in == 1) ##1 true) |-> (crc_control_unit_::size_in == 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) && crc_control_unit_::write ##1 crc_control_unit_::reset_chain ##1 (crc_control_unit_::size_in == 3) && crc_control_unit_::write ##1 (crc_control_unit_::size_in == 1) ##1 true) |-> (crc_control_unit_::size_in == 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##2 true) |-> (crc_control_unit_::size_in == 3));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##2 true) |-> (crc_control_unit_::size_in == 3));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##2 true) |-> (crc_control_unit_::size_in == 3));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##3 true) |-> (crc_control_unit_::size_in == 1));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##3 true) |-> (crc_control_unit_::size_in == 1));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##4 true) |-> (crc_control_unit_::size_in == 1));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##3 true) |-> (crc_control_unit_::size_in == 1));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##4 true) |-> (crc_control_unit_::size_in == 1));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##4 true) |-> (crc_control_unit_::size_in == 1));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0)) |-> (crc_control_unit_::size_in == 0));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##1 true) |-> (crc_control_unit_::size_in == 0));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##1 true) |-> (crc_control_unit_::size_in == 0));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0) |-> (crc_control_unit_::size_in == 0));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##1 true) |-> (crc_control_unit_::size_in == 0));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n) |-> (crc_control_unit_::size_in == 0));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::clear_crc_init_sel && (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in == 2));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::reset_chain && (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in == 2));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::next_state_full == 1) && (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in == 2));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) && crc_control_unit_::write ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in == 2));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::next_state_byte == 0) && (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in == 2));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 !crc_control_unit_::reset_chain && (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in == 2));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 !crc_control_unit_::clear_crc_init_sel && (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in == 2));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::next_state_full == 1)) |-> (crc_control_unit_::size_in == 2));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 !crc_control_unit_::clear_crc_init_sel && (crc_control_unit_::size_in == 3) ##1 !crc_control_unit_::reset_chain && (crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in == 1));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 !crc_control_unit_::reset_chain && (crc_control_unit_::size_in == 3) ##1 !crc_control_unit_::reset_chain && (crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in == 1));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::next_state_byte == 0)) |-> (crc_control_unit_::size_in == 2));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 crc_control_unit_::write) |-> (crc_control_unit_::size_in == 2));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::next_state_full == 1) && (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in == 1));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::next_state_byte == 0) && (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in == 1));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) && crc_control_unit_::write ##1 (crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in == 1));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::clear_crc_init_sel && (crc_control_unit_::size_in == 2) ##1 (crc_control_unit_::size_in == 2) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 1) ##1 true) |-> (crc_control_unit_::size_in == 0));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::reset_chain && (crc_control_unit_::size_in == 2) ##1 (crc_control_unit_::size_in == 2) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 1) ##1 true) |-> (crc_control_unit_::size_in == 0));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 !crc_control_unit_::write && (crc_control_unit_::size_in == 1) ##1 (crc_control_unit_::size_in == 1) ##1 true) |-> (crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 !crc_control_unit_::reset_chain && (crc_control_unit_::next_state_byte == 0) && (crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in == 1));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 !crc_control_unit_::reset_chain && (crc_control_unit_::next_state_full == 1) && (crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in == 1));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 !crc_control_unit_::reset_chain && (crc_control_unit_::size_in == 0) && crc_control_unit_::write ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in == 1));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::next_state_full == 0) && (crc_control_unit_::size_in == 1) ##1 (crc_control_unit_::size_in == 1) ##1 true) |-> (crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::next_state_byte == 4) && (crc_control_unit_::size_in == 1) ##1 (crc_control_unit_::size_in == 1) ##1 true) |-> (crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 1) ##1 !crc_control_unit_::reset_chain && (crc_control_unit_::size_in == 1) ##1 true) |-> (crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 1) ##1 !crc_control_unit_::clear_crc_init_sel && (crc_control_unit_::size_in == 1) ##1 true) |-> (crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) && crc_control_unit_::clear_crc_init_sel ##1 (crc_control_unit_::size_in == 1) ##1 (crc_control_unit_::size_in == 1) ##1 true) |-> (crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::next_state_full == 1) && (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 1) ##1 (crc_control_unit_::size_in == 1) ##1 true) |-> (crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::next_state_byte == 0) && (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 1) ##1 (crc_control_unit_::size_in == 1) ##1 true) |-> (crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) && crc_control_unit_::write ##1 (crc_control_unit_::size_in == 1) ##1 (crc_control_unit_::size_in == 1) ##1 true) |-> (crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 2) ##1 (crc_control_unit_::size_in == 2) && crc_control_unit_::clear_crc_init_sel ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 1) ##1 true) |-> (crc_control_unit_::size_in == 0));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 2) ##1 (crc_control_unit_::size_in == 2) ##1 !crc_control_unit_::clear_crc_init_sel && (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 1) ##1 true) |-> (crc_control_unit_::size_in == 0));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 2) ##1 (crc_control_unit_::size_in == 2) ##1 !crc_control_unit_::reset_chain && (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 1) ##1 true) |-> (crc_control_unit_::size_in == 0));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 2) ##1 (crc_control_unit_::size_in == 2) ##1 (crc_control_unit_::size_in == 3) ##1 !crc_control_unit_::reset_chain && (crc_control_unit_::size_in == 1) ##1 true) |-> (crc_control_unit_::size_in == 0));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 2) ##1 (crc_control_unit_::size_in == 2) ##1 (crc_control_unit_::size_in == 3) ##1 !crc_control_unit_::clear_crc_init_sel && (crc_control_unit_::size_in == 1) ##1 true) |-> (crc_control_unit_::size_in == 0));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##2 true) |-> (crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##2 true) |-> (crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##2 true) |-> (crc_control_unit_::size_in >= 2) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##4 true) |-> (crc_control_unit_::next_state_full == 0));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0) |-> (crc_control_unit_::next_state_full == 0));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##3 true) |-> (crc_control_unit_::next_state_full == 0));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n) |-> (crc_control_unit_::next_state_full == 0));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##4 true) |-> (crc_control_unit_::next_state_full == 0));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##3 true) |-> (crc_control_unit_::next_state_full == 0));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0)) |-> (crc_control_unit_::next_state_full == 0));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##3 true) |-> (crc_control_unit_::next_state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##4 true) |-> (crc_control_unit_::next_state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##3 true) |-> (crc_control_unit_::next_state_full == 0));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##3 true) |-> (crc_control_unit_::next_state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##4 true) |-> (crc_control_unit_::next_state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##4 true) |-> (crc_control_unit_::next_state_full == 0));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##4 true) |-> (crc_control_unit_::next_state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##3 true) |-> (crc_control_unit_::next_state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##1 true) |-> (crc_control_unit_::next_state_byte == 0));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##2 true) |-> (crc_control_unit_::next_state_full == 1));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##1 true) |-> crc_control_unit_::write);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n) |-> (crc_control_unit_::next_state_byte == 0));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##1 true) |-> (crc_control_unit_::next_state_full == 1));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##2 true) |-> (crc_control_unit_::next_state_full == 1));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##1 true) |-> (crc_control_unit_::next_state_full == 1));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0)) |-> (crc_control_unit_::next_state_byte == 0));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##2 true) |-> (crc_control_unit_::next_state_byte == 0));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##2 true) |-> (crc_control_unit_::next_state_full == 1));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##1 true) |-> crc_control_unit_::write);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##2 true) |-> (crc_control_unit_::next_state_byte == 0));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##1 true) |-> (crc_control_unit_::next_state_full == 1));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##1 true) |-> (crc_control_unit_::next_state_byte == 0));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0) |-> (crc_control_unit_::next_state_byte == 0));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##2 true) |-> crc_control_unit_::write);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##1 true) |-> (crc_control_unit_::next_state_byte == 0));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##2 true) |-> (crc_control_unit_::next_state_byte == 0));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##1 true) |-> crc_control_unit_::write);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##2 true) |-> crc_control_unit_::write);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##2 true) |-> crc_control_unit_::write);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::next_state_full == 1) && (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 true) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::next_state_full == 1) && (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 true) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::next_state_byte == 0) && (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 true) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) && crc_control_unit_::write ##2 (crc_control_unit_::size_in == 3) ##1 true) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::next_state_byte == 0) && (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 true) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) && crc_control_unit_::write ##2 (crc_control_unit_::size_in == 3) ##1 true) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 crc_control_unit_::write) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::next_state_full == 1)) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::next_state_full == 1)) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::next_state_byte == 0)) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 crc_control_unit_::write) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::next_state_byte == 0)) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##1 true) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##4 true) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##3 true) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##1 true) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##4 true) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##3 true) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##2 true) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##1 true) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##4 true) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##2 true) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##2 true) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##1 true) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##3 true) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##4 true) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##3 true) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##2 true) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##1 true) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##1 true) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##2 true) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##3 true) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##4 true) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##4 true) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##3 true) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##2 true) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##1 crc_control_unit_::write ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::next_state_byte == 0) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::next_state_full == 1) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::next_state_full == 1) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##1 crc_control_unit_::write ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::next_state_byte == 0) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) && crc_control_unit_::clear_crc_init_sel ##1 !crc_control_unit_::reset_chain ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) && crc_control_unit_::clear_crc_init_sel ##1 !crc_control_unit_::reset_chain ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3)) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 1) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 1) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3)) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::reset_chain && (crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 true) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::reset_chain && (crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 true) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::clear_crc_init_sel && (crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 true) |-> crc_control_unit_::reset_chain);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::clear_crc_init_sel && (crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 true) |-> crc_control_unit_::clear_crc_init_sel);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 1) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 2) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::size_in == 2) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 2) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##1 (crc_control_unit_::size_in == 3) ##1 !crc_control_unit_::write ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::next_state_full == 0) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::next_state_byte == 4) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##1 (crc_control_unit_::size_in == 3) ##2 !crc_control_unit_::clear_crc_init_sel && (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##1 (crc_control_unit_::size_in == 3) ##2 !crc_control_unit_::reset_chain && (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##1 (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 !crc_control_unit_::clear_crc_init_sel) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##1 (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 !crc_control_unit_::reset_chain) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) && (crc_control_unit_::size_in == 1) ##1 (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##1 (crc_control_unit_::size_in == 3) ##2 !crc_control_unit_::write && (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##1 (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::next_state_byte == 4) && (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##1 (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::next_state_full == 0) && (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##1 (crc_control_unit_::size_in == 3) ##1 !crc_control_unit_::reset_chain ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##1 (crc_control_unit_::size_in == 3) ##1 !crc_control_unit_::clear_crc_init_sel ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##1 (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::next_state_byte == 4)) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##1 (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 !crc_control_unit_::write) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##1 (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::next_state_full == 0)) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 1) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) && (crc_control_unit_::size_in == 2) ##1 (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##1 !crc_control_unit_::clear_crc_init_sel && (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##1 !crc_control_unit_::reset_chain && (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::clear_crc_init_sel && (crc_control_unit_::next_state_byte == 0) ##1 (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::reset_chain && (crc_control_unit_::next_state_byte == 0) ##1 (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##1 (crc_control_unit_::next_state_byte == 4) && (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##1 (crc_control_unit_::next_state_full == 0) && (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##1 !crc_control_unit_::write && (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) ##1 (crc_control_unit_::size_in == 3) ##1 (crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##3 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##2 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##3 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##4 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##2 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##2 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##3 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##4 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##4 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::next_state_byte == 0) && (crc_control_unit_::size_in == 0) ##1 (crc_control_unit_::size_in == 3) ##2 (crc_control_unit_::size_in == 3) ##1 true) |-> (crc_control_unit_::size_in >= 1) && (crc_control_unit_::size_in <= 3));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##1 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##2 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##4 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (crc_control_unit_::rst_n ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##1 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##2 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##4 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##3 true) |-> crc_control_unit_::bypass_byte0);
assert property(@(posedge crc_control_unit_::clk) (!crc_control_unit_::bypass_byte0 ##3 true) |-> (crc_control_unit_::state_byte == 4));
assert property(@(posedge crc_control_unit_::clk) ((crc_control_unit_::state_byte == 0) ##4 true) |-> crc_control_unit_::bypass_byte0);
