

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Fri May 12 12:44:07 2023

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og9 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Version 2.40
    15                           ; Generated 04/07/2022 GMT
    16                           ; 
    17                           ; Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F4550 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49   000000                     _GO	set	32273
    50   000000                     _TRISA0	set	31888
    51   000000                     _ADCON2	set	4032
    52   000000                     _ADCON1	set	4033
    53   000000                     _ADCON0	set	4034
    54   000000                     _ADRESH	set	4036
    55                           
    56                           ; #config settings
    57                           
    58                           	psect	cinit
    59   007FDC                     __pcinit:
    60                           	callstack 0
    61   007FDC                     start_initialization:
    62                           	callstack 0
    63   007FDC                     __initialization:
    64                           	callstack 0
    65   007FDC                     end_of_initialization:
    66                           	callstack 0
    67   007FDC                     __end_of__initialization:
    68                           	callstack 0
    69   007FDC  0100               	movlb	0
    70   007FDE  EFF6  F03F         	goto	_main	;jump to C main() function
    71                           
    72                           	psect	cstackCOMRAM
    73   000000                     __pcstackCOMRAM:
    74                           	callstack 0
    75   000000                     
    76                           ; 1 bytes @ 0x0
    77 ;;
    78 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    79 ;;
    80 ;; *************** function _main *****************
    81 ;; Defined at:
    82 ;;		line 6 in file "Lab1G2_C.c"
    83 ;; Parameters:    Size  Location     Type
    84 ;;		None
    85 ;; Auto vars:     Size  Location     Type
    86 ;;  a               1    0        unsigned char 
    87 ;; Return value:  Size  Location     Type
    88 ;;                  1    wreg      void 
    89 ;; Registers used:
    90 ;;		wreg, status,2, cstack
    91 ;; Tracked objects:
    92 ;;		On entry : 0/0
    93 ;;		On exit  : 0/0
    94 ;;		Unchanged: 0/0
    95 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    96 ;;      Params:         0       0       0       0       0       0       0       0       0
    97 ;;      Locals:         0       0       0       0       0       0       0       0       0
    98 ;;      Temps:          0       0       0       0       0       0       0       0       0
    99 ;;      Totals:         0       0       0       0       0       0       0       0       0
   100 ;;Total ram usage:        0 bytes
   101 ;; Hardware stack levels required when called: 1
   102 ;; This function calls:
   103 ;;		_Conversion
   104 ;; This function is called by:
   105 ;;		Startup code after reset
   106 ;; This function uses a non-reentrant model
   107 ;;
   108                           
   109                           	psect	text0
   110   007FEC                     __ptext0:
   111                           	callstack 0
   112   007FEC                     _main:
   113                           	callstack 30
   114                           
   115                           ;Lab1G2_C.c: 7: unsigned char a;;Lab1G2_C.c: 8: TRISA0=1;
   116                           
   117                           ;incstack = 0
   118   007FEC  8092               	bsf	3986,0,c	;volatile
   119                           
   120                           ;Lab1G2_C.c: 9: ADCON0=0b00000001;
   121   007FEE  0E01               	movlw	1
   122   007FF0  6EC2               	movwf	194,c	;volatile
   123                           
   124                           ;Lab1G2_C.c: 10: ADCON1=0b00001110;
   125   007FF2  0E0E               	movlw	14
   126   007FF4  6EC1               	movwf	193,c	;volatile
   127                           
   128                           ;Lab1G2_C.c: 11: ADCON2=0b00001000;
   129   007FF6  0E08               	movlw	8
   130   007FF8  6EC0               	movwf	192,c	;volatile
   131   007FFA                     l786:
   132   007FFA  ECF1  F03F         	call	_Conversion	;wreg free
   133   007FFE  D7FD               	goto	l786
   134   008000                     __end_of_main:
   135                           	callstack 0
   136                           
   137 ;; *************** function _Conversion *****************
   138 ;; Defined at:
   139 ;;		line 16 in file "Lab1G2_C.c"
   140 ;; Parameters:    Size  Location     Type
   141 ;;		None
   142 ;; Auto vars:     Size  Location     Type
   143 ;;		None
   144 ;; Return value:  Size  Location     Type
   145 ;;                  1    wreg      unsigned char 
   146 ;; Registers used:
   147 ;;		wreg, status,2
   148 ;; Tracked objects:
   149 ;;		On entry : 0/0
   150 ;;		On exit  : 0/0
   151 ;;		Unchanged: 0/0
   152 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   153 ;;      Params:         0       0       0       0       0       0       0       0       0
   154 ;;      Locals:         0       0       0       0       0       0       0       0       0
   155 ;;      Temps:          0       0       0       0       0       0       0       0       0
   156 ;;      Totals:         0       0       0       0       0       0       0       0       0
   157 ;;Total ram usage:        0 bytes
   158 ;; Hardware stack levels used: 1
   159 ;; This function calls:
   160 ;;		Nothing
   161 ;; This function is called by:
   162 ;;		_main
   163 ;; This function uses a non-reentrant model
   164 ;;
   165                           
   166                           	psect	text1
   167   007FE2                     __ptext1:
   168                           	callstack 0
   169   007FE2                     _Conversion:
   170                           	callstack 30
   171                           
   172                           ;Lab1G2_C.c: 17: GO=1;
   173                           
   174                           ;incstack = 0
   175   007FE2  82C2               	bsf	4034,1,c	;volatile
   176   007FE4                     l25:
   177   007FE4  B2C2               	btfsc	4034,1,c	;volatile
   178   007FE6  D7FE               	goto	l25
   179                           
   180                           ;Lab1G2_C.c: 19: return ADRESH;
   181   007FE8  50C4               	movf	196,w,c	;volatile
   182   007FEA  0012               	return		;funcret
   183   007FEC                     __end_of_Conversion:
   184                           	callstack 0
   185   000000                     
   186                           	psect	rparam
   187   000000                     
   188                           	psect	idloc
   189                           
   190                           ;Config register IDLOC0 @ 0x200000
   191                           ;	unspecified, using default values
   192   200000                     	org	2097152
   193   200000  FF                 	db	255
   194                           
   195                           ;Config register IDLOC1 @ 0x200001
   196                           ;	unspecified, using default values
   197   200001                     	org	2097153
   198   200001  FF                 	db	255
   199                           
   200                           ;Config register IDLOC2 @ 0x200002
   201                           ;	unspecified, using default values
   202   200002                     	org	2097154
   203   200002  FF                 	db	255
   204                           
   205                           ;Config register IDLOC3 @ 0x200003
   206                           ;	unspecified, using default values
   207   200003                     	org	2097155
   208   200003  FF                 	db	255
   209                           
   210                           ;Config register IDLOC4 @ 0x200004
   211                           ;	unspecified, using default values
   212   200004                     	org	2097156
   213   200004  FF                 	db	255
   214                           
   215                           ;Config register IDLOC5 @ 0x200005
   216                           ;	unspecified, using default values
   217   200005                     	org	2097157
   218   200005  FF                 	db	255
   219                           
   220                           ;Config register IDLOC6 @ 0x200006
   221                           ;	unspecified, using default values
   222   200006                     	org	2097158
   223   200006  FF                 	db	255
   224                           
   225                           ;Config register IDLOC7 @ 0x200007
   226                           ;	unspecified, using default values
   227   200007                     	org	2097159
   228   200007  FF                 	db	255
   229                           
   230                           	psect	config
   231                           
   232                           ;Config register CONFIG1L @ 0x300000
   233                           ;	unspecified, using default values
   234                           ;	PLL Prescaler Selection bits
   235                           ;	PLLDIV = 0x0, unprogrammed default
   236                           ;	System Clock Postscaler Selection bits
   237                           ;	CPUDIV = 0x0, unprogrammed default
   238                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   239                           ;	USBDIV = 0x0, unprogrammed default
   240   300000                     	org	3145728
   241   300000  00                 	db	0
   242                           
   243                           ;Config register CONFIG1H @ 0x300001
   244                           ;	Oscillator Selection bits
   245                           ;	FOSC = INTOSC_EC, Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)
   246                           ;	Fail-Safe Clock Monitor Enable bit
   247                           ;	FCMEN = 0x0, unprogrammed default
   248                           ;	Internal/External Oscillator Switchover bit
   249                           ;	IESO = 0x0, unprogrammed default
   250   300001                     	org	3145729
   251   300001  09                 	db	9
   252                           
   253                           ;Config register CONFIG2L @ 0x300002
   254                           ;	unspecified, using default values
   255                           ;	Power-up Timer Enable bit
   256                           ;	PWRT = 0x1, unprogrammed default
   257                           ;	Brown-out Reset Enable bits
   258                           ;	BOR = 0x3, unprogrammed default
   259                           ;	Brown-out Reset Voltage bits
   260                           ;	BORV = 0x3, unprogrammed default
   261                           ;	USB Voltage Regulator Enable bit
   262                           ;	VREGEN = 0x0, unprogrammed default
   263   300002                     	org	3145730
   264   300002  1F                 	db	31
   265                           
   266                           ;Config register CONFIG2H @ 0x300003
   267                           ;	Watchdog Timer Enable bit
   268                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   269                           ;	Watchdog Timer Postscale Select bits
   270                           ;	WDTPS = 0xF, unprogrammed default
   271   300003                     	org	3145731
   272   300003  1E                 	db	30
   273                           
   274                           ; Padding undefined space
   275   300004                     	org	3145732
   276   300004  FF                 	db	255
   277                           
   278                           ;Config register CONFIG3H @ 0x300005
   279                           ;	unspecified, using default values
   280                           ;	CCP2 MUX bit
   281                           ;	CCP2MX = 0x1, unprogrammed default
   282                           ;	PORTB A/D Enable bit
   283                           ;	PBADEN = 0x1, unprogrammed default
   284                           ;	Low-Power Timer 1 Oscillator Enable bit
   285                           ;	LPT1OSC = 0x0, unprogrammed default
   286                           ;	MCLR Pin Enable bit
   287                           ;	MCLRE = 0x1, unprogrammed default
   288   300005                     	org	3145733
   289   300005  83                 	db	131
   290                           
   291                           ;Config register CONFIG4L @ 0x300006
   292                           ;	unspecified, using default values
   293                           ;	Stack Full/Underflow Reset Enable bit
   294                           ;	STVREN = 0x1, unprogrammed default
   295                           ;	Single-Supply ICSP Enable bit
   296                           ;	LVP = 0x1, unprogrammed default
   297                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   298                           ;	ICPRT = 0x0, unprogrammed default
   299                           ;	Extended Instruction Set Enable bit
   300                           ;	XINST = 0x0, unprogrammed default
   301                           ;	Background Debugger Enable bit
   302                           ;	DEBUG = 0x1, unprogrammed default
   303   300006                     	org	3145734
   304   300006  85                 	db	133
   305                           
   306                           ; Padding undefined space
   307   300007                     	org	3145735
   308   300007  FF                 	db	255
   309                           
   310                           ;Config register CONFIG5L @ 0x300008
   311                           ;	unspecified, using default values
   312                           ;	Code Protection bit
   313                           ;	CP0 = 0x1, unprogrammed default
   314                           ;	Code Protection bit
   315                           ;	CP1 = 0x1, unprogrammed default
   316                           ;	Code Protection bit
   317                           ;	CP2 = 0x1, unprogrammed default
   318                           ;	Code Protection bit
   319                           ;	CP3 = 0x1, unprogrammed default
   320   300008                     	org	3145736
   321   300008  0F                 	db	15
   322                           
   323                           ;Config register CONFIG5H @ 0x300009
   324                           ;	unspecified, using default values
   325                           ;	Boot Block Code Protection bit
   326                           ;	CPB = 0x1, unprogrammed default
   327                           ;	Data EEPROM Code Protection bit
   328                           ;	CPD = 0x1, unprogrammed default
   329   300009                     	org	3145737
   330   300009  C0                 	db	192
   331                           
   332                           ;Config register CONFIG6L @ 0x30000A
   333                           ;	unspecified, using default values
   334                           ;	Write Protection bit
   335                           ;	WRT0 = 0x1, unprogrammed default
   336                           ;	Write Protection bit
   337                           ;	WRT1 = 0x1, unprogrammed default
   338                           ;	Write Protection bit
   339                           ;	WRT2 = 0x1, unprogrammed default
   340                           ;	Write Protection bit
   341                           ;	WRT3 = 0x1, unprogrammed default
   342   30000A                     	org	3145738
   343   30000A  0F                 	db	15
   344                           
   345                           ;Config register CONFIG6H @ 0x30000B
   346                           ;	unspecified, using default values
   347                           ;	Configuration Register Write Protection bit
   348                           ;	WRTC = 0x1, unprogrammed default
   349                           ;	Boot Block Write Protection bit
   350                           ;	WRTB = 0x1, unprogrammed default
   351                           ;	Data EEPROM Write Protection bit
   352                           ;	WRTD = 0x1, unprogrammed default
   353   30000B                     	org	3145739
   354   30000B  E0                 	db	224
   355                           
   356                           ;Config register CONFIG7L @ 0x30000C
   357                           ;	unspecified, using default values
   358                           ;	Table Read Protection bit
   359                           ;	EBTR0 = 0x1, unprogrammed default
   360                           ;	Table Read Protection bit
   361                           ;	EBTR1 = 0x1, unprogrammed default
   362                           ;	Table Read Protection bit
   363                           ;	EBTR2 = 0x1, unprogrammed default
   364                           ;	Table Read Protection bit
   365                           ;	EBTR3 = 0x1, unprogrammed default
   366   30000C                     	org	3145740
   367   30000C  0F                 	db	15
   368                           
   369                           ;Config register CONFIG7H @ 0x30000D
   370                           ;	unspecified, using default values
   371                           ;	Boot Block Table Read Protection bit
   372                           ;	EBTRB = 0x1, unprogrammed default
   373   30000D                     	org	3145741
   374   30000D  40                 	db	64
   375                           tosu	equ	0xFFF
   376                           tosh	equ	0xFFE
   377                           tosl	equ	0xFFD
   378                           stkptr	equ	0xFFC
   379                           pclatu	equ	0xFFB
   380                           pclath	equ	0xFFA
   381                           pcl	equ	0xFF9
   382                           tblptru	equ	0xFF8
   383                           tblptrh	equ	0xFF7
   384                           tblptrl	equ	0xFF6
   385                           tablat	equ	0xFF5
   386                           prodh	equ	0xFF4
   387                           prodl	equ	0xFF3
   388                           indf0	equ	0xFEF
   389                           postinc0	equ	0xFEE
   390                           postdec0	equ	0xFED
   391                           preinc0	equ	0xFEC
   392                           plusw0	equ	0xFEB
   393                           fsr0h	equ	0xFEA
   394                           fsr0l	equ	0xFE9
   395                           wreg	equ	0xFE8
   396                           indf1	equ	0xFE7
   397                           postinc1	equ	0xFE6
   398                           postdec1	equ	0xFE5
   399                           preinc1	equ	0xFE4
   400                           plusw1	equ	0xFE3
   401                           fsr1h	equ	0xFE2
   402                           fsr1l	equ	0xFE1
   403                           bsr	equ	0xFE0
   404                           indf2	equ	0xFDF
   405                           postinc2	equ	0xFDE
   406                           postdec2	equ	0xFDD
   407                           preinc2	equ	0xFDC
   408                           plusw2	equ	0xFDB
   409                           fsr2h	equ	0xFDA
   410                           fsr2l	equ	0xFD9
   411                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                         _Conversion
 ---------------------------------------------------------------------------------
 (1) _Conversion                                           0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Conversion

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRhhh        3B      0       0      20        0.0%
BITBIGSFRhhl         1      0       0      21        0.0%
BITBIGSFRhl         2D      0       0      22        0.0%
BITBIGSFRl          32      0       0      23        0.0%
ABS                  0      0       0      24        0.0%
BIGRAM             7FF      0       0      25        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Fri May 12 12:44:07 2023

                     l25 7FE4                       _GO 007E11                      l786 7FFA  
                   _main 7FEC                     start 0000             ___param_bank 000000  
                  ?_main 0000               _Conversion 7FE2          __initialization 7FDC  
           __end_of_main 8000                   ??_main 0000            __activetblptr 000000  
                 _ADCON0 000FC2                   _ADCON1 000FC1                   _ADCON2 000FC0  
                 _ADRESH 000FC4                   _TRISA0 007C90                   isa$std 000001  
            ?_Conversion 0000               __accesstop 0060  __end_of__initialization 7FDC  
          ___rparam_used 000001           __pcstackCOMRAM 0000                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FDC                  __ramtop 0800  
                __ptext0 7FEC                  __ptext1 7FE2     end_of_initialization 7FDC  
           ??_Conversion 0000       __end_of_Conversion 7FEC      start_initialization 7FDC  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 000000  
