/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.06
Build    : 1.1.1
Hash     : 9567da9
Date     : Jun  6 2024
Type     : Engineering
Log Time   : Thu Jun  6 10:07:40 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 10

#Path 1
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[13].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$6648$new_new_n134__.in[0] (.names)                          0.890     1.935
$abc$6648$new_new_n134__.out[0] (.names)                         0.218     2.153
$abc$2625$li13_li13.in[0] (.names)                               0.890     3.044
$abc$2625$li13_li13.out[0] (.names)                              0.218     3.262
ModByteWr.Next_addr[13].D[0] (dffre)                             0.890     4.152
data arrival time                                                          4.152

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[13].C[0] (dffre)                             0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -4.152
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.793


#Path 2
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[12].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$6648$new_new_n134__.in[0] (.names)                          0.890     1.935
$abc$6648$new_new_n134__.out[0] (.names)                         0.218     2.153
$abc$2625$li12_li12.in[0] (.names)                               0.890     3.044
$abc$2625$li12_li12.out[0] (.names)                              0.218     3.262
ModByteWr.Next_addr[12].D[0] (dffre)                             0.890     4.152
data arrival time                                                          4.152

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[12].C[0] (dffre)                             0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -4.152
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.793


#Path 3
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[3].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$6648$new_new_n134__.in[0] (.names)                          0.890     1.935
$abc$6648$new_new_n134__.out[0] (.names)                         0.218     2.153
$abc$2625$li03_li03.in[0] (.names)                               0.890     3.044
$abc$2625$li03_li03.out[0] (.names)                              0.218     3.262
ModByteWr.Next_addr[3].D[0] (dffre)                              0.890     4.152
data arrival time                                                          4.152

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[3].C[0] (dffre)                              0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -4.152
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.793


#Path 4
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[10].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$6648$new_new_n134__.in[0] (.names)                          0.890     1.935
$abc$6648$new_new_n134__.out[0] (.names)                         0.218     2.153
$abc$2625$li10_li10.in[0] (.names)                               0.890     3.044
$abc$2625$li10_li10.out[0] (.names)                              0.218     3.262
ModByteWr.Next_addr[10].D[0] (dffre)                             0.890     4.152
data arrival time                                                          4.152

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[10].C[0] (dffre)                             0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -4.152
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.793


#Path 5
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[9].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$6648$new_new_n134__.in[0] (.names)                          0.890     1.935
$abc$6648$new_new_n134__.out[0] (.names)                         0.218     2.153
$abc$2625$li09_li09.in[0] (.names)                               0.890     3.044
$abc$2625$li09_li09.out[0] (.names)                              0.218     3.262
ModByteWr.Next_addr[9].D[0] (dffre)                              0.890     4.152
data arrival time                                                          4.152

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[9].C[0] (dffre)                              0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -4.152
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.793


#Path 6
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[8].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$6648$new_new_n134__.in[0] (.names)                          0.890     1.935
$abc$6648$new_new_n134__.out[0] (.names)                         0.218     2.153
$abc$2625$li08_li08.in[0] (.names)                               0.890     3.044
$abc$2625$li08_li08.out[0] (.names)                              0.218     3.262
ModByteWr.Next_addr[8].D[0] (dffre)                              0.890     4.152
data arrival time                                                          4.152

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[8].C[0] (dffre)                              0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -4.152
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.793


#Path 7
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[7].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$6648$new_new_n134__.in[0] (.names)                          0.890     1.935
$abc$6648$new_new_n134__.out[0] (.names)                         0.218     2.153
$abc$2625$li07_li07.in[0] (.names)                               0.890     3.044
$abc$2625$li07_li07.out[0] (.names)                              0.218     3.262
ModByteWr.Next_addr[7].D[0] (dffre)                              0.890     4.152
data arrival time                                                          4.152

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[7].C[0] (dffre)                              0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -4.152
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.793


#Path 8
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[6].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$6648$new_new_n134__.in[0] (.names)                          0.890     1.935
$abc$6648$new_new_n134__.out[0] (.names)                         0.218     2.153
$abc$2625$li06_li06.in[0] (.names)                               0.890     3.044
$abc$2625$li06_li06.out[0] (.names)                              0.218     3.262
ModByteWr.Next_addr[6].D[0] (dffre)                              0.890     4.152
data arrival time                                                          4.152

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[6].C[0] (dffre)                              0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -4.152
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.793


#Path 9
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[5].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$6648$new_new_n134__.in[0] (.names)                          0.890     1.935
$abc$6648$new_new_n134__.out[0] (.names)                         0.218     2.153
$abc$2625$li05_li05.in[0] (.names)                               0.890     3.044
$abc$2625$li05_li05.out[0] (.names)                              0.218     3.262
ModByteWr.Next_addr[5].D[0] (dffre)                              0.890     4.152
data arrival time                                                          4.152

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[5].C[0] (dffre)                              0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -4.152
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.793


#Path 10
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[14].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$6648$new_new_n134__.in[0] (.names)                          0.890     1.935
$abc$6648$new_new_n134__.out[0] (.names)                         0.218     2.153
$abc$2625$li14_li14.in[0] (.names)                               0.890     3.044
$abc$2625$li14_li14.out[0] (.names)                              0.173     3.216
ModByteWr.Next_addr[14].D[0] (dffre)                             0.890     4.107
data arrival time                                                          4.107

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[14].C[0] (dffre)                             0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -4.107
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.748


#Path 11
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[4].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$6648$new_new_n134__.in[0] (.names)                          0.890     1.935
$abc$6648$new_new_n134__.out[0] (.names)                         0.218     2.153
$abc$2625$li04_li04.in[0] (.names)                               0.890     3.044
$abc$2625$li04_li04.out[0] (.names)                              0.173     3.216
ModByteWr.Next_addr[4].D[0] (dffre)                              0.890     4.107
data arrival time                                                          4.107

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[4].C[0] (dffre)                              0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -4.107
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.748


#Path 12
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[11].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$6648$new_new_n134__.in[0] (.names)                          0.890     1.935
$abc$6648$new_new_n134__.out[0] (.names)                         0.218     2.153
$abc$2625$li11_li11.in[0] (.names)                               0.890     3.044
$abc$2625$li11_li11.out[0] (.names)                              0.173     3.216
ModByteWr.Next_addr[11].D[0] (dffre)                             0.890     4.107
data arrival time                                                          4.107

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[11].C[0] (dffre)                             0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -4.107
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.748


#Path 13
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[7].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[1].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[1].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[0] (.names)                        0.890     1.935
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.218     2.153
Current_addr[7].E[0] (dffre)                                                      0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
Current_addr[7].C[0] (dffre)                                                      0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 14
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[1].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.890     1.935
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.218     2.153
ModByteWr.Next_addr[1].E[0] (dffre)                                                         0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[1].C[0] (dffre)                                                         0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 15
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[6].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[1].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[1].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[0] (.names)                        0.890     1.935
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.218     2.153
Current_addr[6].E[0] (dffre)                                                      0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
Current_addr[6].C[0] (dffre)                                                      0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 16
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[5].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[1].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[1].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[0] (.names)                        0.890     1.935
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.218     2.153
Current_addr[5].E[0] (dffre)                                                      0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
Current_addr[5].C[0] (dffre)                                                      0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 17
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[4].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[1].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[1].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[0] (.names)                        0.890     1.935
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.218     2.153
Current_addr[4].E[0] (dffre)                                                      0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
Current_addr[4].C[0] (dffre)                                                      0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 18
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[3].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[1].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[1].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[0] (.names)                        0.890     1.935
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.218     2.153
Current_addr[3].E[0] (dffre)                                                      0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
Current_addr[3].C[0] (dffre)                                                      0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 19
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[2].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[1].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[1].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[0] (.names)                        0.890     1.935
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.218     2.153
Current_addr[2].E[0] (dffre)                                                      0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
Current_addr[2].C[0] (dffre)                                                      0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 20
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[1].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[1].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[1].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[0] (.names)                        0.890     1.935
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.218     2.153
Current_addr[1].E[0] (dffre)                                                      0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
Current_addr[1].C[0] (dffre)                                                      0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 21
Startpoint: ModByteWr.Next_addr[14].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[14].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                0.000     0.000
clock source latency                                                           0.000     0.000
Clk.inpad[0] (.input)                                                0.000     0.000
ModByteWr.Next_addr[14].C[0] (dffre)                                           0.890     0.890
ModByteWr.Next_addr[14].Q[0] (dffre) [clock-to-output]                         0.154     1.044
$abc$1567$auto$rtlil.cc:2613:Mux$556[14].in[0] (.names)                        0.890     1.935
$abc$1567$auto$rtlil.cc:2613:Mux$556[14].out[0] (.names)                       0.218     2.153
Current_addr[14].D[0] (dffre)                                        0.890     3.044
data arrival time                                                                        3.044

clock Clk (rise edge)                                                2.500     2.500
clock source latency                                                           0.000     2.500
Clk.inpad[0] (.input)                                                0.000     2.500
Current_addr[14].C[0] (dffre)                                        0.890     3.390
clock uncertainty                                                              0.000     3.390
cell setup time                                                               -0.032     3.359
data required time                                                                       3.359
----------------------------------------------------------------------------------------------
data required time                                                                       3.359
data arrival time                                                                       -3.044
----------------------------------------------------------------------------------------------
slack (MET)                                                                              0.315


#Path 22
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[1].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$2625$li01_li01.in[0] (.names)                               0.890     1.935
$abc$2625$li01_li01.out[0] (.names)                              0.218     2.153
ModByteWr.Next_addr[1].D[0] (dffre)                              0.890     3.044
data arrival time                                                          3.044

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[1].C[0] (dffre)                              0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -3.044
--------------------------------------------------------------------------------
slack (MET)                                                                0.315


#Path 23
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[0].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$2625$li00_li00.in[0] (.names)                               0.890     1.935
$abc$2625$li00_li00.out[0] (.names)                              0.218     2.153
ModByteWr.Next_addr[0].D[0] (dffre)                              0.890     3.044
data arrival time                                                          3.044

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[0].C[0] (dffre)                              0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -3.044
--------------------------------------------------------------------------------
slack (MET)                                                                0.315


#Path 24
Startpoint: ModByteWr.Next_addr[8].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[8].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.Next_addr[8].C[0] (dffre)                                           0.890     0.890
ModByteWr.Next_addr[8].Q[0] (dffre) [clock-to-output]                         0.154     1.044
$abc$1567$auto$rtlil.cc:2613:Mux$556[8].in[0] (.names)                        0.890     1.935
$abc$1567$auto$rtlil.cc:2613:Mux$556[8].out[0] (.names)                       0.218     2.153
Current_addr[8].D[0] (dffre)                                        0.890     3.044
data arrival time                                                                       3.044

clock Clk (rise edge)                                               2.500     2.500
clock source latency                                                          0.000     2.500
Clk.inpad[0] (.input)                                               0.000     2.500
Current_addr[8].C[0] (dffre)                                        0.890     3.390
clock uncertainty                                                             0.000     3.390
cell setup time                                                              -0.032     3.359
data required time                                                                      3.359
---------------------------------------------------------------------------------------------
data required time                                                                      3.359
data arrival time                                                                      -3.044
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.315


#Path 25
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[14].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.890     1.935
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.218     2.153
ModByteWr.Next_addr[14].E[0] (dffre)                                                        0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[14].C[0] (dffre)                                                        0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 26
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[13].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.890     1.935
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.218     2.153
ModByteWr.Next_addr[13].E[0] (dffre)                                                        0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[13].C[0] (dffre)                                                        0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 27
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[12].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.890     1.935
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.218     2.153
ModByteWr.Next_addr[12].E[0] (dffre)                                                        0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[12].C[0] (dffre)                                                        0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 28
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[11].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.890     1.935
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.218     2.153
ModByteWr.Next_addr[11].E[0] (dffre)                                                        0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[11].C[0] (dffre)                                                        0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 29
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[10].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.890     1.935
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.218     2.153
ModByteWr.Next_addr[10].E[0] (dffre)                                                        0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[10].C[0] (dffre)                                                        0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 30
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[9].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.890     1.935
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.218     2.153
ModByteWr.Next_addr[9].E[0] (dffre)                                                         0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[9].C[0] (dffre)                                                         0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 31
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[8].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.890     1.935
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.218     2.153
ModByteWr.Next_addr[8].E[0] (dffre)                                                         0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[8].C[0] (dffre)                                                         0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 32
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[7].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.890     1.935
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.218     2.153
ModByteWr.Next_addr[7].E[0] (dffre)                                                         0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[7].C[0] (dffre)                                                         0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 33
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[6].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.890     1.935
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.218     2.153
ModByteWr.Next_addr[6].E[0] (dffre)                                                         0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[6].C[0] (dffre)                                                         0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 34
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[5].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.890     1.935
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.218     2.153
ModByteWr.Next_addr[5].E[0] (dffre)                                                         0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[5].C[0] (dffre)                                                         0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 35
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[3].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.890     1.935
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.218     2.153
ModByteWr.Next_addr[3].E[0] (dffre)                                                         0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[3].C[0] (dffre)                                                         0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 36
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[2].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.890     1.935
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.218     2.153
ModByteWr.Next_addr[2].E[0] (dffre)                                                         0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[2].C[0] (dffre)                                                         0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 37
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[4].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.890     1.935
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.218     2.153
ModByteWr.Next_addr[4].E[0] (dffre)                                                         0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[4].C[0] (dffre)                                                         0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 38
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by Clk)
Endpoint  : We.E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488.in[0] (.names)                        0.890     1.935
$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488.out[0] (.names)                       0.218     2.153
We.E[0] (dffre)                                                                   0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
We.C[0] (dffre)                                                                   0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 39
Startpoint: ModRW.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModRW.state_reg[0].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModRW.state_reg[0].C[0] (dffre)                                  0.890     0.890
ModRW.state_reg[0].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2809$li3_li3.in[0] (.names)                                 0.890     1.935
$abc$2809$li3_li3.out[0] (.names)                                0.218     2.153
ModRW.state_reg[0].D[0] (dffre)                                  0.890     3.044
data arrival time                                                          3.044

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
ModRW.state_reg[0].C[0] (dffre)                                  0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -3.044
--------------------------------------------------------------------------------
slack (MET)                                                                0.315


#Path 40
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : Dout[7].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[0] (.names)                        0.890     1.935
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names)                       0.218     2.153
Dout[7].E[0] (dffre)                                                              0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
Dout[7].C[0] (dffre)                                                              0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 41
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : Dout[6].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[0] (.names)                        0.890     1.935
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names)                       0.218     2.153
Dout[6].E[0] (dffre)                                                              0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
Dout[6].C[0] (dffre)                                                              0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 42
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : Dout[5].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[0] (.names)                        0.890     1.935
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names)                       0.218     2.153
Dout[5].E[0] (dffre)                                                              0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
Dout[5].C[0] (dffre)                                                              0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 43
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : Dout[4].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[0] (.names)                        0.890     1.935
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names)                       0.218     2.153
Dout[4].E[0] (dffre)                                                              0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
Dout[4].C[0] (dffre)                                                              0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 44
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : Dout[3].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[0] (.names)                        0.890     1.935
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names)                       0.218     2.153
Dout[3].E[0] (dffre)                                                              0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
Dout[3].C[0] (dffre)                                                              0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 45
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : Dout[2].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[0] (.names)                        0.890     1.935
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names)                       0.218     2.153
Dout[2].E[0] (dffre)                                                              0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
Dout[2].C[0] (dffre)                                                              0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 46
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : Dout[1].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[0] (.names)                        0.890     1.935
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names)                       0.218     2.153
Dout[1].E[0] (dffre)                                                              0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
Dout[1].C[0] (dffre)                                                              0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 47
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : Dout[0].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.in[0] (.names)                        0.890     1.935
$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467.out[0] (.names)                       0.218     2.153
Dout[0].E[0] (dffre)                                                              0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
Dout[0].C[0] (dffre)                                                              0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 48
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.next_state[1].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$2876$li1_li1.in[0] (.names)                                 0.890     1.935
$abc$2876$li1_li1.out[0] (.names)                                0.218     2.153
ModByteWr.next_state[1].D[0] (dffre)                             0.890     3.044
data arrival time                                                          3.044

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.next_state[1].C[0] (dffre)                             0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -3.044
--------------------------------------------------------------------------------
slack (MET)                                                                0.315


#Path 49
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by Clk)
Endpoint  : Ce.E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488.in[0] (.names)                        0.890     1.935
$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488.out[0] (.names)                       0.218     2.153
Ce.E[0] (dffre)                                                                   0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
Ce.C[0] (dffre)                                                                   0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 50
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[8].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[1].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[1].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[0] (.names)                        0.890     1.935
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.218     2.153
Current_addr[8].E[0] (dffre)                                                      0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
Current_addr[8].C[0] (dffre)                                                      0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 51
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.RstByteRdy.E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451.in[0] (.names)                        0.890     1.935
$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451.out[0] (.names)                       0.218     2.153
ModByteWr.RstByteRdy.E[0] (dffre)                                                           0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.RstByteRdy.C[0] (dffre)                                                           0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 52
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.next_state[0].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$2876$li0_li0.in[0] (.names)                                 0.890     1.935
$abc$2876$li0_li0.out[0] (.names)                                0.218     2.153
ModByteWr.next_state[0].D[0] (dffre)                             0.890     3.044
data arrival time                                                          3.044

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.next_state[0].C[0] (dffre)                             0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -3.044
--------------------------------------------------------------------------------
slack (MET)                                                                0.315


#Path 53
Startpoint: ModStSp.mod2.StState_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModStSp.mod2.StState_reg[1].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModStSp.mod2.StState_reg[0].C[0] (dffre)                         0.890     0.890
ModStSp.mod2.StState_reg[0].Q[0] (dffre) [clock-to-output]       0.154     1.044
$abc$1775$li7_li7.in[0] (.names)                                 0.890     1.935
$abc$1775$li7_li7.out[0] (.names)                                0.218     2.153
ModStSp.mod2.StState_reg[1].D[0] (dffre)                         0.890     3.044
data arrival time                                                          3.044

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
ModStSp.mod2.StState_reg[1].C[0] (dffre)                         0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -3.044
--------------------------------------------------------------------------------
slack (MET)                                                                0.315


#Path 54
Startpoint: ModStSp.mod1.SpState_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModStSp.mod1.SpState_reg[1].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModStSp.mod1.SpState_reg[0].C[0] (dffre)                         0.890     0.890
ModStSp.mod1.SpState_reg[0].Q[0] (dffre) [clock-to-output]       0.154     1.044
$abc$1775$li5_li5.in[0] (.names)                                 0.890     1.935
$abc$1775$li5_li5.out[0] (.names)                                0.218     2.153
ModStSp.mod1.SpState_reg[1].D[0] (dffre)                         0.890     3.044
data arrival time                                                          3.044

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
ModStSp.mod1.SpState_reg[1].C[0] (dffre)                         0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -3.044
--------------------------------------------------------------------------------
slack (MET)                                                                0.315


#Path 55
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[0].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[1].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[1].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[0] (.names)                        0.890     1.935
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.218     2.153
Current_addr[0].E[0] (dffre)                                                      0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
Current_addr[0].C[0] (dffre)                                                      0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 56
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[14].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[1].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[1].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[0] (.names)                        0.890     1.935
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.218     2.153
Current_addr[14].E[0] (dffre)                                                     0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
Current_addr[14].C[0] (dffre)                                                     0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 57
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[13].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[1].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[1].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[0] (.names)                        0.890     1.935
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.218     2.153
Current_addr[13].E[0] (dffre)                                                     0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
Current_addr[13].C[0] (dffre)                                                     0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 58
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[12].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[1].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[1].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[0] (.names)                        0.890     1.935
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.218     2.153
Current_addr[12].E[0] (dffre)                                                     0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
Current_addr[12].C[0] (dffre)                                                     0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 59
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[11].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[1].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[1].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[0] (.names)                        0.890     1.935
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.218     2.153
Current_addr[11].E[0] (dffre)                                                     0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
Current_addr[11].C[0] (dffre)                                                     0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 60
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[10].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[1].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[1].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[0] (.names)                        0.890     1.935
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.218     2.153
Current_addr[10].E[0] (dffre)                                                     0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
Current_addr[10].C[0] (dffre)                                                     0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 61
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[9].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[1].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[1].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.in[0] (.names)                        0.890     1.935
$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458.out[0] (.names)                       0.218     2.153
Current_addr[9].E[0] (dffre)                                                      0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
Current_addr[9].C[0] (dffre)                                                      0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 62
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[11].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                0.000     0.000
clock source latency                                                           0.000     0.000
Clk.inpad[0] (.input)                                                0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                            0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                          0.154     1.044
$abc$1567$auto$rtlil.cc:2613:Mux$556[11].in[0] (.names)                        0.890     1.935
$abc$1567$auto$rtlil.cc:2613:Mux$556[11].out[0] (.names)                       0.218     2.153
Current_addr[11].D[0] (dffre)                                        0.890     3.044
data arrival time                                                                        3.044

clock Clk (rise edge)                                                2.500     2.500
clock source latency                                                           0.000     2.500
Clk.inpad[0] (.input)                                                0.000     2.500
Current_addr[11].C[0] (dffre)                                        0.890     3.390
clock uncertainty                                                              0.000     3.390
cell setup time                                                               -0.032     3.359
data required time                                                                       3.359
----------------------------------------------------------------------------------------------
data required time                                                                       3.359
data arrival time                                                                       -3.044
----------------------------------------------------------------------------------------------
slack (MET)                                                                              0.315


#Path 63
Startpoint: ModByteWr.Next_addr[5].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[5].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.Next_addr[5].C[0] (dffre)                                           0.890     0.890
ModByteWr.Next_addr[5].Q[0] (dffre) [clock-to-output]                         0.154     1.044
$abc$1567$auto$rtlil.cc:2613:Mux$556[5].in[0] (.names)                        0.890     1.935
$abc$1567$auto$rtlil.cc:2613:Mux$556[5].out[0] (.names)                       0.218     2.153
Current_addr[5].D[0] (dffre)                                        0.890     3.044
data arrival time                                                                       3.044

clock Clk (rise edge)                                               2.500     2.500
clock source latency                                                          0.000     2.500
Clk.inpad[0] (.input)                                               0.000     2.500
Current_addr[5].C[0] (dffre)                                        0.890     3.390
clock uncertainty                                                             0.000     3.390
cell setup time                                                              -0.032     3.359
data required time                                                                      3.359
---------------------------------------------------------------------------------------------
data required time                                                                      3.359
data arrival time                                                                      -3.044
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.315


#Path 64
Startpoint: ModByteWr.Next_addr[4].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[4].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.Next_addr[4].C[0] (dffre)                                           0.890     0.890
ModByteWr.Next_addr[4].Q[0] (dffre) [clock-to-output]                         0.154     1.044
$abc$1567$auto$rtlil.cc:2613:Mux$556[4].in[0] (.names)                        0.890     1.935
$abc$1567$auto$rtlil.cc:2613:Mux$556[4].out[0] (.names)                       0.218     2.153
Current_addr[4].D[0] (dffre)                                        0.890     3.044
data arrival time                                                                       3.044

clock Clk (rise edge)                                               2.500     2.500
clock source latency                                                          0.000     2.500
Clk.inpad[0] (.input)                                               0.000     2.500
Current_addr[4].C[0] (dffre)                                        0.890     3.390
clock uncertainty                                                             0.000     3.390
cell setup time                                                              -0.032     3.359
data required time                                                                      3.359
---------------------------------------------------------------------------------------------
data required time                                                                      3.359
data arrival time                                                                      -3.044
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.315


#Path 65
Startpoint: ModByteWr.Next_addr[3].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[3].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.Next_addr[3].C[0] (dffre)                                           0.890     0.890
ModByteWr.Next_addr[3].Q[0] (dffre) [clock-to-output]                         0.154     1.044
$abc$1567$auto$rtlil.cc:2613:Mux$556[3].in[0] (.names)                        0.890     1.935
$abc$1567$auto$rtlil.cc:2613:Mux$556[3].out[0] (.names)                       0.218     2.153
Current_addr[3].D[0] (dffre)                                        0.890     3.044
data arrival time                                                                       3.044

clock Clk (rise edge)                                               2.500     2.500
clock source latency                                                          0.000     2.500
Clk.inpad[0] (.input)                                               0.000     2.500
Current_addr[3].C[0] (dffre)                                        0.890     3.390
clock uncertainty                                                             0.000     3.390
cell setup time                                                              -0.032     3.359
data required time                                                                      3.359
---------------------------------------------------------------------------------------------
data required time                                                                      3.359
data arrival time                                                                      -3.044
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.315


#Path 66
Startpoint: ModByteWr.Next_addr[2].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[2].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.Next_addr[2].C[0] (dffre)                                           0.890     0.890
ModByteWr.Next_addr[2].Q[0] (dffre) [clock-to-output]                         0.154     1.044
$abc$1567$auto$rtlil.cc:2613:Mux$556[2].in[0] (.names)                        0.890     1.935
$abc$1567$auto$rtlil.cc:2613:Mux$556[2].out[0] (.names)                       0.218     2.153
Current_addr[2].D[0] (dffre)                                        0.890     3.044
data arrival time                                                                       3.044

clock Clk (rise edge)                                               2.500     2.500
clock source latency                                                          0.000     2.500
Clk.inpad[0] (.input)                                               0.000     2.500
Current_addr[2].C[0] (dffre)                                        0.890     3.390
clock uncertainty                                                             0.000     3.390
cell setup time                                                              -0.032     3.359
data required time                                                                      3.359
---------------------------------------------------------------------------------------------
data required time                                                                      3.359
data arrival time                                                                      -3.044
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.315


#Path 67
Startpoint: ModByteWr.Next_addr[6].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[6].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.Next_addr[6].C[0] (dffre)                                           0.890     0.890
ModByteWr.Next_addr[6].Q[0] (dffre) [clock-to-output]                         0.154     1.044
$abc$1567$auto$rtlil.cc:2613:Mux$556[6].in[0] (.names)                        0.890     1.935
$abc$1567$auto$rtlil.cc:2613:Mux$556[6].out[0] (.names)                       0.218     2.153
Current_addr[6].D[0] (dffre)                                        0.890     3.044
data arrival time                                                                       3.044

clock Clk (rise edge)                                               2.500     2.500
clock source latency                                                          0.000     2.500
Clk.inpad[0] (.input)                                               0.000     2.500
Current_addr[6].C[0] (dffre)                                        0.890     3.390
clock uncertainty                                                             0.000     3.390
cell setup time                                                              -0.032     3.359
data required time                                                                      3.359
---------------------------------------------------------------------------------------------
data required time                                                                      3.359
data arrival time                                                                      -3.044
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.315


#Path 68
Startpoint: ModByteWr.Next_addr[12].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[12].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                0.000     0.000
clock source latency                                                           0.000     0.000
Clk.inpad[0] (.input)                                                0.000     0.000
ModByteWr.Next_addr[12].C[0] (dffre)                                           0.890     0.890
ModByteWr.Next_addr[12].Q[0] (dffre) [clock-to-output]                         0.154     1.044
$abc$1567$auto$rtlil.cc:2613:Mux$556[12].in[0] (.names)                        0.890     1.935
$abc$1567$auto$rtlil.cc:2613:Mux$556[12].out[0] (.names)                       0.218     2.153
Current_addr[12].D[0] (dffre)                                        0.890     3.044
data arrival time                                                                        3.044

clock Clk (rise edge)                                                2.500     2.500
clock source latency                                                           0.000     2.500
Clk.inpad[0] (.input)                                                0.000     2.500
Current_addr[12].C[0] (dffre)                                        0.890     3.390
clock uncertainty                                                              0.000     3.390
cell setup time                                                               -0.032     3.359
data required time                                                                       3.359
----------------------------------------------------------------------------------------------
data required time                                                                       3.359
data arrival time                                                                       -3.044
----------------------------------------------------------------------------------------------
slack (MET)                                                                              0.315


#Path 69
Startpoint: ModByteWr.Next_addr[0].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[0].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.Next_addr[0].C[0] (dffre)                                           0.890     0.890
ModByteWr.Next_addr[0].Q[0] (dffre) [clock-to-output]                         0.154     1.044
$abc$1567$auto$rtlil.cc:2613:Mux$556[0].in[0] (.names)                        0.890     1.935
$abc$1567$auto$rtlil.cc:2613:Mux$556[0].out[0] (.names)                       0.218     2.153
Current_addr[0].D[0] (dffre)                                        0.890     3.044
data arrival time                                                                       3.044

clock Clk (rise edge)                                               2.500     2.500
clock source latency                                                          0.000     2.500
Clk.inpad[0] (.input)                                               0.000     2.500
Current_addr[0].C[0] (dffre)                                        0.890     3.390
clock uncertainty                                                             0.000     3.390
cell setup time                                                              -0.032     3.359
data required time                                                                      3.359
---------------------------------------------------------------------------------------------
data required time                                                                      3.359
data arrival time                                                                      -3.044
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.315


#Path 70
Startpoint: ModByteWr.Next_addr[13].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[13].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                0.000     0.000
clock source latency                                                           0.000     0.000
Clk.inpad[0] (.input)                                                0.000     0.000
ModByteWr.Next_addr[13].C[0] (dffre)                                           0.890     0.890
ModByteWr.Next_addr[13].Q[0] (dffre) [clock-to-output]                         0.154     1.044
$abc$1567$auto$rtlil.cc:2613:Mux$556[13].in[0] (.names)                        0.890     1.935
$abc$1567$auto$rtlil.cc:2613:Mux$556[13].out[0] (.names)                       0.218     2.153
Current_addr[13].D[0] (dffre)                                        0.890     3.044
data arrival time                                                                        3.044

clock Clk (rise edge)                                                2.500     2.500
clock source latency                                                           0.000     2.500
Clk.inpad[0] (.input)                                                0.000     2.500
Current_addr[13].C[0] (dffre)                                        0.890     3.390
clock uncertainty                                                              0.000     3.390
cell setup time                                                               -0.032     3.359
data required time                                                                       3.359
----------------------------------------------------------------------------------------------
data required time                                                                       3.359
data arrival time                                                                       -3.044
----------------------------------------------------------------------------------------------
slack (MET)                                                                              0.315


#Path 71
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[9].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                           0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                         0.154     1.044
$abc$1567$auto$rtlil.cc:2613:Mux$556[9].in[0] (.names)                        0.890     1.935
$abc$1567$auto$rtlil.cc:2613:Mux$556[9].out[0] (.names)                       0.218     2.153
Current_addr[9].D[0] (dffre)                                        0.890     3.044
data arrival time                                                                       3.044

clock Clk (rise edge)                                               2.500     2.500
clock source latency                                                          0.000     2.500
Clk.inpad[0] (.input)                                               0.000     2.500
Current_addr[9].C[0] (dffre)                                        0.890     3.390
clock uncertainty                                                             0.000     3.390
cell setup time                                                              -0.032     3.359
data required time                                                                      3.359
---------------------------------------------------------------------------------------------
data required time                                                                      3.359
data arrival time                                                                      -3.044
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.315


#Path 72
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[7].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                           0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                         0.154     1.044
$abc$1567$auto$rtlil.cc:2613:Mux$556[7].in[0] (.names)                        0.890     1.935
$abc$1567$auto$rtlil.cc:2613:Mux$556[7].out[0] (.names)                       0.218     2.153
Current_addr[7].D[0] (dffre)                                        0.890     3.044
data arrival time                                                                       3.044

clock Clk (rise edge)                                               2.500     2.500
clock source latency                                                          0.000     2.500
Clk.inpad[0] (.input)                                               0.000     2.500
Current_addr[7].C[0] (dffre)                                        0.890     3.390
clock uncertainty                                                             0.000     3.390
cell setup time                                                              -0.032     3.359
data required time                                                                      3.359
---------------------------------------------------------------------------------------------
data required time                                                                      3.359
data arrival time                                                                      -3.044
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.315


#Path 73
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[0].E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.in[0] (.names)                        0.890     1.935
$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444.out[0] (.names)                       0.218     2.153
ModByteWr.Next_addr[0].E[0] (dffre)                                                         0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.Next_addr[0].C[0] (dffre)                                                         0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 74
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre clocked by Clk)
Endpoint  : Ce.D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[1].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[1].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$2930$li0_li0.in[0] (.names)                                 0.890     1.935
$abc$2930$li0_li0.out[0] (.names)                                0.218     2.153
Ce.D[0] (dffre)                                        0.890     3.044
data arrival time                                                          3.044

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
Ce.C[0] (dffre)                                        0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -3.044
--------------------------------------------------------------------------------
slack (MET)                                                                0.315


#Path 75
Startpoint: ModByteWr.Next_addr[10].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[10].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                0.000     0.000
clock source latency                                                           0.000     0.000
Clk.inpad[0] (.input)                                                0.000     0.000
ModByteWr.Next_addr[10].C[0] (dffre)                                           0.890     0.890
ModByteWr.Next_addr[10].Q[0] (dffre) [clock-to-output]                         0.154     1.044
$abc$1567$auto$rtlil.cc:2613:Mux$556[10].in[0] (.names)                        0.890     1.935
$abc$1567$auto$rtlil.cc:2613:Mux$556[10].out[0] (.names)                       0.218     2.153
Current_addr[10].D[0] (dffre)                                        0.890     3.044
data arrival time                                                                        3.044

clock Clk (rise edge)                                                2.500     2.500
clock source latency                                                           0.000     2.500
Clk.inpad[0] (.input)                                                0.000     2.500
Current_addr[10].C[0] (dffre)                                        0.890     3.390
clock uncertainty                                                              0.000     3.390
cell setup time                                                               -0.032     3.359
data required time                                                                       3.359
----------------------------------------------------------------------------------------------
data required time                                                                       3.359
data arrival time                                                                       -3.044
----------------------------------------------------------------------------------------------
slack (MET)                                                                              0.315


#Path 76
Startpoint: ModByteWr.Next_addr[1].Q[0] (dffre clocked by Clk)
Endpoint  : Current_addr[1].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock Clk (rise edge)                                               0.000     0.000
clock source latency                                                          0.000     0.000
Clk.inpad[0] (.input)                                               0.000     0.000
ModByteWr.Next_addr[1].C[0] (dffre)                                           0.890     0.890
ModByteWr.Next_addr[1].Q[0] (dffre) [clock-to-output]                         0.154     1.044
$abc$1567$auto$rtlil.cc:2613:Mux$556[1].in[0] (.names)                        0.890     1.935
$abc$1567$auto$rtlil.cc:2613:Mux$556[1].out[0] (.names)                       0.218     2.153
Current_addr[1].D[0] (dffre)                                        0.890     3.044
data arrival time                                                                       3.044

clock Clk (rise edge)                                               2.500     2.500
clock source latency                                                          0.000     2.500
Clk.inpad[0] (.input)                                               0.000     2.500
Current_addr[1].C[0] (dffre)                                        0.890     3.390
clock uncertainty                                                             0.000     3.390
cell setup time                                                              -0.032     3.359
data required time                                                                      3.359
---------------------------------------------------------------------------------------------
data required time                                                                      3.359
data arrival time                                                                      -3.044
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.315


#Path 77
Startpoint: ModByteWr.state_reg[1].Q[0] (dffre clocked by Clk)
Endpoint  : We.D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[1].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[1].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$2908$li0_li0.in[0] (.names)                                 0.890     1.935
$abc$2908$li0_li0.out[0] (.names)                                0.218     2.153
We.D[0] (dffre)                                        0.890     3.044
data arrival time                                                          3.044

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
We.C[0] (dffre)                                        0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -3.044
--------------------------------------------------------------------------------
slack (MET)                                                                0.315


#Path 78
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.next_state[2].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                             0.000     0.000
clock source latency                                                                        0.000     0.000
Clk.inpad[0] (.input)                                                             0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                                                         0.890     0.890
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]                                       0.154     1.044
$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2].in[0] (.names)                        0.890     1.935
$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2].out[0] (.names)                       0.218     2.153
ModByteWr.next_state[2].D[0] (dffre)                                                        0.890     3.044
data arrival time                                                                                     3.044

clock Clk (rise edge)                                                             2.500     2.500
clock source latency                                                                        0.000     2.500
Clk.inpad[0] (.input)                                                             0.000     2.500
ModByteWr.next_state[2].C[0] (dffre)                                                        0.890     3.390
clock uncertainty                                                                           0.000     3.390
cell setup time                                                                            -0.032     3.359
data required time                                                                                    3.359
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    3.359
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.315


#Path 79
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.RstByteRdy.D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$2939$li0_li0.in[0] (.names)                                 0.890     1.935
$abc$2939$li0_li0.out[0] (.names)                                0.218     2.153
ModByteWr.RstByteRdy.D[0] (dffre)                                0.890     3.044
data arrival time                                                          3.044

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.RstByteRdy.C[0] (dffre)                                0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -3.044
--------------------------------------------------------------------------------
slack (MET)                                                                0.315


#Path 80
Startpoint: ModStSp.mod1.SpState_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ModStSp.mod1.SpState_reg[0].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModStSp.mod1.SpState_reg[0].C[0] (dffre)                         0.890     0.890
ModStSp.mod1.SpState_reg[0].Q[0] (dffre) [clock-to-output]       0.154     1.044
$abc$2809$li4_li4.in[1] (.names)                                 0.890     1.935
$abc$2809$li4_li4.out[0] (.names)                                0.197     2.132
ModStSp.mod1.SpState_reg[0].D[0] (dffre)                         0.890     3.022
data arrival time                                                          3.022

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
ModStSp.mod1.SpState_reg[0].C[0] (dffre)                         0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -3.022
--------------------------------------------------------------------------------
slack (MET)                                                                0.337


#Path 81
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : Dout[7].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$2847$li7_li7.in[1] (.names)                                 0.890     1.935
$abc$2847$li7_li7.out[0] (.names)                                0.197     2.132
Dout[7].D[0] (dffre)                                   0.890     3.022
data arrival time                                                          3.022

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
Dout[7].C[0] (dffre)                                   0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -3.022
--------------------------------------------------------------------------------
slack (MET)                                                                0.337


#Path 82
Startpoint: ModStSp.mod2.StState_reg[1].Q[0] (dffre clocked by Clk)
Endpoint  : ModStSp.mod2.StState_reg[0].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModStSp.mod2.StState_reg[1].C[0] (dffre)                         0.890     0.890
ModStSp.mod2.StState_reg[1].Q[0] (dffre) [clock-to-output]       0.154     1.044
$abc$2809$li6_li6.in[1] (.names)                                 0.890     1.935
$abc$2809$li6_li6.out[0] (.names)                                0.197     2.132
ModStSp.mod2.StState_reg[0].D[0] (dffre)                         0.890     3.022
data arrival time                                                          3.022

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
ModStSp.mod2.StState_reg[0].C[0] (dffre)                         0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -3.022
--------------------------------------------------------------------------------
slack (MET)                                                                0.337


#Path 83
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : Dout[1].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$2847$li1_li1.in[1] (.names)                                 0.890     1.935
$abc$2847$li1_li1.out[0] (.names)                                0.197     2.132
Dout[1].D[0] (dffre)                                   0.890     3.022
data arrival time                                                          3.022

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
Dout[1].C[0] (dffre)                                   0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -3.022
--------------------------------------------------------------------------------
slack (MET)                                                                0.337


#Path 84
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : Dout[0].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$2847$li0_li0.in[1] (.names)                                 0.890     1.935
$abc$2847$li0_li0.out[0] (.names)                                0.197     2.132
Dout[0].D[0] (dffre)                                   0.890     3.022
data arrival time                                                          3.022

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
Dout[0].C[0] (dffre)                                   0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -3.022
--------------------------------------------------------------------------------
slack (MET)                                                                0.337


#Path 85
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : ACK.E[0] (dffre clocked by Clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock Clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                              0.000     0.000
Clk.inpad[0] (.input)                                                                   0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                                                               0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]                                             0.154     1.044
$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4].in[1] (.names)                        0.890     1.935
$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4].out[0] (.names)                       0.197     2.132
ACK.E[0] (dffre)                                                                        0.890     3.022
data arrival time                                                                                           3.022

clock Clk (rise edge)                                                                   2.500     2.500
clock source latency                                                                              0.000     2.500
Clk.inpad[0] (.input)                                                                   0.000     2.500
ACK.C[0] (dffre)                                                                        0.890     3.390
clock uncertainty                                                                                 0.000     3.390
cell setup time                                                                                  -0.032     3.359
data required time                                                                                          3.359
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          3.359
data arrival time                                                                                          -3.022
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 0.337


#Path 86
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : Dout[4].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$2847$li4_li4.in[1] (.names)                                 0.890     1.935
$abc$2847$li4_li4.out[0] (.names)                                0.197     2.132
Dout[4].D[0] (dffre)                                   0.890     3.022
data arrival time                                                          3.022

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
Dout[4].C[0] (dffre)                                   0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -3.022
--------------------------------------------------------------------------------
slack (MET)                                                                0.337


#Path 87
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : Dout[3].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$2847$li3_li3.in[1] (.names)                                 0.890     1.935
$abc$2847$li3_li3.out[0] (.names)                                0.197     2.132
Dout[3].D[0] (dffre)                                   0.890     3.022
data arrival time                                                          3.022

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
Dout[3].C[0] (dffre)                                   0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -3.022
--------------------------------------------------------------------------------
slack (MET)                                                                0.337


#Path 88
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : Dout[2].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$2847$li2_li2.in[1] (.names)                                 0.890     1.935
$abc$2847$li2_li2.out[0] (.names)                                0.197     2.132
Dout[2].D[0] (dffre)                                   0.890     3.022
data arrival time                                                          3.022

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
Dout[2].C[0] (dffre)                                   0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -3.022
--------------------------------------------------------------------------------
slack (MET)                                                                0.337


#Path 89
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : Dout[6].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$2847$li6_li6.in[1] (.names)                                 0.890     1.935
$abc$2847$li6_li6.out[0] (.names)                                0.197     2.132
Dout[6].D[0] (dffre)                                   0.890     3.022
data arrival time                                                          3.022

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
Dout[6].C[0] (dffre)                                   0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -3.022
--------------------------------------------------------------------------------
slack (MET)                                                                0.337


#Path 90
Startpoint: ModByteWr.state_reg[0].Q[0] (dffre clocked by Clk)
Endpoint  : Dout[5].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[0].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[0].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$2847$li5_li5.in[1] (.names)                                 0.890     1.935
$abc$2847$li5_li5.out[0] (.names)                                0.197     2.132
Dout[5].D[0] (dffre)                                   0.890     3.022
data arrival time                                                          3.022

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
Dout[5].C[0] (dffre)                                   0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -3.022
--------------------------------------------------------------------------------
slack (MET)                                                                0.337


#Path 91
Startpoint: ModByteWr.state_reg[2].Q[0] (dffre clocked by Clk)
Endpoint  : ModByteWr.Next_addr[2].D[0] (dffre clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
ModByteWr.state_reg[2].C[0] (dffre)                              0.890     0.890
ModByteWr.state_reg[2].Q[0] (dffre) [clock-to-output]            0.154     1.044
$abc$2625$li02_li02.in[0] (.names)                               0.890     1.935
$abc$2625$li02_li02.out[0] (.names)                              0.173     2.107
ModByteWr.Next_addr[2].D[0] (dffre)                              0.890     2.998
data arrival time                                                          2.998

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
Clk.inpad[0] (.input)                                  0.000     2.500
ModByteWr.Next_addr[2].C[0] (dffre)                              0.890     3.390
clock uncertainty                                                0.000     3.390
cell setup time                                                 -0.032     3.359
data required time                                                         3.359
--------------------------------------------------------------------------------
data required time                                                         3.359
data arrival time                                                         -2.998
--------------------------------------------------------------------------------
slack (MET)                                                                0.361


#Path 92
Startpoint: Current_addr[3].Q[0] (dffre clocked by Clk)
Endpoint  : out:Current_addr[3].outpad[0] (.output clocked by Clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock Clk (rise edge)                                         0.000     0.000
clock source latency                                                    0.000     0.000
Clk.inpad[0] (.input)                                         0.000     0.000
Current_addr[3].C[0] (dffre)                                  0.890     0.890
Current_addr[3].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:Current_addr[3].outpad[0] (.output)                       0.890     1.935
data arrival time                                                                 1.935

clock Clk (rise edge)                                         2.500     2.500
clock source latency                                                    0.000     2.500
clock uncertainty                                                       0.000     2.500
output external delay                                                  -0.100     2.400
data required time                                                                2.400
---------------------------------------------------------------------------------------
data required time                                                                2.400
data arrival time                                                                -1.935
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.465


#Path 93
Startpoint: Current_addr[4].Q[0] (dffre clocked by Clk)
Endpoint  : out:Current_addr[4].outpad[0] (.output clocked by Clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock Clk (rise edge)                                         0.000     0.000
clock source latency                                                    0.000     0.000
Clk.inpad[0] (.input)                                         0.000     0.000
Current_addr[4].C[0] (dffre)                                  0.890     0.890
Current_addr[4].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:Current_addr[4].outpad[0] (.output)                       0.890     1.935
data arrival time                                                                 1.935

clock Clk (rise edge)                                         2.500     2.500
clock source latency                                                    0.000     2.500
clock uncertainty                                                       0.000     2.500
output external delay                                                  -0.100     2.400
data required time                                                                2.400
---------------------------------------------------------------------------------------
data required time                                                                2.400
data arrival time                                                                -1.935
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.465


#Path 94
Startpoint: Current_addr[5].Q[0] (dffre clocked by Clk)
Endpoint  : out:Current_addr[5].outpad[0] (.output clocked by Clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock Clk (rise edge)                                         0.000     0.000
clock source latency                                                    0.000     0.000
Clk.inpad[0] (.input)                                         0.000     0.000
Current_addr[5].C[0] (dffre)                                  0.890     0.890
Current_addr[5].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:Current_addr[5].outpad[0] (.output)                       0.890     1.935
data arrival time                                                                 1.935

clock Clk (rise edge)                                         2.500     2.500
clock source latency                                                    0.000     2.500
clock uncertainty                                                       0.000     2.500
output external delay                                                  -0.100     2.400
data required time                                                                2.400
---------------------------------------------------------------------------------------
data required time                                                                2.400
data arrival time                                                                -1.935
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.465


#Path 95
Startpoint: Current_addr[6].Q[0] (dffre clocked by Clk)
Endpoint  : out:Current_addr[6].outpad[0] (.output clocked by Clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock Clk (rise edge)                                         0.000     0.000
clock source latency                                                    0.000     0.000
Clk.inpad[0] (.input)                                         0.000     0.000
Current_addr[6].C[0] (dffre)                                  0.890     0.890
Current_addr[6].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:Current_addr[6].outpad[0] (.output)                       0.890     1.935
data arrival time                                                                 1.935

clock Clk (rise edge)                                         2.500     2.500
clock source latency                                                    0.000     2.500
clock uncertainty                                                       0.000     2.500
output external delay                                                  -0.100     2.400
data required time                                                                2.400
---------------------------------------------------------------------------------------
data required time                                                                2.400
data arrival time                                                                -1.935
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.465


#Path 96
Startpoint: Current_addr[2].Q[0] (dffre clocked by Clk)
Endpoint  : out:Current_addr[2].outpad[0] (.output clocked by Clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock Clk (rise edge)                                         0.000     0.000
clock source latency                                                    0.000     0.000
Clk.inpad[0] (.input)                                         0.000     0.000
Current_addr[2].C[0] (dffre)                                  0.890     0.890
Current_addr[2].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:Current_addr[2].outpad[0] (.output)                       0.890     1.935
data arrival time                                                                 1.935

clock Clk (rise edge)                                         2.500     2.500
clock source latency                                                    0.000     2.500
clock uncertainty                                                       0.000     2.500
output external delay                                                  -0.100     2.400
data required time                                                                2.400
---------------------------------------------------------------------------------------
data required time                                                                2.400
data arrival time                                                                -1.935
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.465


#Path 97
Startpoint: Current_addr[1].Q[0] (dffre clocked by Clk)
Endpoint  : out:Current_addr[1].outpad[0] (.output clocked by Clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock Clk (rise edge)                                         0.000     0.000
clock source latency                                                    0.000     0.000
Clk.inpad[0] (.input)                                         0.000     0.000
Current_addr[1].C[0] (dffre)                                  0.890     0.890
Current_addr[1].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:Current_addr[1].outpad[0] (.output)                       0.890     1.935
data arrival time                                                                 1.935

clock Clk (rise edge)                                         2.500     2.500
clock source latency                                                    0.000     2.500
clock uncertainty                                                       0.000     2.500
output external delay                                                  -0.100     2.400
data required time                                                                2.400
---------------------------------------------------------------------------------------
data required time                                                                2.400
data arrival time                                                                -1.935
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.465


#Path 98
Startpoint: Dout[7].Q[0] (dffre clocked by Clk)
Endpoint  : out:Dout[7].outpad[0] (.output clocked by Clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock Clk (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
Clk.inpad[0] (.input)                                  0.000     0.000
Dout[7].C[0] (dffre)                                   0.890     0.890
Dout[7].Q[0] (dffre) [clock-to-output]                 0.154     1.044
out:Dout[7].outpad[0] (.output)                        0.890     1.935
data arrival time                                                          1.935

clock Clk (rise edge)                                  2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                           -0.100     2.400
data required time                                                         2.400
--------------------------------------------------------------------------------
data required time                                                         2.400
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (MET)                                                                0.465


#Path 99
Startpoint: Current_addr[7].Q[0] (dffre clocked by Clk)
Endpoint  : out:Current_addr[7].outpad[0] (.output clocked by Clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock Clk (rise edge)                                         0.000     0.000
clock source latency                                                    0.000     0.000
Clk.inpad[0] (.input)                                         0.000     0.000
Current_addr[7].C[0] (dffre)                                  0.890     0.890
Current_addr[7].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:Current_addr[7].outpad[0] (.output)                       0.890     1.935
data arrival time                                                                 1.935

clock Clk (rise edge)                                         2.500     2.500
clock source latency                                                    0.000     2.500
clock uncertainty                                                       0.000     2.500
output external delay                                                  -0.100     2.400
data required time                                                                2.400
---------------------------------------------------------------------------------------
data required time                                                                2.400
data arrival time                                                                -1.935
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.465


#Path 100
Startpoint: Current_addr[8].Q[0] (dffre clocked by Clk)
Endpoint  : out:Current_addr[8].outpad[0] (.output clocked by Clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock Clk (rise edge)                                         0.000     0.000
clock source latency                                                    0.000     0.000
Clk.inpad[0] (.input)                                         0.000     0.000
Current_addr[8].C[0] (dffre)                                  0.890     0.890
Current_addr[8].Q[0] (dffre) [clock-to-output]                0.154     1.044
out:Current_addr[8].outpad[0] (.output)                       0.890     1.935
data arrival time                                                                 1.935

clock Clk (rise edge)                                         2.500     2.500
clock source latency                                                    0.000     2.500
clock uncertainty                                                       0.000     2.500
output external delay                                                  -0.100     2.400
data required time                                                                2.400
---------------------------------------------------------------------------------------
data required time                                                                2.400
data arrival time                                                                -1.935
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.465


#End of timing report
