/******************************************************************************
 *
 * Copyright(c) 2007 - 2020  Realtek Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of version 2 of the GNU General Public License as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * The full GNU General Public License is included in this distribution in the
 * file called LICENSE.
 *
 * Contact Information:
 * wlanfae <wlanfae@realtek.com>
 * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,
 * Hsinchu 300, Taiwan.
 *
 * Larry Finger <Larry.Finger@lwfinger.net>
 *
 *****************************************************************************/

#ifndef _HALBB_CR_INFO_8852A_2_H_
#define _HALBB_CR_INFO_8852A_2_H_

#define DIS_UPD_5MHZ_SYNC_EN_A		0x0000
#define DIS_UPD_5MHZ_SYNC_EN_A_M	0x1
#define UPD_5MHZ_CNT_EN_A		0x0000
#define UPD_5MHZ_CNT_EN_A_M		0x2
#define CLK_640M_EN_A			0x0000
#define CLK_640M_EN_A_M			0x4
#define RFC_CK_PHASE_SEL_A		0x0000
#define RFC_CK_PHASE_SEL_A_M		0x8
#define RFC_CKEN_A			0x0000
#define RFC_CKEN_A_M			0x10
#define DFS_PATH1_EN_A			0x0000
#define DFS_PATH1_EN_A_M		0x80
#define UPD_5MHZ_PHASE_SEL_P0_A		0x0000
#define UPD_5MHZ_PHASE_SEL_P0_A_M	0x7F00
#define UPD_5MHZ_PHASE_SEL_P0_EN_A	0x0000
#define UPD_5MHZ_PHASE_SEL_P0_EN_A_M	0x8000
#define UPD_5MHZ_PHASE_SEL_P1_A		0x0000
#define UPD_5MHZ_PHASE_SEL_P1_A_M	0x7F0000
#define UPD_5MHZ_PHASE_SEL_P1_EN_A	0x0000
#define UPD_5MHZ_PHASE_SEL_P1_EN_A_M	0x800000
#define CLK_640M_P0_EN_A		0x0000
#define CLK_640M_P0_EN_A_M		0x1000000
#define CLK_640M_P1_EN_A		0x0000
#define CLK_640M_P1_EN_A_M		0x2000000
#define UPD_TOP_CNT_P0_EN_A		0x0000
#define UPD_TOP_CNT_P0_EN_A_M		0x4000000
#define UPD_TOP_CNT_P1_EN_A		0x0000
#define UPD_TOP_CNT_P1_EN_A_M		0x8000000
#define P0_SMALL_BW_EN_A		0x0000
#define P0_SMALL_BW_EN_A_M		0x10000000
#define P1_SMALL_BW_EN_A		0x0000
#define P1_SMALL_BW_EN_A_M		0x20000000
#define EN_UPD_5MHZ_INV_A		0x0000
#define EN_UPD_5MHZ_INV_A_M		0x40000000
#define DFS_EN_A			0x0000
#define DFS_EN_A_M			0x80000000
#define UPD_TD_PHASE_SEL_P0_A		0x0004
#define UPD_TD_PHASE_SEL_P0_A_M		0x1F
#define UPD_TD_PHASE_SEL_P0_EN_A	0x0004
#define UPD_TD_PHASE_SEL_P0_EN_A_M	0x80
#define UPD_TD_PHASE_SEL_P1_A		0x0004
#define UPD_TD_PHASE_SEL_P1_A_M		0x1F00
#define UPD_TD_PHASE_SEL_P1_EN_A	0x0004
#define UPD_TD_PHASE_SEL_P1_EN_A_M	0x8000
#define UPD_IN_PHASE_SEL_P0_A		0x0004
#define UPD_IN_PHASE_SEL_P0_A_M		0x1F0000
#define UPD_IN_PHASE_SEL_P0_EN_A	0x0004
#define UPD_IN_PHASE_SEL_P0_EN_A_M	0x800000
#define UPD_IN_PHASE_SEL_P1_A		0x0004
#define UPD_IN_PHASE_SEL_P1_A_M		0x1F000000
#define UPD_IN_PHASE_SEL_P1_EN_A	0x0004
#define UPD_IN_PHASE_SEL_P1_EN_A_M	0x80000000
#define UPD_OUT_PHASE_SEL_P0_A		0x0008
#define UPD_OUT_PHASE_SEL_P0_A_M	0x1F
#define UPD_OUT_PHASE_SEL_P0_EN_A	0x0008
#define UPD_OUT_PHASE_SEL_P0_EN_A_M	0x80
#define UPD_OUT_PHASE_SEL_P1_A		0x0008
#define UPD_OUT_PHASE_SEL_P1_A_M	0x1F00
#define UPD_OUT_PHASE_SEL_P1_EN_A	0x0008
#define UPD_OUT_PHASE_SEL_P1_EN_A_M	0x8000
#define UPD_MCU_PHASE_SEL_P0_A		0x0008
#define UPD_MCU_PHASE_SEL_P0_A_M	0x1F0000
#define UPD_MCU_PHASE_SEL_P0_EN_A	0x0008
#define UPD_MCU_PHASE_SEL_P0_EN_A_M	0x800000
#define UPD_MCU_PHASE_SEL_P1_A		0x0008
#define UPD_MCU_PHASE_SEL_P1_A_M	0x1F000000
#define UPD_MCU_PHASE_SEL_P1_EN_A	0x0008
#define UPD_MCU_PHASE_SEL_P1_EN_A_M	0x80000000
#define RSTB_WATCH_DOG_P0_EN_A		0x000C
#define RSTB_WATCH_DOG_P0_EN_A_M	0x1
#define RSTB_WATCH_DOG_P1_EN_A		0x000C
#define RSTB_WATCH_DOG_P1_EN_A_M	0x2
#define P0_PATH_EN_A			0x0010
#define P0_PATH_EN_A_M			0xF
#define P1_PATH_EN_A			0x0010
#define P1_PATH_EN_A_M			0xF0
#define DBG_CKEN_A			0x0010
#define DBG_CKEN_A_M			0x100
#define RX_CKEN_CCK_P0_A		0x0010
#define RX_CKEN_CCK_P0_A_M		0x200
#define RX_CKEN_CCK_P1_A		0x0010
#define RX_CKEN_CCK_P1_A_M		0x400
#define TX_CKEN_CCK_P0_A		0x0010
#define TX_CKEN_CCK_P0_A_M		0x800
#define TX_CKEN_CCK_P1_A		0x0010
#define TX_CKEN_CCK_P1_A_M		0x1000
#define RX_TD_CKEN_OFDM_P0_A		0x0010
#define RX_TD_CKEN_OFDM_P0_A_M		0x2000
#define RX_TD_CKEN_OFDM_P1_A		0x0010
#define RX_TD_CKEN_OFDM_P1_A_M		0x4000
#define TX_TD_CKEN_OFDM_P0_A		0x0010
#define TX_TD_CKEN_OFDM_P0_A_M		0x8000
#define TX_TD_CKEN_OFDM_P1_A		0x0010
#define TX_TD_CKEN_OFDM_P1_A_M		0x10000
#define FORCE_GNT_WL_ON_A		0x0010
#define FORCE_GNT_WL_ON_A_M		0x20000
#define FORCE_GNT_WL_VAL_A		0x0010
#define FORCE_GNT_WL_VAL_A_M		0x40000
#define LA_CKEN_A			0x0014
#define LA_CKEN_A_M			0x1
#define PSD_CKEN_A			0x0014
#define PSD_CKEN_A_M			0x2
#define CCX_CKEN_A			0x0014
#define CCX_CKEN_A_M			0x4
#define IFS_CKEN_A			0x0014
#define IFS_CKEN_A_M			0x8
#define DFS_CKEN_A			0x0014
#define DFS_CKEN_A_M			0x10
#define FTM_CKEN_P0_A			0x0014
#define FTM_CKEN_P0_A_M			0x20
#define FTM_CKEN_P1_A			0x0014
#define FTM_CKEN_P1_A_M			0x40
#define TX_IN_CKEN_P0_A			0x0014
#define TX_IN_CKEN_P0_A_M		0x80
#define TX_IN_CKEN_P1_A			0x0014
#define TX_IN_CKEN_P1_A_M		0x100
#define BF_CKEN_P0_A			0x0014
#define BF_CKEN_P0_A_M			0x200
#define BF_CKEN_P1_A			0x0014
#define BF_CKEN_P1_A_M			0x400
#define PAGE00_18_DUMMY_A		0x0018
#define PAGE00_18_DUMMY_A_M		0xFFFFFFFF
#define PAGE00_1C_DUMMY_A		0x001C
#define PAGE00_1C_DUMMY_A_M		0xFFFFFFFF
#define RSTN_ADC_FIFO_PATH0_A		0x0020
#define RSTN_ADC_FIFO_PATH0_A_M		0xFFFF
#define PAGE00_20_RSV_A			0x0020
#define PAGE00_20_RSV_A_M		0xFFFF0000
#define RSTN_ADC_FIFO_PATH1_A		0x0024
#define RSTN_ADC_FIFO_PATH1_A_M		0xFFFF
#define PAGE00_24_RSV_A			0x0024
#define PAGE00_24_RSV_A_M		0xFFFF0000
#define RSTN_ADC_FIFO_PATH2_A		0x0028
#define RSTN_ADC_FIFO_PATH2_A_M		0xFFFF
#define PAGE00_28_RSV_A			0x0028
#define PAGE00_28_RSV_A_M		0xFFFF0000
#define RSTN_ADC_FIFO_PATH3_A		0x002C
#define RSTN_ADC_FIFO_PATH3_A_M		0xFFFF
#define PAGE00_2C_RSV_A			0x002C
#define PAGE00_2C_RSV_A_M		0xFFFF0000
#define TOP1_ALL_A			0x0100
#define TOP1_ALL_A_M			0xFFFFFFFF
#define INTF_R_MAC_SEL_DMA_A		0x0200
#define INTF_R_MAC_SEL_DMA_A_M		0x3
#define INTF_R_PMAC_CH_INFO_ON_A	0x0200
#define INTF_R_PMAC_CH_INFO_ON_A_M	0x10
#define INTF_R_PMAC_CH_INFO_A		0x0200
#define INTF_R_PMAC_CH_INFO_A_M		0x100
#define INTF_R_INTF_RPT_SEL_P1_A	0x0200
#define INTF_R_INTF_RPT_SEL_P1_A_M	0x1000
#define INTF_R_CH_INFO_EN_P0_A		0x025C
#define INTF_R_CH_INFO_EN_P0_A_M	0x1
#define INTF_R_CH_INFO_EN_P1_A		0x025C
#define INTF_R_CH_INFO_EN_P1_A_M	0x2
#define INTF_R_CH_INFO_DATA_SRC_A	0x025C
#define INTF_R_CH_INFO_DATA_SRC_A_M	0x4
#define INTF_R_COMPRESSION_A		0x025C
#define INTF_R_COMPRESSION_A_M		0x8
#define INTF_R_GRP_NUM_NON_HE_A		0x025C
#define INTF_R_GRP_NUM_NON_HE_A_M	0x30
#define INTF_R_GRP_NUM_HE_A		0x025C
#define INTF_R_GRP_NUM_HE_A_M		0xC0
#define INTF_R_BLOCK_START_IDX_A	0x025C
#define INTF_R_BLOCK_START_IDX_A_M	0xF00
#define INTF_R_BLOCK_END_IDX_A		0x025C
#define INTF_R_BLOCK_END_IDX_A_M	0xF000
#define INTF_R_TEST_CH_INFO_EN_A	0x025C
#define INTF_R_TEST_CH_INFO_EN_A_M	0x10000
#define INTF_R_TEST_SEG_LEN_A		0x025C
#define INTF_R_TEST_SEG_LEN_A_M		0x60000
#define INTF_R_TEST_SEG_NUM_A		0x025C
#define INTF_R_TEST_SEG_NUM_A_M		0x3F80000
#define INTF_R_TEST_VLD_BIT_A		0x025C
#define INTF_R_TEST_VLD_BIT_A_M		0x4000000
#define INTF_R_ELE_BITMAP_A		0x0260
#define INTF_R_ELE_BITMAP_A_M		0xFFFFFFFF
#define INTF_R_TEST_CH_INFO_START_DATA_31_0__A		0x026C
#define INTF_R_TEST_CH_INFO_START_DATA_31_0__A_M	0xFFFFFFFF
#define INTF_R_TEST_CH_INFO_START_DATA_63_32__A		0x0270
#define INTF_R_TEST_CH_INFO_START_DATA_63_32__A_M	0xFFFFFFFF
#define ANAPAR_PW_0_A			0x0300
#define ANAPAR_PW_0_A_M			0xFF
#define ANAPAR_PW_1_A			0x0300
#define ANAPAR_PW_1_A_M			0xFF00
#define ANAPAR_PW_2_A			0x0300
#define ANAPAR_PW_2_A_M			0xFF0000
#define ANAPAR_PW_3_A			0x0300
#define ANAPAR_PW_3_A_M			0xFF000000
#define ANAPAR_PW_4_A			0x0304
#define ANAPAR_PW_4_A_M			0xFF
#define ANAPAR_PW_5_A			0x0304
#define ANAPAR_PW_5_A_M			0xFF00
#define ANAPAR_PW_6_A			0x0304
#define ANAPAR_PW_6_A_M			0xFF0000
#define ANAPAR_PW_7_A			0x0304
#define ANAPAR_PW_7_A_M			0xFF000000
#define ANAPAR_PW_8_A			0x0308
#define ANAPAR_PW_8_A_M			0xFF
#define ANAPAR_PW_9_A			0x0308
#define ANAPAR_PW_9_A_M			0xFF00
#define ANAPAR_PW_10_A			0x0308
#define ANAPAR_PW_10_A_M		0xFF0000
#define ANAPAR_PW_11_A			0x0308
#define ANAPAR_PW_11_A_M		0xFF000000
#define ANAPAR_PW_12_A			0x030C
#define ANAPAR_PW_12_A_M		0xFF
#define ANAPAR_PW_13_A			0x030C
#define ANAPAR_PW_13_A_M		0xFF00
#define ANAPAR_PW_14_A			0x030C
#define ANAPAR_PW_14_A_M		0xFF0000
#define ANAPAR_PW_15_A			0x030C
#define ANAPAR_PW_15_A_M		0xFF000000
#define ANAPAR_0_A			0x0310
#define ANAPAR_0_A_M			0xFFFF
#define ANAPAR_1_A			0x0310
#define ANAPAR_1_A_M			0xFFFF0000
#define ANAPAR_2_A			0x0314
#define ANAPAR_2_A_M			0xFFFF
#define ANAPAR_3_A			0x0314
#define ANAPAR_3_A_M			0xFFFF0000
#define ANAPAR_4_A			0x0318
#define ANAPAR_4_A_M			0xFFFF
#define ANAPAR_5_A			0x0318
#define ANAPAR_5_A_M			0xFFFF0000
#define ANAPAR_6_A			0x031C
#define ANAPAR_6_A_M			0xFFFF
#define ANAPAR_7_A			0x031C
#define ANAPAR_7_A_M			0xFFFF0000
#define ANAPAR_8_A			0x0320
#define ANAPAR_8_A_M			0xFFFF
#define ANAPAR_9_A			0x0320
#define ANAPAR_9_A_M			0xFFFF0000
#define ANAPAR_10_A			0x0324
#define ANAPAR_10_A_M			0xFFFF
#define ANAPAR_11_A			0x0324
#define ANAPAR_11_A_M			0xFFFF0000
#define ANAPAR_12_A			0x0328
#define ANAPAR_12_A_M			0xFFFF
#define ANAPAR_13_A			0x0328
#define ANAPAR_13_A_M			0xFFFF0000
#define ANAPAR_14_A			0x032C
#define ANAPAR_14_A_M			0xFFFF
#define ANAPAR_15_A			0x032C
#define ANAPAR_15_A_M			0xFFFF0000
#define RFE_E_A				0x0334
#define RFE_E_A_M			0xFFFFFFFF
#define RFE_O_SEL_DBG_A			0x0338
#define RFE_O_SEL_DBG_A_M		0xFFFFFFFF
#define RFE_SEL_PATH_31_0__A		0x033C
#define RFE_SEL_PATH_31_0__A_M		0xFFFFFFFF
#define RFE_SEL_PATH_63_32__A		0x0340
#define RFE_SEL_PATH_63_32__A_M		0xFFFFFFFF
#define RFE_SEL_DBG_MAC1_A		0x0344
#define RFE_SEL_DBG_MAC1_A_M		0xFFFFFFFF
#define DLYSEL0_PINMUX_I_A		0x034C
#define DLYSEL0_PINMUX_I_A_M		0xFFFF
#define DLYSEL1_PINMUX_I_A		0x034C
#define DLYSEL1_PINMUX_I_A_M		0xFFFF0000
#define DLYSEL0_PINMUX_O_A		0x0350
#define DLYSEL0_PINMUX_O_A_M		0xFFFF
#define DLYSEL1_PINMUX_O_A		0x0350
#define DLYSEL1_PINMUX_O_A_M		0xFFFF0000
#define DBG_GPIO_SEL_P0_A		0x0354
#define DBG_GPIO_SEL_P0_A_M		0xF
#define DBG_GPIO_SEL_P1_A		0x0354
#define DBG_GPIO_SEL_P1_A_M		0xF0
#define DBG_GPIO_MAC_SEL_A		0x0354
#define DBG_GPIO_MAC_SEL_A_M		0xFF00
#define TEST_PIN_OE_A			0x0354
#define TEST_PIN_OE_A_M			0xFFFF0000
#define PINMUX_SEL_A			0x0358
#define PINMUX_SEL_A_M			0x1F
#define AFE_DEB_INFILTER_MSB_LSB_A	0x0358
#define AFE_DEB_INFILTER_MSB_LSB_A_M	0x20
#define AFE_DEB_PREFILTER_MSB_LSB_A	0x0358
#define AFE_DEB_PREFILTER_MSB_LSB_A_M	0x40
#define MBIST_PINMUX_SEL_A		0x0358
#define MBIST_PINMUX_SEL_A_M		0x1F00
#define AFE_UPD80_PHASE_A		0x0358
#define AFE_UPD80_PHASE_A_M		0x2000
#define AFE_DBG_SRAM_FREQ_A		0x0358
#define AFE_DBG_SRAM_FREQ_A_M		0xC000
#define LO_SEL_80P80_A			0x035C
#define LO_SEL_80P80_A_M		0x3
#define LO_SEL_2X2_A			0x035C
#define LO_SEL_2X2_A_M			0xC
#define LO_SEL_1X1_A			0x035C
#define LO_SEL_1X1_A_M			0x30
#define LO_SEL_DBCC_A			0x035C
#define LO_SEL_DBCC_A_M			0xC0
#define LO_SEL_HWEN_A			0x035C
#define LO_SEL_HWEN_A_M			0x100
#define LO_SEL_SW_A			0x035C
#define LO_SEL_SW_A_M			0xC00
#define LO_SEL_CH20_INV_A		0x035C
#define LO_SEL_CH20_INV_A_M		0x1000
#define DIS_CCK_CCA_TO_RFC_A		0x035C
#define DIS_CCK_CCA_TO_RFC_A_M		0x10000
#define DIS_OFDM_CCA_TO_RFC_A		0x035C
#define DIS_OFDM_CCA_TO_RFC_A_M		0x20000
#define CCA_MASK_EN_A			0x0600
#define CCA_MASK_EN_A_M			0xFFFFFFFF
#define TIME_CCA_MASK_RX_I_A		0x0604
#define TIME_CCA_MASK_RX_I_A_M		0x3F
#define TIME_CCA_MASK_BRK_I_A		0x0604
#define TIME_CCA_MASK_BRK_I_A_M		0x3F00
#define TIME_CCA_MASK_BRK_CCK_I_A	0x0604
#define TIME_CCA_MASK_BRK_CCK_I_A_M	0x3F0000
#define TIME_CCA_MASK_RIFS_I_A		0x0604
#define TIME_CCA_MASK_RIFS_I_A_M	0x3F000000
#define TIME_CCA_MASK_HT_I_A		0x0608
#define TIME_CCA_MASK_HT_I_A_M		0x3F
#define TIME_CCA_MASK_T2R_I_A		0x0608
#define TIME_CCA_MASK_T2R_I_A_M		0x3F00
#define TIME_CCA_MASK_T2R_TB_I_A	0x0608
#define TIME_CCA_MASK_T2R_TB_I_A_M	0x3F0000
#define TIME_CCA_MASK_T2R_TXTP_I_A	0x0608
#define TIME_CCA_MASK_T2R_TXTP_I_A_M	0x3F000000
#define TIME_CCA_MASK_RX_NDP_I_A	0x060C
#define TIME_CCA_MASK_RX_NDP_I_A_M	0x3F
#define CCA_MASK_T2R_TXTP_I_A		0x060C
#define CCA_MASK_T2R_TXTP_I_A_M		0x3F0000
#define CCA_MASK_T2R_EN_I_A		0x060C
#define CCA_MASK_T2R_EN_I_A_M		0x400000
#define CCA_MASK_T2R_TB_EN_I_A		0x060C
#define CCA_MASK_T2R_TB_EN_I_A_M	0x800000
#define CCA_MASK_T2R_MURTS_EN_I_A	0x060C
#define CCA_MASK_T2R_MURTS_EN_I_A_M	0x1000000
#define CCA_MASK_T2R_TXTP_EN_I_A	0x060C
#define CCA_MASK_T2R_TXTP_EN_I_A_M	0x2000000
#define CCA_MASK_BRK_EN_I_A		0x060C
#define CCA_MASK_BRK_EN_I_A_M		0x4000000
#define CCA_MASK_BRK_CCK_EN_I_A		0x060C
#define CCA_MASK_BRK_CCK_EN_I_A_M	0x8000000
#define CCA_MASK_SEARCH_FAILED_EN_I_A	0x060C
#define CCA_MASK_SEARCH_FAILED_EN_I_A_M	0x10000000
#define CCA_MASK_RIFS_EN_I_A		0x060C
#define CCA_MASK_RIFS_EN_I_A_M		0x20000000
#define CCA_MASK_HT_EN_I_A		0x060C
#define CCA_MASK_HT_EN_I_A_M		0x40000000
#define R1B_CCA_MASK_EN_A		0x0610
#define R1B_CCA_MASK_EN_A_M		0xFFFFFFFF
#define TIME_B_CCA_MASK_RX_I_A		0x0614
#define TIME_B_CCA_MASK_RX_I_A_M	0x3F
#define TIME_B_CCA_MASK_BRK_I_A		0x0614
#define TIME_B_CCA_MASK_BRK_I_A_M	0x3F00
#define TIME_B_CCA_MASK_BRK_CCK_I_A	0x0614
#define TIME_B_CCA_MASK_BRK_CCK_I_A_M	0x3F0000
#define TIME_B_CCA_MASK_RIFS_I_A	0x0614
#define TIME_B_CCA_MASK_RIFS_I_A_M	0x3F000000
#define TIME_B_CCA_MASK_HT_I_A		0x0618
#define TIME_B_CCA_MASK_HT_I_A_M	0x3F
#define TIME_B_CCA_MASK_T2R_I_A		0x0618
#define TIME_B_CCA_MASK_T2R_I_A_M	0x3F00
#define TIME_B_CCA_MASK_T2R_TB_I_A	0x0618
#define TIME_B_CCA_MASK_T2R_TB_I_A_M	0x3F0000
#define TIME_B_CCA_MASK_T2R_TXTP_I_A	0x0618
#define TIME_B_CCA_MASK_T2R_TXTP_I_A_M	0x3F000000
#define TIME_B_CCA_MASK_RX_NDP_I_A	0x061C
#define TIME_B_CCA_MASK_RX_NDP_I_A_M	0x3F
#define R1B_CCA_MASK_T2R_TXTP_I_A	0x061C
#define R1B_CCA_MASK_T2R_TXTP_I_A_M	0x3F0000
#define R1B_CCA_MASK_T2R_EN_I_A		0x061C
#define R1B_CCA_MASK_T2R_EN_I_A_M	0x400000
#define R1B_CCA_MASK_T2R_TB_EN_I_A	0x061C
#define R1B_CCA_MASK_T2R_TB_EN_I_A_M	0x800000
#define R1B_CCA_MASK_T2R_MURTS_EN_I_A	0x061C
#define R1B_CCA_MASK_T2R_MURTS_EN_I_A_M	0x1000000
#define R1B_CCA_MASK_T2R_TXTP_EN_I_A	0x061C
#define R1B_CCA_MASK_T2R_TXTP_EN_I_A_M	0x2000000
#define R1B_CCA_MASK_BRK_EN_I_A		0x061C
#define R1B_CCA_MASK_BRK_EN_I_A_M	0x4000000
#define R1B_CCA_MASK_BRK_CCK_EN_I_A	0x061C
#define R1B_CCA_MASK_BRK_CCK_EN_I_A_M	0x8000000
#define R1B_CCA_MASK_SEARCH_FAILED_EN_I_A	0x061C
#define R1B_CCA_MASK_SEARCH_FAILED_EN_I_A_M	0x10000000
#define R1B_CCA_MASK_RIFS_EN_I_A	0x061C
#define R1B_CCA_MASK_RIFS_EN_I_A_M	0x20000000
#define R1B_CCA_MASK_HT_EN_I_A		0x061C
#define R1B_CCA_MASK_HT_EN_I_A_M	0x40000000
#define EN_RXHP_H2L_A			0x0620
#define EN_RXHP_H2L_A_M			0x1
#define EN_KEEP_AGC_FOR_RIFS_A		0x0620
#define EN_KEEP_AGC_FOR_RIFS_A_M	0x2
#define PWSAV_RIFS_A			0x0620
#define PWSAV_RIFS_A_M			0x4
#define EN_TB_FAIL_A			0x0620
#define EN_TB_FAIL_A_M			0x8
#define RFON_END_CCK_A			0x0620
#define RFON_END_CCK_A_M		0xF0
#define RFON_END_OFDM_A			0x0620
#define RFON_END_OFDM_A_M		0x3F00
#define RIFS_END_A			0x0620
#define RIFS_END_A_M			0x3F0000
#define TIME_TX_TO_RX_END_A		0x0624
#define TIME_TX_TO_RX_END_A_M		0x3F
#define TIME_RXHP_H2L_A			0x0624
#define TIME_RXHP_H2L_A_M		0x3F00
#define TIME_RX_NDP_END_A		0x0624
#define TIME_RX_NDP_END_A_M		0x3F0000
#define TIME_RX_CCK_END_A		0x0624
#define TIME_RX_CCK_END_A_M		0x3F000000
#define TIME_RX_OFDM_END_A		0x0628
#define TIME_RX_OFDM_END_A_M		0x3F
#define TIME_RX_BRK_END_A		0x0628
#define TIME_RX_BRK_END_A_M		0x3F00
#define TIME_RX2RX_HE_TB_END_A		0x0628
#define TIME_RX2RX_HE_TB_END_A_M	0x3F0000
#define TIME_HE_PE04U_I_A		0x062C
#define TIME_HE_PE04U_I_A_M		0x7FF
#define TIME_HE_PE08U_I_A		0x062C
#define TIME_HE_PE08U_I_A_M		0x7FF0000
#define TIME_HE_PE12U_I_A		0x0630
#define TIME_HE_PE12U_I_A_M		0x7FF
#define TIME_HE_PE16U_I_A		0x0630
#define TIME_HE_PE16U_I_A_M		0x7FF0000
#define RX_TD_CKEN_A		0x0634
#define RX_TD_CKEN_A_M		0xFFFF
#define RX_T2F_CKEN_A		0x0634
#define RX_T2F_CKEN_A_M		0xFFFF0000
#define RX_IN_CKEN_A		0x0638
#define RX_IN_CKEN_A_M		0x1
#define RX_OUT_CKEN_A		0x0638
#define RX_OUT_CKEN_A_M		0x2
#define TX_CKEN_CCK_A		0x0638
#define TX_CKEN_CCK_A_M		0x4
#define TX_CKEN_OFDM_A		0x0638
#define TX_CKEN_OFDM_A_M	0x8
#define TX_OFDM_DLY_A		0x063C
#define TX_OFDM_DLY_A_M		0xF
#define TX_CCK_DLY_A		0x063C
#define TX_CCK_DLY_A_M		0xF0
#define TX_OFDM_RF_DLY_160_A		0x0640
#define TX_OFDM_RF_DLY_160_A_M		0x7F
#define TX_OFDM_RF_DLY_80_A		0x0640
#define TX_OFDM_RF_DLY_80_A_M		0x7F00
#define TX_OFDM_RF_DLY_40_A		0x0640
#define TX_OFDM_RF_DLY_40_A_M		0x7F0000
#define TX_OFDM_RF_DLY_20_A		0x0640
#define TX_OFDM_RF_DLY_20_A_M		0x7F000000
#define TX_OFDM_PATH_DLY_160_A		0x0644
#define TX_OFDM_PATH_DLY_160_A_M	0x7F
#define TX_OFDM_PATH_DLY_80_A		0x0644
#define TX_OFDM_PATH_DLY_80_A_M		0x7F00
#define TX_OFDM_PATH_DLY_40_A		0x0644
#define TX_OFDM_PATH_DLY_40_A_M		0x7F0000
#define TX_OFDM_PATH_DLY_20_A		0x0644
#define TX_OFDM_PATH_DLY_20_A_M		0x7F000000
#define TX_CCK_RF_DLY_160_A		0x0648
#define TX_CCK_RF_DLY_160_A_M		0x7F
#define TX_CCK_RF_DLY_80_A		0x0648
#define TX_CCK_RF_DLY_80_A_M		0x7F00
#define TX_CCK_RF_DLY_40_A		0x0648
#define TX_CCK_RF_DLY_40_A_M		0x7F0000
#define TX_CCK_RF_DLY_20_A		0x0648
#define TX_CCK_RF_DLY_20_A_M		0x7F000000
#define TX_CCK_PATH_DLY_160_A		0x064C
#define TX_CCK_PATH_DLY_160_A_M		0x7F
#define TX_CCK_PATH_DLY_80_A		0x064C
#define TX_CCK_PATH_DLY_80_A_M		0x7F00
#define TX_CCK_PATH_DLY_40_A		0x064C
#define TX_CCK_PATH_DLY_40_A_M		0x7F0000
#define TX_CCK_PATH_DLY_20_A		0x064C
#define TX_CCK_PATH_DLY_20_A_M		0x7F000000
#define AFE_DATA_MASK_EN_A		0x0650
#define AFE_DATA_MASK_EN_A_M		0xFFFFFFFF
#define AFE_DATA_MASK_TH_SEL_A		0x0654
#define AFE_DATA_MASK_TH_SEL_A_M	0xFFFFFFFF
#define AFE_DATA_MASK_TH0_A		0x0658
#define AFE_DATA_MASK_TH0_A_M		0xFF
#define AFE_DATA_MASK_TH1_A		0x0658
#define AFE_DATA_MASK_TH1_A_M		0xFF00
#define AFE_DATA_MASK_TH2_A		0x0658
#define AFE_DATA_MASK_TH2_A_M		0xFF0000
#define AFE_DATA_MASK_TH3_A		0x0658
#define AFE_DATA_MASK_TH3_A_M		0xFF000000
#define MONITOR_SEL0_A			0x065C
#define MONITOR_SEL0_A_M		0xF
#define MONITOR_SEL1_A			0x065C
#define MONITOR_SEL1_A_M		0xF0
#define MONITOR_KEEP_A			0x065C
#define MONITOR_KEEP_A_M		0x80000000
#define REDUCE_PEAK_PW_EN_A		0x0660
#define REDUCE_PEAK_PW_EN_A_M		0x1
#define STOP_CLK_A			0x0700
#define STOP_CLK_A_M			0x1
#define SYNC_UPD_5MHZ_A			0x0700
#define SYNC_UPD_5MHZ_A_M		0x2
#define SMALL_BW_A			0x0700
#define SMALL_BW_A_M			0xC
#define ENABLE_OFDM_A			0x0700
#define ENABLE_OFDM_A_M			0x10
#define ENABLE_CCK_A			0x0700
#define ENABLE_CCK_A_M			0x20
#define ENABKE_LPS_CCK_A		0x0700
#define ENABKE_LPS_CCK_A_M		0x40
#define ENABLE_LPS_OFDM_A		0x0700
#define ENABLE_LPS_OFDM_A_M		0x80
#define R55MHZ_PHASE_A			0x0700
#define R55MHZ_PHASE_A_M		0x7F00
#define DIS_CLK_SOURCE_A		0x0700
#define DIS_CLK_SOURCE_A_M		0xFF0000
#define UPD_CLK_ADC_FORCE_ON_A		0x0700
#define UPD_CLK_ADC_FORCE_ON_A_M	0x1000000
#define UPD_CLK_ADC_FORCE_VAL_A		0x0700
#define UPD_CLK_ADC_FORCE_VAL_A_M	0x6000000
#define TD_UPD_GEN_FORCE_ON_A		0x0700
#define TD_UPD_GEN_FORCE_ON_A_M		0x8000000
#define RSTN_EARLY_RELEASE_A		0x0700
#define RSTN_EARLY_RELEASE_A_M		0xF0000000
#define RSTB_ASYNC_UPDGEN_A		0x0704
#define RSTB_ASYNC_UPDGEN_A_M		0x1
#define RSTB_ASYNC_ALL_A		0x0704
#define RSTB_ASYNC_ALL_A_M		0x2
#define RSTB_ASYNC_RXTD_A		0x0704
#define RSTB_ASYNC_RXTD_A_M		0x4
#define RSTB_ASYNC_TXTD_A		0x0704
#define RSTB_ASYNC_TXTD_A_M		0x8
#define RSTB_ASYNC_RXFD_A		0x0704
#define RSTB_ASYNC_RXFD_A_M		0x10
#define RSTB_ASYNC_TXFD_A		0x0704
#define RSTB_ASYNC_TXFD_A_M		0x20
#define RSTB_ASYNC_TX_OUT_A		0x0704
#define RSTB_ASYNC_TX_OUT_A_M		0x40
#define RSTB_ASYNC_RX_OUT_A		0x0704
#define RSTB_ASYNC_RX_OUT_A_M		0x80
#define UPD_CLK_ADC_TX_A		0x0704
#define UPD_CLK_ADC_TX_A_M		0x300
#define RST_HIT_ON_TX_EN_A		0x0704
#define RST_HIT_ON_TX_EN_A_M		0x1000
#define RSTN_DAC_FIFO_A			0x0704
#define RSTN_DAC_FIFO_A_M		0xFFFF0000
#define EN_POP_PRD_RST_ADC_FIFO_I_A	0x0708
#define EN_POP_PRD_RST_ADC_FIFO_I_A_M	0x1
#define RSTB_ASYNC_DAC_A		0x070C
#define RSTB_ASYNC_DAC_A_M		0xFFFFFFFF
#define PERIOD_CNT_EN_A			0x0710
#define PERIOD_CNT_EN_A_M		0x1
#define PERIOD_CNT_RST_A		0x0710
#define PERIOD_CNT_RST_A_M		0x2
#define PERIOD_UNIT_SEL_S1_A		0x0710
#define PERIOD_UNIT_SEL_S1_A_M		0x30
#define PERIOD_UNIT_SEL_S2_A		0x0710
#define PERIOD_UNIT_SEL_S2_A_M		0xC0
#define PERIOD_UNIT_SEL_S3_A		0x0710
#define PERIOD_UNIT_SEL_S3_A_M		0x300
#define PERIOD_UNIT_SEL_S4_A		0x0710
#define PERIOD_UNIT_SEL_S4_A_M		0xC00
#define PERIOD_KEEP_COND_S1_A		0x0710
#define PERIOD_KEEP_COND_S1_A_M		0x1000
#define PERIOD_KEEP_COND_S2_A		0x0710
#define PERIOD_KEEP_COND_S2_A_M		0x2000
#define PERIOD_KEEP_COND_S3_A		0x0710
#define PERIOD_KEEP_COND_S3_A_M		0x4000
#define PERIOD_KEEP_COND_S4_A		0x0710
#define PERIOD_KEEP_COND_S4_A_M		0x8000
#define RSTN_ADC_FIFO_A			0x0710
#define RSTN_ADC_FIFO_A_M		0xFFFF0000
#define IDX_EN_BY_MUX_ST_A		0x0714
#define IDX_EN_BY_MUX_ST_A_M		0x3F
#define EN_BY_MUX_ST_A			0x0714
#define EN_BY_MUX_ST_A_M		0x40
#define FILL_EN_BY_MUX_ST_A		0x0714
#define FILL_EN_BY_MUX_ST_A_M		0x80
#define VAL_EN_BY_MUX_ST_A		0x0714
#define VAL_EN_BY_MUX_ST_A_M		0xFF00
#define APPLY_MUX_ST_A			0x0714
#define APPLY_MUX_ST_A_M		0x10000
#define LBK_A				0x0714
#define LBK_A_M				0x20000
#define LBK_MODE_A			0x0714
#define LBK_MODE_A_M			0x40000
#define ST_CCA_BYPASS_A			0x0714
#define ST_CCA_BYPASS_A_M		0x80000
#define PMAC_MOD_A			0x0714
#define PMAC_MOD_A_M			0x100000
#define PMAC_A				0x0714
#define PMAC_A_M			0x200000
#define PMAC_CORX_A			0x0714
#define PMAC_CORX_A_M			0x400000
#define PMAC_TX_A			0x0714
#define PMAC_TX_A_M			0x800000
#define PERIOD_R2R_A			0x0714
#define PERIOD_R2R_A_M			0xFF000000
#define DLY_EN_BY_MUX_ST_A		0x0718
#define DLY_EN_BY_MUX_ST_A_M		0xFFFFFFFF
#define SYMB_NUM_PKT_FMT_A		0x071C
#define SYMB_NUM_PKT_FMT_A_M		0xFF
#define SAMPLE_NUM_PKT_FMT_A		0x071C
#define SAMPLE_NUM_PKT_FMT_A_M		0xFF00
#define SYMB_NUM_CCA_A			0x071C
#define SYMB_NUM_CCA_A_M		0xFF0000
#define SAMPLE_NUM_CCA_A		0x071C
#define SAMPLE_NUM_CCA_A_M		0xFF000000
#define DBG_FPGA_A			0x0720
#define DBG_FPGA_A_M			0xFFF
#define RSTB_FPGA_A			0x0720
#define RSTB_FPGA_A_M			0x1000
#define CBW_FPGA_A			0x0720
#define CBW_FPGA_A_M			0xE000
#define PRICH_FPGA_A			0x0720
#define PRICH_FPGA_A_M			0xF0000
#define PATH_EN_FPGA_A			0x0720
#define PATH_EN_FPGA_A_M		0xF00000
#define PATH_EN_1RCCA_FPGA_A		0x0720
#define PATH_EN_1RCCA_FPGA_A_M		0xF000000
#define INVERSE_ADC_SIGN_BIT_A		0x0720
#define INVERSE_ADC_SIGN_BIT_A_M	0x10000000
#define INVERSE_WB_ADC_SIGN_BIT_A	0x0720
#define INVERSE_WB_ADC_SIGN_BIT_A_M	0x20000000
#define CHANGE_PHASE_FPGA_ADC_A		0x0720
#define CHANGE_PHASE_FPGA_ADC_A_M	0x40000000
#define CHANGE_PHASE_FPGA_WB_ADC_A	0x0720
#define CHANGE_PHASE_FPGA_WB_ADC_A_M	0x80000000
#define RFTXEN_START_A			0x0724
#define RFTXEN_START_A_M		0xF
#define RFTXEN_END_A			0x0724
#define RFTXEN_END_A_M			0xF0
#define PAPE_START_A			0x0724
#define PAPE_START_A_M			0xF00
#define PAPE_END_A			0x0724
#define PAPE_END_A_M			0xF000
#define TRSW_START_A			0x0724
#define TRSW_START_A_M			0xF0000
#define TRSW_END_A			0x0724
#define TRSW_END_A_M			0xF00000
#define LNAOFF_START_A			0x0724
#define LNAOFF_START_A_M		0xF000000
#define LNAOFF_END_A			0x0724
#define LNAOFF_END_A_M			0xF0000000
#define TRSW_TX_EXTEND_A		0x0728
#define TRSW_TX_EXTEND_A_M		0xF
#define PMAC_GNT_BT_A			0x0728
#define PMAC_GNT_BT_A_M			0x10
#define GNT_BT_A			0x0728
#define GNT_BT_A_M			0x20
#define GNT_BT_TX_A			0x0728
#define GNT_BT_TX_A_M			0x40
#define GNT_WL_A			0x0728
#define GNT_WL_A_M			0x80
#define RFAFE_PWSAV_EN_A		0x0728
#define RFAFE_PWSAV_EN_A_M		0x100
#define RFAFE_PWSAV_SEL_SLEEP_A		0x0728
#define RFAFE_PWSAV_SEL_SLEEP_A_M	0x200
#define RSTB_STANDBY_A			0x0728
#define RSTB_STANDBY_A_M		0x400
#define CCAMASK_TXDIS_A			0x0728
#define CCAMASK_TXDIS_A_M		0x800
#define HW_ANTSW_DIS_BY_GNT_BT_A	0x0728
#define HW_ANTSW_DIS_BY_GNT_BT_A_M	0x1000
#define NOTRSW_BT_A			0x0728
#define NOTRSW_BT_A_M			0x2000
#define IGNORE_MAC_ID_A			0x0728
#define IGNORE_MAC_ID_A_M		0x4000
#define ANTSEL_WATCHDOG_EN_A		0x0728
#define ANTSEL_WATCHDOG_EN_A_M		0x8000
#define ANTSEL_WATCHDOG_OPT_A		0x0728
#define ANTSEL_WATCHDOG_OPT_A_M		0x30000
#define ANTSEL_WATCHDOG_TH_EXT_A	0x0728
#define ANTSEL_WATCHDOG_TH_EXT_A_M	0xC0000
#define ANTSEL_WATCHDOG_TH_A		0x0728
#define ANTSEL_WATCHDOG_TH_A_M		0x300000
#define MAC_ID_MATCH_A			0x0728
#define MAC_ID_MATCH_A_M		0x400000
#define LTE_RX_A			0x0728
#define LTE_RX_A_M			0x800000
#define CCK_HIGHPW_A			0x0728
#define CCK_HIGHPW_A_M			0x1000000
#define AAGC_BY_TABLE_A			0x0728
#define AAGC_BY_TABLE_A_M		0x2000000
#define EN_LNA_TRSW_A			0x0728
#define EN_LNA_TRSW_A_M			0x4000000
#define EN_ANTSEL_CCK_A			0x0728
#define EN_ANTSEL_CCK_A_M		0x8000000
#define IBADC_SHIFT_FPGA_A		0x0728
#define IBADC_SHIFT_FPGA_A_M		0x30000000
#define WBADC_SHIFT_FPGA_A		0x0728
#define WBADC_SHIFT_FPGA_A_M		0xC0000000
#define BT_TRXMODE_A			0x072C
#define BT_TRXMODE_A_M			0xFFFF
#define BT_TXMODE_A			0x072C
#define BT_TXMODE_A_M			0xFFFF0000
#define RST_ALL_CNT_A			0x0730
#define RST_ALL_CNT_A_M			0x1
#define ENABLE_ALL_CNT_A		0x0730
#define ENABLE_ALL_CNT_A_M		0x2
#define PERIOD_KEEP_EN_S1_A		0x0730
#define PERIOD_KEEP_EN_S1_A_M		0x10
#define PERIOD_KEEP_EN_S2_A		0x0730
#define PERIOD_KEEP_EN_S2_A_M		0x20
#define PERIOD_KEEP_EN_S3_A		0x0730
#define PERIOD_KEEP_EN_S3_A_M		0x40
#define PERIOD_KEEP_EN_S4_A		0x0730
#define PERIOD_KEEP_EN_S4_A_M		0x80
#define BRK_SEL_FOR_CNT_A		0x0730
#define BRK_SEL_FOR_CNT_A_M		0xFF00
#define CNT_PWDB_TH_A			0x0730
#define CNT_PWDB_TH_A_M			0xFFFF0000
#define MAC_PIN_SEL_A			0x0734
#define MAC_PIN_SEL_A_M			0xFFFF
#define CH_IDX_SEG0_A			0x0734
#define CH_IDX_SEG0_A_M			0xFF0000
#define CH_IDX_SEG1_A			0x0734
#define CH_IDX_SEG1_A_M			0xFF000000
#define PLCP_HISTOGRAM_EN_A		0x0738
#define PLCP_HISTOGRAM_EN_A_M		0x1
#define PLCP_HIST_TYPE_SEL_A		0x0738
#define PLCP_HIST_TYPE_SEL_A_M		0x2
#define STS_DIS_TRIG_BY_BRK_A		0x0738
#define STS_DIS_TRIG_BY_BRK_A_M		0x4
#define STS_DIS_TRIG_BY_FAIL_A		0x0738
#define STS_DIS_TRIG_BY_FAIL_A_M	0x8
#define STS_KEEPER_EN_A			0x0738
#define STS_KEEPER_EN_A_M		0x10
#define STS_KEEPER_READ_A		0x0738
#define STS_KEEPER_READ_A_M		0x20
#define STS_KEEPER_TRIG_COND_A		0x0738
#define STS_KEEPER_TRIG_COND_A_M	0xC0
#define STS_KEEPER_ADDR_A		0x0738
#define STS_KEEPER_ADDR_A_M		0xFF00
#define DATAON_TO_STS_FLAG_A		0x0738
#define DATAON_TO_STS_FLAG_A_M		0xF0000
#define STS_FLAG_GUARD_A		0x0738
#define STS_FLAG_GUARD_A_M		0xF00000
#define PHYSTS_INCR_DBG_EN_A		0x0738
#define PHYSTS_INCR_DBG_EN_A_M		0x1000000
#define STS_USER_SEL_A			0x0738
#define STS_USER_SEL_A_M		0x6000000
#define STS_SEG_SEL_A			0x0738
#define STS_SEG_SEL_A_M			0x8000000
#define STS_DBG_SEL_A			0x0738
#define STS_DBG_SEL_A_M			0x70000000
#define STS_TRIG_BY_FEQ_END_IN_NDP_A	0x0738
#define STS_TRIG_BY_FEQ_END_IN_NDP_A_M	0x80000000
#define PHY_STS_BITMAP_SEARCH_FAIL_A	0x073C
#define PHY_STS_BITMAP_SEARCH_FAIL_A_M	0xFFFFFFFF
#define PHY_STS_BITMAP_R2T_A		0x0740
#define PHY_STS_BITMAP_R2T_A_M		0xFFFFFFFF
#define PHY_STS_BITMAP_CCA_SPOOF_A	0x0744
#define PHY_STS_BITMAP_CCA_SPOOF_A_M	0xFFFFFFFF
#define PHY_STS_BITMAP_OFDM_BRK_A	0x0748
#define PHY_STS_BITMAP_OFDM_BRK_A_M	0xFFFFFFFF
#define PHY_STS_BITMAP_CCK_BRK_A	0x074C
#define PHY_STS_BITMAP_CCK_BRK_A_M	0xFFFFFFFF
#define PHY_STS_BITMAP_DL_MU_SPOOF_A	0x0750
#define PHY_STS_BITMAP_DL_MU_SPOOF_A_M	0xFFFFFFFF
#define PHY_STS_BITMAP_HE_MU_A		0x0754
#define PHY_STS_BITMAP_HE_MU_A_M	0xFFFFFFFF
#define PHY_STS_BITMAP_VHT_MU_A		0x0758
#define PHY_STS_BITMAP_VHT_MU_A_M	0xFFFFFFFF
#define PHY_STS_BITMAP_UL_TB_SPOOF_A	0x075C
#define PHY_STS_BITMAP_UL_TB_SPOOF_A_M	0xFFFFFFFF
#define PHY_STS_BITMAP_TRIGBASE_A	0x0760
#define PHY_STS_BITMAP_TRIGBASE_A_M	0xFFFFFFFF
#define PHY_STS_BITMAP_CCK_A		0x0764
#define PHY_STS_BITMAP_CCK_A_M		0xFFFFFFFF
#define PHY_STS_BITMAP_LEGACY_A		0x0768
#define PHY_STS_BITMAP_LEGACY_A_M	0xFFFFFFFF
#define PHY_STS_BITMAP_HT_A		0x076C
#define PHY_STS_BITMAP_HT_A_M		0xFFFFFFFF
#define PHY_STS_BITMAP_VHT_A		0x0770
#define PHY_STS_BITMAP_VHT_A_M		0xFFFFFFFF
#define PHY_STS_BITMAP_HE_A		0x0774
#define PHY_STS_BITMAP_HE_A_M		0xFFFFFFFF
#define PW_CUT_R2T_A			0x0778
#define PW_CUT_R2T_A_M			0xFF
#define PW_CUT_TXON_A			0x0778
#define PW_CUT_TXON_A_M			0xFF00
#define PW_CUT_WAIT_CCA_A		0x0778
#define PW_CUT_WAIT_CCA_A_M		0xFF0000
#define PW_CUT_RX_LEGACY_A		0x0778
#define PW_CUT_RX_LEGACY_A_M		0xFF000000
#define PW_CUT_RX_HTDATA_TIME_A		0x077C
#define PW_CUT_RX_HTDATA_TIME_A_M	0xFF
#define PW_CUT_RX_HTDATA_IORD_BCC_A	0x077C
#define PW_CUT_RX_HTDATA_IORD_BCC_A_M	0xFF00
#define PW_CUT_RX_HTDATA_IORD_LDPC_A	0x077C
#define PW_CUT_RX_HTDATA_IORD_LDPC_A_M	0xFF0000
#define PW_CUT_RX_HTDATA_CSI_RPT_A	0x077C
#define PW_CUT_RX_HTDATA_CSI_RPT_A_M	0xFF000000
#define SEL_V_COLUMN_VAL_EN_A		0x0800
#define SEL_V_COLUMN_VAL_EN_A_M		0x1
#define SEL_V_COLUMN_VAL_A		0x0800
#define SEL_V_COLUMN_VAL_A_M		0x3E
#define TXBF_SCAL_FCTR_A		0x0800
#define TXBF_SCAL_FCTR_A_M		0xFFC0
#define TXBF_SCAL_FCTR_EN_A		0x0800
#define TXBF_SCAL_FCTR_EN_A_M		0x10000
#define RST_BFER_EDGE_CNT_A		0x0800
#define RST_BFER_EDGE_CNT_A_M		0x20000
#define RST_BFEE_EDGE_CNT_A		0x0800
#define RST_BFEE_EDGE_CNT_A_M		0x40000
#define CSI_PARA_SEL_TO_RPT_A		0x0800
#define CSI_PARA_SEL_TO_RPT_A_M		0x7F80000
#define DIS_MU_GOUPING_TRIG_FB_CHK_A	0x0800
#define DIS_MU_GOUPING_TRIG_FB_CHK_A_M	0x8000000
#define GRPING_SEARCH_NUM_A		0x0804
#define GRPING_SEARCH_NUM_A_M		0xFF
#define GRP_USER_EN_A		0x0804
#define GRP_USER_EN_A_M		0x3FF00
#define DIS_MU_GRPING_A		0x0804
#define DIS_MU_GRPING_A_M		0x40000
#define DIS_BF_USER_CHK_A		0x0804
#define DIS_BF_USER_CHK_A_M		0x80000
#define SOUND_DONE_MUX_A		0x0804
#define SOUND_DONE_MUX_A_M		0x300000
#define ALWAYS_LAT_GRP_GMER_A		0x0804
#define ALWAYS_LAT_GRP_GMER_A_M		0x400000
#define BFEE_NR_NSTS_SEL_A		0x0808
#define BFEE_NR_NSTS_SEL_A_M		0x1
#define CAL_FEEDBACK_CSI_EN_A		0x0808
#define CAL_FEEDBACK_CSI_EN_A_M		0x2
#define RST_TXBF_COMPRESSOR_A		0x0808
#define RST_TXBF_COMPRESSOR_A_M		0x4
#define EN_SNR_RPT_COMP_A		0x0808
#define EN_SNR_RPT_COMP_A_M		0x8
#define TXBF_SNR_RPT_LIMT_EN_A		0x0808
#define TXBF_SNR_RPT_LIMT_EN_A_M	0x10
#define EN_DEF_SNR_A			0x0808
#define EN_DEF_SNR_A_M			0x20
#define DIS_BFEE_GCLK_A			0x0808
#define DIS_BFEE_GCLK_A_M		0x40
#define DIS_MAC_P_A			0x0808
#define DIS_MAC_P_A_M			0x80
#define DIS_CSI_CHKSUM_A		0x0808
#define DIS_CSI_CHKSUM_A_M		0x100
#define DIS_BFEE_CB_LMT_A		0x0808
#define DIS_BFEE_CB_LMT_A_M		0x200
#define BFMX_NDP_TRIG_SEL_A		0x0808
#define BFMX_NDP_TRIG_SEL_A_M		0x400
#define NDP_STANDBY_MUX_A		0x0808
#define NDP_STANDBY_MUX_A_M		0x1800
#define CSI_RPT_RATE_SEL_A		0x0808
#define CSI_RPT_RATE_SEL_A_M		0xE000
#define DIS_BFER_GCLK_A			0x0808
#define DIS_BFER_GCLK_A_M		0x10000
#define CSI_PARA_DBG_SEL_A		0x0808
#define CSI_PARA_DBG_SEL_A_M		0xFE0000
#define DIS_BF_CLK_A			0x0808
#define DIS_BF_CLK_A_M			0x1000000
#define DEF_DSNR_A			0x080C
#define DEF_DSNR_A_M			0xFFFF
#define BF_MIMO_BUS_DBG_EN_A		0x080C
#define BF_MIMO_BUS_DBG_EN_A_M		0x7F0000
#define BF_MIMO_BUS_DBG_SEL_A		0x080C
#define BF_MIMO_BUS_DBG_SEL_A_M		0x800000
#define DEF_SNR0_A			0x0810
#define DEF_SNR0_A_M			0xFF
#define DEF_SNR1_A			0x0810
#define DEF_SNR1_A_M			0xFF00
#define DEF_SNR2_A			0x0810
#define DEF_SNR2_A_M			0xFF0000
#define DEF_SNR3_A			0x0810
#define DEF_SNR3_A_M			0xFF000000
#define CSI_PARA_USER_EN_0_A		0x0814
#define CSI_PARA_USER_EN_0_A_M		0xFFFFFFFF
#define CSI_PARA_USER_EN_1_A		0x0818
#define CSI_PARA_USER_EN_1_A_M		0xFFFFFFFF
#define CSI_PARA_USER_EN_2_A		0x081C
#define CSI_PARA_USER_EN_2_A_M		0xFFFFFFFF
#define CSI_PARA_USER_EN_3_A		0x0820
#define CSI_PARA_USER_EN_3_A_M		0xFFFFFFFF
#define CSI_PARA_PARA_EN_A		0x0824
#define CSI_PARA_PARA_EN_A_M		0xFFFF
#define CSI_PARA_USE_EN_A		0x0824
#define CSI_PARA_USE_EN_A_M		0xF0000
#define CSI_PARA_READY_TIMEOUT_A	0x0824
#define CSI_PARA_READY_TIMEOUT_A_M	0x700000
#define CSI_PARA_END_SEL_A		0x0824
#define CSI_PARA_END_SEL_A_M		0x3800000
#define BFEE_CSI_DEF_MODE_A		0x0824
#define BFEE_CSI_DEF_MODE_A_M		0xC000000
#define CSI_PARA_IDX_0_A		0x0828
#define CSI_PARA_IDX_0_A_M		0xFFFFFFFF
#define CSI_PARA_IDX_1_A		0x082C
#define CSI_PARA_IDX_1_A_M		0xFFFF
#define CSI_PARA_A			0x082C
#define CSI_PARA_A_M			0xFFFF0000
#define BFEE_CSI_DEF_VAL_A		0x0830
#define BFEE_CSI_DEF_VAL_A_M		0xFFFFFFFF
#define DIS_BFEE_RST_CRTL_A		0x0834
#define DIS_BFEE_RST_CRTL_A_M		0xFF
#define CSI_RDRDY_TIME_OUT_SEL_A	0x0834
#define CSI_RDRDY_TIME_OUT_SEL_A_M	0xF00
#define INTF_R_CNT_RATE_A		0x0900
#define INTF_R_CNT_RATE_A_M		0xF
#define INTF_R_CNT_MCS_A		0x0900
#define INTF_R_CNT_MCS_A_M		0x7F0
#define INTF_R_CNT_VHT_MCS_A		0x0900
#define INTF_R_CNT_VHT_MCS_A_M		0x7800
#define INTF_R_CNT_HE_MCS_A		0x0900
#define INTF_R_CNT_HE_MCS_A_M		0x78000
#define INTF_R_CNT_VHT_NSS_A		0x0900
#define INTF_R_CNT_VHT_NSS_A_M		0x180000
#define INTF_R_CNT_HE_NSS_A		0x0900
#define INTF_R_CNT_HE_NSS_A_M		0x600000
#define INTF_R_MAC_HDR_TYPE_A		0x0900
#define INTF_R_MAC_HDR_TYPE_A_M		0x1F800000
#define INTF_R_PKT_TYPE_A		0x0904
#define INTF_R_PKT_TYPE_A_M		0xF
#define INTF_R_CRC32_TARGET_UID_A	0x0904
#define INTF_R_CRC32_TARGET_UID_A_M	0xFF0
#define INTF_R_CRC32_TARGET_UID_EN_A	0x0904
#define INTF_R_CRC32_TARGET_UID_EN_A_M	0x1000
#define INTF_R_RX_LBK_MODE_USER_EN_A	0x0904
#define INTF_R_RX_LBK_MODE_USER_EN_A_M	0x2000
#define INTF_R_RX_LBK_MODE_N_USER_A	0x0904
#define INTF_R_RX_LBK_MODE_N_USER_A_M	0x1C000
#define INTF_R_RX_LBK_MODE_AMPDU_EN_A	0x0904
#define INTF_R_RX_LBK_MODE_AMPDU_EN_A_M	0x20000
#define INTF_R_DIS_TB_BRK_PROTECT_A	0x0908
#define INTF_R_DIS_TB_BRK_PROTECT_A_M	0x1
#define INTF_R_DIS_TB_FIFO_CLR_A	0x0908
#define INTF_R_DIS_TB_FIFO_CLR_A_M	0x2
#define INTF_R_PMAC_TB_N_USER_CLR_TARGET_A	0x0908
#define INTF_R_PMAC_TB_N_USER_CLR_TARGET_A_M	0xF0
#define INTF_R_PMAC_TB_RSSI_A		0x0908
#define INTF_R_PMAC_TB_RSSI_A_M		0x7F00
#define INTF_R_TX_PMAC_EN_A		0x0980
#define INTF_R_TX_PMAC_EN_A_M		0x1
#define INTF_R_PMAC_TX_U_ID_PHASE_OPT_A	0x0980
#define INTF_R_PMAC_TX_U_ID_PHASE_OPT_A_M	0x30
#define INTF_R_PMAC_TXD_PHASE_OPT_A	0x0980
#define INTF_R_PMAC_TXD_PHASE_OPT_A_M	0xC0
#define INTF_R_PMAC_TX_INFO_DLY_CNT_A	0x0980
#define INTF_R_PMAC_TX_INFO_DLY_CNT_A_M	0x700
#define INTF_R_PMAC_TDRDY_EXT_CNT_A	0x0980
#define INTF_R_PMAC_TDRDY_EXT_CNT_A_M	0x7000
#define INTF_R_MAC_SEL_A		0x0980
#define INTF_R_MAC_SEL_A_M		0xFF0000
#define INTF_R_PMAC_TBTT_A		0x0980
#define INTF_R_PMAC_TBTT_A_M		0x1000000
#define INTF_R_PMAC_PMAC_MOD_A		0x0980
#define INTF_R_PMAC_PMAC_MOD_A_M	0x2000000
#define INTF_R_PMAC_GNT_BT_A		0x0980
#define INTF_R_PMAC_GNT_BT_A_M		0x4000000
#define INTF_R_PMAC_GNT_BT_TX_A		0x0980
#define INTF_R_PMAC_GNT_BT_TX_A_M	0x8000000
#define INTF_R_PMAC_GNT_WL_A		0x0980
#define INTF_R_PMAC_GNT_WL_A_M		0x10000000
#define INTF_R_PMAC_LTE_RX_A		0x0980
#define INTF_R_PMAC_LTE_RX_A_M		0x20000000
#define INTF_R_PMAC_RXPKT_OK_A		0x0980
#define INTF_R_PMAC_RXPKT_OK_A_M	0x40000000
#define INTF_R_PMAC_RXPKT_FAIL_A	0x0980
#define INTF_R_PMAC_RXPKT_FAIL_A_M	0x80000000
#define INTF_R_MAC_SEL_FTM_A		0x0984
#define INTF_R_MAC_SEL_FTM_A_M		0x3
#define INTF_R_PMAC_FTM_EN_A		0x0984
#define INTF_R_PMAC_FTM_EN_A_M		0x10
#define INTF_R_PMAC_FTM_RPT_TRIG_A	0x0984
#define INTF_R_PMAC_FTM_RPT_TRIG_A_M	0x100
#define INTF_R_MAC_SEL_RXD_A		0x0988
#define INTF_R_MAC_SEL_RXD_A_M		0x3F
#define INTF_R_RX_PMAC_EN_A		0x0988
#define INTF_R_RX_PMAC_EN_A_M		0x100
#define INTF_R_PMAC_RX_INVLD_PKT_A	0x0988
#define INTF_R_PMAC_RX_INVLD_PKT_A_M	0x200
#define INTF_R_PMAC_RX_ID_MATCH_A	0x0988
#define INTF_R_PMAC_RX_ID_MATCH_A_M	0x400
#define INTF_R_PMAC_DONT_RST_MAC_A	0x0988
#define INTF_R_PMAC_DONT_RST_MAC_A_M	0x800
#define INTF_R_PMAC_RX_TB_PPDU_STANDBY_A	0x0988
#define INTF_R_PMAC_RX_TB_PPDU_STANDBY_A_M	0x1000
#define INTF_R_PMAC_RX_TB_EN_A		0x0988
#define INTF_R_PMAC_RX_TB_EN_A_M	0x2000
#define INTF_R_MAC_RXD_PHASE_OPT_A	0x0988
#define INTF_R_MAC_RXD_PHASE_OPT_A_M	0xC000
#define INTF_R_TIME_RX_AIR_END_A	0x0988
#define INTF_R_TIME_RX_AIR_END_A_M	0x3F0000
#define INTF_R_TIME_RX_AIR_END_CCA_LAT_A	0x0988
#define INTF_R_TIME_RX_AIR_END_CCA_LAT_A_M	0x3F000000
#define INTF_R_PMAC_RX_TB_BUS_31_0_A	0x098C
#define INTF_R_PMAC_RX_TB_BUS_31_0_A_M	0xFFFFFFFF
#define INTF_R_PMAC_RX_TB_BUS_63_32_A	0x0990
#define INTF_R_PMAC_RX_TB_BUS_63_32_A_M	0xFFFFFFFF
#define INTF_R_MAC_SEL_BFMU_A		0x0994
#define INTF_R_MAC_SEL_BFMU_A_M		0xFF
#define INTF_R_PMAC_CSI_DATA_PAUSE_A	0x0994
#define INTF_R_PMAC_CSI_DATA_PAUSE_A_M	0x100
#define INTF_R_PMAC_NDP_STANDBY_A	0x0994
#define INTF_R_PMAC_NDP_STANDBY_A_M	0x200
#define INTF_R_PMAC_CSI_STANDBY_A	0x0994
#define INTF_R_PMAC_CSI_STANDBY_A_M	0x400
#define INTF_R_PMAC_SOUND_DONE_A	0x0994
#define INTF_R_PMAC_SOUND_DONE_A_M	0x800
#define INTF_R_PMAC_VHT_MU_USER_IDX_A	0x0994
#define INTF_R_PMAC_VHT_MU_USER_IDX_A_M	0x3000
#define INTF_R_PMAC_MIMO_PARA_EN_A	0x0994
#define INTF_R_PMAC_MIMO_PARA_EN_A_M	0x10000
#define INTF_R_PMAC_MIMO_FIELD_31_0_A	0x0998
#define INTF_R_PMAC_MIMO_FIELD_31_0_A_M		0xFFFFFFFF
#define INTF_R_PMAC_MIMO_FIELD_63_32_A		0x099C
#define INTF_R_PMAC_MIMO_FIELD_63_32_A_M	0xFFFFFFFF
#define INTF_R_PMAC_MIMO_FIELD_66_64_A		0x09A0
#define INTF_R_PMAC_MIMO_FIELD_66_64_A_M	0xFFFFFFFF
#define INTF_R_MAC_SEL_TXINFO_A			0x09A4
#define INTF_R_MAC_SEL_TXINFO_A_M		0xFFFFFFFF
#define INTF_R_TIME_RX_AIR_END_B_BW005_I_A	0x09A8
#define INTF_R_TIME_RX_AIR_END_B_BW005_I_A_M	0xFF
#define INTF_R_TIME_RX_AIR_END_B_BW010_I_A	0x09A8
#define INTF_R_TIME_RX_AIR_END_B_BW010_I_A_M	0xFF00
#define INTF_R_TIME_RX_AIR_END_B_BW020_I_A	0x09A8
#define INTF_R_TIME_RX_AIR_END_B_BW020_I_A_M	0xFF0000
#define INTF_R_TIME_RX_AIR_END_B_BW040_I_A	0x09A8
#define INTF_R_TIME_RX_AIR_END_B_BW040_I_A_M	0xFF000000
#define INTF_R_TIME_RX_AIR_END_B_BW080_I_A	0x09AC
#define INTF_R_TIME_RX_AIR_END_B_BW080_I_A_M	0xFF
#define INTF_R_TIME_RX_AIR_END_B_BW160_I_A	0x09AC
#define INTF_R_TIME_RX_AIR_END_B_BW160_I_A_M	0xFF00
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW005_I_A	0x09AC
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW005_I_A_M	0xFF0000
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW010_I_A		0x09AC
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW010_I_A_M	0xFF000000
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW020_I_A		0x09B0
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW020_I_A_M	0xFF
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW040_I_A		0x09B0
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW040_I_A_M	0xFF00
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW080_I_A		0x09B0
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW080_I_A_M	0xFF0000
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW160_I_A		0x09B0
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW160_I_A_M	0xFF000000
#define INTF_R_TIME_RX_AIR_END_BW005_I_A		0x09B4
#define INTF_R_TIME_RX_AIR_END_BW005_I_A_M		0xFF
#define INTF_R_TIME_RX_AIR_END_BW010_I_A		0x09B4
#define INTF_R_TIME_RX_AIR_END_BW010_I_A_M		0xFF00
#define INTF_R_TIME_RX_AIR_END_BW020_I_A		0x09B4
#define INTF_R_TIME_RX_AIR_END_BW020_I_A_M		0xFF0000
#define INTF_R_TIME_RX_AIR_END_BW040_I_A		0x09B4
#define INTF_R_TIME_RX_AIR_END_BW040_I_A_M		0xFF000000
#define INTF_R_TIME_RX_AIR_END_BW080_I_A		0x09B8
#define INTF_R_TIME_RX_AIR_END_BW080_I_A_M		0xFF
#define INTF_R_TIME_RX_AIR_END_BW160_I_A		0x09B8
#define INTF_R_TIME_RX_AIR_END_BW160_I_A_M		0xFF00
#define INTF_R_EN_CLR_CCA_BKUP_BY_DROP_I_A		0x09B8
#define INTF_R_EN_CLR_CCA_BKUP_BY_DROP_I_A_M		0x10000
#define INTF_R_EN_CCA_OPT_I_A		0x09B8
#define INTF_R_EN_CCA_OPT_I_A_M		0x20000
#define INTF_R_EN_RECCA_I_A		0x09B8
#define INTF_R_EN_RECCA_I_A_M		0x40000
#define INTF_R_PMAC_TRIG_TB_A		0x09BC
#define INTF_R_PMAC_TRIG_TB_A_M		0x1
#define INTF_R_PMAC_TB_TRIG_MODE_A	0x09BC
#define INTF_R_PMAC_TB_TRIG_MODE_A_M	0x6
#define INTF_R_MAC_INFO_RPT_SEL_A	0x09BC
#define INTF_R_MAC_INFO_RPT_SEL_A_M	0x10
#define INTF_R_TX_EN_A			0x09C0
#define INTF_R_TX_EN_A_M		0x1
#define INTF_R_TX_CONTINUOUS_EN_A	0x09C4
#define INTF_R_TX_CONTINUOUS_EN_A_M	0x1
#define INTF_R_TX_N_PACKET_EN_A		0x09C4
#define INTF_R_TX_N_PACKET_EN_A_M	0x10
#define INTF_R_TX_N_PACKET_PERIOD_50NS_A	0x09C4
#define INTF_R_TX_N_PACKET_PERIOD_50NS_A_M	0xFFFFFF00
#define INTF_R_TX_N_PACKET_A		0x09C8
#define INTF_R_TX_N_PACKET_A_M		0xFFFFFFFF
#define INTF_R_TAR_TXINFO_TXTP_EN_A	0x09CC
#define INTF_R_TAR_TXINFO_TXTP_EN_A_M	0x1
#define INTF_R_TAR_TXINFO_TXTP_A	0x09CC
#define INTF_R_TAR_TXINFO_TXTP_A_M	0x3F0
#define INTF_R_TX_20M_MODE_EN_A		0x09D0
#define INTF_R_TX_20M_MODE_EN_A_M	0x1
#define INTF_R_TXBF_DIS_A		0x09D0
#define INTF_R_TXBF_DIS_A_M		0x10
#define NOT_SUPPORT_STBC_NSS_LMT_A	0x0A00
#define NOT_SUPPORT_STBC_NSS_LMT_A_M	0xF
#define NOT_SUPPORT_DCM_NSS_LMT_A	0x0A00
#define NOT_SUPPORT_DCM_NSS_LMT_A_M	0xF0
#define NOT_SUPPORT_NSS_LMT_A		0x0A00
#define NOT_SUPPORT_NSS_LMT_A_M		0xF00
#define NOT_SUPPORT_MU_BCC_NSS_LMT_A	0x0A00
#define NOT_SUPPORT_MU_BCC_NSS_LMT_A_M	0xF000
#define EN_LDPC_RX_IN_A			0x0A00
#define EN_LDPC_RX_IN_A_M		0x10000
#define HEMUR_MUMIMO_EN_A		0x0A00
#define HEMUR_MUMIMO_EN_A_M		0x20000
#define BYPASS_HE_ERR_BCC_UP242_A	0x0A00
#define BYPASS_HE_ERR_BCC_UP242_A_M	0x40000
#define BYPASS_HE_ERR_BCC_MCS_A		0x0A00
#define BYPASS_HE_ERR_BCC_MCS_A_M	0x80000
#define BYPASS_HE_ERR_MCS_A		0x0A00
#define BYPASS_HE_ERR_MCS_A_M		0x100000
#define BYPASS_HE_ERR_NSTS_TOT_A	0x0A00
#define BYPASS_HE_ERR_NSTS_TOT_A_M	0x200000
#define BYPASS_HE_ERR_SPATIAL_CONFIG_A	0x0A00
#define BYPASS_HE_ERR_SPATIAL_CONFIG_A_M	0x400000
#define BYPASS_HE_ERR_STBC_MIMO_A		0x0A00
#define BYPASS_HE_ERR_STBC_MIMO_A_M		0x800000
#define BYPASS_HE_ERR_DCM_MIMO_A		0x0A00
#define BYPASS_HE_ERR_DCM_MIMO_A_M		0x1000000
#define BYPASS_HE_ERR_STBC_DCM_A		0x0A00
#define BYPASS_HE_ERR_STBC_DCM_A_M		0x2000000
#define BYPASS_HE_NOT_SUPPORT_STBC_NSS_A	0x0A00
#define BYPASS_HE_NOT_SUPPORT_STBC_NSS_A_M	0x4000000
#define BYPASS_HE_NOT_SUPPORT_DCM_NSS_A		0x0A00
#define BYPASS_HE_NOT_SUPPORT_DCM_NSS_A_M	0x8000000
#define BYPASS_HE_NOT_SUPPORT_NSS_A		0x0A00
#define BYPASS_HE_NOT_SUPPORT_NSS_A_M		0x10000000
#define BYPASS_HE_NOT_SUPPORT_MU_BCC_NSS_A	0x0A00
#define BYPASS_HE_NOT_SUPPORT_MU_BCC_NSS_A_M	0x20000000
#define BYPASS_HE_NOT_SUPPORT_MU_MIMO_A		0x0A00
#define BYPASS_HE_NOT_SUPPORT_MU_MIMO_A_M	0x40000000
#define BYPASS_SMO_NDP_SEL_A			0x0A04
#define BYPASS_SMO_NDP_SEL_A_M			0x1
#define FORCE_LS_NDP_A				0x0A04
#define FORCE_LS_NDP_A_M			0x2
#define CQI_DD_OPT_A				0x0A04
#define CQI_DD_OPT_A_M				0x3FC
#define EN_PILOT_TRACKING_ONLY_A		0x0A04
#define EN_PILOT_TRACKING_ONLY_A_M		0x800
#define HE_SIGB_STF_DELAY_SPACING_A		0x0A04
#define HE_SIGB_STF_DELAY_SPACING_A_M		0xFF000
#define TB_LTF_TRACK_CNT_START_VAL_A		0x0A04
#define TB_LTF_TRACK_CNT_START_VAL_A_M		0x700000
#define PILOT_DC_ALIGN_SEL_A		0x0A04
#define PILOT_DC_ALIGN_SEL_A_M		0x800000
#define RESERVED_A			0x0A04
#define RESERVED_A_M			0xFF000000
#define STS_NDP_KEEP_COND_IN_IN_A	0x0A08
#define STS_NDP_KEEP_COND_IN_IN_A_M	0x1
#define CCX_EN_A			0x0C00
#define CCX_EN_A_M			0x1
#define CCX_TRIG_OPT_A			0x0C00
#define CCX_TRIG_OPT_A_M		0x2
#define MEASUREMENT_TRIG_A		0x0C00
#define MEASUREMENT_TRIG_A_M		0x4
#define CCX_EDCCA_OPT_A			0x0C00
#define CCX_EDCCA_OPT_A_M		0x70
#define CCX_TXON_OPT_A			0x0C00
#define CCX_TXON_OPT_A_M		0x80
#define CLM_COUNTER_UNIT_A		0x0C00
#define CLM_COUNTER_UNIT_A_M		0xC00
#define CLM_EN_A			0x0C00
#define CLM_EN_A_M			0x1000
#define CLM_CCA_OPT_A			0x0C00
#define CLM_CCA_OPT_A_M			0xE000
#define CLM_PERIOD_A			0x0C00
#define CLM_PERIOD_A_M			0xFFFF0000
#define CLM_EDCCA_PERIOD_A		0x0C04
#define CLM_EDCCA_PERIOD_A_M		0xFFFF
#define CLM_EDCCA_COUNTER_UNIT_A	0x0C04
#define CLM_EDCCA_COUNTER_UNIT_A_M	0x30000
#define CLM_EDCCA_EN_A			0x0C04
#define CLM_EDCCA_EN_A_M		0x40000
#define CLM_FROM_DBG_SEL_A		0x0C04
#define CLM_FROM_DBG_SEL_A_M		0x3F00000
#define NHM_PERIOD_A			0x0C08
#define NHM_PERIOD_A_M			0xFFFF
#define NHM_COUNTER_UNIT_A		0x0C08
#define NHM_COUNTER_UNIT_A_M		0x30000
#define NHM_EN_A			0x0C08
#define NHM_EN_A_M			0x40000
#define NHM_IGNORE_CCA_A		0x0C08
#define NHM_IGNORE_CCA_A_M		0x80000
#define NHM_TH0_A			0x0C08
#define NHM_TH0_A_M			0xFF000000
#define NHM_TH1_A			0x0C0C
#define NHM_TH1_A_M			0xFF
#define NHM_TH2_A			0x0C0C
#define NHM_TH2_A_M			0xFF00
#define NHM_TH3_A			0x0C0C
#define NHM_TH3_A_M			0xFF0000
#define NHM_TH4_A			0x0C0C
#define NHM_TH4_A_M			0xFF000000
#define NHM_TH5_A			0x0C10
#define NHM_TH5_A_M			0xFF
#define NHM_TH6_A			0x0C10
#define NHM_TH6_A_M			0xFF00
#define NHM_TH7_A			0x0C10
#define NHM_TH7_A_M			0xFF0000
#define NHM_TH8_A			0x0C10
#define NHM_TH8_A_M			0xFF000000
#define NHM_TH9_A			0x0C14
#define NHM_TH9_A_M			0xFF
#define NHM_TH10_A			0x0C14
#define NHM_TH10_A_M			0xFF00
#define NHM_PWDB_METHOD_SEL_A		0x0C14
#define NHM_PWDB_METHOD_SEL_A_M		0x30000
#define NHM_PWDB_PATH_SEL_A		0x0C14
#define NHM_PWDB_PATH_SEL_A_M		0xF00000
#define AVG_IDLE_PW_IDX_A		0x0C14
#define AVG_IDLE_PW_IDX_A_M		0x7000000
#define T2F_BRK_CNT_END_A		0x0C14
#define T2F_BRK_CNT_END_A_M		0x38000000
#define T2F_IDLE_CNT_BRK_SWITCH_A	0x0C14
#define T2F_IDLE_CNT_BRK_SWITCH_A_M	0x40000000
#define T2F_HE_CDD_SKIP_EN_A		0x0C14
#define T2F_HE_CDD_SKIP_EN_A_M		0x80000000
#define FAHM_EN_A			0x0C18
#define FAHM_EN_A_M		0x1
#define FAHM_EN_OFDM_A		0x0C18
#define FAHM_EN_OFDM_A_M		0x2
#define FAHM_EN_CCK_A		0x0C18
#define FAHM_EN_CCK_A_M		0x4
#define FAHM_NUM_CANDIDATE_A		0x0C18
#define FAHM_NUM_CANDIDATE_A_M		0x38
#define FAHM_DEN_CANDIDATE_A		0x0C18
#define FAHM_DEN_CANDIDATE_A_M		0x1C0
#define FAHM_EN_TH_LMT_A		0x0C18
#define FAHM_EN_TH_LMT_A_M		0x200
#define FAHM_COUNTER_UNIT_A		0x0C18
#define FAHM_COUNTER_UNIT_A_M		0xC00
#define FAHM_TH_UP_LMT_A		0x0C18
#define FAHM_TH_UP_LMT_A_M		0xF000
#define FAHM_PERIOD_A		0x0C18
#define FAHM_PERIOD_A_M		0xFFFF0000
#define FAHM_CRC32_ERR_LEGACY_A		0x0C1C
#define FAHM_CRC32_ERR_LEGACY_A_M		0x1
#define FAHM_AMPDU_CRC32_OPT_A		0x0C1C
#define FAHM_AMPDU_CRC32_OPT_A_M		0x2
#define RX_TD_CKEN_OFDM_A		0x0C1C
#define RX_TD_CKEN_OFDM_A_M		0x4
#define FAHM_PWDB_SEL_A		0x0C1C
#define FAHM_PWDB_SEL_A_M		0x70
#define FAHM_TH0_A		0x0C1C
#define FAHM_TH0_A_M		0xFF0000
#define FAHM_TH1_A		0x0C1C
#define FAHM_TH1_A_M		0xFF000000
#define FAHM_TH2_A		0x0C20
#define FAHM_TH2_A_M		0xFF
#define FAHM_TH3_A		0x0C20
#define FAHM_TH3_A_M		0xFF00
#define FAHM_TH4_A		0x0C20
#define FAHM_TH4_A_M		0xFF0000
#define FAHM_TH5_A		0x0C20
#define FAHM_TH5_A_M		0xFF000000
#define FAHM_TH6_A		0x0C24
#define FAHM_TH6_A_M		0xFF
#define FAHM_TH7_A		0x0C24
#define FAHM_TH7_A_M		0xFF00
#define FAHM_TH8_A		0x0C24
#define FAHM_TH8_A_M		0xFF0000
#define FAHM_TH9_A		0x0C24
#define FAHM_TH9_A_M		0xFF000000
#define FAHM_TH10_A		0x0C28
#define FAHM_TH10_A_M		0xFF
#define FAHM_DIS_COUNT_EACH_MPDU_A		0x0C28
#define FAHM_DIS_COUNT_EACH_MPDU_A_M		0x100
#define IFS_COLLECT_EN_A		0x0C28
#define IFS_COLLECT_EN_A_M		0x1000
#define IFS_COUNTER_CLR_A		0x0C28
#define IFS_COUNTER_CLR_A_M		0x2000
#define IFS_COUNTER_UNIT_A		0x0C28
#define IFS_COUNTER_UNIT_A_M		0xC000
#define IFS_COLLECT_TOTAL_TIME_A	0x0C28
#define IFS_COLLECT_TOTAL_TIME_A_M	0xFFFF0000
#define IFS_T1_TH_LOW_A			0x0C2C
#define IFS_T1_TH_LOW_A_M		0x7FFF
#define IFS_T1_EN_A			0x0C2C
#define IFS_T1_EN_A_M			0x8000
#define IFS_T1_TH_HIGH_A		0x0C2C
#define IFS_T1_TH_HIGH_A_M		0xFFFF0000
#define IFS_T2_TH_LOW_A			0x0C30
#define IFS_T2_TH_LOW_A_M		0x7FFF
#define IFS_T2_EN_A			0x0C30
#define IFS_T2_EN_A_M			0x8000
#define IFS_T2_TH_HIGH_A		0x0C30
#define IFS_T2_TH_HIGH_A_M		0xFFFF0000
#define IFS_T3_TH_LOW_A			0x0C34
#define IFS_T3_TH_LOW_A_M		0x7FFF
#define IFS_T3_EN_A			0x0C34
#define IFS_T3_EN_A_M			0x8000
#define IFS_T3_TH_HIGH_A		0x0C34
#define IFS_T3_TH_HIGH_A_M		0xFFFF0000
#define IFS_T4_TH_LOW_A			0x0C38
#define IFS_T4_TH_LOW_A_M		0x7FFF
#define IFS_T4_EN_A			0x0C38
#define IFS_T4_EN_A_M			0x8000
#define IFS_T4_TH_HIGH_A		0x0C38
#define IFS_T4_TH_HIGH_A_M		0xFFFF0000
#define EN_AGC_A			0x0C3C
#define EN_AGC_A_M			0x1
#define EN_DFIR_TMP_A			0x0C3C
#define EN_DFIR_TMP_A_M			0x2
#define EN_ACI_DET_TMP_A		0x0C3C
#define EN_ACI_DET_TMP_A_M		0x4
#define EN_DCCL_TMP_A			0x0C3C
#define EN_DCCL_TMP_A_M			0x8
#define EN_NBIFLT_TMP_A			0x0C3C
#define EN_NBIFLT_TMP_A_M		0x10
#define EN_SUBFLT_TMP_A			0x0C3C
#define EN_SUBFLT_TMP_A_M		0x20
#define OPT_PW_A			0x0C3C
#define OPT_PW_A_M			0x40
#define DC_EN_A				0x0C3C
#define DC_EN_A_M			0x80
#define SMF_EN_A			0x0C3C
#define SMF_EN_A_M			0x100
#define DIS_PD_FLAG_A			0x0C3C
#define DIS_PD_FLAG_A_M			0x200
#define DBG_OPT_SYNC_A			0x0C3C
#define DBG_OPT_SYNC_A_M		0x400
#define DIS_GATE_SYNC_PATH_BY_TXON_A	0x0C3C
#define DIS_GATE_SYNC_PATH_BY_TXON_A_M	0x800
#define DIS_RST_SYNC_PATH_BY_TXON_A	0x0C3C
#define DIS_RST_SYNC_PATH_BY_TXON_A_M	0x1000
#define EN_2ND20_A			0x0C3C
#define EN_2ND20_A_M			0x2000
#define SYNC_RST_OPT_A			0x0C3C
#define SYNC_RST_OPT_A_M		0xC000
#define BYPASS_BW20_INDICATE_A		0x0C3C
#define BYPASS_BW20_INDICATE_A_M	0x10000
#define FORCE_RXSC_EN_A			0x0C3C
#define FORCE_RXSC_EN_A_M		0x20000
#define FORCE_RXSC_A			0x0C3C
#define FORCE_RXSC_A_M			0x40000
#define FINE_TUNE_PROCESS_DELAY_EXT_A	0x0C3C
#define FINE_TUNE_PROCESS_DELAY_EXT_A_M	0x80000
#define FINE_TUNE_STOP_LMT_EXT_A	0x0C3C
#define FINE_TUNE_STOP_LMT_EXT_A_M	0x100000
#define DIS_RST_CR_OFST_BY_RFGC_A	0x0C3C
#define DIS_RST_CR_OFST_BY_RFGC_A_M	0x200000
#define LONG_CFO_EST_EN_A		0x0C3C
#define LONG_CFO_EST_EN_A_M		0x400000
#define LONG_CFO_EST_SEL_A		0x0C3C
#define LONG_CFO_EST_SEL_A_M		0x800000
#define RST_AGC_DCNF_BY_TRIG_A		0x0C3C
#define RST_AGC_DCNF_BY_TRIG_A_M	0x1000000
#define DIS_RST_CNT_BY_AGCSTS_CHANGE_A	0x0C3C
#define DIS_RST_CNT_BY_AGCSTS_CHANGE_A_M	0x2000000
#define SYNC_ALWAYS_ON_A		0x0C3C
#define SYNC_ALWAYS_ON_A_M		0x4000000
#define SBFLT5M_EN_TMP_A		0x0C3C
#define SBFLT5M_EN_TMP_A_M		0x8000000
#define SBDFT_FINE_CFO_EN_A		0x0C3C
#define SBDFT_FINE_CFO_EN_A_M		0x10000000
#define CFO_ANT_SUM_RTL_A		0x0C3C
#define CFO_ANT_SUM_RTL_A_M		0x20000000
#define MANUAL_COARSE_CFO_EN_A		0x0C3C
#define MANUAL_COARSE_CFO_EN_A_M	0x40000000
#define MANUAL_FINE_CFO_EN_A		0x0C3C
#define MANUAL_FINE_CFO_EN_A_M		0x80000000
#define CDD0_COUNT_LMT_RTL_A		0x0C40
#define CDD0_COUNT_LMT_RTL_A_M		0x1F
#define CDD0_JUMP_SUB_TUNE_RTL_A	0x0C40
#define CDD0_JUMP_SUB_TUNE_RTL_A_M	0x3E0
#define CDD0_DELAY_SPREAD_SIZE_RTL_A	0x0C40
#define CDD0_DELAY_SPREAD_SIZE_RTL_A_M	0x3C00
#define SYNC_DATA_DELAY_DIFF_A		0x0C40
#define SYNC_DATA_DELAY_DIFF_A_M	0x1FC000
#define MANUAL_COARSE_CFO_A		0x0C40
#define MANUAL_COARSE_CFO_A_M		0xFFE00000
#define L1_L2_PROCESS_DELAY_CFO_A	0x0C44
#define L1_L2_PROCESS_DELAY_CFO_A_M	0xF
#define SYNC_DATA_DELAY_DIFF_CFO_A	0x0C44
#define SYNC_DATA_DELAY_DIFF_CFO_A_M	0x7F0
#define FIX_SYNC_DGAIN_EN_A		0x0C44
#define FIX_SYNC_DGAIN_EN_A_M		0x800
#define OFST_SYNC_DAGC_A		0x0C44
#define OFST_SYNC_DAGC_A_M		0xF000
#define SYNC_DAGC_FREE_RUN_A		0x0C44
#define SYNC_DAGC_FREE_RUN_A_M		0x10000
#define FIX_SYNC_DGAIN_PWDB_A		0x0C44
#define FIX_SYNC_DGAIN_PWDB_A_M		0xFE0000
#define FIX_SYNC_DGAIN_A		0x0C44
#define FIX_SYNC_DGAIN_A_M		0xFF000000
#define MANUAL_FINE_CFO_A		0x0C48
#define MANUAL_FINE_CFO_A_M		0x3FFF
#define L1_CFO_CMP_EN_RTL_A		0x0C48
#define L1_CFO_CMP_EN_RTL_A_M		0x4000
#define DIS_CCA_MASK_A			0x0C48
#define DIS_CCA_MASK_A_M		0x8000
#define FOLLOW_MAC_NDP_A		0x0C48
#define FOLLOW_MAC_NDP_A_M		0x10000
#define EN_LDPC_RX_A			0x0C48
#define EN_LDPC_RX_A_M			0x20000
#define VHTLEN_USE_LSIG_RX_BCC_A	0x0C48
#define VHTLEN_USE_LSIG_RX_BCC_A_M	0x40000
#define VHTLEN_USE_LSIG_RX_LDPC_A	0x0C48
#define VHTLEN_USE_LSIG_RX_LDPC_A_M	0x80000
#define RFC_TX_RATE_BIAS_AT_DL_OFDMA_A	0x0C48
#define RFC_TX_RATE_BIAS_AT_DL_OFDMA_A_M	0x300000
#define EN_SYNCDAGC_RFGCUP_A		0x0C48
#define EN_SYNCDAGC_RFGCUP_A_M		0x400000
#define RST_AGC_RPT_A			0x0C48
#define RST_AGC_RPT_A_M			0x800000
#define EN_AGC_RPT_A			0x0C48
#define EN_AGC_RPT_A_M			0x1000000
#define EN_FREERUN_A			0x0C48
#define EN_FREERUN_A_M			0x2000000
#define OPT_FREERUN_A			0x0C48
#define OPT_FREERUN_A_M			0x4000000
#define SIZE_PWCAL_FREERUN_A		0x0C48
#define SIZE_PWCAL_FREERUN_A_M		0x18000000
#define HE_TB_RTL_A			0x0C48
#define HE_TB_RTL_A_M			0x20000000
#define SNDCCA_GNTBT_EN_A		0x0C48
#define SNDCCA_GNTBT_EN_A_M		0x40000000
#define DIS_RST_BY_OFDM_ENABLE_A	0x0C48
#define DIS_RST_BY_OFDM_ENABLE_A_M	0x80000000
#define NCLKWAIT_LGY_A			0x0C4C
#define NCLKWAIT_LGY_A_M		0x3F
#define NCLKWAIT_HE_A			0x0C4C
#define NCLKWAIT_HE_A_M			0xFC0
#define NCLKWAIT_ANTSW_A		0x0C4C
#define NCLKWAIT_ANTSW_A_M		0x3F000
#define NCLKWAIT_CCK_A			0x0C4C
#define NCLKWAIT_CCK_A_M		0xFC0000
#define NCLKWAIT_PRE_A			0x0C4C
#define NCLKWAIT_PRE_A_M		0x3F000000
#define NCLKWAIT_MANUAL_EN_A		0x0C4C
#define NCLKWAIT_MANUAL_EN_A_M		0x40000000
#define NCLKPW_MANUAL_EN_A		0x0C4C
#define NCLKPW_MANUAL_EN_A_M		0x80000000
#define NCLKWAIT_TIAEXTRA_A		0x0C50
#define NCLKWAIT_TIAEXTRA_A_M		0x3F
#define NCLKPW_MANUAL_PRE0_A		0x0C50
#define NCLKPW_MANUAL_PRE0_A_M		0xC0
#define NCLKPW_MANUAL_PRE1_A		0x0C50
#define NCLKPW_MANUAL_PRE1_A_M		0x300
#define MASK_POP_START_A		0x0C50
#define MASK_POP_START_A_M		0x1C00
#define MASK_POP_STOP_A			0x0C50
#define MASK_POP_STOP_A_M		0xFE000
#define DLY_FINETUNE_STF_A		0x0C50
#define DLY_FINETUNE_STF_A_M		0xFF00000
#define CG_RSSI_A			0x0C54
#define CG_RSSI_A_M			0x1
#define CG_SYNC_COMM_A			0x0C54
#define CG_SYNC_COMM_A_M		0x2
#define CG_BY_B_CCA_0_A			0x0C54
#define CG_BY_B_CCA_0_A_M		0x4
#define CG_BY_B_CCA_1_A			0x0C54
#define CG_BY_B_CCA_1_A_M		0x8
#define DIS_RST_SYNC_FSM_BY_B_PD_HIT_A	0x0C54
#define DIS_RST_SYNC_FSM_BY_B_PD_HIT_A_M	0x10
#define EN_PPDU_FIX_GAIN_A		0x0C54
#define EN_PPDU_FIX_GAIN_A_M		0x20
#define EN_CCA_PW_TH_A			0x0C54
#define EN_CCA_PW_TH_A_M		0x40
#define DIS_1RCCA_CCK_A			0x0C54
#define DIS_1RCCA_CCK_A_M		0x80
#define PATH_EN_NOT_FIND_80P80_A	0x0C54
#define PATH_EN_NOT_FIND_80P80_A_M	0xF00
#define DIS_CHANGE_PATH_80P80_A		0x0C54
#define DIS_CHANGE_PATH_80P80_A_M	0x1000
#define DIS_BRK_NOT_FIND_80P80_A	0x0C54
#define DIS_BRK_NOT_FIND_80P80_A_M	0x2000
#define BW80P80_A			0x0C54
#define BW80P80_A_M			0x1C000
#define HALT_WAIT_80P80_BY_RFGC_SEG0_A	0x0C54
#define HALT_WAIT_80P80_BY_RFGC_SEG0_A_M	0x20000
#define HALT_WAIT_80P80_BY_RFGC_SEG1_A	0x0C54
#define HALT_WAIT_80P80_BY_RFGC_SEG1_A_M	0x40000
#define DIS_1RCCA_OFDM_A		0x0C54
#define DIS_1RCCA_OFDM_A_M		0x80000
#define NSS_DEFINE_OPT_A		0x0C54
#define NSS_DEFINE_OPT_A_M		0x100000
#define BRK_RXTD_OPT_A			0x0C54
#define BRK_RXTD_OPT_A_M		0xFE00000
#define EN_SBDFT_A			0x0C54
#define EN_SBDFT_A_M			0x10000000
#define DIS_RST_BY_DIS_PD_FLAG_A	0x0C54
#define DIS_RST_BY_DIS_PD_FLAG_A_M	0x20000000
#define EN_RST_CHANGE_CORNER_A		0x0C54
#define EN_RST_CHANGE_CORNER_A_M	0x40000000
#define EN_POP_WHEN_TB_A		0x0C54
#define EN_POP_WHEN_TB_A_M		0x80000000
#define MASK_LSB_RXDFIR_A		0x0C58
#define MASK_LSB_RXDFIR_A_M		0xF
#define MASK_LSB_SYNC_PATH_A		0x0C58
#define MASK_LSB_SYNC_PATH_A_M		0xF0
#define TB_STS_ON_A			0x0C58
#define TB_STS_ON_A_M			0xFF00
#define SEL_RPTREG_A			0x0C58
#define SEL_RPTREG_A_M			0x30000
#define PW_HIT_OPT_A			0x0C58
#define PW_HIT_OPT_A_M			0x40000
#define PREAGC_RPT_OPT_A		0x0C58
#define PREAGC_RPT_OPT_A_M		0x80000
#define PATH_EN_FIX_A			0x0C58
#define PATH_EN_FIX_A_M			0x100000
#define TB_SYNC_PATH_END_OPT_A		0x0C58
#define TB_SYNC_PATH_END_OPT_A_M	0x200000
#define EN_SYNC_WHEN_TB_FIX_MODE_A	0x0C58
#define EN_SYNC_WHEN_TB_FIX_MODE_A_M	0x400000
#define TB_BW_COMB_OPT_A		0x0C58
#define TB_BW_COMB_OPT_A_M		0x800000
#define ELNA_INIT_IDX_A			0x0C58
#define ELNA_INIT_IDX_A_M		0x1000000
#define DIS_CCA_SPOOF_A			0x0C58
#define DIS_CCA_SPOOF_A_M		0x2000000
#define FORCE_CCA_SPOOF_A		0x0C58
#define FORCE_CCA_SPOOF_A_M		0x4000000
#define OPT_TB_KEEP_A			0x0C58
#define OPT_TB_KEEP_A_M			0x8000000
#define ON_SYNC_PATH_COMM_A		0x0C58
#define ON_SYNC_PATH_COMM_A_M		0x10000000
#define CONTI_CCA_PW_TH_A		0x0C58
#define CONTI_CCA_PW_TH_A_M		0x20000000
#define OPT_LMT_CCA_PW_TH_A		0x0C58
#define OPT_LMT_CCA_PW_TH_A_M		0xC0000000
#define LMT_PPDU_FIX_GAIN_A		0x0C5C
#define LMT_PPDU_FIX_GAIN_A_M		0xFF
#define LMT_CCA_PW_TH_A			0x0C5C
#define LMT_CCA_PW_TH_A_M		0xFF00
#define AGC_BT_SEL_PATH0_A		0x0C5C
#define AGC_BT_SEL_PATH0_A_M		0x30000
#define AGC_BT_SEL_PATH1_A		0x0C5C
#define AGC_BT_SEL_PATH1_A_M		0xC0000
#define AGC_BT_SEL_PATH2_A		0x0C5C
#define AGC_BT_SEL_PATH2_A_M		0x300000
#define AGC_BT_SEL_PATH3_A		0x0C5C
#define AGC_BT_SEL_PATH3_A_M		0xC00000
#define EN_TB_CCA_LMT_A			0x0C5C
#define EN_TB_CCA_LMT_A_M		0x1000000
#define TB_CCA_LMT_A			0x0C5C
#define TB_CCA_LMT_A_M			0xFE000000
#define IQK_DPK_CLK_ON_A		0x0C60
#define IQK_DPK_CLK_ON_A_M		0x1
#define EN_IOQ_IQK_DPK_A		0x0C60
#define EN_IOQ_IQK_DPK_A_M		0x2
#define IQK_OFDM_CCA_FORCE_ON_A		0x0C60
#define IQK_OFDM_CCA_FORCE_ON_A_M	0x4
#define IQK_CCK_CCA_FORCE_ON_A		0x0C60
#define IQK_CCK_CCA_FORCE_ON_A_M	0x8
#define RST_COMM_3_0__A			0x0C60
#define RST_COMM_3_0__A_M		0xF0
#define RST_COMM_SYNC_3_0__A		0x0C60
#define RST_COMM_SYNC_3_0__A_M		0xF00
#define RST_SYNC_3_0__A			0x0C60
#define RST_SYNC_3_0__A_M		0xF000
#define RST_COMM_5_4__A			0x0C60
#define RST_COMM_5_4__A_M		0x30000
#define RST_COMM_SYNC_5_4__A		0x0C60
#define RST_COMM_SYNC_5_4__A_M		0xC0000
#define RST_SYNC_5_4__A			0x0C60
#define RST_SYNC_5_4__A_M		0x300000
#define DLY_DET_OUT_A			0x0C60
#define DLY_DET_OUT_A_M			0xC00000
#define DLY_NORMAL_DET_OUT_A		0x0C60
#define DLY_NORMAL_DET_OUT_A_M		0x3000000
#define SNIFFER_MODE_A			0x0C60
#define SNIFFER_MODE_A_M		0x3C000000
#define OPT_LMT_PPDU_FIX_GAIN_A		0x0C60
#define OPT_LMT_PPDU_FIX_GAIN_A_M		0xC0000000
#define RFC_TX_CCK_IND_DIS_SEL_A		0x0C64
#define RFC_TX_CCK_IND_DIS_SEL_A_M		0xF
#define OPT_EN_CCA_PW_TH_A		0x0C64
#define OPT_EN_CCA_PW_TH_A_M		0x30
#define EN_2ND20_BW_A			0x0C64
#define EN_2ND20_BW_A_M			0x40
#define CG_BY_OFDM_ENABLE_0_A		0x0C64
#define CG_BY_OFDM_ENABLE_0_A_M		0x80
#define CG_BY_OFDM_ENABLE_1_A		0x0C64
#define CG_BY_OFDM_ENABLE_1_A_M		0x100
#define DIS_SBDFT_A			0x0C64
#define DIS_SBDFT_A_M			0x200
#define FPGA_OPT_PRD_A			0x0C64
#define FPGA_OPT_PRD_A_M		0xC00
#define MUX_ST_POP_A			0x0C64
#define MUX_ST_POP_A_M			0xF000
#define MUX_ST_VLD_POP_A		0x0C64
#define MUX_ST_VLD_POP_A_M		0xF0000
#define EN_CFIR_MODEL_A			0x0C64
#define EN_CFIR_MODEL_A_M		0x100000
#define LOCK_NBIFLT_A			0x0C64
#define LOCK_NBIFLT_A_M			0x200000
#define MANUAL_EN_CCA_PW_TH_A		0x0C64
#define MANUAL_EN_CCA_PW_TH_A_M		0x400000
#define CCA_PW_TH_A			0x0C64
#define CCA_PW_TH_A_M			0x7F800000
#define CCA_PW_TH_PRIORITY_A		0x0C64
#define CCA_PW_TH_PRIORITY_A_M		0x80000000
#define MAX_CNT_POP_A			0x0C68
#define MAX_CNT_POP_A_M			0xFF
#define CCA_MASK_CNT_POP_A		0x0C68
#define CCA_MASK_CNT_POP_A_M		0xFF00
#define OPT_ANT_EN_RSSI_A		0x0C68
#define OPT_ANT_EN_RSSI_A_M		0x10000
#define EN_NCLKWAIT_BY_IDX_A		0x0C68
#define EN_NCLKWAIT_BY_IDX_A_M		0x20000
#define OPT_MASK_POP_A			0x0C68
#define OPT_MASK_POP_A_M		0x40000
#define SYNCDLY_OFST_A			0x0C68
#define SYNCDLY_OFST_A_M		0xF80000
#define EN_SYNCDLY_OFST_PRIM_A		0x0C68
#define EN_SYNCDLY_OFST_PRIM_A_M		0x1000000
#define EN_SYNCDLY_OFST_DFE_A		0x0C68
#define EN_SYNCDLY_OFST_DFE_A_M		0x2000000
#define EN_SYNCDLY_OFST_DCCL_A		0x0C68
#define EN_SYNCDLY_OFST_DCCL_A_M		0x4000000
#define EN_SYNCDLY_OFST_SYNC_A		0x0C68
#define EN_SYNCDLY_OFST_SYNC_A_M		0x8000000
#define SBD_FAIL_OPT_A			0x0C68
#define SBD_FAIL_OPT_A_M		0x10000000
#define EN_POP_CFOE_LATE_A		0x0C68
#define EN_POP_CFOE_LATE_A_M		0x20000000
#define DIS_POP_CFOE_A			0x0C68
#define DIS_POP_CFOE_A_M		0x40000000
#define FORCE_SBD_BY_SYNC_DAGC_A		0x0C68
#define FORCE_SBD_BY_SYNC_DAGC_A_M		0x80000000
#define IQK_DPK_COM_RST_A		0x0C6C
#define IQK_DPK_COM_RST_A_M		0x1
#define FAGCRDY_DLY_A			0x0C6C
#define FAGCRDY_DLY_A_M			0x1E
#define INITRST_BY_BACKINIT_A		0x0C6C
#define INITRST_BY_BACKINIT_A_M		0x20
#define POP_MISS_BRK_EN_A		0x0C6C
#define POP_MISS_BRK_EN_A_M		0x40
#define RPT_CNT_OPT_A			0x0C6C
#define RPT_CNT_OPT_A_M			0x380
#define OPT_VLD_POP_A			0x0C6C
#define OPT_VLD_POP_A_M			0x400
#define CH_MUX_ST_MANUAL_A		0x0C6C
#define CH_MUX_ST_MANUAL_A_M		0x800
#define BT_GNT_SEG_OPT_A		0x0C6C
#define BT_GNT_SEG_OPT_A_M		0x3000
#define EN_PRERDY_BY_MAXITER_A		0x0C6C
#define EN_PRERDY_BY_MAXITER_A_M		0x4000
#define RXTD_RESERVED_1_A		0x0C6C
#define RXTD_RESERVED_1_A_M		0xFFFF8000
#define IQK_COM_TX_PATH_EN_FORCE_VAL_A		0x0C70
#define IQK_COM_TX_PATH_EN_FORCE_VAL_A_M		0xF
#define IQK_COM_TX_PATH_EN_FORCE_ON_A		0x0C70
#define IQK_COM_TX_PATH_EN_FORCE_ON_A_M		0x10
#define IQK_COM_RX_PATH_EN_FORCE_VAL_A		0x0C70
#define IQK_COM_RX_PATH_EN_FORCE_VAL_A_M		0x1E0
#define IQK_COM_RX_PATH_EN_FORCE_ON_A		0x0C70
#define IQK_COM_RX_PATH_EN_FORCE_ON_A_M		0x200
#define COLLISION_DET_EN_A		0x0C70
#define COLLISION_DET_EN_A_M		0x400
#define COLLISION_R2T_TH_A		0x0C70
#define COLLISION_R2T_TH_A_M		0xF800
#define COLLISION_R2T_PW_TIMING_A		0x0C70
#define COLLISION_R2T_PW_TIMING_A_M		0x30000
#define COLLISION_T2R_PW_TIMING_A		0x0C70
#define COLLISION_T2R_PW_TIMING_A_M		0x40000
#define COLLISION_PRIMARY_FLAG_A		0x0C70
#define COLLISION_PRIMARY_FLAG_A_M		0x80000
#define TX_COLLISION_T2R_ST_A		0x0C70
#define TX_COLLISION_T2R_ST_A_M		0x3F00000
#define TX_COLLISION_R2T_ST_A		0x0C70
#define TX_COLLISION_R2T_ST_A_M		0xFC000000
#define COLLISION_T2R_TH_MCS0_A		0x0C74
#define COLLISION_T2R_TH_MCS0_A_M		0x1F
#define COLLISION_T2R_TH_MCS1_A		0x0C74
#define COLLISION_T2R_TH_MCS1_A_M		0x3E0
#define COLLISION_T2R_TH_MCS2_A		0x0C74
#define COLLISION_T2R_TH_MCS2_A_M		0x7C00
#define COLLISION_T2R_TH_MCS3_A		0x0C74
#define COLLISION_T2R_TH_MCS3_A_M		0xF8000
#define COLLISION_T2R_TH_MCS4_A		0x0C74
#define COLLISION_T2R_TH_MCS4_A_M		0x1F00000
#define COLLISION_T2R_TH_MCS5_A		0x0C74
#define COLLISION_T2R_TH_MCS5_A_M		0x3E000000
#define TX_COLLISION_OR_CCA_MASK_A		0x0C74
#define TX_COLLISION_OR_CCA_MASK_A_M		0x80000000
#define COLLISION_T2R_TH_MCS6_A		0x0C78
#define COLLISION_T2R_TH_MCS6_A_M		0x1F
#define COLLISION_T2R_TH_MCS7_A		0x0C78
#define COLLISION_T2R_TH_MCS7_A_M		0x3E0
#define COLLISION_T2R_TH_MCS8_A		0x0C78
#define COLLISION_T2R_TH_MCS8_A_M		0x7C00
#define COLLISION_T2R_TH_MCS9_A		0x0C78
#define COLLISION_T2R_TH_MCS9_A_M		0xF8000
#define COLLISION_T2R_TH_MCS10_A		0x0C78
#define COLLISION_T2R_TH_MCS10_A_M		0x1F00000
#define COLLISION_T2R_TH_MCS11_A		0x0C78
#define COLLISION_T2R_TH_MCS11_A_M		0x3E000000
#define TXDAGC_DEF_N_RU0_3_A		0x0C78
#define TXDAGC_DEF_N_RU0_3_A_M		0x80000000
#define COLLISION_T2R_TH_CCK_A		0x0C7C
#define COLLISION_T2R_TH_CCK_A_M		0x1F
#define TXDAGC_DBG_EN_A			0x0C7C
#define TXDAGC_DBG_EN_A_M		0x20
#define DPD_OFF_BY_TXPW_TH_A		0x0C7C
#define DPD_OFF_BY_TXPW_TH_A_M		0x7FC0
#define DPD_OFF_BY_TXPW_OV_A		0x0C7C
#define DPD_OFF_BY_TXPW_OV_A_M		0x8000
#define DPD_OFF_BY_TXPW_BELOW_A		0x0C7C
#define DPD_OFF_BY_TXPW_BELOW_A_M		0x10000
#define T2F_ST_HANG_PROTECT_A		0x0C7C
#define T2F_ST_HANG_PROTECT_A_M		0x100000
#define T2F_BRK_PDHIT_AT_SAME_TIME_A		0x0C7C
#define T2F_BRK_PDHIT_AT_SAME_TIME_A_M		0x1000000
#define T2F_NEG_GI2OFST_CNT_TH_A		0x0C7C
#define T2F_NEG_GI2OFST_CNT_TH_A_M		0xFE000000
#define BRK_R_HT_BW020_1SS_BOUND_A		0x0D00
#define BRK_R_HT_BW020_1SS_BOUND_A_M		0xF
#define BRK_R_HT_BW020_2SS_BOUND_A		0x0D00
#define BRK_R_HT_BW020_2SS_BOUND_A_M		0xF0
#define BRK_R_HT_BW020_3SS_BOUND_A		0x0D00
#define BRK_R_HT_BW020_3SS_BOUND_A_M		0xF00
#define BRK_R_HT_BW020_4SS_BOUND_A		0x0D00
#define BRK_R_HT_BW020_4SS_BOUND_A_M		0xF000
#define BRK_R_HT_BW040_1SS_BOUND_A		0x0D00
#define BRK_R_HT_BW040_1SS_BOUND_A_M		0xF0000
#define BRK_R_HT_BW040_2SS_BOUND_A		0x0D00
#define BRK_R_HT_BW040_2SS_BOUND_A_M		0xF00000
#define BRK_R_HT_BW040_3SS_BOUND_A		0x0D00
#define BRK_R_HT_BW040_3SS_BOUND_A_M		0xF000000
#define BRK_R_HT_BW040_4SS_BOUND_A		0x0D00
#define BRK_R_HT_BW040_4SS_BOUND_A_M		0xF0000000
#define BRK_R_VHT_BW020_1SS_BOUND_A		0x0D04
#define BRK_R_VHT_BW020_1SS_BOUND_A_M		0xF
#define BRK_R_VHT_BW020_2SS_BOUND_A		0x0D04
#define BRK_R_VHT_BW020_2SS_BOUND_A_M		0xF0
#define BRK_R_VHT_BW020_3SS_BOUND_A		0x0D04
#define BRK_R_VHT_BW020_3SS_BOUND_A_M		0xF00
#define BRK_R_VHT_BW020_4SS_BOUND_A		0x0D04
#define BRK_R_VHT_BW020_4SS_BOUND_A_M		0xF000
#define BRK_R_VHT_BW040_1SS_BOUND_A		0x0D04
#define BRK_R_VHT_BW040_1SS_BOUND_A_M		0xF0000
#define BRK_R_VHT_BW040_2SS_BOUND_A		0x0D04
#define BRK_R_VHT_BW040_2SS_BOUND_A_M		0xF00000
#define BRK_R_VHT_BW040_3SS_BOUND_A		0x0D04
#define BRK_R_VHT_BW040_3SS_BOUND_A_M		0xF000000
#define BRK_R_VHT_BW040_4SS_BOUND_A		0x0D04
#define BRK_R_VHT_BW040_4SS_BOUND_A_M		0xF0000000
#define BRK_R_VHT_BW080_1SS_BOUND_A		0x0D08
#define BRK_R_VHT_BW080_1SS_BOUND_A_M		0xF
#define BRK_R_VHT_BW080_2SS_BOUND_A		0x0D08
#define BRK_R_VHT_BW080_2SS_BOUND_A_M		0xF0
#define BRK_R_VHT_BW080_3SS_BOUND_A		0x0D08
#define BRK_R_VHT_BW080_3SS_BOUND_A_M		0xF00
#define BRK_R_VHT_BW080_4SS_BOUND_A		0x0D08
#define BRK_R_VHT_BW080_4SS_BOUND_A_M		0xF000
#define BRK_R_VHT_BW160_1SS_BOUND_A		0x0D08
#define BRK_R_VHT_BW160_1SS_BOUND_A_M		0xF0000
#define BRK_R_VHT_BW160_2SS_BOUND_A		0x0D08
#define BRK_R_VHT_BW160_2SS_BOUND_A_M		0xF00000
#define BRK_R_VHT_BW160_3SS_BOUND_A		0x0D08
#define BRK_R_VHT_BW160_3SS_BOUND_A_M		0xF000000
#define BRK_R_VHT_BW160_4SS_BOUND_A		0x0D08
#define BRK_R_VHT_BW160_4SS_BOUND_A_M		0xF0000000
#define BRK_R_CHK_NDP_LSIG_VHT_A		0x0D0C
#define BRK_R_CHK_NDP_LSIG_VHT_A_M		0x1
#define BRK_R_CHK_NDP_LSIG_N_A		0x0D0C
#define BRK_R_CHK_NDP_LSIG_N_A_M		0x2
#define BRK_R_CHK_NDP_LSIG_VHT_34SS_A		0x0D0C
#define BRK_R_CHK_NDP_LSIG_VHT_34SS_A_M		0x4
#define BRK_R_CHK_NDP_LSIG_N_34SS_A		0x0D0C
#define BRK_R_CHK_NDP_LSIG_N_34SS_A_M		0x8
#define BRK_R_VHT_MU_NSTS_LMT_A		0x0D0C
#define BRK_R_VHT_MU_NSTS_LMT_A_M		0x70
#define BRK_R_NSTS_SPEC_MU_SEL_A		0x0D0C
#define BRK_R_NSTS_SPEC_MU_SEL_A_M		0x780
#define BRK_R_L_LEN_OVER_TH_A		0x0D10
#define BRK_R_L_LEN_OVER_TH_A_M		0xFFF
#define BRK_R_L_LEN_UNDER_TH_A		0x0D10
#define BRK_R_L_LEN_UNDER_TH_A_M		0xF000
#define BRK_R_HT_LEN_UNDER_TH_A		0x0D10
#define BRK_R_HT_LEN_UNDER_TH_A_M		0xF0000
#define BRK_R_VHT_LEN_UNDER_TH_A		0x0D10
#define BRK_R_VHT_LEN_UNDER_TH_A_M		0xF00000
#define BRK_R_VHT_BW_SUPPORT_A		0x0D10
#define BRK_R_VHT_BW_SUPPORT_A_M		0x3000000
#define BRK_R_VHT_BW_SUPPORT_FORCE_A		0x0D10
#define BRK_R_VHT_BW_SUPPORT_FORCE_A_M		0x4000000
#define BRK_R_RX_SUPPORT_BW_A		0x0D10
#define BRK_R_RX_SUPPORT_BW_A_M		0x38000000
#define BRK_R_BRK_SEL_FOR_CNT_A		0x0D14
#define BRK_R_BRK_SEL_FOR_CNT_A_M		0xFF
#define BRK_R_HT_LEN_MAX_A		0x0D14
#define BRK_R_HT_LEN_MAX_A_M		0xFF00
#define BRK_R_VHT_LEN_MAX_A		0x0D14
#define BRK_R_VHT_LEN_MAX_A_M		0x3FFF0000
#define BRK_R_LRATE_DIS_A		0x0D18
#define BRK_R_LRATE_DIS_A_M		0xFF
#define BRK_R_HT_MCS_LMT_A		0x0D18
#define BRK_R_HT_MCS_LMT_A_M		0x300
#define BRK_R_EN_HT_MCS32_A		0x0D18
#define BRK_R_EN_HT_MCS32_A_M		0x400
#define BRK_R_EN_LDPC_RX_A		0x0D18
#define BRK_R_EN_LDPC_RX_A_M		0x800
#define BRK_R_EN_HT_SHORTGI_A		0x0D18
#define BRK_R_EN_HT_SHORTGI_A_M		0x1000
#define BRK_R_DIS_MASK_ILL_RATE_A		0x0D18
#define BRK_R_DIS_MASK_ILL_RATE_A_M		0x2000
#define BRK_R_EN_VHT_SHORTGI_A		0x0D18
#define BRK_R_EN_VHT_SHORTGI_A_M		0x8000
#define BRK_R_EN_VHT_LEN_LMT_A		0x0D18
#define BRK_R_EN_VHT_LEN_LMT_A_M		0x10000
#define BRK_R_HT_NOT_SUPPORT_A		0x0D18
#define BRK_R_HT_NOT_SUPPORT_A_M		0x20000
#define BRK_R_VHT_NOT_SUPPORT_A		0x0D18
#define BRK_R_VHT_NOT_SUPPORT_A_M		0x40000
#define BRK_R_OFDM_VBON_NEG_BRK_OPT_A		0x0D18
#define BRK_R_OFDM_VBON_NEG_BRK_OPT_A_M		0x180000
#define BRK_R_VHT_NSS_LMT_A		0x0D18
#define BRK_R_VHT_NSS_LMT_A_M		0x600000
#define BRK_R_EN_HT_STBC_1SS_A		0x0D18
#define BRK_R_EN_HT_STBC_1SS_A_M		0x10000000
#define BRK_R_EN_HT_STBC_2SS_A		0x0D18
#define BRK_R_EN_HT_STBC_2SS_A_M		0x20000000
#define BRK_R_EN_VHT_STBC_1SS_A		0x0D18
#define BRK_R_EN_VHT_STBC_1SS_A_M		0x40000000
#define BRK_R_EN_VHT_STBC_2SS_A		0x0D18
#define BRK_R_EN_VHT_STBC_2SS_A_M		0x80000000
#define BRK_R_ILL_ST0_A			0x0D20
#define BRK_R_ILL_ST0_A_M		0xFFFFFFFF
#define BRK_R_ILL_ST1_A			0x0D24
#define BRK_R_ILL_ST1_A_M		0xFFFFFFFF
#define BRK_R_ILL_ST2_A			0x0D28
#define BRK_R_ILL_ST2_A_M		0xFFFFFFFF
#define BRK_R_ILL_ST3_A			0x0D2C
#define BRK_R_ILL_ST3_A_M		0xFFFFFFFF
#define BRK_R_ILL_ST0_EN_A		0x0D30
#define BRK_R_ILL_ST0_EN_A_M		0xFFFFFFFF
#define BRK_R_ILL_ST1_EN_A		0x0D34
#define BRK_R_ILL_ST1_EN_A_M		0xFFFFFFFF
#define BRK_R_ILL_ST2_EN_A		0x0D38
#define BRK_R_ILL_ST2_EN_A_M		0xFFFFFFFF
#define BRK_R_ILL_ST3_EN_A		0x0D3C
#define BRK_R_ILL_ST3_EN_A_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_31_0__A		0x0D40
#define BRK_R_BRK_OPT_31_0__A_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_63_32__A		0x0D44
#define BRK_R_BRK_OPT_63_32__A_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_95_64__A		0x0D48
#define BRK_R_BRK_OPT_95_64__A_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_127_96__A		0x0D4C
#define BRK_R_BRK_OPT_127_96__A_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_NDP_31_0__A		0x0D50
#define BRK_R_BRK_OPT_NDP_31_0__A_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_NDP_63_32__A		0x0D54
#define BRK_R_BRK_OPT_NDP_63_32__A_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_NDP_95_64__A		0x0D58
#define BRK_R_BRK_OPT_NDP_95_64__A_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_NDP_127_96__A		0x0D5C
#define BRK_R_BRK_OPT_NDP_127_96__A_M		0xFFFFFFFF
#define BRK_R_BRK_OPT5_A		0x0D60
#define BRK_R_BRK_OPT5_A_M		0xFFFFFFFF
#define BRK_R_BRK_OPT5_NDP_A		0x0D64
#define BRK_R_BRK_OPT5_NDP_A_M		0xFFFFFFFF
#define BRK_R_BRK_OPT_MU_A		0x0D70
#define BRK_R_BRK_OPT_MU_A_M		0xFFFFFFFF
#define BRK_R_T2F_PDHIT_ST_LMT_IDX_A		0x0D78
#define BRK_R_T2F_PDHIT_ST_LMT_IDX_A_M		0x3
#define BRK_R_T2F_PFD3_ST_LMT_IDX_A		0x0D78
#define BRK_R_T2F_PFD3_ST_LMT_IDX_A_M		0x4
#define BRK_R_EN_HT_N_ESS_A		0x0D7C
#define BRK_R_EN_HT_N_ESS_A_M		0x1
#define BRK_R_EN_SOUND_WO_NDP_A		0x0D7C
#define BRK_R_EN_SOUND_WO_NDP_A_M		0x2
#define BRK_R_WATCH_DOG_TX_DUR_DATA_ON_A		0x0D7C
#define BRK_R_WATCH_DOG_TX_DUR_DATA_ON_A_M		0x4
#define BRK_R_WATCH_DOG_STBC_EXT_US_A		0x0D7C
#define BRK_R_WATCH_DOG_STBC_EXT_US_A_M		0x8
#define BRK_R_NORMAL_CCA_LMT_A		0x0D7C
#define BRK_R_NORMAL_CCA_LMT_A_M		0x7F0
#define BRK_R_EXTEND_CCA_LMT_A		0x0D7C
#define BRK_R_EXTEND_CCA_LMT_A_M		0x7F000
#define BRK_R_SPOOF_IVLD_PKT_EN_A		0x0D7C
#define BRK_R_SPOOF_IVLD_PKT_EN_A_M		0x80000
#define BRK_R_SPOOF_RXTD_EN_A		0x0D7C
#define BRK_R_SPOOF_RXTD_EN_A_M		0x100000
#define BRK_R_WATCH_DOG_NDP_EXT_US_A		0x0D7C
#define BRK_R_WATCH_DOG_NDP_EXT_US_A_M		0x800000
#define BRK_R_NDP_CCA_LMT_A		0x0D7C
#define BRK_R_NDP_CCA_LMT_A_M		0x7F000000
#define BRK_R_HE_SU_NOT_SUPPORT_A		0x0D80
#define BRK_R_HE_SU_NOT_SUPPORT_A_M		0x1
#define BRK_R_HE_MU_NOT_SUPPORT_A		0x0D80
#define BRK_R_HE_MU_NOT_SUPPORT_A_M		0x2
#define BRK_R_HE_ERSU_NOT_SUPPORT_A		0x0D80
#define BRK_R_HE_ERSU_NOT_SUPPORT_A_M		0x4
#define BRK_R_HE_TB_NOT_SUPPORT_A		0x0D80
#define BRK_R_HE_TB_NOT_SUPPORT_A_M		0x8
#define BRK_R_HE_STBC_NOT_SUPPORT_A		0x0D80
#define BRK_R_HE_STBC_NOT_SUPPORT_A_M		0x10
#define BRK_R_HE_DCM_NOT_SUPPORT_A		0x0D80
#define BRK_R_HE_DCM_NOT_SUPPORT_A_M		0x20
#define BRK_R_HE_N_USER_MAX_A		0x0D80
#define BRK_R_HE_N_USER_MAX_A_M		0x3FC0
#define BRK_R_HE_MAX_NSS_A		0x0D80
#define BRK_R_HE_MAX_NSS_A_M		0x1C000
#define BRK_R_HE_STBC_NSS_LMT_A		0x0D80
#define BRK_R_HE_STBC_NSS_LMT_A_M		0xE0000
#define BRK_R_HE_DCM_NSS_LMT_A		0x0D80
#define BRK_R_HE_DCM_NSS_LMT_A_M		0x700000
#define BRK_R_TB_MAX_NSS_A		0x0D80
#define BRK_R_TB_MAX_NSS_A_M		0x3800000
#define BRK_R_TB_STBC_NSS_LMT_A		0x0D80
#define BRK_R_TB_STBC_NSS_LMT_A_M		0x1C000000
#define BRK_R_TB_DCM_NSS_LMT_A		0x0D80
#define BRK_R_TB_DCM_NSS_LMT_A_M		0xE0000000
#define BRK_R_EN_HE_GI_0P8_A		0x0D84
#define BRK_R_EN_HE_GI_0P8_A_M		0x1
#define BRK_R_EN_HE_GI_1P6_A		0x0D84
#define BRK_R_EN_HE_GI_1P6_A_M		0x2
#define BRK_R_EN_HE_GI_3P2_A		0x0D84
#define BRK_R_EN_HE_GI_3P2_A_M		0x4
#define BRK_R_EN_HE_DOPPLER_A		0x0D84
#define BRK_R_EN_HE_DOPPLER_A_M		0x8
#define BRK_R_HE_MU_BCC_NSS_LMT_A		0x0D84
#define BRK_R_HE_MU_BCC_NSS_LMT_A_M		0x70
#define BRK_R_HEMU_MULTI_USER_MUMIMO_EN_A		0x0D84
#define BRK_R_HEMU_MULTI_USER_MUMIMO_EN_A_M		0x80
#define BRK_R_TB_MUMIMO_EN_A		0x0D84
#define BRK_R_TB_MUMIMO_EN_A_M		0x100
#define BRK_R_EN_HE_BEAM_CHANGE_A		0x0D84
#define BRK_R_EN_HE_BEAM_CHANGE_A_M		0x200
#define BRK_R_EN_HE_PREAMBLE_PUNC_A		0x0D84
#define BRK_R_EN_HE_PREAMBLE_PUNC_A_M		0x400
#define BRK_R_EN_HE_ZERO_USER_A		0x0D84
#define BRK_R_EN_HE_ZERO_USER_A_M		0x800
#define BRK_R_EN_HESU_TB_TYPE_A		0x0D84
#define BRK_R_EN_HESU_TB_TYPE_A_M		0x1000
#define BRK_R_CHK_20M_RU_ALLOC_EN_A		0x0D84
#define BRK_R_CHK_20M_RU_ALLOC_EN_A_M		0x2000
#define BRK_R_EN_NDP_NEG_CLR_COND_A		0x0D84
#define BRK_R_EN_NDP_NEG_CLR_COND_A_M		0x4000
#define BRK_R_SPOOF_FOR_ASYNC_RST_EN_A		0x0D84
#define BRK_R_SPOOF_FOR_ASYNC_RST_EN_A_M		0x8000
#define BRK_R_CHK_ST_IDX_T2F_A		0x0D88
#define BRK_R_CHK_ST_IDX_T2F_A_M		0x3F
#define BRK_R_ST_HANG_LMT_T2F_A		0x0D88
#define BRK_R_ST_HANG_LMT_T2F_A_M		0x7F00
#define BRK_R_CHK_ST_IDX_RX_FEQ_A		0x0D88
#define BRK_R_CHK_ST_IDX_RX_FEQ_A_M		0x1F0000
#define BRK_R_ST_HANG_LMT_RX_FEQ_A		0x0D88
#define BRK_R_ST_HANG_LMT_RX_FEQ_A_M		0x7F000000
#define BRK_R_BRK_OPT6_HE_USER_31_0__A		0x0D90
#define BRK_R_BRK_OPT6_HE_USER_31_0__A_M		0xFFFFFFFF
#define BRK_R_BRK_OPT7_SPOOF_HE_USER_31_0__A		0x0D94
#define BRK_R_BRK_OPT7_SPOOF_HE_USER_31_0__A_M		0xFFFFFFFF
#define BRK_R_BRK_OPT8_TB_USER_31_0__A		0x0D98
#define BRK_R_BRK_OPT8_TB_USER_31_0__A_M		0xFFFFFFFF
#define BRK_R_BRK_OPT9_SPOOF_TB_USER_31_0__A		0x0D9C
#define BRK_R_BRK_OPT9_SPOOF_TB_USER_31_0__A_M		0xFFFFFFFF
#define BRK_R_BRK_OPT6_HE_USER_NDP_31_0__A		0x0DA0
#define BRK_R_BRK_OPT6_HE_USER_NDP_31_0__A_M		0xFFFFFFFF
#define BRK_R_BRK_OPT7_SPOOF_HE_USER_NDP_31_0__A		0x0DA4
#define BRK_R_BRK_OPT7_SPOOF_HE_USER_NDP_31_0__A_M		0xFFFFFFFF
#define BRK_R_BRK_OPT8_TB_USER_NDP_31_0__A		0x0DA8
#define BRK_R_BRK_OPT8_TB_USER_NDP_31_0__A_M		0xFFFFFFFF
#define BRK_R_BRK_OPT9_SPOOF_TB_USER_NDP_31_0__A		0x0DAC
#define BRK_R_BRK_OPT9_SPOOF_TB_USER_NDP_31_0__A_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_1_A		0x0DC0
#define BRK_R_BRK_FOR_ASYNC_RST_EN_1_A_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_2_A		0x0DC4
#define BRK_R_BRK_FOR_ASYNC_RST_EN_2_A_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_3_A		0x0DC8
#define BRK_R_BRK_FOR_ASYNC_RST_EN_3_A_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_4_A		0x0DCC
#define BRK_R_BRK_FOR_ASYNC_RST_EN_4_A_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_5_A		0x0DD0
#define BRK_R_BRK_FOR_ASYNC_RST_EN_5_A_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_6_A		0x0DD4
#define BRK_R_BRK_FOR_ASYNC_RST_EN_6_A_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_7_A		0x0DD8
#define BRK_R_BRK_FOR_ASYNC_RST_EN_7_A_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_8_A		0x0DDC
#define BRK_R_BRK_FOR_ASYNC_RST_EN_8_A_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_9_A		0x0DE0
#define BRK_R_BRK_FOR_ASYNC_RST_EN_9_A_M		0xFFFFFFFF
#define BRK_R_BRK_FOR_ASYNC_RST_EN_MU_A		0x0DE4
#define BRK_R_BRK_FOR_ASYNC_RST_EN_MU_A_M		0xFFFFFFFF
#define PATH0_R_DAC_QINV_A		0x1000
#define PATH0_R_DAC_QINV_A_M		0x1
#define PATH0_R_FIFO_CLR_ENB_A		0x1000
#define PATH0_R_FIFO_CLR_ENB_A_M		0x10
#define PATH0_R_T2F_FREERUN_BUF_EN_A		0x1004
#define PATH0_R_T2F_FREERUN_BUF_EN_A_M		0x1
#define PATH0_R_T2F_L1_LATE_EN_A		0x1004
#define PATH0_R_T2F_L1_LATE_EN_A_M		0x2
#define PATH0_R_T2F_DCCL_BT_GNT_BEFORE_CCA_MODE_A		0x1004
#define PATH0_R_T2F_DCCL_BT_GNT_BEFORE_CCA_MODE_A_M		0x10
#define PATH0_R_T2F_DCCL_FILT_EN_A		0x1004
#define PATH0_R_T2F_DCCL_FILT_EN_A_M		0x100
#define PATH0_R_BT_GNT_RXTD_LATCH_EN_A		0x1004
#define PATH0_R_BT_GNT_RXTD_LATCH_EN_A_M	0x1000
#define PATH0_R_TD_CLK_GCK_EN_A			0x1008
#define PATH0_R_TD_CLK_GCK_EN_A_M		0x1
#define PATH0_R_1RCCA_CLK_GCK_ON_A		0x1008
#define PATH0_R_1RCCA_CLK_GCK_ON_A_M		0x10
#define PATH0_R_SYNC_RST_EN_TD_PATH_A		0x100C
#define PATH0_R_SYNC_RST_EN_TD_PATH_A_M		0x1
#define PATH0_R_SYNC_RST_EN_FFT_A		0x100C
#define PATH0_R_SYNC_RST_EN_FFT_A_M		0x10
#define PATH0_R_SYNC_RST_EN_TXBUF_A		0x100C
#define PATH0_R_SYNC_RST_EN_TXBUF_A_M		0x100
#define PATH0_R_SYNC_RST_EN_RXBUF_A		0x100C
#define PATH0_R_SYNC_RST_EN_RXBUF_A_M		0x1000
#define PATH0_R_SYNC_RST_EN_DCCL_A		0x100C
#define PATH0_R_SYNC_RST_EN_DCCL_A_M		0x10000
#define PATH0_R_SYNC_RST_EN_T2F_A		0x100C
#define PATH0_R_SYNC_RST_EN_T2F_A_M		0x100000
#define PATH0_R_SYNC_RST_EN_RXFIR_COMP_A	0x100C
#define PATH0_R_SYNC_RST_EN_RXFIR_COMP_A_M	0x1000000
#define PATH0_R_DCCL_CFO_TH_EN_A		0x1010
#define PATH0_R_DCCL_CFO_TH_EN_A_M		0x1
#define PATH0_R_TX_STO_TRIG_SELECT_A		0x1014
#define PATH0_R_TX_STO_TRIG_SELECT_A_M		0x1
#define PATH0_R_TX_STO_FIRST_PE_SELECT_A		0x1014
#define PATH0_R_TX_STO_FIRST_PE_SELECT_A_M		0x2
#define PATH0_R_TX_STO_INT_PART_BP_TARGET1_A		0x1018
#define PATH0_R_TX_STO_INT_PART_BP_TARGET1_A_M		0x7
#define PATH0_R_TX_STO_INT_PART_BP_TARGET2_A		0x1018
#define PATH0_R_TX_STO_INT_PART_BP_TARGET2_A_M		0x70
#define PATH0_R_TX_STO_INT_PART_BP_TARGET3_A		0x1018
#define PATH0_R_TX_STO_INT_PART_BP_TARGET3_A_M		0x700
#define PATH0_R_TX_STO_INT_PART_BP_TARGET4_A		0x1018
#define PATH0_R_TX_STO_INT_PART_BP_TARGET4_A_M		0x7000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET5_A		0x1018
#define PATH0_R_TX_STO_INT_PART_BP_TARGET5_A_M		0x70000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET6_A		0x1018
#define PATH0_R_TX_STO_INT_PART_BP_TARGET6_A_M		0x700000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET7_A		0x1018
#define PATH0_R_TX_STO_INT_PART_BP_TARGET7_A_M		0x7000000
#define PATH0_R_TX_STO_INT_PART_BP_TARGET8_A		0x1018
#define PATH0_R_TX_STO_INT_PART_BP_TARGET8_A_M		0x70000000
#define PATH0_R_TX_STO_INT1_BYPASS_MODE_A		0x101C
#define PATH0_R_TX_STO_INT1_BYPASS_MODE_A_M		0x8
#define PATH0_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_A		0x101C
#define PATH0_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_A_M		0x10
#define PATH0_R_STO_INT_SEL_A			0x101C
#define PATH0_R_STO_INT_SEL_A_M			0x20
#define PATH0_R_TX_STO_INT_PART_BP_TARGET_STOP_A		0x101C
#define PATH0_R_TX_STO_INT_PART_BP_TARGET_STOP_A_M		0x380
#define PATH0_R_ANAPAR_ST1P5_SEL_A		0x120C
#define PATH0_R_ANAPAR_ST1P5_SEL_A_M		0xF
#define PATH0_R_ANAPAR_ST3P5_SEL_A		0x120C
#define PATH0_R_ANAPAR_ST3P5_SEL_A_M		0xF0
#define PATH0_R_ANAPAR_DIS_TSSI_DCK_ST_A	0x120C
#define PATH0_R_ANAPAR_DIS_TSSI_DCK_ST_A_M	0x80000000
#define PATH0_R_RFMODE_RSTB_EQ0_EN_A		0x1210
#define PATH0_R_RFMODE_RSTB_EQ0_EN_A_M		0x1
#define PATH0_R_PW_RSTB_EQ0_EN_A		0x1210
#define PATH0_R_PW_RSTB_EQ0_EN_A_M		0x2
#define PATH0_R_RSTB_EQ0_EN_A			0x1210
#define PATH0_R_RSTB_EQ0_EN_A_M			0x4
#define PATH0_R_RFMODE_RSTB_EQ0_A		0x1210
#define PATH0_R_RFMODE_RSTB_EQ0_A_M		0xF0
#define PATH0_R_PW_RSTB_EQ0_A			0x1210
#define PATH0_R_PW_RSTB_EQ0_A_M			0xFF00
#define PATH0_R_RSTB_EQ0_A			0x1210
#define PATH0_R_RSTB_EQ0_A_M			0xFFFF0000
#define PATH0_R_ANAPAR_RST_SEL_A		0x12A0
#define PATH0_R_ANAPAR_RST_SEL_A_M		0xF
#define PATH0_R_ANAPAR_RST_TX_SEL_A		0x12A0
#define PATH0_R_ANAPAR_RST_TX_SEL_A_M		0xF0
#define PATH0_R_ANAPAR_CTSDM_131_128__A		0x12A0
#define PATH0_R_ANAPAR_CTSDM_131_128__A_M	0xF00
#define PATH0_R_TXCK_FORCE_VAL_A		0x12A0
#define PATH0_R_TXCK_FORCE_VAL_A_M		0x7000
#define PATH0_R_TXCK_FORCE_ON_A			0x12A0
#define PATH0_R_TXCK_FORCE_ON_A_M		0x8000
#define PATH0_R_RXCK_FORCE_VAL_A		0x12A0
#define PATH0_R_RXCK_FORCE_VAL_A_M		0x70000
#define PATH0_R_RXCK_FORCE_ON_A			0x12A0
#define PATH0_R_RXCK_FORCE_ON_A_M		0x80000
#define PATH0_R_RXCK_RFBW0_A		0x12A0
#define PATH0_R_RXCK_RFBW0_A_M		0x700000
#define PATH0_R_RXCK_RFBW1_A		0x12A0
#define PATH0_R_RXCK_RFBW1_A_M		0x3800000
#define PATH0_R_RXCK_RFBW2_A		0x12A0
#define PATH0_R_RXCK_RFBW2_A_M		0x1C000000
#define PATH0_R_RXCK_RFBW3_A		0x12A0
#define PATH0_R_RXCK_RFBW3_A_M		0xE0000000
#define PATH0_R_RXCK_RFBW4_A		0x12A4
#define PATH0_R_RXCK_RFBW4_A_M		0x7
#define PATH0_R_RXCK_RFBW5_A		0x12A4
#define PATH0_R_RXCK_RFBW5_A_M		0x38
#define PATH0_R_RXCK_RFBW6_A		0x12A4
#define PATH0_R_RXCK_RFBW6_A_M		0x1C0
#define PATH0_R_TXCK_RFBW0_A		0x12A4
#define PATH0_R_TXCK_RFBW0_A_M		0x3800
#define PATH0_R_TXCK_RFBW1_A		0x12A4
#define PATH0_R_TXCK_RFBW1_A_M		0x1C000
#define PATH0_R_TXCK_RFBW2_A		0x12A4
#define PATH0_R_TXCK_RFBW2_A_M		0xE0000
#define PATH0_R_TXCK_RFBW3_A		0x12A4
#define PATH0_R_TXCK_RFBW3_A_M		0x700000
#define PATH0_R_TXCK_RFBW4_A		0x12A4
#define PATH0_R_TXCK_RFBW4_A_M		0x3800000
#define PATH0_R_TXCK_RFBW5_A		0x12A4
#define PATH0_R_TXCK_RFBW5_A_M		0x1C000000
#define PATH0_R_TXCK_RFBW6_A		0x12A4
#define PATH0_R_TXCK_RFBW6_A_M		0xE0000000
#define PATH0_R_EN_RXCK_TX_A		0x12A8
#define PATH0_R_EN_RXCK_TX_A_M		0x1
#define PATH0_R_RXCK_TX_A		0x12A8
#define PATH0_R_RXCK_TX_A_M		0xE
#define PATH0_R_RXCK_TX_FTM_A		0x12A8
#define PATH0_R_RXCK_TX_FTM_A_M		0x70
#define PATH0_R_CLK_RFC_GCK_EN_A		0x12A8
#define PATH0_R_CLK_RFC_GCK_EN_A_M		0x80
#define PATH0_R_RF0_GEN_DBG_SEL_A		0x12A8
#define PATH0_R_RF0_GEN_DBG_SEL_A_M		0x300
#define PATH0_R_RFMODE_GNT_WL_DIS_TX_OPT_A	0x12A8
#define PATH0_R_RFMODE_GNT_WL_DIS_TX_OPT_A_M	0x800
#define PATH0_R_RFAFE_PWSAV_EN_A		0x12A8
#define PATH0_R_RFAFE_PWSAV_EN_A_M		0xF000
#define PATH0_R_RFMODE_ORI_RXB_OFF_A		0x12A8
#define PATH0_R_RFMODE_ORI_RXB_OFF_A_M		0xF0000
#define PATH0_R_RFMODE_ORI_RXB_LOWPW_A		0x12A8
#define PATH0_R_RFMODE_ORI_RXB_LOWPW_A_M	0xF00000
#define PATH0_R_RFMODE_FTM_RXB_OFF_A		0x12A8
#define PATH0_R_RFMODE_FTM_RXB_OFF_A_M		0xF000000
#define PATH0_R_RFMODE_FTM_RXB_LOWPW_A		0x12A8
#define PATH0_R_RFMODE_FTM_RXB_LOWPW_A_M	0xF0000000
#define PATH0_R_RSTB_3WIRE_A			0x12AC
#define PATH0_R_RSTB_3WIRE_A_M			0x1
#define PATH0_R_EN_NRBW_AT_TX_A			0x12AC
#define PATH0_R_EN_NRBW_AT_TX_A_M		0x4
#define PATH0_R_RFMODE_ORI_TX_A			0x12AC
#define PATH0_R_RFMODE_ORI_TX_A_M		0xF0
#define PATH0_R_RFMODE_ORI_TX_TXOFF_A		0x12AC
#define PATH0_R_RFMODE_ORI_TX_TXOFF_A_M		0xF00
#define PATH0_R_RFMODE_ORI_RX_OFDM_CCA_A	0x12AC
#define PATH0_R_RFMODE_ORI_RX_OFDM_CCA_A_M	0xF000
#define PATH0_R_RFMODE_ORI_RX_CCK_CCA_A		0x12AC
#define PATH0_R_RFMODE_ORI_RX_CCK_CCA_A_M	0xF0000
#define PATH0_R_RFMODE_ORI_RX_IDLE_A		0x12AC
#define PATH0_R_RFMODE_ORI_RX_IDLE_A_M		0xF00000
#define PATH0_R_RFMODE_FTM_TX_A			0x12AC
#define PATH0_R_RFMODE_FTM_TX_A_M		0xF000000
#define PATH0_R_RFMODE_FTM_TX_TXOFF_A		0x12AC
#define PATH0_R_RFMODE_FTM_TX_TXOFF_A_M		0xF0000000
#define PATH0_R_RFMODE_FTM_RX_OFDM_CCA_A		0x12B0
#define PATH0_R_RFMODE_FTM_RX_OFDM_CCA_A_M		0xF
#define PATH0_R_RFMODE_FTM_RX_CCK_CCA_A		0x12B0
#define PATH0_R_RFMODE_FTM_RX_CCK_CCA_A_M		0xF0
#define PATH0_R_RFMODE_FTM_RX_IDLE_A		0x12B0
#define PATH0_R_RFMODE_FTM_RX_IDLE_A_M		0xF00
#define PATH0_R_RXB_IDX_AT_TX_A			0x12B0
#define PATH0_R_RXB_IDX_AT_TX_A_M		0x1F000
#define PATH0_R_TIA_IDX_AT_TX_A			0x12B0
#define PATH0_R_TIA_IDX_AT_TX_A_M		0x20000
#define PATH0_R_LNA_IDX_AT_TX_A			0x12B0
#define PATH0_R_LNA_IDX_AT_TX_A_M		0x1C0000
#define PATH0_R_TIA_EXT_BW_AT_TX_A		0x12B0
#define PATH0_R_TIA_EXT_BW_AT_TX_A_M		0x200000
#define PATH0_R_SI_RADDR_A			0x12B0
#define PATH0_R_SI_RADDR_A_M			0x3FC00000
#define PATH0_R_RST_3WIRE_CONFLICT_CNT_A		0x12B0
#define PATH0_R_RST_3WIRE_CONFLICT_CNT_A_M		0x80000000
#define PATH0_R_SOFT3WIRE_DATA_A		0x12B4
#define PATH0_R_SOFT3WIRE_DATA_A_M		0xFFFFFFF
#define PATH0_R_TXAGC_AT_SLEEP_A		0x12B8
#define PATH0_R_TXAGC_AT_SLEEP_A_M		0x3F
#define PATH0_R_RXB_IDX_AT_SLEEP_A		0x12B8
#define PATH0_R_RXB_IDX_AT_SLEEP_A_M		0x7C0
#define PATH0_R_TIA_IDX_AT_SLEEP_A		0x12B8
#define PATH0_R_TIA_IDX_AT_SLEEP_A_M		0x800
#define PATH0_R_LNA_IDX_AT_SLEEP_A		0x12B8
#define PATH0_R_LNA_IDX_AT_SLEEP_A_M		0x7000
#define PATH0_R_TIA_EXT_BW_AT_SLEEP_A		0x12B8
#define PATH0_R_TIA_EXT_BW_AT_SLEEP_A_M		0x8000
#define PATH0_R_EN_NRBW_AT_SLEEP_A		0x12B8
#define PATH0_R_EN_NRBW_AT_SLEEP_A_M		0x10000
#define PATH0_R_RFMODE_AT_SLEEP_A		0x12B8
#define PATH0_R_RFMODE_AT_SLEEP_A_M		0x1E0000
#define PATH0_R_TXAGC_BYPASS_A			0x12B8
#define PATH0_R_TXAGC_BYPASS_A_M		0x200000
#define PATH0_R_RXB_BYPASS_A		0x12B8
#define PATH0_R_RXB_BYPASS_A_M		0x400000
#define PATH0_R_TIA_BYPASS_A		0x12B8
#define PATH0_R_TIA_BYPASS_A_M		0x800000
#define PATH0_R_LNA_BYPASS_A		0x12B8
#define PATH0_R_LNA_BYPASS_A_M		0x1000000
#define PATH0_R_TIA_EXT_BYPASS_A		0x12B8
#define PATH0_R_TIA_EXT_BYPASS_A_M		0x2000000
#define PATH0_R_EN_NRBW_BYPASS_A		0x12B8
#define PATH0_R_EN_NRBW_BYPASS_A_M		0x4000000
#define PATH0_R_RFREG_DIS_GATING_A		0x12B8
#define PATH0_R_RFREG_DIS_GATING_A_M		0x8000000
#define PATH0_R_RSTB_ANAPAR_A		0x12B8
#define PATH0_R_RSTB_ANAPAR_A_M		0x10000000
#define PATH0_R_ANAPAR_SEL_OPT_A		0x12B8
#define PATH0_R_ANAPAR_SEL_OPT_A_M		0x20000000
#define PATH0_R_ANAPAR_DBG_MODE_A		0x12B8
#define PATH0_R_ANAPAR_DBG_MODE_A_M		0x40000000
#define PATH0_R_ANAPAR_DIS_GATING_A		0x12B8
#define PATH0_R_ANAPAR_DIS_GATING_A_M		0x80000000
#define PATH0_R_ANAPAR_ST0_SEL_A		0x12BC
#define PATH0_R_ANAPAR_ST0_SEL_A_M		0xF
#define PATH0_R_ANAPAR_ST1_SEL_A		0x12BC
#define PATH0_R_ANAPAR_ST1_SEL_A_M		0xF0
#define PATH0_R_ANAPAR_ST2_SEL_A		0x12BC
#define PATH0_R_ANAPAR_ST2_SEL_A_M		0xF00
#define PATH0_R_ANAPAR_ST3_SEL_A		0x12BC
#define PATH0_R_ANAPAR_ST3_SEL_A_M		0xF000
#define PATH0_R_ANAPAR_ST4_SEL_A		0x12BC
#define PATH0_R_ANAPAR_ST4_SEL_A_M		0xF0000
#define PATH0_R_ANAPAR_ST5_SEL_A		0x12BC
#define PATH0_R_ANAPAR_ST5_SEL_A_M		0xF00000
#define PATH0_R_ANAPAR_ST6_SEL_A		0x12BC
#define PATH0_R_ANAPAR_ST6_SEL_A_M		0xF000000
#define PATH0_R_ANAPAR_ST7_SEL_A		0x12BC
#define PATH0_R_ANAPAR_ST7_SEL_A_M		0xF0000000
#define PATH0_R_ANAPAR_ST8_SEL_A		0x12C0
#define PATH0_R_ANAPAR_ST8_SEL_A_M		0xF
#define PATH0_R_ANAPAR_ST9_SEL_A		0x12C0
#define PATH0_R_ANAPAR_ST9_SEL_A_M		0xF0
#define PATH0_R_ANAPAR_ST10_SEL_A		0x12C0
#define PATH0_R_ANAPAR_ST10_SEL_A_M		0xF00
#define PATH0_R_ANAPAR_ST11_SEL_A		0x12C0
#define PATH0_R_ANAPAR_ST11_SEL_A_M		0xF000
#define PATH0_R_ANAPAR_ST12_SEL_A		0x12C0
#define PATH0_R_ANAPAR_ST12_SEL_A_M		0xF0000
#define PATH0_R_ANAPAR_ST13_SEL_A		0x12C0
#define PATH0_R_ANAPAR_ST13_SEL_A_M		0xF00000
#define PATH0_R_ANAPAR_ST14_SEL_A		0x12C0
#define PATH0_R_ANAPAR_ST14_SEL_A_M		0xF000000
#define PATH0_R_ANAPAR_ST15_SEL_A		0x12C0
#define PATH0_R_ANAPAR_ST15_SEL_A_M		0xF0000000
#define PATH0_R_ANAPAR_ST16_SEL_A		0x12C4
#define PATH0_R_ANAPAR_ST16_SEL_A_M		0xF
#define PATH0_R_ANAPAR_ST17_SEL_A		0x12C4
#define PATH0_R_ANAPAR_ST17_SEL_A_M		0xF0
#define PATH0_R_ANAPAR_ST18_SEL_A		0x12C4
#define PATH0_R_ANAPAR_ST18_SEL_A_M		0xF00
#define PATH0_R_ANAPAR_ST19_SEL_A		0x12C4
#define PATH0_R_ANAPAR_ST19_SEL_A_M		0xF000
#define PATH0_R_ANAPAR_ST20_SEL_A		0x12C4
#define PATH0_R_ANAPAR_ST20_SEL_A_M		0xF0000
#define PATH0_R_ANAPAR_ST21_SEL_A		0x12C4
#define PATH0_R_ANAPAR_ST21_SEL_A_M		0xF00000
#define PATH0_R_ANAPAR_ST22_SEL_A		0x12C4
#define PATH0_R_ANAPAR_ST22_SEL_A_M		0xF000000
#define PATH0_R_ANAPAR_ST23_SEL_A		0x12C4
#define PATH0_R_ANAPAR_ST23_SEL_A_M		0xF0000000
#define PATH0_R_ANAPAR_ST24_SEL_A		0x12C8
#define PATH0_R_ANAPAR_ST24_SEL_A_M		0xF
#define PATH0_R_ANAPAR_ST25_SEL_A		0x12C8
#define PATH0_R_ANAPAR_ST25_SEL_A_M		0xF0
#define PATH0_R_ANAPAR_ST26_SEL_A		0x12C8
#define PATH0_R_ANAPAR_ST26_SEL_A_M		0xF00
#define PATH0_R_ANAPAR_ST27_SEL_A		0x12C8
#define PATH0_R_ANAPAR_ST27_SEL_A_M		0xF000
#define PATH0_R_ANAPAR_ST28_SEL_A		0x12C8
#define PATH0_R_ANAPAR_ST28_SEL_A_M		0xF0000
#define PATH0_R_ANAPAR_ST29_SEL_A		0x12C8
#define PATH0_R_ANAPAR_ST29_SEL_A_M		0xF00000
#define PATH0_R_ANAPAR_ST30_SEL_A		0x12C8
#define PATH0_R_ANAPAR_ST30_SEL_A_M		0xF000000
#define PATH0_R_ANAPAR_ST31_SEL_A		0x12C8
#define PATH0_R_ANAPAR_ST31_SEL_A_M		0xF0000000
#define PATH0_R_ANAPAR_CTSDM_31_0__A		0x12CC
#define PATH0_R_ANAPAR_CTSDM_31_0__A_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_CTSDM_63_32__A		0x12D0
#define PATH0_R_ANAPAR_CTSDM_63_32__A_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_CTSDM_95_64__A		0x12D4
#define PATH0_R_ANAPAR_CTSDM_95_64__A_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_CTSDM_127_96__A		0x12D8
#define PATH0_R_ANAPAR_CTSDM_127_96__A_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_31_0__A		0x12DC
#define PATH0_R_ANAPAR_31_0__A_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_63_32__A		0x12E0
#define PATH0_R_ANAPAR_63_32__A_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_95_64__A		0x12E4
#define PATH0_R_ANAPAR_95_64__A_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_127_96__A		0x12E8
#define PATH0_R_ANAPAR_127_96__A_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_143_128__A		0x12EC
#define PATH0_R_ANAPAR_143_128__A_M		0xFFFF
#define PATH0_R_ANAPAR_LBK_15_0__A		0x12EC
#define PATH0_R_ANAPAR_LBK_15_0__A_M		0xFFFF0000
#define PATH0_R_ANAPAR_LBK_47_16__A		0x12F0
#define PATH0_R_ANAPAR_LBK_47_16__A_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_LBK_79_48__A		0x12F4
#define PATH0_R_ANAPAR_LBK_79_48__A_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_LBK_111_80__A		0x12F8
#define PATH0_R_ANAPAR_LBK_111_80__A_M		0xFFFFFFFF
#define PATH0_R_ANAPAR_LBK_143_112__A		0x12FC
#define PATH0_R_ANAPAR_LBK_143_112__A_M		0xFFFFFFFF
#define CNT_LA_TRIG_A		0x1700
#define CNT_LA_TRIG_A_M		0xFFFF
#define CNT_CCKTXEN_A		0x1700
#define CNT_CCKTXEN_A_M		0xFFFF0000
#define CNT_CCKTXON_A		0x1704
#define CNT_CCKTXON_A_M		0xFFFF
#define CNT_DBG_BIT_A		0x1704
#define CNT_DBG_BIT_A_M		0xFFFF0000
#define CNT_CCK_CCA_P0_A		0x1710
#define CNT_CCK_CCA_P0_A_M		0xFFFF
#define CNT_CCK_CRC16FAIL_P0_A		0x1710
#define CNT_CCK_CRC16FAIL_P0_A_M	0xFFFF0000
#define CNT_CCK_CRC32OK_P0_A		0x1714
#define CNT_CCK_CRC32OK_P0_A_M		0xFFFF
#define CNT_CCK_CRC32FAIL_P0_A		0x1714
#define CNT_CCK_CRC32FAIL_P0_A_M	0xFFFF0000
#define CNT_CCK_CCA_P1_A		0x1718
#define CNT_CCK_CCA_P1_A_M		0xFFFF
#define CNT_CCK_CRC16FAIL_P1_A		0x1718
#define CNT_CCK_CRC16FAIL_P1_A_M	0xFFFF0000
#define CNT_CCK_CRC32OK_P1_A		0x171C
#define CNT_CCK_CRC32OK_P1_A_M		0xFFFF
#define CNT_CCK_CRC32FAIL_P1_A		0x171C
#define CNT_CCK_CRC32FAIL_P1_A_M	0xFFFF0000
#define AXTOP_BIST_A		0x1720
#define AXTOP_BIST_A_M		0xFFFFFFFF
#define AXRX_IN_BIST_A		0x1724
#define AXRX_IN_BIST_A_M		0xFFFFFFFF
#define AXTD_BIST_A		0x1728
#define AXTD_BIST_A_M		0xFFFFFFFF
#define AXOUT_BIST_A		0x172C
#define AXOUT_BIST_A_M		0xFFFFFFFF
#define DBG32_D_A		0x1730
#define DBG32_D_A_M		0xFFFFFFFF
#define PSD_PW_A		0x1734
#define PSD_PW_A_M		0x1FFFFFF
#define PSD_OK_FLAG_A		0x1734
#define PSD_OK_FLAG_A_M		0x2000000
#define EDCCA_IOQ_P0_A_A		0x1738
#define EDCCA_IOQ_P0_A_A_M		0xFFFFFFFF
#define EDCCA_IOQ_P0_B_A		0x173C
#define EDCCA_IOQ_P0_B_A_M		0xFFFFFFFF
#define EDCCA_IOQ_P1_A_A		0x1740
#define EDCCA_IOQ_P1_A_A_M		0xFFFFFFFF
#define EDCCA_IOQ_P1_B_A		0x1744
#define EDCCA_IOQ_P1_B_A_M		0xFFFFFFFF
#define A_G_ALL_P0_0_GRP_SCORE_7_0__A		0x1910
#define A_G_ALL_P0_0_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_0_GRP_SNR_AVG_4_0__A		0x1910
#define A_G_ALL_P0_0_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_0_GRP_SNR_LOSS_3_0__A		0x1910
#define A_G_ALL_P0_0_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_0_GRP_BAD_CNT_5_0__A		0x1910
#define A_G_ALL_P0_0_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_0_GRP_VLD_A		0x1910
#define A_G_ALL_P0_0_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_1_GRP_SCORE_7_0__A		0x1914
#define A_G_ALL_P0_1_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_1_GRP_SNR_AVG_4_0__A		0x1914
#define A_G_ALL_P0_1_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_1_GRP_SNR_LOSS_3_0__A		0x1914
#define A_G_ALL_P0_1_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_1_GRP_BAD_CNT_5_0__A		0x1914
#define A_G_ALL_P0_1_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_1_GRP_VLD_A			0x1914
#define A_G_ALL_P0_1_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_2_GRP_SCORE_7_0__A		0x1918
#define A_G_ALL_P0_2_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_2_GRP_SNR_AVG_4_0__A		0x1918
#define A_G_ALL_P0_2_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_2_GRP_SNR_LOSS_3_0__A		0x1918
#define A_G_ALL_P0_2_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_2_GRP_BAD_CNT_5_0__A		0x1918
#define A_G_ALL_P0_2_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_2_GRP_VLD_A			0x1918
#define A_G_ALL_P0_2_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_3_GRP_SCORE_7_0__A		0x191C
#define A_G_ALL_P0_3_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_3_GRP_SNR_AVG_4_0__A		0x191C
#define A_G_ALL_P0_3_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_3_GRP_SNR_LOSS_3_0__A		0x191C
#define A_G_ALL_P0_3_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_3_GRP_BAD_CNT_5_0__A		0x191C
#define A_G_ALL_P0_3_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_3_GRP_VLD_A			0x191C
#define A_G_ALL_P0_3_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_4_GRP_SCORE_7_0__A		0x1920
#define A_G_ALL_P0_4_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_4_GRP_SNR_AVG_4_0__A		0x1920
#define A_G_ALL_P0_4_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_4_GRP_SNR_LOSS_3_0__A		0x1920
#define A_G_ALL_P0_4_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_4_GRP_BAD_CNT_5_0__A		0x1920
#define A_G_ALL_P0_4_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_4_GRP_VLD_A			0x1920
#define A_G_ALL_P0_4_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_5_GRP_SCORE_7_0__A		0x1924
#define A_G_ALL_P0_5_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_5_GRP_SNR_AVG_4_0__A		0x1924
#define A_G_ALL_P0_5_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_5_GRP_SNR_LOSS_3_0__A		0x1924
#define A_G_ALL_P0_5_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_5_GRP_BAD_CNT_5_0__A		0x1924
#define A_G_ALL_P0_5_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_5_GRP_VLD_A		0x1924
#define A_G_ALL_P0_5_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_6_GRP_SCORE_7_0__A		0x1928
#define A_G_ALL_P0_6_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_6_GRP_SNR_AVG_4_0__A		0x1928
#define A_G_ALL_P0_6_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_6_GRP_SNR_LOSS_3_0__A		0x1928
#define A_G_ALL_P0_6_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_6_GRP_BAD_CNT_5_0__A		0x1928
#define A_G_ALL_P0_6_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_6_GRP_VLD_A		0x1928
#define A_G_ALL_P0_6_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_7_GRP_SCORE_7_0__A		0x192C
#define A_G_ALL_P0_7_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_7_GRP_SNR_AVG_4_0__A		0x192C
#define A_G_ALL_P0_7_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_7_GRP_SNR_LOSS_3_0__A		0x192C
#define A_G_ALL_P0_7_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_7_GRP_BAD_CNT_5_0__A		0x192C
#define A_G_ALL_P0_7_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_7_GRP_VLD_A		0x192C
#define A_G_ALL_P0_7_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_8_GRP_SCORE_7_0__A		0x1930
#define A_G_ALL_P0_8_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_8_GRP_SNR_AVG_4_0__A		0x1930
#define A_G_ALL_P0_8_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_8_GRP_SNR_LOSS_3_0__A		0x1930
#define A_G_ALL_P0_8_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_8_GRP_BAD_CNT_5_0__A		0x1930
#define A_G_ALL_P0_8_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_8_GRP_VLD_A		0x1930
#define A_G_ALL_P0_8_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_9_GRP_SCORE_7_0__A		0x1934
#define A_G_ALL_P0_9_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_9_GRP_SNR_AVG_4_0__A		0x1934
#define A_G_ALL_P0_9_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_9_GRP_SNR_LOSS_3_0__A		0x1934
#define A_G_ALL_P0_9_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_9_GRP_BAD_CNT_5_0__A		0x1934
#define A_G_ALL_P0_9_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_9_GRP_VLD_A		0x1934
#define A_G_ALL_P0_9_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_10_GRP_SCORE_7_0__A		0x1938
#define A_G_ALL_P0_10_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_10_GRP_SNR_AVG_4_0__A		0x1938
#define A_G_ALL_P0_10_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_10_GRP_SNR_LOSS_3_0__A		0x1938
#define A_G_ALL_P0_10_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_10_GRP_BAD_CNT_5_0__A		0x1938
#define A_G_ALL_P0_10_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_10_GRP_VLD_A		0x1938
#define A_G_ALL_P0_10_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_11_GRP_SCORE_7_0__A		0x193C
#define A_G_ALL_P0_11_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_11_GRP_SNR_AVG_4_0__A		0x193C
#define A_G_ALL_P0_11_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_11_GRP_SNR_LOSS_3_0__A		0x193C
#define A_G_ALL_P0_11_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_11_GRP_BAD_CNT_5_0__A		0x193C
#define A_G_ALL_P0_11_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_11_GRP_VLD_A		0x193C
#define A_G_ALL_P0_11_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_12_GRP_SCORE_7_0__A		0x1940
#define A_G_ALL_P0_12_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_12_GRP_SNR_AVG_4_0__A		0x1940
#define A_G_ALL_P0_12_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_12_GRP_SNR_LOSS_3_0__A		0x1940
#define A_G_ALL_P0_12_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_12_GRP_BAD_CNT_5_0__A		0x1940
#define A_G_ALL_P0_12_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_12_GRP_VLD_A		0x1940
#define A_G_ALL_P0_12_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_13_GRP_SCORE_7_0__A		0x1944
#define A_G_ALL_P0_13_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_13_GRP_SNR_AVG_4_0__A		0x1944
#define A_G_ALL_P0_13_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_13_GRP_SNR_LOSS_3_0__A		0x1944
#define A_G_ALL_P0_13_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_13_GRP_BAD_CNT_5_0__A		0x1944
#define A_G_ALL_P0_13_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_13_GRP_VLD_A		0x1944
#define A_G_ALL_P0_13_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_14_GRP_SCORE_7_0__A		0x1948
#define A_G_ALL_P0_14_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_14_GRP_SNR_AVG_4_0__A		0x1948
#define A_G_ALL_P0_14_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_14_GRP_SNR_LOSS_3_0__A		0x1948
#define A_G_ALL_P0_14_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_14_GRP_BAD_CNT_5_0__A		0x1948
#define A_G_ALL_P0_14_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_14_GRP_VLD_A		0x1948
#define A_G_ALL_P0_14_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_15_GRP_SCORE_7_0__A		0x194C
#define A_G_ALL_P0_15_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_15_GRP_SNR_AVG_4_0__A		0x194C
#define A_G_ALL_P0_15_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_15_GRP_SNR_LOSS_3_0__A		0x194C
#define A_G_ALL_P0_15_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_15_GRP_BAD_CNT_5_0__A		0x194C
#define A_G_ALL_P0_15_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_15_GRP_VLD_A		0x194C
#define A_G_ALL_P0_15_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_16_GRP_SCORE_7_0__A		0x1950
#define A_G_ALL_P0_16_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_16_GRP_SNR_AVG_4_0__A		0x1950
#define A_G_ALL_P0_16_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_16_GRP_SNR_LOSS_3_0__A		0x1950
#define A_G_ALL_P0_16_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_16_GRP_BAD_CNT_5_0__A		0x1950
#define A_G_ALL_P0_16_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_16_GRP_VLD_A		0x1950
#define A_G_ALL_P0_16_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_17_GRP_SCORE_7_0__A		0x1954
#define A_G_ALL_P0_17_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_17_GRP_SNR_AVG_4_0__A		0x1954
#define A_G_ALL_P0_17_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_17_GRP_SNR_LOSS_3_0__A		0x1954
#define A_G_ALL_P0_17_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_17_GRP_BAD_CNT_5_0__A		0x1954
#define A_G_ALL_P0_17_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_17_GRP_VLD_A		0x1954
#define A_G_ALL_P0_17_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_18_GRP_SCORE_7_0__A		0x1958
#define A_G_ALL_P0_18_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_18_GRP_SNR_AVG_4_0__A		0x1958
#define A_G_ALL_P0_18_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_18_GRP_SNR_LOSS_3_0__A		0x1958
#define A_G_ALL_P0_18_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_18_GRP_BAD_CNT_5_0__A		0x1958
#define A_G_ALL_P0_18_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_18_GRP_VLD_A		0x1958
#define A_G_ALL_P0_18_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_19_GRP_SCORE_7_0__A		0x195C
#define A_G_ALL_P0_19_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_19_GRP_SNR_AVG_4_0__A		0x195C
#define A_G_ALL_P0_19_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_19_GRP_SNR_LOSS_3_0__A		0x195C
#define A_G_ALL_P0_19_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_19_GRP_BAD_CNT_5_0__A		0x195C
#define A_G_ALL_P0_19_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_19_GRP_VLD_A		0x195C
#define A_G_ALL_P0_19_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_20_GRP_SCORE_7_0__A		0x1960
#define A_G_ALL_P0_20_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_20_GRP_SNR_AVG_4_0__A		0x1960
#define A_G_ALL_P0_20_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_20_GRP_SNR_LOSS_3_0__A		0x1960
#define A_G_ALL_P0_20_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_20_GRP_BAD_CNT_5_0__A		0x1960
#define A_G_ALL_P0_20_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_20_GRP_VLD_A		0x1960
#define A_G_ALL_P0_20_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_21_GRP_SCORE_7_0__A		0x1964
#define A_G_ALL_P0_21_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_21_GRP_SNR_AVG_4_0__A		0x1964
#define A_G_ALL_P0_21_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_21_GRP_SNR_LOSS_3_0__A		0x1964
#define A_G_ALL_P0_21_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_21_GRP_BAD_CNT_5_0__A		0x1964
#define A_G_ALL_P0_21_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_21_GRP_VLD_A		0x1964
#define A_G_ALL_P0_21_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_22_GRP_SCORE_7_0__A		0x1968
#define A_G_ALL_P0_22_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_22_GRP_SNR_AVG_4_0__A		0x1968
#define A_G_ALL_P0_22_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_22_GRP_SNR_LOSS_3_0__A		0x1968
#define A_G_ALL_P0_22_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_22_GRP_BAD_CNT_5_0__A		0x1968
#define A_G_ALL_P0_22_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_22_GRP_VLD_A		0x1968
#define A_G_ALL_P0_22_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_23_GRP_SCORE_7_0__A		0x196C
#define A_G_ALL_P0_23_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_23_GRP_SNR_AVG_4_0__A		0x196C
#define A_G_ALL_P0_23_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_23_GRP_SNR_LOSS_3_0__A		0x196C
#define A_G_ALL_P0_23_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_23_GRP_BAD_CNT_5_0__A		0x196C
#define A_G_ALL_P0_23_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_23_GRP_VLD_A		0x196C
#define A_G_ALL_P0_23_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_24_GRP_SCORE_7_0__A		0x1970
#define A_G_ALL_P0_24_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_24_GRP_SNR_AVG_4_0__A		0x1970
#define A_G_ALL_P0_24_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_24_GRP_SNR_LOSS_3_0__A		0x1970
#define A_G_ALL_P0_24_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_24_GRP_BAD_CNT_5_0__A		0x1970
#define A_G_ALL_P0_24_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_24_GRP_VLD_A		0x1970
#define A_G_ALL_P0_24_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_25_GRP_SCORE_7_0__A		0x1974
#define A_G_ALL_P0_25_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_25_GRP_SNR_AVG_4_0__A		0x1974
#define A_G_ALL_P0_25_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_25_GRP_SNR_LOSS_3_0__A		0x1974
#define A_G_ALL_P0_25_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_25_GRP_BAD_CNT_5_0__A		0x1974
#define A_G_ALL_P0_25_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_25_GRP_VLD_A		0x1974
#define A_G_ALL_P0_25_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_26_GRP_SCORE_7_0__A		0x1978
#define A_G_ALL_P0_26_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_26_GRP_SNR_AVG_4_0__A		0x1978
#define A_G_ALL_P0_26_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_26_GRP_SNR_LOSS_3_0__A		0x1978
#define A_G_ALL_P0_26_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_26_GRP_BAD_CNT_5_0__A		0x1978
#define A_G_ALL_P0_26_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_26_GRP_VLD_A		0x1978
#define A_G_ALL_P0_26_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_27_GRP_SCORE_7_0__A		0x197C
#define A_G_ALL_P0_27_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_27_GRP_SNR_AVG_4_0__A		0x197C
#define A_G_ALL_P0_27_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_27_GRP_SNR_LOSS_3_0__A		0x197C
#define A_G_ALL_P0_27_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_27_GRP_BAD_CNT_5_0__A		0x197C
#define A_G_ALL_P0_27_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_27_GRP_VLD_A		0x197C
#define A_G_ALL_P0_27_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_28_GRP_SCORE_7_0__A		0x1980
#define A_G_ALL_P0_28_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_28_GRP_SNR_AVG_4_0__A		0x1980
#define A_G_ALL_P0_28_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_28_GRP_SNR_LOSS_3_0__A		0x1980
#define A_G_ALL_P0_28_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_28_GRP_BAD_CNT_5_0__A		0x1980
#define A_G_ALL_P0_28_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_28_GRP_VLD_A		0x1980
#define A_G_ALL_P0_28_GRP_VLD_A_M		0x800000
#define A_G_ALL_P0_29_GRP_SCORE_7_0__A		0x1984
#define A_G_ALL_P0_29_GRP_SCORE_7_0__A_M		0xFF
#define A_G_ALL_P0_29_GRP_SNR_AVG_4_0__A		0x1984
#define A_G_ALL_P0_29_GRP_SNR_AVG_4_0__A_M		0x1F00
#define A_G_ALL_P0_29_GRP_SNR_LOSS_3_0__A		0x1984
#define A_G_ALL_P0_29_GRP_SNR_LOSS_3_0__A_M		0x1E000
#define A_G_ALL_P0_29_GRP_BAD_CNT_5_0__A		0x1984
#define A_G_ALL_P0_29_GRP_BAD_CNT_5_0__A_M		0x7E0000
#define A_G_ALL_P0_29_GRP_VLD_A		0x1984
#define A_G_ALL_P0_29_GRP_VLD_A_M		0x800000
#define BFER_MEM_TO_RPTREG_A		0x19F8
#define BFER_MEM_TO_RPTREG_A_M		0xFFFFFFFF
#define BFBUF_MEM_TO_RPTREG_A		0x19FC
#define BFBUF_MEM_TO_RPTREG_A_M		0xFFFFFFFF
#define CNT_CCA_SPOOFING_A		0x1A00
#define CNT_CCA_SPOOFING_A_M		0xFFFF
#define CNT_LSIG_BRK_S_TH_A		0x1A00
#define CNT_LSIG_BRK_S_TH_A_M		0xFFFF0000
#define CNT_LSIG_BRK_L_TH_A		0x1A04
#define CNT_LSIG_BRK_L_TH_A_M		0xFFFF
#define CNT_HTSIG_CRC8_ERR_S_TH_A	0x1A04
#define CNT_HTSIG_CRC8_ERR_S_TH_A_M	0xFFFF0000
#define CNT_HTSIG_CRC8_ERR_L_TH_A	0x1A08
#define CNT_HTSIG_CRC8_ERR_L_TH_A_M	0xFFFF
#define CNT_BRK_A			0x1A08
#define CNT_BRK_A_M			0xFFFF0000
#define CNT_BRK_SEL_A			0x1A0C
#define CNT_BRK_SEL_A_M			0xFFFF
#define CNT_RXL_ERR_PARITY_A		0x1A0C
#define CNT_RXL_ERR_PARITY_A_M		0xFFFF0000
#define CNT_RXL_ERR_RATE_A		0x1A10
#define CNT_RXL_ERR_RATE_A_M		0xFFFF
#define CNT_HT_ERR_CRC8_A		0x1A10
#define CNT_HT_ERR_CRC8_A_M		0xFFFF0000
#define CNT_VHT_ERR_SIGA_CRC8_A		0x1A14
#define CNT_VHT_ERR_SIGA_CRC8_A_M		0xFFFF
#define CNT_HT_NOT_SUPPORT_MCS_A		0x1A18
#define CNT_HT_NOT_SUPPORT_MCS_A_M		0xFFFF
#define CNT_VHT_NOT_SUPPORT_MCS_A		0x1A18
#define CNT_VHT_NOT_SUPPORT_MCS_A_M		0xFFFF0000
#define CNT_ERR_DURING_BT_TX_A		0x1A1C
#define CNT_ERR_DURING_BT_TX_A_M		0xFFFF
#define CNT_ERR_DURING_BT_RX_A		0x1A1C
#define CNT_ERR_DURING_BT_RX_A_M		0xFFFF0000
#define CNT_EDGE_MURX_NSTS0_A		0x1A20
#define CNT_EDGE_MURX_NSTS0_A_M		0xFFFF
#define CNT_SEARCH_FAIL_A		0x1A20
#define CNT_SEARCH_FAIL_A_M		0xFFFF0000
#define CNT_OFDM_CCA_A		0x1A24
#define CNT_OFDM_CCA_A_M		0xFFFF
#define CNT_OFDM_CCA_S20_A		0x1A24
#define CNT_OFDM_CCA_S20_A_M		0xFFFF0000
#define CNT_OFDM_CCA_S40_A		0x1A28
#define CNT_OFDM_CCA_S40_A_M		0xFFFF
#define CNT_OFDM_CCA_S80_A		0x1A28
#define CNT_OFDM_CCA_S80_A_M		0xFFFF0000
#define CNT_INVLD_CCA1_CCK_PKT_A		0x1A2C
#define CNT_INVLD_CCA1_CCK_PKT_A_M		0xFFFF
#define CNT_INVLD_CCA1_OFDM_PKT_A		0x1A2C
#define CNT_INVLD_CCA1_OFDM_PKT_A_M		0xFFFF0000
#define CNT_INVLD_PKT_A		0x1A30
#define CNT_INVLD_PKT_A_M		0xFFFF
#define CNT_INVLD_CCA0_PKT_A		0x1A30
#define CNT_INVLD_CCA0_PKT_A_M		0xFFFF0000
#define CNT_OFDM_CCA_MAC_A		0x1A34
#define CNT_OFDM_CCA_MAC_A_M		0xFFFF
#define CNT_CCK_CCA_MAC_A		0x1A34
#define CNT_CCK_CCA_MAC_A_M		0xFFFF0000
#define CNT_MAC_PIN_A		0x1A38
#define CNT_MAC_PIN_A_M		0xFFFF
#define CNT_GNT_CONFLICT_TX_A		0x1A38
#define CNT_GNT_CONFLICT_TX_A_M		0xFFFF0000
#define CNT_GNT_CONFLICT_RX_A		0x1A3C
#define CNT_GNT_CONFLICT_RX_A_M		0xFFFF
#define CNT_FTM_LBK_A		0x1A3C
#define CNT_FTM_LBK_A_M		0xFFFF0000
#define CNT_OFDMTXON_A		0x1A40
#define CNT_OFDMTXON_A_M		0xFFFF
#define CNT_OFDMTXEN_A		0x1A40
#define CNT_OFDMTXEN_A_M		0xFFFF0000
#define CNT_DROP_TRIG_A		0x1A44
#define CNT_DROP_TRIG_A_M		0xFFFF
#define CNT_POP_TRIG_A		0x1A44
#define CNT_POP_TRIG_A_M		0xFFFF0000
#define CNT_TX_CONFLICT_A		0x1A48
#define CNT_TX_CONFLICT_A_M		0xFFFF
#define CNT_WMAC_RSTB_A		0x1A48
#define CNT_WMAC_RSTB_A_M		0xFFFF0000
#define CNT_EN_TB_PPDU_FIX_GAIN_A		0x1A4C
#define CNT_EN_TB_PPDU_FIX_GAIN_A_M		0xFFFF
#define CNT_EN_TB_CCA_PW_TH_A		0x1A4C
#define CNT_EN_TB_CCA_PW_TH_A_M		0xFFFF0000
#define CNT_TB_FAIL_FREERUN_A		0x1A50
#define CNT_TB_FAIL_FREERUN_A_M		0xFFFF
#define CNT_TB_PD_HIT_SEG0_A		0x1A50
#define CNT_TB_PD_HIT_SEG0_A_M		0xFFFF0000
#define CNT_TB_SBDRDY_SEG0_A		0x1A54
#define CNT_TB_SBDRDY_SEG0_A_M		0xFFFF
#define CNT_FAIL_FORCE_CCA_PW_TB_A		0x1A54
#define CNT_FAIL_FORCE_CCA_PW_TB_A_M		0xFF0000
#define CNT_FAIL_FORCE_GAIN_TB_A		0x1A54
#define CNT_FAIL_FORCE_GAIN_TB_A_M		0xFF000000
#define CNT_HE_CRC_OK_A		0x1A58
#define CNT_HE_CRC_OK_A_M		0xFFFF
#define CNT_HE_CRC_ERR_A		0x1A58
#define CNT_HE_CRC_ERR_A_M		0xFFFF0000
#define CNT_VHT_CRC_OK_A		0x1A5C
#define CNT_VHT_CRC_OK_A_M		0xFFFF
#define CNT_VHT_CRC_ERR_A		0x1A5C
#define CNT_VHT_CRC_ERR_A_M		0xFFFF0000
#define CNT_HT_CRC_OK_A		0x1A60
#define CNT_HT_CRC_OK_A_M		0xFFFF
#define CNT_HT_CRC_ERR_A		0x1A60
#define CNT_HT_CRC_ERR_A_M		0xFFFF0000
#define CNT_L_CRC_OK_A		0x1A64
#define CNT_L_CRC_OK_A_M		0xFFFF
#define CNT_L_CRC_ERR_A		0x1A64
#define CNT_L_CRC_ERR_A_M		0xFFFF0000
#define CNT_HE_CRC_OK2_A		0x1A68
#define CNT_HE_CRC_OK2_A_M		0xFFFF
#define CNT_HE_CRC_ERR2_A		0x1A68
#define CNT_HE_CRC_ERR2_A_M		0xFFFF0000
#define CNT_VHT_CRC_OK2_A		0x1A6C
#define CNT_VHT_CRC_OK2_A_M		0xFFFF
#define CNT_VHT_CRC_ERR2_A		0x1A6C
#define CNT_VHT_CRC_ERR2_A_M		0xFFFF0000
#define CNT_HT_CRC_OK2_A		0x1A70
#define CNT_HT_CRC_OK2_A_M		0xFFFF
#define CNT_HT_CRC_ERR2_A		0x1A70
#define CNT_HT_CRC_ERR2_A_M		0xFFFF0000
#define CNT_L_CRC_OK2_A		0x1A74
#define CNT_L_CRC_OK2_A_M		0xFFFF
#define CNT_L_CRC_ERR2_A		0x1A74
#define CNT_L_CRC_ERR2_A_M		0xFFFF0000
#define CNT_L_CRC_OK3_A		0x1A78
#define CNT_L_CRC_OK3_A_M		0xFFFF
#define CNT_L_CRC_ERR3_A		0x1A78
#define CNT_L_CRC_ERR3_A_M		0xFFFF0000
#define CNT_AMPDU_RXON_A		0x1A7C
#define CNT_AMPDU_RXON_A_M		0xFFFF
#define CNT_AMPDU_MISS_A		0x1A7C
#define CNT_AMPDU_MISS_A_M		0xFFFF0000
#define CNT_AMPDU_RX_CRC32_OK_A		0x1A80
#define CNT_AMPDU_RX_CRC32_OK_A_M		0xFFFF
#define CNT_AMPDU_RX_CRC32_ERR_A		0x1A80
#define CNT_AMPDU_RX_CRC32_ERR_A_M		0xFFFF0000
#define CNT_PKT_FMT_MATCH_A		0x1A84
#define CNT_PKT_FMT_MATCH_A_M		0xFFFF
#define CNT_LA_FRAME_CTRL_MATCH_A		0x1A84
#define CNT_LA_FRAME_CTRL_MATCH_A_M		0xFFFF0000
#define NHM_CNT0_A		0x1A88
#define NHM_CNT0_A_M		0xFFFF
#define NHM_CNT1_A		0x1A88
#define NHM_CNT1_A_M		0xFFFF0000
#define NHM_CNT2_A		0x1A8C
#define NHM_CNT2_A_M		0xFFFF
#define NHM_CNT3_A		0x1A8C
#define NHM_CNT3_A_M		0xFFFF0000
#define NHM_CNT4_A		0x1A90
#define NHM_CNT4_A_M		0xFFFF
#define NHM_CNT5_A		0x1A90
#define NHM_CNT5_A_M		0xFFFF0000
#define NHM_CNT6_A		0x1A94
#define NHM_CNT6_A_M		0xFFFF
#define NHM_CNT7_A		0x1A94
#define NHM_CNT7_A_M		0xFFFF0000
#define NHM_CNT8_A		0x1A98
#define NHM_CNT8_A_M		0xFFFF
#define NHM_CNT9_A		0x1A98
#define NHM_CNT9_A_M		0xFFFF0000
#define NHM_CNT10_A		0x1A9C
#define NHM_CNT10_A_M		0xFFFF
#define NHM_CNT11_A		0x1A9C
#define NHM_CNT11_A_M		0xFFFF0000
#define NHM_CCA_CNT_A		0x1AA0
#define NHM_CCA_CNT_A_M		0xFFFF
#define NHM_TXON_CNT_A		0x1AA0
#define NHM_TXON_CNT_A_M		0xFFFF0000
#define NHM_IDLE_CNT_A		0x1AA4
#define NHM_IDLE_CNT_A_M		0xFFFF
#define NHM_RDY_A		0x1AA4
#define NHM_RDY_A_M		0x10000
#define RO_FAHM_NUM0_A		0x1AA8
#define RO_FAHM_NUM0_A_M		0xFFFF
#define RO_FAHM_NUM1_A		0x1AA8
#define RO_FAHM_NUM1_A_M		0xFFFF0000
#define RO_FAHM_NUM2_A		0x1AAC
#define RO_FAHM_NUM2_A_M		0xFFFF
#define RO_FAHM_NUM3_A		0x1AAC
#define RO_FAHM_NUM3_A_M		0xFFFF0000
#define RO_FAHM_NUM4_A		0x1AB0
#define RO_FAHM_NUM4_A_M		0xFFFF
#define RO_FAHM_NUM5_A		0x1AB0
#define RO_FAHM_NUM5_A_M		0xFFFF0000
#define RO_FAHM_NUM6_A		0x1AB4
#define RO_FAHM_NUM6_A_M		0xFFFF
#define RO_FAHM_NUM7_A		0x1AB4
#define RO_FAHM_NUM7_A_M		0xFFFF0000
#define RO_FAHM_NUM8_A		0x1AB8
#define RO_FAHM_NUM8_A_M		0xFFFF
#define RO_FAHM_NUM9_A		0x1AB8
#define RO_FAHM_NUM9_A_M		0xFFFF0000
#define RO_FAHM_NUM10_A		0x1ABC
#define RO_FAHM_NUM10_A_M		0xFFFF
#define RO_FAHM_NUM11_A		0x1ABC
#define RO_FAHM_NUM11_A_M		0xFFFF0000
#define RO_FAHM_DEN_A		0x1AC0
#define RO_FAHM_DEN_A_M		0xFFFF
#define RO_FAHM_RDY_A		0x1AC0
#define RO_FAHM_RDY_A_M		0x10000
#define RO_CLM_RESULT_A		0x1AC4
#define RO_CLM_RESULT_A_M		0xFFFF
#define RO_CLM_RDY_A		0x1AC4
#define RO_CLM_RDY_A_M		0x10000
#define RO_CLM_EDCCA_RESULT_A		0x1AC8
#define RO_CLM_EDCCA_RESULT_A_M		0xFFFF
#define RO_CLM_EDCCA_RDY_A		0x1AC8
#define RO_CLM_EDCCA_RDY_A_M		0x10000
#define IFSCNT_CNT_TX_A		0x1ACC
#define IFSCNT_CNT_TX_A_M		0xFFFF
#define IFSCNT_CNT_EDCCA_EXCLUDE_CCA_FA_A		0x1ACC
#define IFSCNT_CNT_EDCCA_EXCLUDE_CCA_FA_A_M		0xFFFF0000
#define IFSCNT_CNT_CCKCCA_EXCLUDE_FA_A		0x1AD0
#define IFSCNT_CNT_CCKCCA_EXCLUDE_FA_A_M		0xFFFF
#define IFSCNT_CNT_OFDMCCA_EXCLUDE_FA_A		0x1AD0
#define IFSCNT_CNT_OFDMCCA_EXCLUDE_FA_A_M		0xFFFF0000
#define IFSCNT_CNT_CCKFA_A		0x1AD4
#define IFSCNT_CNT_CCKFA_A_M		0xFFFF
#define IFSCNT_CNT_OFDMFA_A		0x1AD4
#define IFSCNT_CNT_OFDMFA_A_M		0xFFFF0000
#define IFS_T1_HIS_A		0x1AD8
#define IFS_T1_HIS_A_M		0xFF
#define IFS_T2_HIS_A		0x1AD8
#define IFS_T2_HIS_A_M		0xFF00
#define IFS_T3_HIS_A		0x1AD8
#define IFS_T3_HIS_A_M		0xFF0000
#define IFS_T4_HIS_A		0x1AD8
#define IFS_T4_HIS_A_M		0xFF000000
#define IFS_T1_AVG_A		0x1ADC
#define IFS_T1_AVG_A_M		0xFFFF
#define IFS_T2_AVG_A		0x1ADC
#define IFS_T2_AVG_A_M		0xFFFF0000
#define IFS_T3_AVG_A		0x1AE0
#define IFS_T3_AVG_A_M		0xFFFF
#define IFS_T4_AVG_A		0x1AE0
#define IFS_T4_AVG_A_M		0xFFFF0000
#define IFS_T1_CLM_A		0x1AE4
#define IFS_T1_CLM_A_M		0xFFFF
#define IFS_T2_CLM_A		0x1AE4
#define IFS_T2_CLM_A_M		0xFFFF0000
#define IFS_T3_CLM_A		0x1AE8
#define IFS_T3_CLM_A_M		0xFFFF
#define IFS_T4_CLM_A		0x1AE8
#define IFS_T4_CLM_A_M		0xFFFF0000
#define IFS_TOTAL_A		0x1AEC
#define IFS_TOTAL_A_M		0xFFFF
#define IFSCNT_DONE_A		0x1AEC
#define IFSCNT_DONE_A_M		0x10000
#define IFS_COUNTING_A		0x1AEC
#define IFS_COUNTING_A_M		0x20000
#define STS_KEEPER_DATA_A		0x1AF0
#define STS_KEEPER_DATA_A_M		0xFFFFFFFF
#define PERIOD_S1_A		0x1AF4
#define PERIOD_S1_A_M		0xFFFF
#define PERIOD_S2_A		0x1AF4
#define PERIOD_S2_A_M		0xFFFF0000
#define PERIOD_S3_A		0x1AF8
#define PERIOD_S3_A_M		0xFFFF
#define PERIOD_S4_A		0x1AF8
#define PERIOD_S4_A_M		0xFFFF0000
#define OFDM_CRC32_OK_OR_A		0x1AFC
#define OFDM_CRC32_OK_OR_A_M		0xFFFF
#define CNT_NO_DATA_RECEIVED_A		0x1AFC
#define CNT_NO_DATA_RECEIVED_A_M		0xFFFF0000
#define CNT_HESU_ERR_SIG_A_CRC4_A		0x1B00
#define CNT_HESU_ERR_SIG_A_CRC4_A_M		0xFFFF
#define CNT_HEERSU_ERR_SIG_A_CRC4_A		0x1B00
#define CNT_HEERSU_ERR_SIG_A_CRC4_A_M		0xFFFF0000
#define CNT_HEMU_ERR_SIG_A_CRC4_A		0x1B04
#define CNT_HEMU_ERR_SIG_A_CRC4_A_M		0xFFFF
#define CNT_HEMU_ERR_SIGB_CH1_COMM_CRC4_A		0x1B04
#define CNT_HEMU_ERR_SIGB_CH1_COMM_CRC4_A_M		0xFFFF0000
#define CNT_HEMU_ERR_SIGB_CH2_COMM_CRC4_A		0x1B08
#define CNT_HEMU_ERR_SIGB_CH2_COMM_CRC4_A_M		0xFFFF
#define CNT_HE_U0_ERR_BCC_MCS_A		0x1B08
#define CNT_HE_U0_ERR_BCC_MCS_A_M		0xFFFF0000
#define CNT_HE_U0_ERR_MCS_A		0x1B0C
#define CNT_HE_U0_ERR_MCS_A_M		0xFFFF
#define CNT_HE_U0_ERR_DCM_MCS_A		0x1B0C
#define CNT_HE_U0_ERR_DCM_MCS_A_M		0xFFFF0000
#define CNT_TXINFO_TXTP_MATCH_A		0x1B18
#define CNT_TXINFO_TXTP_MATCH_A_M		0xFFFF
#define CNT_RX_PMAC_CRC32_OK_USER0_A		0x1B1C
#define CNT_RX_PMAC_CRC32_OK_USER0_A_M		0xFFFF
#define CNT_RX_PMAC_CRC32_OK_USER1_A		0x1B1C
#define CNT_RX_PMAC_CRC32_OK_USER1_A_M		0xFFFF0000
#define CNT_RX_PMAC_CRC32_OK_USER2_A		0x1B20
#define CNT_RX_PMAC_CRC32_OK_USER2_A_M		0xFFFF
#define CNT_RX_PMAC_CRC32_OK_USER3_A		0x1B20
#define CNT_RX_PMAC_CRC32_OK_USER3_A_M		0xFFFF0000
#define CNT_PFD_STAGE2B_MISS_A		0x1B24
#define CNT_PFD_STAGE2B_MISS_A_M		0xFF
#define CNT_PFD_STAGE2A_MISS_A		0x1B24
#define CNT_PFD_STAGE2A_MISS_A_M		0xFF00
#define CNT_PFD_STAGE0_MISS_A		0x1B24
#define CNT_PFD_STAGE0_MISS_A_M		0xFF0000
#define CNT_RX_IN_HT_DET_A		0x1B28
#define CNT_RX_IN_HT_DET_A_M		0xFFFF
#define CNT_RX_IN_NHT_DET_A		0x1B28
#define CNT_RX_IN_NHT_DET_A_M		0xFFFF0000
#define CNT_RX_IN_HE_DET_A		0x1B2C
#define CNT_RX_IN_HE_DET_A_M		0xFFFF
#define CNT_RX_IN_VHT_DET_A		0x1B2C
#define CNT_RX_IN_VHT_DET_A_M		0xFFFF0000
#define CNT_BRK_IN_HE_TB_A		0x1B30
#define CNT_BRK_IN_HE_TB_A_M		0xFFFF
#define CNT_NEG_GI2_OFST_OCCUR_A		0x1B34
#define CNT_NEG_GI2_OFST_OCCUR_A_M		0xFFFF
#define PATH0_AFE_ANAPAR_CTSDM_OUT_I_A		0x1E00
#define PATH0_AFE_ANAPAR_CTSDM_OUT_I_A_M		0xFFFFF
#define PATH0_RO_SI_R_DATA_P_A		0x1E04
#define PATH0_RO_SI_R_DATA_P_A_M		0xFFFFF
#define PATH0_AGC_RPT_PATH_RPT_RPT_IDX_PRE_A		0x1E08
#define PATH0_AGC_RPT_PATH_RPT_RPT_IDX_PRE_A_M		0x7FF
#define PATH0_AGC_RPT_PATH_RPT_IBPWDBM_PRE_A		0x1E08
#define PATH0_AGC_RPT_PATH_RPT_IBPWDBM_PRE_A_M		0xFF800
#define PATH0_AGC_RPT_PATH_RPT_WBPWDBM_PRE_A		0x1E08
#define PATH0_AGC_RPT_PATH_RPT_WBPWDBM_PRE_A_M		0x1FF00000
#define PATH0_AGC_RPT_PATH_RPT_PREITER_A		0x1E08
#define PATH0_AGC_RPT_PATH_RPT_PREITER_A_M		0xE0000000
#define PATH0_AGC_RPT_PATH_RPT_RFGAIN_PRE_A		0x1E0C
#define PATH0_AGC_RPT_PATH_RPT_RFGAIN_PRE_A_M		0x3FF
#define PATH0_AGC_RPT_PATH_RPT_RSSI_PRE_A		0x1E0C
#define PATH0_AGC_RPT_PATH_RPT_RSSI_PRE_A_M		0x3FF0000
#define PATH0_AGC_RPT_PATH_RPT_RPT_IDX_LGY_A		0x1E10
#define PATH0_AGC_RPT_PATH_RPT_RPT_IDX_LGY_A_M		0x7FF
#define PATH0_AGC_RPT_PATH_RPT_IBPWDBM_LGY_A		0x1E10
#define PATH0_AGC_RPT_PATH_RPT_IBPWDBM_LGY_A_M		0xFF800
#define PATH0_AGC_RPT_PATH_RPT_WBPWDBM_LGY_A		0x1E10
#define PATH0_AGC_RPT_PATH_RPT_WBPWDBM_LGY_A_M		0x1FF00000
#define PATH0_AGC_RPT_PATH_RPT_FINITER_A		0x1E10
#define PATH0_AGC_RPT_PATH_RPT_FINITER_A_M		0xE0000000
#define PATH0_AGC_RPT_PATH_RPT_RFGAIN_LGY_A		0x1E14
#define PATH0_AGC_RPT_PATH_RPT_RFGAIN_LGY_A_M		0x3FF
#define PATH0_AGC_RPT_PATH_RPT_RSSI_LGY_A		0x1E14
#define PATH0_AGC_RPT_PATH_RPT_RSSI_LGY_A_M		0x3FF0000
#define PATH0_AGC_RPT_PATH_RPT_RPT_IDX_HT_A		0x1E18
#define PATH0_AGC_RPT_PATH_RPT_RPT_IDX_HT_A_M		0x7FF
#define PATH0_AGC_RPT_PATH_RPT_IBPWDBM_HT_A		0x1E18
#define PATH0_AGC_RPT_PATH_RPT_IBPWDBM_HT_A_M		0xFF800
#define PATH0_AGC_RPT_PATH_RPT_WBPWDBM_HT_A		0x1E18
#define PATH0_AGC_RPT_PATH_RPT_WBPWDBM_HT_A_M		0x1FF00000
#define PATH0_AGC_RPT_PATH_RPT_RFGAIN_HT_A		0x1E1C
#define PATH0_AGC_RPT_PATH_RPT_RFGAIN_HT_A_M		0x3FF
#define PATH0_AGC_RPT_PATH_RPT_RSSI_HT_A		0x1E1C
#define PATH0_AGC_RPT_PATH_RPT_RSSI_HT_A_M		0x3FF0000
#define PATH0_AGC_RPT_PATH_RECTIMER_FINAGC_A		0x1E20
#define PATH0_AGC_RPT_PATH_RECTIMER_FINAGC_A_M		0x3FF
#define PATH0_AGC_RPT_PATH_RECTIMER_CCA_A		0x1E20
#define PATH0_AGC_RPT_PATH_RECTIMER_CCA_A_M		0xFFC00
#define PATH0_AGC_RPT_PATH_RECTIMER_PREAGC_A		0x1E20
#define PATH0_AGC_RPT_PATH_RECTIMER_PREAGC_A_M		0x3FF00000
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_ALL_A		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_ALL_A_M		0x1
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_L_STF_A		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_L_STF_A_M		0x2
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_FFT_A		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_FFT_A_M		0x4
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_PW_NORM_A		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_PW_NORM_A_M		0x8
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_WIN_A		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_WIN_A_M		0x10
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_GAIN_A		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_GAIN_A_M		0x20
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_CFO_A		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_CFO_A_M		0x40
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_DFIR_A		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_DFIR_A_M		0x80
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR1_A		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR1_A_M		0x100
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_IFMOD_A		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_IFMOD_A_M		0x200
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_B_IFMOD_A		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_B_IFMOD_A_M		0x400
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR2_A		0x1E28
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR2_A_M		0x800
#define RFMOD_A		0x2000
#define RFMOD_A_M		0x3
#define DFS_MASK_RX_OPT_A		0x2000
#define DFS_MASK_RX_OPT_A_M		0xC
#define DFS_MASK_TRANSIENT_OPT_A		0x2000
#define DFS_MASK_TRANSIENT_OPT_A_M		0xF0
#define PXP_SEL_SNR_A		0x2000
#define PXP_SEL_SNR_A_M		0x3F00
#define CH_INFO_TYPE_A		0x2000
#define CH_INFO_TYPE_A_M		0x4000
#define DFS_MASK_TRANSIENT_EN_A		0x2000
#define DFS_MASK_TRANSIENT_EN_A_M		0x8000
#define DFS_MASK_TRANSIENT_TH_A		0x2000
#define DFS_MASK_TRANSIENT_TH_A_M		0xFF0000
#define DFS_CHIRP_FLAG_ACC_TH_A		0x2000
#define DFS_CHIRP_FLAG_ACC_TH_A_M		0xFF000000
#define BIST_SEL_A		0x2004
#define BIST_SEL_A_M		0x1F
#define TX_CKEN_BOTH_PATH_FORCE_VAL_A		0x2008
#define TX_CKEN_BOTH_PATH_FORCE_VAL_A_M		0xF
#define TD_CLK_GEN_RX_PATH_EN_FORCE_VAL_A		0x2008
#define TD_CLK_GEN_RX_PATH_EN_FORCE_VAL_A_M		0xF0
#define CLK_RST_GEN_TOP_TX_PATH_EN_FORCE_VAL_A		0x2008
#define CLK_RST_GEN_TOP_TX_PATH_EN_FORCE_VAL_A_M		0xF00
#define CLK_RST_GEN_TOP_RX_PATH_EN_FORCE_VAL_A		0x2008
#define CLK_RST_GEN_TOP_RX_PATH_EN_FORCE_VAL_A_M		0xF000
#define TD_CLK_GEN_TX_PATH_EN_FORCE_VAL_A		0x2008
#define TD_CLK_GEN_TX_PATH_EN_FORCE_VAL_A_M		0xF0000
#define TX_CKEN_BOTH_PATH_FORCE_ON_A		0x2008
#define TX_CKEN_BOTH_PATH_FORCE_ON_A_M		0x100000
#define TD_CLK_GEN_RX_PATH_EN_FORCE_ON_A		0x2008
#define TD_CLK_GEN_RX_PATH_EN_FORCE_ON_A_M		0x200000
#define CLK_RST_GEN_TOP_TX_PATH_EN_FORCE_ON_A		0x2008
#define CLK_RST_GEN_TOP_TX_PATH_EN_FORCE_ON_A_M		0x400000
#define CLK_RST_GEN_TOP_RX_PATH_EN_FORCE_ON_A		0x2008
#define CLK_RST_GEN_TOP_RX_PATH_EN_FORCE_ON_A_M		0x800000
#define TD_CLK_GEN_TX_PATH_EN_FORCE_ON_A		0x2008
#define TD_CLK_GEN_TX_PATH_EN_FORCE_ON_A_M		0x1000000
#define CH_INFO_SEG_LEN_A		0x2008
#define CH_INFO_SEG_LEN_A_M		0x6000000
#define CH_INFO_MASK_OPT_A		0x2008
#define CH_INFO_MASK_OPT_A_M		0x8000000
#define BIST_RSTB_A		0x200C
#define BIST_RSTB_A_M		0x2
#define TEST_RESUME_A		0x200C
#define TEST_RESUME_A_M		0x10
#define BIST_VDDR_TEST_A		0x200C
#define BIST_VDDR_TEST_A_M		0x100
#define BIST_EN_7_0__A		0x200C
#define BIST_EN_7_0__A_M		0xFF000000
#define BIST_MOD_31_0__A		0x2010
#define BIST_MOD_31_0__A_M		0xFFFFFFFF
#define BIST_MOD_63_32__A		0x2014
#define BIST_MOD_63_32__A_M		0xFFFFFFFF
#define BIST_MOD_95_64__A		0x2018
#define BIST_MOD_95_64__A_M		0xFFFFFFFF
#define BIST_MOD_127_96__A		0x201C
#define BIST_MOD_127_96__A_M		0xFFFFFFFF
#define BIST_MOD_159_128__A		0x2020
#define BIST_MOD_159_128__A_M		0xFFFFFFFF
#define BIST_MOD_191_160__A		0x2024
#define BIST_MOD_191_160__A_M		0xFFFFFFFF
#define DRF_BIST_MOD_31_0__A		0x2028
#define DRF_BIST_MOD_31_0__A_M		0xFFFFFFFF
#define DRF_BIST_MOD_63_32__A		0x202C
#define DRF_BIST_MOD_63_32__A_M		0xFFFFFFFF
#define DRF_BIST_MOD_95_64__A		0x2030
#define DRF_BIST_MOD_95_64__A_M		0xFFFFFFFF
#define DRF_BIST_MOD_127_96__A		0x2034
#define DRF_BIST_MOD_127_96__A_M		0xFFFFFFFF
#define DRF_BIST_MOD_159_128__A		0x2038
#define DRF_BIST_MOD_159_128__A_M		0xFFFFFFFF
#define DRF_BIST_MOD_191_160__A		0x203C
#define DRF_BIST_MOD_191_160__A_M		0xFFFFFFFF
#define BIST_DVSE_31_0__A		0x2040
#define BIST_DVSE_31_0__A_M		0xFFFFFFFF
#define BIST_DVSE_63_32__A		0x2044
#define BIST_DVSE_63_32__A_M		0xFFFFFFFF
#define BIST_DVSE_95_64__A		0x2048
#define BIST_DVSE_95_64__A_M		0xFFFFFFFF
#define BIST_DVSE_127_96__A		0x204C
#define BIST_DVSE_127_96__A_M		0xFFFFFFFF
#define BIST_DVSE_159_128__A		0x2050
#define BIST_DVSE_159_128__A_M		0xFFFFFFFF
#define BIST_DVSE_191_160__A		0x2054
#define BIST_DVSE_191_160__A_M		0xFFFFFFFF
#define BIST_DVS_31_0__A		0x2058
#define BIST_DVS_31_0__A_M		0xFFFFFFFF
#define BIST_DVS_63_32__A		0x205C
#define BIST_DVS_63_32__A_M		0xFFFFFFFF
#define BIST_DVS_95_64__A		0x2060
#define BIST_DVS_95_64__A_M		0xFFFFFFFF
#define BIST_DVS_127_96__A		0x2064
#define BIST_DVS_127_96__A_M		0xFFFFFFFF
#define BIST_DVS_159_128__A		0x2068
#define BIST_DVS_159_128__A_M		0xFFFFFFFF
#define BIST_DVS_191_160__A		0x206C
#define BIST_DVS_191_160__A_M		0xFFFFFFFF
#define BIST_TEST1_31_0__A		0x2070
#define BIST_TEST1_31_0__A_M		0xFFFFFFFF
#define BIST_TEST1_63_32__A		0x2074
#define BIST_TEST1_63_32__A_M		0xFFFFFFFF
#define BIST_TEST1_95_64__A		0x2078
#define BIST_TEST1_95_64__A_M		0xFFFFFFFF
#define BIST_TEST1_127_96__A		0x207C
#define BIST_TEST1_127_96__A_M		0xFFFFFFFF
#define BIST_TEST1_159_128__A		0x2080
#define BIST_TEST1_159_128__A_M		0xFFFFFFFF
#define BIST_TEST1_191_160__A		0x2084
#define BIST_TEST1_191_160__A_M		0xFFFFFFFF
#define BIST_GRP_EN_31_0__A		0x2088
#define BIST_GRP_EN_31_0__A_M		0xFFFFFFFF
#define BIST_GRP_EN_63_32__A		0x208C
#define BIST_GRP_EN_63_32__A_M		0xFFFFFFFF
#define LA_EN_A		0x2090
#define LA_EN_A_M		0x1
#define LA_DBGPORT_BASE_N_A		0x2090
#define LA_DBGPORT_BASE_N_A_M		0x3E
#define LA_TYPEA_PATH_SEL_A		0x2090
#define LA_TYPEA_PATH_SEL_A_M		0xC0
#define LA_TYPEB_PATH_SEL_A		0x2090
#define LA_TYPEB_PATH_SEL_A_M		0x300
#define LA_TYPEC_PATH_SEL_A		0x2090
#define LA_TYPEC_PATH_SEL_A_M		0xC00
#define LA_TYPED_PATH_SEL_A		0x2090
#define LA_TYPED_PATH_SEL_A_M		0x3000
#define LA_TYPEA_SRC_SEL_A		0x2090
#define LA_TYPEA_SRC_SEL_A_M		0x1C000
#define LA_TYPEB_SRC_SEL_A		0x2090
#define LA_TYPEB_SRC_SEL_A_M		0xE0000
#define LA_TYPEC_SRC_SEL_A		0x2090
#define LA_TYPEC_SRC_SEL_A_M		0x700000
#define LA_TYPED_SRC_SEL_A		0x2090
#define LA_TYPED_SRC_SEL_A_M		0x3800000
#define LA_SMP_RT_SEL_A		0x2090
#define LA_SMP_RT_SEL_A_M		0x1C000000
#define LA_RDRDY_3PHASE_EN_A		0x2090
#define LA_RDRDY_3PHASE_EN_A_M		0x20000000
#define LA_EDGE_SEL_A		0x2090
#define LA_EDGE_SEL_A_M		0x40000000
#define LA_HDR_SEL_63_A		0x2094
#define LA_HDR_SEL_63_A_M		0xF
#define LA_HDR_SEL_62_A		0x2094
#define LA_HDR_SEL_62_A_M		0xF0
#define LA_HDR_SEL_61_A		0x2094
#define LA_HDR_SEL_61_A_M		0xF00
#define LA_HDR_SEL_60_A		0x2094
#define LA_HDR_SEL_60_A_M		0xF000
#define LA_TYPEA_CK160_DLY_EN_A		0x2094
#define LA_TYPEA_CK160_DLY_EN_A_M		0x10000
#define LA_TYPEB_CK160_DLY_EN_A		0x2094
#define LA_TYPEB_CK160_DLY_EN_A_M		0x20000
#define LA_DBGPORT_SRC_SEL_A		0x2094
#define LA_DBGPORT_SRC_SEL_A_M		0x40000
#define LA_DATA_A		0x2094
#define LA_DATA_A_M		0x1F80000
#define LA_RDRDY_A		0x2094
#define LA_RDRDY_A_M		0x6000000
#define LA_IQSHFT_A		0x2094
#define LA_IQSHFT_A_M		0x18000000
#define LA_MONITOR_SEL_A		0x2094
#define LA_MONITOR_SEL_A_M		0x60000000
#define LA_SEL_P1_A		0x2094
#define LA_SEL_P1_A_M		0x80000000
#define LA_TRIG_A		0x2098
#define LA_TRIG_A_M		0x1F
#define LA_TRIG_CNT_A		0x2098
#define LA_TRIG_CNT_A_M		0x1FE0
#define LA_TRIG_NEW_ONLY_A		0x2098
#define LA_TRIG_NEW_ONLY_A_M		0x2000
#define LA_TRIG_AND1_INV_A		0x2098
#define LA_TRIG_AND1_INV_A_M		0x4000
#define LA_TRIG_AND2_EN_A		0x2098
#define LA_TRIG_AND2_EN_A_M		0x8000
#define LA_TRIG_AND2_INV_A		0x2098
#define LA_TRIG_AND2_INV_A_M		0x10000
#define LA_TRIG_AND3_EN_A		0x2098
#define LA_TRIG_AND3_EN_A_M		0x20000
#define LA_TRIG_AND3_INV_A		0x2098
#define LA_TRIG_AND3_INV_A_M		0x40000
#define LA_TRIG_AND4_EN_A		0x2098
#define LA_TRIG_AND4_EN_A_M		0x80000
#define LA_TRIG_AND4_VAL_A		0x2098
#define LA_TRIG_AND4_VAL_A_M		0x1FF00000
#define LA_TRIG_AND4_INV_A		0x2098
#define LA_TRIG_AND4_INV_A_M		0x20000000
#define LA_TRIG_AND1_BIT_EN_A		0x209C
#define LA_TRIG_AND1_BIT_EN_A_M		0xFFFFFFFF
#define LA_TRIG_AND1_VAL_A		0x20A0
#define LA_TRIG_AND1_VAL_A_M		0xFFFFFFFF
#define LA_TRIG_AND2_MASK_A		0x20A4
#define LA_TRIG_AND2_MASK_A_M		0xFFFFFFFF
#define LA_TRIG_AND2_VAL_A		0x20A8
#define LA_TRIG_AND2_VAL_A_M		0xFFFFFFFF
#define LA_TRIG_AND3_MASK_A		0x20AC
#define LA_TRIG_AND3_MASK_A_M		0xFFFFFFFF
#define LA_TRIG_AND3_VAL_A		0x20B0
#define LA_TRIG_AND3_VAL_A_M		0xFFFFFFFF
#define LA_TRIG_AND5_A		0x20B4
#define LA_TRIG_AND5_A_M		0xF
#define LA_TRIG_AND5_VAL_A		0x20B4
#define LA_TRIG_AND5_VAL_A_M		0x1F0
#define LA_TRIG_AND5_INV_A		0x20B4
#define LA_TRIG_AND5_INV_A_M		0x200
#define LA_TRIG_AND6_A		0x20B4
#define LA_TRIG_AND6_A_M		0x3C00
#define LA_TRIG_AND6_VAL_A		0x20B4
#define LA_TRIG_AND6_VAL_A_M		0x7C000
#define LA_TRIG_AND6_INV_A		0x20B4
#define LA_TRIG_AND6_INV_A_M		0x80000
#define LA_TRIG_AND7_A		0x20B4
#define LA_TRIG_AND7_A_M		0xF00000
#define LA_TRIG_AND7_VAL_A		0x20B4
#define LA_TRIG_AND7_VAL_A_M		0x1F000000
#define LA_TRIG_AND7_INV_A		0x20B4
#define LA_TRIG_AND7_INV_A_M		0x20000000
#define LA_M_AND1_EN_A		0x20B4
#define LA_M_AND1_EN_A_M		0x40000000
#define LA_M_AND2_EN_A		0x20B4
#define LA_M_AND2_EN_A_M		0x80000000
#define LA_DBG_EN_A		0x20B8
#define LA_DBG_EN_A_M		0x1
#define LA_DBG_POLARITY_A		0x20B8
#define LA_DBG_POLARITY_A_M		0x2
#define LA_DBG_TRIG_SEL_A		0x20B8
#define LA_DBG_TRIG_SEL_A_M		0xFC
#define LA_DBG_INTERVAL_A		0x20B8
#define LA_DBG_INTERVAL_A_M		0x700
#define LA_DBG_SEL_0_A		0x20B8
#define LA_DBG_SEL_0_A_M		0x7FF800
#define LA_M_AND0_SEL_A		0x20B8
#define LA_M_AND0_SEL_A_M		0x3800000
#define LA_M_AND0_EN_A		0x20B8
#define LA_M_AND0_EN_A_M		0x4000000
#define LA_SIGN2_A		0x20B8
#define LA_SIGN2_A_M		0x18000000
#define LA_SIGN3_A		0x20B8
#define LA_SIGN3_A_M		0x60000000
#define LA_DBG_SEL_1_A		0x20BC
#define LA_DBG_SEL_1_A_M		0xFFF
#define LA_DBG_SEL_2_A		0x20BC
#define LA_DBG_SEL_2_A_M		0xFFF000
#define LA_DBG_SEL_3_A		0x20C0
#define LA_DBG_SEL_3_A_M		0xFFF
#define LA_DBG_SEL_4_A		0x20C0
#define LA_DBG_SEL_4_A_M		0xFFF000
#define WIFI_LOC_P1_A		0x20C0
#define WIFI_LOC_P1_A_M		0xFF000000
#define LA_DBG_SEL_5_A		0x20C4
#define LA_DBG_SEL_5_A_M		0xFFF
#define LA_DBG_SEL_6_A		0x20C4
#define LA_DBG_SEL_6_A_M		0xFFF000
#define WIFI_LOC_A		0x20C4
#define WIFI_LOC_A_M		0xFF000000
#define LA_DBG_SEL_7_A		0x20C8
#define LA_DBG_SEL_7_A_M		0xFFF
#define LA_RE_INIT_POLARITY_A		0x20C8
#define LA_RE_INIT_POLARITY_A_M		0x1000
#define LA_RE_INIT_AND1_A		0x20C8
#define LA_RE_INIT_AND1_A_M		0x1E000
#define LA_RE_INIT_AND1_VAL_A		0x20C8
#define LA_RE_INIT_AND1_VAL_A_M		0x3E0000
#define LA_RE_INIT_AND1_INV_A		0x20C8
#define LA_RE_INIT_AND1_INV_A_M		0x400000
#define PSD_DD_OPT_A		0x20C8
#define PSD_DD_OPT_A_M		0xFF800000
#define EDCCA_RPTREG_SEL_P0_A		0x20CC
#define EDCCA_RPTREG_SEL_P0_A_M		0x7
#define EDCCA_RPTREG_SEL_P1_A		0x20CC
#define EDCCA_RPTREG_SEL_P1_A_M		0x38
#define DIS_IOQ_RFC_A		0x20D0
#define DIS_IOQ_RFC_A_M		0x1
#define DIS_IOQ_AFE_A		0x20D0
#define DIS_IOQ_AFE_A_M		0x2
#define MAC0_PIN_SEL_A		0x20D4
#define MAC0_PIN_SEL_A_M		0xFFFF
#define MAC1_PIN_SEL_A		0x20D4
#define MAC1_PIN_SEL_A_M		0xFFFF0000
#define PWDB_CNT_TH_P0_A		0x20D8
#define PWDB_CNT_TH_P0_A_M		0xFF
#define PWDB_CNT_TH_P1_A		0x20D8
#define PWDB_CNT_TH_P1_A_M		0xFF00
#define LBK_SEL_A		0x20EC
#define LBK_SEL_A_M		0x7
#define MUX_ST_BYPASS_TXEN_A		0x20EC
#define MUX_ST_BYPASS_TXEN_A_M		0x10
#define DUMMY_P09_EC_A		0x20EC
#define DUMMY_P09_EC_A_M		0xFFFFFFE0
#define DBG_PORT_SEL_A		0x20F0
#define DBG_PORT_SEL_A_M		0xFFFF
#define DBG_PORT_IP_SEL_A		0x20F0
#define DBG_PORT_IP_SEL_A_M		0xFF0000
#define DUMMY_P09_F0_A		0x20F0
#define DUMMY_P09_F0_A_M		0xFF000000
#define DBG_CNT_SEL_A		0x20F4
#define DBG_CNT_SEL_A_M		0x1F
#define DUMMY_P09_F4_0_A		0x20F4
#define DUMMY_P09_F4_0_A_M		0xE0
#define DBG_PORT_REF_CLK_SEL_A		0x20F4
#define DBG_PORT_REF_CLK_SEL_A_M		0xFF00
#define DBG_PORT_REF_CLK_RATE_A		0x20F4
#define DBG_PORT_REF_CLK_RATE_A_M		0xFF0000
#define DBG_PORT_REF_CLK_EN_A		0x20F4
#define DBG_PORT_REF_CLK_EN_A_M		0x1000000
#define DBG32_UPD_SEL_A		0x20F4
#define DBG32_UPD_SEL_A_M		0x6000000
#define DUMMY_P09_F4_1_A		0x20F4
#define DUMMY_P09_F4_1_A_M		0xF0000000
#define DUMMY_P09_F8_A		0x20F8
#define DUMMY_P09_F8_A_M		0x7FFFFFFF
#define DBG_PORT_EN_A		0x20F8
#define DBG_PORT_EN_A_M		0x80000000
#define DBG_PORT_CKEN_TOP_A		0x20FC
#define DBG_PORT_CKEN_TOP_A_M		0x1
#define DBG_PORT_CKEN_TD_A		0x20FC
#define DBG_PORT_CKEN_TD_A_M		0x10
#define DBG_PORT_CKEN_IN_A		0x20FC
#define DBG_PORT_CKEN_IN_A_M		0x100
#define DBG_PORT_CKEN_OUT_A		0x20FC
#define DBG_PORT_CKEN_OUT_A_M		0x1000
#define DA2AD_SEL_A		0x20FC
#define DA2AD_SEL_A_M		0x2000
#define FORCE_DAC_FIFO_PATH_RST_ON_A		0x20FC
#define FORCE_DAC_FIFO_PATH_RST_ON_A_M		0xF0000
#define FORCE_DAC_FIFO_PATH_RST_A		0x20FC
#define FORCE_DAC_FIFO_PATH_RST_A_M		0xF00000
#define FORCE_ADC_FIFO_PATH_RST_ON_A		0x20FC
#define FORCE_ADC_FIFO_PATH_RST_ON_A_M		0xF000000
#define FORCE_ADC_FIFO_PATH_RST_A		0x20FC
#define FORCE_ADC_FIFO_PATH_RST_A_M		0xF0000000
#define TXBF_MEM_A		0x2214
#define TXBF_MEM_A_M		0xFFFFFFFF
#define TXBF_MEM_DIN_A		0x2218
#define TXBF_MEM_DIN_A_M		0xFFFFFFFF
#define TXBF_MEM_ADDR_A		0x221C
#define TXBF_MEM_ADDR_A_M		0xFFFFFFFF
#define TXBF_MEM_EN_A		0x2220
#define TXBF_MEM_EN_A_M		0xFFFFFFFF
#define R1B_TX_FIR_COEF0_A		0x2300
#define R1B_TX_FIR_COEF0_A_M		0xFFF
#define R1B_TX_FIR_COEF1_A		0x2300
#define R1B_TX_FIR_COEF1_A_M		0xFFF000
#define R1B_TX_FIR_SCALE_OPT_A		0x2300
#define R1B_TX_FIR_SCALE_OPT_A_M		0x3000000
#define R1B_TX_STOP_TX_A		0x2300
#define R1B_TX_STOP_TX_A_M		0x4000000
#define R1B_TX_BLOCK_TX_A		0x2300
#define R1B_TX_BLOCK_TX_A_M		0x8000000 
#define R1B_TX_CONTINUOUS_TX_A		0x2300
#define R1B_TX_CONTINUOUS_TX_A_M		0x10000000
#define R1B_TX_TERMINATE_OPT_A		0x2300
#define R1B_TX_TERMINATE_OPT_A_M		0xE0000000
#define R1B_TX_FIR_COEF2_A		0x2304
#define R1B_TX_FIR_COEF2_A_M		0xFFF
#define R1B_TX_FIR_COEF3_A		0x2304
#define R1B_TX_FIR_COEF3_A_M		0xFFF000
#define R1B_TX_DUMMY_TDRDY64_OPT_A		0x2304
#define R1B_TX_DUMMY_TDRDY64_OPT_A_M		0x3000000
#define R1B_TX_DIS_SCRAMBLER_A		0x2304
#define R1B_TX_DIS_SCRAMBLER_A_M		0x4000000
#define R1B_TX_IFMOD_5M_OPT_A		0x2304
#define R1B_TX_IFMOD_5M_OPT_A_M		0x18000000
#define R1B_TX_FIR_COEF4_A		0x2308
#define R1B_TX_FIR_COEF4_A_M		0xFFF
#define R1B_TX_FIR_COEF5_A		0x2308
#define R1B_TX_FIR_COEF5_A_M		0xFFF000
#define R1B_TX_SCRAMBLER_OPT_A		0x2308
#define R1B_TX_SCRAMBLER_OPT_A_M		0xFF000000
#define R1B_TX_FIR_COEF6_A		0x230C
#define R1B_TX_FIR_COEF6_A_M		0xFFF
#define R1B_TX_FIR_COEF7_A		0x230C
#define R1B_TX_FIR_COEF7_A_M		0xFFF000
#define R1B_TX_FORCE_PATH_EN_ON_A		0x230C
#define R1B_TX_FORCE_PATH_EN_ON_A_M		0x1000000
#define R1B_TX_FORCE_PATH_EN_PATH0_A		0x230C
#define R1B_TX_FORCE_PATH_EN_PATH0_A_M		0x2000000
#define R1B_TX_FORCE_PATH_EN_PATH1_A		0x230C
#define R1B_TX_FORCE_PATH_EN_PATH1_A_M		0x4000000
#define R1B_TX_FORCE_PATH_EN_PATH2_A		0x230C
#define R1B_TX_FORCE_PATH_EN_PATH2_A_M		0x8000000
#define R1B_TX_FORCE_PATH_EN_PATH3_A		0x230C
#define R1B_TX_FORCE_PATH_EN_PATH3_A_M		0x10000000
#define R1B_TX_FIR_COEF8_A		0x2310
#define R1B_TX_FIR_COEF8_A_M		0xFFF
#define R1B_TX_FIR_COEF9_A		0x2310
#define R1B_TX_FIR_COEF9_A_M		0xFFF000
#define R1B_TX_DELAY_DIVERSITY_OPT_PATH0_A		0x2310
#define R1B_TX_DELAY_DIVERSITY_OPT_PATH0_A_M		0x3000000
#define R1B_TX_DELAY_DIVERSITY_OPT_PATH1_A		0x2310
#define R1B_TX_DELAY_DIVERSITY_OPT_PATH1_A_M		0xC000000
#define R1B_TX_DELAY_DIVERSITY_OPT_PATH2_A		0x2310
#define R1B_TX_DELAY_DIVERSITY_OPT_PATH2_A_M		0x30000000
#define R1B_TX_DELAY_DIVERSITY_OPT_PATH3_A		0x2310
#define R1B_TX_DELAY_DIVERSITY_OPT_PATH3_A_M		0xC0000000
#define R1B_TX_FIR_COEFA_A		0x2314
#define R1B_TX_FIR_COEFA_A_M		0xFFF
#define R1B_TX_FIR_COEFB_A		0x2314
#define R1B_TX_FIR_COEFB_A_M		0xFFF000
#define R1B_TX_NORM_FCTR_A		0x2314
#define R1B_TX_NORM_FCTR_A_M		0x3F000000
#define R1B_TX_FIR_COEFC_A		0x2318
#define R1B_TX_FIR_COEFC_A_M		0xFFF
#define R1B_TX_FIR_COEFD_A		0x2318
#define R1B_TX_FIR_COEFD_A_M		0xFFF000
#define R1B_TX_FIR_COEFE_A		0x231C
#define R1B_TX_FIR_COEFE_A_M		0xFFF
#define R1B_TX_FIR_COEFF_A		0x231C
#define R1B_TX_FIR_COEFF_A_M		0xFFF000
#define R1B_TX_PMAC_HEADER_0_A		0x2320
#define R1B_TX_PMAC_HEADER_0_A_M		0xFFFFFFFF
#define R1B_TX_PMAC_HEADER_1_A		0x2324
#define R1B_TX_PMAC_HEADER_1_A_M		0xFFFFFFFF
#define R1B_TX_PMAC_HEADER_2_A		0x2328
#define R1B_TX_PMAC_HEADER_2_A_M		0xFFFFFFFF
#define R1B_TX_PMAC_HEADER_3_A		0x232C
#define R1B_TX_PMAC_HEADER_3_A_M		0xFFFFFFFF
#define R1B_TX_PMAC_HEADER_4_A		0x2330
#define R1B_TX_PMAC_HEADER_4_A_M		0xFFFFFFFF
#define R1B_TX_PMAC_HEADER_5_A		0x2334
#define R1B_TX_PMAC_HEADER_5_A_M		0xFFFFFFFF
#define R1B_TX_PMAC_PSDU_BYTE_A		0x2338
#define R1B_TX_PMAC_PSDU_BYTE_A_M		0x1FFFF
#define R1B_TX_PMAC_CONTINUOUS_TX_A		0x2338
#define R1B_TX_PMAC_CONTINUOUS_TX_A_M		0x20000
#define R1B_TX_PMAC_CARRIER_SUPPRESS_TX_A		0x2338
#define R1B_TX_PMAC_CARRIER_SUPPRESS_TX_A_M		0x40000
#define R1B_TX_PMAC_PPDU_TYPE_A		0x2338
#define R1B_TX_PMAC_PPDU_TYPE_A_M		0x80000
#define R1B_TX_PMAC_PSDU_RATE_A		0x2338
#define R1B_TX_PMAC_PSDU_RATE_A_M		0x300000
#define R1B_TX_PMAC_SERVICE_BIT2_A		0x2338
#define R1B_TX_PMAC_SERVICE_BIT2_A_M		0x400000
#define R1B_TX_PMAC_PAYLOAD_INITIAL_VAL_A		0x2338
#define R1B_TX_PMAC_PAYLOAD_INITIAL_VAL_A_M		0x7F800000
#define R1B_FPGA_LBK_EN_A		0x2338
#define R1B_FPGA_LBK_EN_A_M		0x80000000
#define R1B_RX_CS_RATIO_BW20_1R_A		0x233C
#define R1B_RX_CS_RATIO_BW20_1R_A_M		0x1F
#define R1B_RX_CS_RATIO_BW20_2R_A		0x233C
#define R1B_RX_CS_RATIO_BW20_2R_A_M		0x3E0
#define R1B_RX_CS_RATIO_BW20_3R_A		0x233C
#define R1B_RX_CS_RATIO_BW20_3R_A_M		0x7C00
#define R1B_RX_CS_RATIO_BW20_4R_A		0x233C
#define R1B_RX_CS_RATIO_BW20_4R_A_M		0xF8000
#define R1B_RX_CCA_IN_SHIFT_A		0x233C
#define R1B_RX_CCA_IN_SHIFT_A_M		0x1E00000
#define R1B_RX_PRECCA_WGT_EN_A		0x233C
#define R1B_RX_PRECCA_WGT_EN_A_M		0x2000000
#define R1B_RX_FORCE_PRECCA_WGT_EN_A		0x233C
#define R1B_RX_FORCE_PRECCA_WGT_EN_A_M		0x4000000
#define R1B_RX_CCA_SMEN_A		0x233C
#define R1B_RX_CCA_SMEN_A_M		0x8000000
#define R1B_RX_MBC_RATIO_A		0x233C
#define R1B_RX_MBC_RATIO_A_M		0x30000000
#define R1B_RX_MDC_RATIO_A		0x233C
#define R1B_RX_MDC_RATIO_A_M		0xC0000000
#define R1B_RX_CS_RATIO_BW40_1R_A		0x2340
#define R1B_RX_CS_RATIO_BW40_1R_A_M		0x1F
#define R1B_RX_CS_RATIO_BW40_2R_A		0x2340
#define R1B_RX_CS_RATIO_BW40_2R_A_M		0x3E0
#define R1B_RX_CS_RATIO_BW40_3R_A		0x2340
#define R1B_RX_CS_RATIO_BW40_3R_A_M		0x7C00
#define R1B_RX_CS_RATIO_BW40_4R_A		0x2340
#define R1B_RX_CS_RATIO_BW40_4R_A_M		0xF8000
#define R1B_RX_FORCE_PRECCA_WGT_PATH0_A		0x2340
#define R1B_RX_FORCE_PRECCA_WGT_PATH0_A_M		0x700000
#define R1B_RX_FORCE_PRECCA_WGT_PATH1_A		0x2340
#define R1B_RX_FORCE_PRECCA_WGT_PATH1_A_M		0x3800000
#define R1B_RX_FORCE_PRECCA_WGT_PATH2_A		0x2340
#define R1B_RX_FORCE_PRECCA_WGT_PATH2_A_M		0x1C000000
#define R1B_RX_FORCE_PRECCA_WGT_PATH3_A		0x2340
#define R1B_RX_FORCE_PRECCA_WGT_PATH3_A_M		0xE0000000
#define R1B_RX_DC_RATIO_BW20_1R_A		0x2344
#define R1B_RX_DC_RATIO_BW20_1R_A_M		0x1F
#define R1B_RX_DC_RATIO_BW20_2R_A		0x2344
#define R1B_RX_DC_RATIO_BW20_2R_A_M		0x3E0
#define R1B_RX_DC_RATIO_BW20_3R_A		0x2344
#define R1B_RX_DC_RATIO_BW20_3R_A_M		0x7C00
#define R1B_RX_DC_RATIO_BW20_4R_A		0x2344
#define R1B_RX_DC_RATIO_BW20_4R_A_M		0xF8000
#define R1B_RX_FORCE_DC_CMP_EN_A		0x2344
#define R1B_RX_FORCE_DC_CMP_EN_A_M		0x100000
#define R1B_RX_FORCE_DC_CMP_A		0x2344
#define R1B_RX_FORCE_DC_CMP_A_M		0x1FE00000
#define R1B_RX_MBC_WIN_A		0x2344
#define R1B_RX_MBC_WIN_A_M		0x60000000
#define R1B_RX_DIS_CCA_A		0x2344
#define R1B_RX_DIS_CCA_A_M		0x80000000
#define R1B_RX_DC_RATIO_BW40_1R_A		0x2348
#define R1B_RX_DC_RATIO_BW40_1R_A_M		0x1F
#define R1B_RX_DC_RATIO_BW40_2R_A		0x2348
#define R1B_RX_DC_RATIO_BW40_2R_A_M		0x3E0
#define R1B_RX_DC_RATIO_BW40_3R_A		0x2348
#define R1B_RX_DC_RATIO_BW40_3R_A_M		0x7C00
#define R1B_RX_DC_RATIO_BW40_4R_A		0x2348
#define R1B_RX_DC_RATIO_BW40_4R_A_M		0xF8000
#define R1B_RX_CCA_PIN_DET_OPT_A		0x2348
#define R1B_RX_CCA_PIN_DET_OPT_A_M		0x100000
#define R1B_RX_CCA_PIN_DET_TH_A		0x2348
#define R1B_RX_CCA_PIN_DET_TH_A_M		0x1FE00000
#define R1B_RX_CCS_MODE_A		0x2348
#define R1B_RX_CCS_MODE_A_M		0xE0000000
#define R1B_RX_PD_TH_BW20_1R_A		0x234C
#define R1B_RX_PD_TH_BW20_1R_A_M		0x1F
#define R1B_RX_PD_TH_BW20_2R_A		0x234C
#define R1B_RX_PD_TH_BW20_2R_A_M		0x3E0
#define R1B_RX_PD_TH_BW20_3R_A		0x234C
#define R1B_RX_PD_TH_BW20_3R_A_M		0x7C00
#define R1B_RX_PD_TH_BW20_4R_A		0x234C
#define R1B_RX_PD_TH_BW20_4R_A_M		0xF8000
#define R1B_RX_FORCE_PD_CMP_EN_A		0x234C
#define R1B_RX_FORCE_PD_CMP_EN_A_M		0x100000
#define R1B_RX_FORCE_PD_CMP_A		0x234C
#define R1B_RX_FORCE_PD_CMP_A_M		0x1FE00000
#define R1B_RX_MF_OPT_A		0x234C
#define R1B_RX_MF_OPT_A_M		0xE0000000
#define R1B_RX_PD_TH_BW40_1R_A		0x2350
#define R1B_RX_PD_TH_BW40_1R_A_M		0x1F
#define R1B_RX_PD_TH_BW40_2R_A		0x2350
#define R1B_RX_PD_TH_BW40_2R_A_M		0x3E0
#define R1B_RX_PD_TH_BW40_3R_A		0x2350
#define R1B_RX_PD_TH_BW40_3R_A_M		0x7C00
#define R1B_RX_PD_TH_BW40_4R_A		0x2350
#define R1B_RX_PD_TH_BW40_4R_A_M		0xF8000
#define R1B_RX_FORCE_ANT_CCA_EN_A		0x2350
#define R1B_RX_FORCE_ANT_CCA_EN_A_M		0x100000
#define R1B_RX_FORCE_ANT_CCA_PATH0_A		0x2350
#define R1B_RX_FORCE_ANT_CCA_PATH0_A_M		0x200000
#define R1B_RX_FORCE_ANT_CCA_PATH1_A		0x2350
#define R1B_RX_FORCE_ANT_CCA_PATH1_A_M		0x400000
#define R1B_RX_FORCE_ANT_CCA_PATH2_A		0x2350
#define R1B_RX_FORCE_ANT_CCA_PATH2_A_M		0x800000
#define R1B_RX_FORCE_ANT_CCA_PATH3_A		0x2350
#define R1B_RX_FORCE_ANT_CCA_PATH3_A_M		0x1000000
#define R1B_RX_CCA_TRIG_DLY_A		0x2350
#define R1B_RX_CCA_TRIG_DLY_A_M		0x1E000000
#define R1B_RX_NULL_POINT_IDX_OFST_A		0x2350
#define R1B_RX_NULL_POINT_IDX_OFST_A_M		0xE0000000
#define R1B_RX_BTTX_CS_RATIO_BW20_1R_A		0x2354
#define R1B_RX_BTTX_CS_RATIO_BW20_1R_A_M		0x1F
#define R1B_RX_BTTX_CS_RATIO_BW20_2R_A		0x2354
#define R1B_RX_BTTX_CS_RATIO_BW20_2R_A_M		0x3E0
#define R1B_RX_BTTX_CS_RATIO_BW20_3R_A		0x2354
#define R1B_RX_BTTX_CS_RATIO_BW20_3R_A_M		0x7C00
#define R1B_RX_BTTX_CS_RATIO_BW20_4R_A		0x2354
#define R1B_RX_BTTX_CS_RATIO_BW20_4R_A_M		0xF8000
#define R1B_RX_BTTX_CCA_TH_EN_A		0x2354
#define R1B_RX_BTTX_CCA_TH_EN_A_M		0x80000000
#define R1B_RX_BTTX_CS_RATIO_BW40_1R_A		0x2358
#define R1B_RX_BTTX_CS_RATIO_BW40_1R_A_M		0x1F
#define R1B_RX_BTTX_CS_RATIO_BW40_2R_A		0x2358
#define R1B_RX_BTTX_CS_RATIO_BW40_2R_A_M		0x3E0
#define R1B_RX_BTTX_CS_RATIO_BW40_3R_A		0x2358
#define R1B_RX_BTTX_CS_RATIO_BW40_3R_A_M		0x7C00
#define R1B_RX_BTTX_CS_RATIO_BW40_4R_A		0x2358
#define R1B_RX_BTTX_CS_RATIO_BW40_4R_A_M		0xF8000
#define R1B_RX_CCA_DIS_5M_EN_A		0x2358
#define R1B_RX_CCA_DIS_5M_EN_A_M		0x100000
#define R1B_RX_CCA_DIS_TB_OFF_A		0x2358
#define R1B_RX_CCA_DIS_TB_OFF_A_M		0x200000
#define R1B_RX_CCA_DIS_NDP_OFF_A		0x2358
#define R1B_RX_CCA_DIS_NDP_OFF_A_M		0x400000
#define R1B_RX_DAGC_TARGET_LVL_A		0x235C
#define R1B_RX_DAGC_TARGET_LVL_A_M		0x1F
#define R1B_RX_DAGC_MIN_VAL_A		0x235C
#define R1B_RX_DAGC_MIN_VAL_A_M		0x3E0
#define R1B_RX_DAGC_MAX_VAL_A		0x235C
#define R1B_RX_DAGC_MAX_VAL_A_M		0x7C00
#define R1B_RX_DAGC_STANDBY_OPT_A		0x235C
#define R1B_RX_DAGC_STANDBY_OPT_A_M		0xF8000
#define R1B_RX_DAGC_FORCE_VAL_A		0x235C
#define R1B_RX_DAGC_FORCE_VAL_A_M		0x1F00000
#define R1B_RX_DAGC_FORCE_EN_A		0x235C
#define R1B_RX_DAGC_FORCE_EN_A_M		0x2000000
#define R1B_RX_DAGC_EN_A		0x235C
#define R1B_RX_DAGC_EN_A_M		0x4000000
#define R1B_RX_DAGC_OPT_A		0x235C
#define R1B_RX_DAGC_OPT_A_M		0x8000000
#define R1B_RX_DAGC_TWO_STAGE_EN_A		0x235C
#define R1B_RX_DAGC_TWO_STAGE_EN_A_M		0x10000000
#define R1B_RX_SBD_SYMBOL_OPT_A		0x2360
#define R1B_RX_SBD_SYMBOL_OPT_A_M		0x3
#define R1B_RX_SBD_SMOOTH_EN_A		0x2360
#define R1B_RX_SBD_SMOOTH_EN_A_M		0x4
#define R1B_RX_SBD_SQUARE_EN_A		0x2360
#define R1B_RX_SBD_SQUARE_EN_A_M		0x8
#define R1B_RX_SBD_FINE_TUNE_OPT_A		0x2360
#define R1B_RX_SBD_FINE_TUNE_OPT_A_M		0x30
#define R1B_RX_SBD_FINE_TUNE_MODE_A		0x2360
#define R1B_RX_SBD_FINE_TUNE_MODE_A_M		0xC0
#define R1B_RX_SBD_RSSI_HIGH_PIN_TH_A		0x2360
#define R1B_RX_SBD_RSSI_HIGH_PIN_TH_A_M		0xFF00
#define R1B_RX_DAGC_TO_SBD_A		0x2360
#define R1B_RX_DAGC_TO_SBD_A_M		0x3F0000
#define R1B_RX_SBD_MODE_A		0x2360
#define R1B_RX_SBD_MODE_A_M		0x400000
#define R1B_RX_SBD_ANALYZER_EN_A		0x2360
#define R1B_RX_SBD_ANALYZER_EN_A_M		0x800000
#define R1B_RX_SBD_SMOOTH_FCTR_A		0x2360
#define R1B_RX_SBD_SMOOTH_FCTR_A_M		0x3000000
#define R1B_RX_SBD_ANALYZER_OPT_A		0x2360
#define R1B_RX_SBD_ANALYZER_OPT_A_M		0x4000000
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH0_A		0x2364
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH0_A_M		0x1F
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH1_A		0x2364
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH1_A_M		0x3E0
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH2_A		0x2364
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH2_A_M		0x7C00
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH3_A		0x2364
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH3_A_M		0xF8000
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH4_A		0x2364
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH4_A_M		0x1F00000
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH5_A		0x2364
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH5_A_M		0x3E000000
#define R1B_RX_ANT_WGT_EN_A		0x2364
#define R1B_RX_ANT_WGT_EN_A_M		0x40000000
#define R1B_RX_ANT_WGT_MODE_A		0x2364
#define R1B_RX_ANT_WGT_MODE_A_M		0x80000000
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH6_A		0x2368
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH6_A_M		0x1F
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH7_A		0x2368
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH7_A_M		0x3E0
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH8_A		0x2368
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH8_A_M		0x7C00
#define R1B_RX_RSSI_HIGH_PIN_TH_A		0x2368
#define R1B_RX_RSSI_HIGH_PIN_TH_A_M		0x7F8000
#define R1B_RX_ANT_WGT_NULL_CONNECT_RSSI_TH_A		0x2368
#define R1B_RX_ANT_WGT_NULL_CONNECT_RSSI_TH_A_M		0x7F800000
#define R1B_RX_ANT_WGT_EQUAL_EN_A		0x2368
#define R1B_RX_ANT_WGT_EQUAL_EN_A_M		0x80000000
#define R1B_RX_ANT_WGT_FORCE_VAL_PATH0_A		0x236C
#define R1B_RX_ANT_WGT_FORCE_VAL_PATH0_A_M		0x1FF
#define R1B_RX_ANT_WGT_FORCE_VAL_PATH1_A		0x236C
#define R1B_RX_ANT_WGT_FORCE_VAL_PATH1_A_M		0x3FE00
#define R1B_RX_ANT_WGT_FORCE_VAL_PATH2_A		0x236C
#define R1B_RX_ANT_WGT_FORCE_VAL_PATH2_A_M		0x7FC0000
#define R1B_RX_ANT_WGT_NULL_CONNECT_CHK_EN_A		0x236C
#define R1B_RX_ANT_WGT_NULL_CONNECT_CHK_EN_A_M		0x8000000
#define R1B_RX_ANT_WGT_FORCE_EN_A		0x236C
#define R1B_RX_ANT_WGT_FORCE_EN_A_M		0x10000000
#define R1B_RX_ANT_PW_SAVE_EN_A		0x236C
#define R1B_RX_ANT_PW_SAVE_EN_A_M		0x20000000
#define R1B_RX_MRC_OPT_A		0x236C
#define R1B_RX_MRC_OPT_A_M		0xC0000000
#define R1B_RX_ANT_WGT_FORCE_VAL_PATH3_A		0x2370
#define R1B_RX_ANT_WGT_FORCE_VAL_PATH3_A_M		0x1FF
#define R1B_RX_ANT_WGT_SQRT_FORCE_VAL_PATH0_A		0x2370
#define R1B_RX_ANT_WGT_SQRT_FORCE_VAL_PATH0_A_M		0x3FE00
#define R1B_RX_ANT_WGT_SQRT_FORCE_VAL_PATH1_A		0x2370
#define R1B_RX_ANT_WGT_SQRT_FORCE_VAL_PATH1_A_M		0x7FC0000
#define R1B_RX_ANT_WGT_BCC_CHK_RATIO_A		0x2370
#define R1B_RX_ANT_WGT_BCC_CHK_RATIO_A_M		0x78000000
#define R1B_RX_I_ONLY_EN_A		0x2370
#define R1B_RX_I_ONLY_EN_A_M		0x80000000
#define R1B_RX_ANT_WGT_SQRT_FORCE_VAL_PATH2_A		0x2374
#define R1B_RX_ANT_WGT_SQRT_FORCE_VAL_PATH2_A_M		0x1FF
#define R1B_RX_ANT_WGT_SQRT_FORCE_VAL_PATH3_A		0x2374
#define R1B_RX_ANT_WGT_SQRT_FORCE_VAL_PATH3_A_M		0x3FE00
#define R1B_RX_RSSI_OFST_A		0x2374
#define R1B_RX_RSSI_OFST_A_M		0x3FC0000
#define R1B_RX_ANTWGT_MAX_TOTAL_THRESH_OPT_A		0x2374
#define R1B_RX_ANTWGT_MAX_TOTAL_THRESH_OPT_A_M		0xC000000
#define R1B_RX_ANTWGT_MAX_TOTAL_THRESH_DIS_A		0x2374
#define R1B_RX_ANTWGT_MAX_TOTAL_THRESH_DIS_A_M		0x10000000
#define R1B_RX_ANT_PW_SAVE_RSSI_TH_A		0x2378
#define R1B_RX_ANT_PW_SAVE_RSSI_TH_A_M		0xFF
#define R1B_RX_LPF1_EN_A		0x2378
#define R1B_RX_LPF1_EN_A_M		0x100
#define R1B_RX_LPF1_MODE_BEFORE_CCA_A		0x2378
#define R1B_RX_LPF1_MODE_BEFORE_CCA_A_M		0x600
#define R1B_RX_LPF1_MODE_AFTER_CCA_A		0x2378
#define R1B_RX_LPF1_MODE_AFTER_CCA_A_M		0x1800
#define R1B_RX_GAIN_IS_READY_TO_EN_INTP_A		0x2378
#define R1B_RX_GAIN_IS_READY_TO_EN_INTP_A_M		0xFF0000
#define R1B_RX_INTP_UPD044_OPT_A		0x2378
#define R1B_RX_INTP_UPD044_OPT_A_M		0x1F000000
#define R1B_RX_INTP_SCO_DELAY_EN_A		0x2378
#define R1B_RX_INTP_SCO_DELAY_EN_A_M		0x20000000
#define R1B_RX_INTP_DOWNSAMPLE_PHASE_OPT_A		0x2378
#define R1B_RX_INTP_DOWNSAMPLE_PHASE_OPT_A_M		0x40000000
#define R1B_RX_RXSC_A		0x237C
#define R1B_RX_RXSC_A_M		0x1
#define R1B_RX_DCEST_EN_A		0x237C
#define R1B_RX_DCEST_EN_A_M		0x2
#define R1B_RX_DCCOMP_EN_A		0x237C
#define R1B_RX_DCCOMP_EN_A_M		0x4
#define R1B_RX_AAGC_DONE_TO_DCEST_A		0x237C
#define R1B_RX_AAGC_DONE_TO_DCEST_A_M		0x18
#define R1B_RX_DCNF_EN_A		0x237C
#define R1B_RX_DCNF_EN_A_M		0x10000
#define R1B_RX_DCNF_MODE_1_A		0x237C
#define R1B_RX_DCNF_MODE_1_A_M		0xE0000
#define R1B_RX_DCNF_MODE_2_A		0x237C
#define R1B_RX_DCNF_MODE_2_A_M		0x700000
#define R1B_RX_DCNF_MODE_3_A		0x237C
#define R1B_RX_DCNF_MODE_3_A_M		0x3800000
#define R1B_RX_LF_K1_HD_A		0x2380
#define R1B_RX_LF_K1_HD_A_M		0xFF
#define R1B_RX_LF_K1_PD_A		0x2380
#define R1B_RX_LF_K1_PD_A_M		0xFF00
#define R1B_RX_LF_K0_HD_A		0x2380
#define R1B_RX_LF_K0_HD_A_M		0xFF0000
#define R1B_RX_LF_K0_PD_A		0x2380
#define R1B_RX_LF_K0_PD_A_M		0xFF000000
#define R1B_RX_FREQ_EST_NUM_A		0x2384
#define R1B_RX_FREQ_EST_NUM_A_M		0x3
#define R1B_RX_DC_WIN_EN_A		0x2384
#define R1B_RX_DC_WIN_EN_A_M		0x4
#define R1B_RX_PHASE_COMP_EN_A		0x2384
#define R1B_RX_PHASE_COMP_EN_A_M		0x8
#define R1B_RX_PHROT_IDX_BKC_A		0x2384
#define R1B_RX_PHROT_IDX_BKC_A_M		0xF0
#define R1B_RX_PHROT_IDX_CCK_A		0x2384
#define R1B_RX_PHROT_IDX_CCK_A_M		0xF00
#define R1B_RX_SCO_QWQ_A		0x2384
#define R1B_RX_SCO_QWQ_A_M		0x8000
#define R1B_RX_SCO_EN_A		0x2384
#define R1B_RX_SCO_EN_A_M		0x10000
#define R1B_RX_SBD_TO_SCO_A		0x2384
#define R1B_RX_SBD_TO_SCO_A_M		0x60000
#define R1B_RX_SCO_PLCP_MODE_A		0x2384
#define R1B_RX_SCO_PLCP_MODE_A_M		0x80000
#define R1B_RX_SCO_PSDU_MODE_A		0x2384
#define R1B_RX_SCO_PSDU_MODE_A_M		0x300000
#define R1B_RX_SCO_BC_NON_SYNC_MODE_TH_A		0x2384
#define R1B_RX_SCO_BC_NON_SYNC_MODE_TH_A_M		0x7C00000
#define R1B_RX_SCO_CCK_NON_SYNC_MODE_TH_A		0x2384
#define R1B_RX_SCO_CCK_NON_SYNC_MODE_TH_A_M		0xF8000000
#define R1B_RX_CHEST_TARGET_TH_A		0x2388
#define R1B_RX_CHEST_TARGET_TH_A_M		0xFF
#define R1B_RX_CHEST_ANT_GAIN_DIFF_TH_A		0x2388
#define R1B_RX_CHEST_ANT_GAIN_DIFF_TH_A_M		0x1F00
#define R1B_RX_RAKE_EN_A		0x2388
#define R1B_RX_RAKE_EN_A_M		0x2000
#define R1B_RX_EQISI_EN_A		0x2388
#define R1B_RX_EQISI_EN_A_M		0x4000
#define R1B_RX_RPT_RST_A		0x2388
#define R1B_RX_RPT_RST_A_M		0x8000
#define R1B_TRX_DBG_SEL_A		0x2388
#define R1B_TRX_DBG_SEL_A_M		0x3F0000
#define R1B_DBG_PORT_SWITCH_A		0x2388
#define R1B_DBG_PORT_SWITCH_A_M		0x400000
#define R1B_RR_SEL_A		0x2388
#define R1B_RR_SEL_A_M		0x1800000
#define R1B_RXIN_MUL_OPT_A		0x2388
#define R1B_RXIN_MUL_OPT_A_M		0x6000000
#define R1B_RX_CHEST_MULTIPLY_OPT_A		0x2388
#define R1B_RX_CHEST_MULTIPLY_OPT_A_M		0x18000000
#define R1B_RX_CHEST_INVLD_SYMBOL_DOUBLE_CHK_DIS_A		0x2388
#define R1B_RX_CHEST_INVLD_SYMBOL_DOUBLE_CHK_DIS_A_M		0x20000000
#define R1B_RX_EDCCA_EN_A		0x238C
#define R1B_RX_EDCCA_EN_A_M		0x1
#define R1B_RX_FORCE_EDCCA_PATH_EN_A		0x238C
#define R1B_RX_FORCE_EDCCA_PATH_EN_A_M		0x2
#define R1B_RX_FORCE_EDCCA_PATH_A		0x238C
#define R1B_RX_FORCE_EDCCA_PATH_A_M		0xC
#define R1B_RX_EDCCA_PERIOD_A		0x238C
#define R1B_RX_EDCCA_PERIOD_A_M		0x30
#define R1B_RX_EDCCA_VLD_TH_A		0x238C
#define R1B_RX_EDCCA_VLD_TH_A_M		0xC0
#define R1B_RX_EDCCA_ENERGY_TH_A		0x238C
#define R1B_RX_EDCCA_ENERGY_TH_A_M		0xFF00
#define R1B_RX_EDCCA_OFST_A		0x238C
#define R1B_RX_EDCCA_OFST_A_M		0x1F0000
#define R1B_RX_EDCCA_WGTSEL_EN_A		0x238C
#define R1B_RX_EDCCA_WGTSEL_EN_A_M		0x200000
#define R1B_RX_EDCCA_BTTX_OFF_A		0x238C
#define R1B_RX_EDCCA_BTTX_OFF_A_M		0x400000
#define R1B_RX_EVM_TH_5M_1R_A		0x2390
#define R1B_RX_EVM_TH_5M_1R_A_M		0x1F
#define R1B_RX_EVM_TH_5M_2R_A		0x2390
#define R1B_RX_EVM_TH_5M_2R_A_M		0x3E0
#define R1B_RX_EVM_TH_5M_3R_A		0x2390
#define R1B_RX_EVM_TH_5M_3R_A_M		0x7C00
#define R1B_RX_EVM_TH_5M_4R_A		0x2390
#define R1B_RX_EVM_TH_5M_4R_A_M		0xF8000
#define R1B_RX_EVM_SIG_OPT_A		0x2390
#define R1B_RX_EVM_SIG_OPT_A_M		0x300000
#define R1B_RX_EVM_DATA_OPT_A		0x2390
#define R1B_RX_EVM_DATA_OPT_A_M		0xC00000
#define R1B_RX_EVM_SYM_A		0x2390
#define R1B_RX_EVM_SYM_A_M		0x7000000
#define R1B_RX_EVM_SCALE_A		0x2390
#define R1B_RX_EVM_SCALE_A_M		0x38000000
#define R1B_RX_EVM_ABANDON_EN_A		0x2390
#define R1B_RX_EVM_ABANDON_EN_A_M		0x40000000
#define R1B_RX_EVM_TH_11M_1R_A		0x2394
#define R1B_RX_EVM_TH_11M_1R_A_M		0x1F
#define R1B_RX_EVM_TH_11M_2R_A		0x2394
#define R1B_RX_EVM_TH_11M_2R_A_M		0x3E0
#define R1B_RX_EVM_TH_11M_3R_A		0x2394
#define R1B_RX_EVM_TH_11M_3R_A_M		0x7C00
#define R1B_RX_EVM_TH_11M_4R_A		0x2394
#define R1B_RX_EVM_TH_11M_4R_A_M		0xF8000
#define R1B_RX_EVM_BCC_OFST_A		0x2394
#define R1B_RX_EVM_BCC_OFST_A_M		0x1F00000
#define R1B_RX_EVM_CCK_OFST_A		0x2394
#define R1B_RX_EVM_CCK_OFST_A_M		0x3E000000
#define R1B_RX_DUMMY_RDRDY_OPT_A		0x2398
#define R1B_RX_DUMMY_RDRDY_OPT_A_M		0x3
#define R1B_RX_SFD_SEARCH_OPT_A		0x2398
#define R1B_RX_SFD_SEARCH_OPT_A_M		0xC
#define R1B_RX_SUPPORT_RATE_A		0x2398
#define R1B_RX_SUPPORT_RATE_A_M		0xF0
#define R1B_RX_SPOOF_LEN_A		0x2398
#define R1B_RX_SPOOF_LEN_A_M		0xFFFFF00
#define R1B_RX_SUPPORT_MAX_LEN_A		0x239C
#define R1B_RX_SUPPORT_MAX_LEN_A_M		0xFFFF
#define R1B_RX_SUPPORT_MIN_LEN_A		0x239C
#define R1B_RX_SUPPORT_MIN_LEN_A_M		0xFFFF0000
#define R1B_RX_SCOREBOARD_LEN_0_A		0x23A0
#define R1B_RX_SCOREBOARD_LEN_0_A_M		0xFFFF
#define R1B_RX_SCOREBOARD_LEN_1_A		0x23A0
#define R1B_RX_SCOREBOARD_LEN_1_A_M		0xFFFF0000
#define R1B_RX_SCOREBOARD_LEN_2_A		0x23A4
#define R1B_RX_SCOREBOARD_LEN_2_A_M		0xFFFF
#define R1B_RX_SCOREBOARD_LEN_3_A		0x23A4
#define R1B_RX_SCOREBOARD_LEN_3_A_M		0xFFFF0000
#define R1B_RX_SUICIDE_OPT_A		0x23A8
#define R1B_RX_SUICIDE_OPT_A_M		0xFF
#define R1B_RX_AIR_DELAY_BCC_A		0x23A8
#define R1B_RX_AIR_DELAY_BCC_A_M		0x7F00
#define R1B_RX_IDLE_HANG_LEN_A		0x23A8
#define R1B_RX_IDLE_HANG_LEN_A_M		0x3F8000
#define R1B_RX_SYNC_RST_LEN_A		0x23A8
#define R1B_RX_SYNC_RST_LEN_A_M		0x3C00000
#define R1B_RX_CCA_RST_LEN_A		0x23A8
#define R1B_RX_CCA_RST_LEN_A_M		0x3C000000
#define R1B_RX_RPL_OFST_A		0x23AC
#define R1B_RX_RPL_OFST_A_M		0x7F
#define R1B_RX_RPL_BW_OFST_A		0x23AC
#define R1B_RX_RPL_BW_OFST_A_M		0x180
#define R1B_RX_AGC_CCA_ILLEGAL_EN_A		0x23AC
#define R1B_RX_AGC_CCA_ILLEGAL_EN_A_M		0x200
#define R1B_RX_AGC_CCA_ILLEGAL_ST_1_A		0x23AC
#define R1B_RX_AGC_CCA_ILLEGAL_ST_1_A_M		0x3C00
#define R1B_RX_AGC_CCA_ILLEGAL_ST_2_A		0x23AC
#define R1B_RX_AGC_CCA_ILLEGAL_ST_2_A_M		0x3C000
#define R1B_RX_AGC_CCA_ILLEGAL_ST_3_A		0x23AC
#define R1B_RX_AGC_CCA_ILLEGAL_ST_3_A_M		0x3C0000
#define R1B_RX_AGC_CCA_ILLEGAL_ST_4_A		0x23AC
#define R1B_RX_AGC_CCA_ILLEGAL_ST_4_A_M		0x3C00000
#define R1B_RX_POP_MASK_SRC_OPT_A		0x23AC
#define R1B_RX_POP_MASK_SRC_OPT_A_M		0x4000000
#define R1B_RX_FAGCRDY_FIX_OFF_A		0x23AC
#define R1B_RX_FAGCRDY_FIX_OFF_A_M		0x8000000
#define R1B_RX_SCO_BC_SYNC_MODE_TH_A		0x23B0
#define R1B_RX_SCO_BC_SYNC_MODE_TH_A_M		0x7FFFF
#define R1B_RX_SCO_FPGA_DOWNRATE4_A		0x23B0
#define R1B_RX_SCO_FPGA_DOWNRATE4_A_M		0x80000
#define R1B_RX_SCO_CCK_SYNC_MODE_TH_A		0x23B4
#define R1B_RX_SCO_CCK_SYNC_MODE_TH_A_M		0x7FFFF
#define HOLD_LDPC_MIN_TIME_A		0x2400
#define HOLD_LDPC_MIN_TIME_A_M		0x3FF
#define HOLD_LDPC_MIN_TIME_EN_A		0x2400
#define HOLD_LDPC_MIN_TIME_EN_A_M		0x10000
#define RXVB_OFF_PKT_END_A		0x2404
#define RXVB_OFF_PKT_END_A_M		0x1
#define LDPC_LBK_MODE_A		0x2404
#define LDPC_LBK_MODE_A_M		0x2
#define RX_PHY_ST_DELAY_A		0x2408
#define RX_PHY_ST_DELAY_A_M		0xFF
#define HE_TB_PLCP_BYPASS_I_A		0x2408
#define HE_TB_PLCP_BYPASS_I_A_M		0x100
#define LDPC_0_CLOCK_EN_A		0x240C
#define LDPC_0_CLOCK_EN_A_M		0x1
#define LDPC_1_CLOCK_EN_A		0x240C
#define LDPC_1_CLOCK_EN_A_M		0x2
#define DIS_NEW_REPT_ERROR_FIX_A		0x2410
#define DIS_NEW_REPT_ERROR_FIX_A_M		0x1
#define USER_TXBF_TYPE_A		0x2410
#define USER_TXBF_TYPE_A_M		0x10
#define DIS_TX_HE_RU26_FLAG_A		0x2410
#define DIS_TX_HE_RU26_FLAG_A_M		0x100
#define TX_HE_RU26_ACTIVE_FLAG_A		0x2410
#define TX_HE_RU26_ACTIVE_FLAG_A_M		0x1000
#define PATH1_R_DAC_QINV_A		0x3000
#define PATH1_R_DAC_QINV_A_M		0x1
#define PATH1_R_FIFO_CLR_ENB_A		0x3000
#define PATH1_R_FIFO_CLR_ENB_A_M		0x10
#define PATH1_R_T2F_FREERUN_BUF_EN_A		0x3004
#define PATH1_R_T2F_FREERUN_BUF_EN_A_M		0x1
#define PATH1_R_T2F_L1_LATE_EN_A		0x3004
#define PATH1_R_T2F_L1_LATE_EN_A_M		0x2
#define PATH1_R_T2F_DCCL_BT_GNT_BEFORE_CCA_MODE_A		0x3004
#define PATH1_R_T2F_DCCL_BT_GNT_BEFORE_CCA_MODE_A_M		0x10
#define PATH1_R_T2F_DCCL_FILT_EN_A		0x3004
#define PATH1_R_T2F_DCCL_FILT_EN_A_M		0x100
#define PATH1_R_BT_GNT_RXTD_LATCH_EN_A		0x3004
#define PATH1_R_BT_GNT_RXTD_LATCH_EN_A_M		0x1000
#define PATH1_R_TD_CLK_GCK_EN_A		0x3008
#define PATH1_R_TD_CLK_GCK_EN_A_M		0x1
#define PATH1_R_1RCCA_CLK_GCK_ON_A		0x3008
#define PATH1_R_1RCCA_CLK_GCK_ON_A_M		0x10
#define PATH1_R_SYNC_RST_EN_TD_PATH_A		0x300C
#define PATH1_R_SYNC_RST_EN_TD_PATH_A_M		0x1
#define PATH1_R_SYNC_RST_EN_FFT_A		0x300C
#define PATH1_R_SYNC_RST_EN_FFT_A_M		0x10
#define PATH1_R_SYNC_RST_EN_TXBUF_A		0x300C
#define PATH1_R_SYNC_RST_EN_TXBUF_A_M		0x100
#define PATH1_R_SYNC_RST_EN_RXBUF_A		0x300C
#define PATH1_R_SYNC_RST_EN_RXBUF_A_M		0x1000
#define PATH1_R_SYNC_RST_EN_DCCL_A		0x300C
#define PATH1_R_SYNC_RST_EN_DCCL_A_M		0x10000
#define PATH1_R_SYNC_RST_EN_T2F_A		0x300C
#define PATH1_R_SYNC_RST_EN_T2F_A_M		0x100000
#define PATH1_R_SYNC_RST_EN_RXFIR_COMP_A		0x300C
#define PATH1_R_SYNC_RST_EN_RXFIR_COMP_A_M		0x1000000
#define PATH1_R_DCCL_CFO_TH_EN_A		0x3010
#define PATH1_R_DCCL_CFO_TH_EN_A_M		0x1
#define PATH1_R_TX_STO_TRIG_SELECT_A		0x3014
#define PATH1_R_TX_STO_TRIG_SELECT_A_M		0x1
#define PATH1_R_TX_STO_FIRST_PE_SELECT_A		0x3014
#define PATH1_R_TX_STO_FIRST_PE_SELECT_A_M		0x2
#define PATH1_R_TX_STO_INT_PART_BP_TARGET1_A		0x3018
#define PATH1_R_TX_STO_INT_PART_BP_TARGET1_A_M		0x7
#define PATH1_R_TX_STO_INT_PART_BP_TARGET2_A		0x3018
#define PATH1_R_TX_STO_INT_PART_BP_TARGET2_A_M		0x70
#define PATH1_R_TX_STO_INT_PART_BP_TARGET3_A		0x3018
#define PATH1_R_TX_STO_INT_PART_BP_TARGET3_A_M		0x700
#define PATH1_R_TX_STO_INT_PART_BP_TARGET4_A		0x3018
#define PATH1_R_TX_STO_INT_PART_BP_TARGET4_A_M		0x7000
#define PATH1_R_TX_STO_INT_PART_BP_TARGET5_A		0x3018
#define PATH1_R_TX_STO_INT_PART_BP_TARGET5_A_M		0x70000
#define PATH1_R_TX_STO_INT_PART_BP_TARGET6_A		0x3018
#define PATH1_R_TX_STO_INT_PART_BP_TARGET6_A_M		0x700000
#define PATH1_R_TX_STO_INT_PART_BP_TARGET7_A		0x3018
#define PATH1_R_TX_STO_INT_PART_BP_TARGET7_A_M		0x7000000
#define PATH1_R_TX_STO_INT_PART_BP_TARGET8_A		0x3018
#define PATH1_R_TX_STO_INT_PART_BP_TARGET8_A_M		0x70000000
#define PATH1_R_TX_STO_INT1_BYPASS_MODE_A		0x301C
#define PATH1_R_TX_STO_INT1_BYPASS_MODE_A_M		0x8
#define PATH1_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_A		0x301C
#define PATH1_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_A_M		0x10
#define PATH1_R_STO_INT_SEL_A		0x301C
#define PATH1_R_STO_INT_SEL_A_M		0x20
#define PATH1_R_TX_STO_INT_PART_BP_TARGET_STOP_A		0x301C
#define PATH1_R_TX_STO_INT_PART_BP_TARGET_STOP_A_M		0x380
#define PATH1_R_ANAPAR_ST1P5_SEL_A		0x320C
#define PATH1_R_ANAPAR_ST1P5_SEL_A_M		0xF
#define PATH1_R_ANAPAR_ST3P5_SEL_A		0x320C
#define PATH1_R_ANAPAR_ST3P5_SEL_A_M		0xF0
#define PATH1_R_ANAPAR_DIS_TSSI_DCK_ST_A		0x320C
#define PATH1_R_ANAPAR_DIS_TSSI_DCK_ST_A_M		0x80000000
#define PATH1_R_RFMODE_RSTB_EQ0_EN_A		0x3210
#define PATH1_R_RFMODE_RSTB_EQ0_EN_A_M		0x1
#define PATH1_R_PW_RSTB_EQ0_EN_A		0x3210
#define PATH1_R_PW_RSTB_EQ0_EN_A_M		0x2
#define PATH1_R_RSTB_EQ0_EN_A		0x3210
#define PATH1_R_RSTB_EQ0_EN_A_M		0x4
#define PATH1_R_RFMODE_RSTB_EQ0_A		0x3210
#define PATH1_R_RFMODE_RSTB_EQ0_A_M		0xF0
#define PATH1_R_PW_RSTB_EQ0_A		0x3210
#define PATH1_R_PW_RSTB_EQ0_A_M		0xFF00
#define PATH1_R_RSTB_EQ0_A		0x3210
#define PATH1_R_RSTB_EQ0_A_M		0xFFFF0000
#define PATH1_R_ANAPAR_RST_SEL_A		0x32A0
#define PATH1_R_ANAPAR_RST_SEL_A_M		0xF
#define PATH1_R_ANAPAR_RST_TX_SEL_A		0x32A0
#define PATH1_R_ANAPAR_RST_TX_SEL_A_M		0xF0
#define PATH1_R_ANAPAR_CTSDM_131_128__A		0x32A0
#define PATH1_R_ANAPAR_CTSDM_131_128__A_M		0xF00
#define PATH1_R_TXCK_FORCE_VAL_A		0x32A0
#define PATH1_R_TXCK_FORCE_VAL_A_M		0x7000
#define PATH1_R_TXCK_FORCE_ON_A		0x32A0
#define PATH1_R_TXCK_FORCE_ON_A_M		0x8000
#define PATH1_R_RXCK_FORCE_VAL_A		0x32A0
#define PATH1_R_RXCK_FORCE_VAL_A_M		0x70000
#define PATH1_R_RXCK_FORCE_ON_A		0x32A0
#define PATH1_R_RXCK_FORCE_ON_A_M		0x80000
#define PATH1_R_RXCK_RFBW0_A		0x32A0
#define PATH1_R_RXCK_RFBW0_A_M		0x700000
#define PATH1_R_RXCK_RFBW1_A		0x32A0
#define PATH1_R_RXCK_RFBW1_A_M		0x3800000
#define PATH1_R_RXCK_RFBW2_A		0x32A0
#define PATH1_R_RXCK_RFBW2_A_M		0x1C000000
#define PATH1_R_RXCK_RFBW3_A		0x32A0
#define PATH1_R_RXCK_RFBW3_A_M		0xE0000000
#define PATH1_R_RXCK_RFBW4_A		0x32A4
#define PATH1_R_RXCK_RFBW4_A_M		0x7
#define PATH1_R_RXCK_RFBW5_A		0x32A4
#define PATH1_R_RXCK_RFBW5_A_M		0x38
#define PATH1_R_RXCK_RFBW6_A		0x32A4
#define PATH1_R_RXCK_RFBW6_A_M		0x1C0
#define PATH1_R_TXCK_RFBW0_A		0x32A4
#define PATH1_R_TXCK_RFBW0_A_M		0x3800
#define PATH1_R_TXCK_RFBW1_A		0x32A4
#define PATH1_R_TXCK_RFBW1_A_M		0x1C000
#define PATH1_R_TXCK_RFBW2_A		0x32A4
#define PATH1_R_TXCK_RFBW2_A_M		0xE0000
#define PATH1_R_TXCK_RFBW3_A		0x32A4
#define PATH1_R_TXCK_RFBW3_A_M		0x700000
#define PATH1_R_TXCK_RFBW4_A		0x32A4
#define PATH1_R_TXCK_RFBW4_A_M		0x3800000
#define PATH1_R_TXCK_RFBW5_A		0x32A4
#define PATH1_R_TXCK_RFBW5_A_M		0x1C000000
#define PATH1_R_TXCK_RFBW6_A		0x32A4
#define PATH1_R_TXCK_RFBW6_A_M		0xE0000000
#define PATH1_R_EN_RXCK_TX_A		0x32A8
#define PATH1_R_EN_RXCK_TX_A_M		0x1
#define PATH1_R_RXCK_TX_A		0x32A8
#define PATH1_R_RXCK_TX_A_M		0xE
#define PATH1_R_RXCK_TX_FTM_A		0x32A8
#define PATH1_R_RXCK_TX_FTM_A_M		0x70
#define PATH1_R_CLK_RFC_GCK_EN_A		0x32A8
#define PATH1_R_CLK_RFC_GCK_EN_A_M		0x80
#define PATH1_R_RF0_GEN_DBG_SEL_A		0x32A8
#define PATH1_R_RF0_GEN_DBG_SEL_A_M		0x300
#define PATH1_R_RFMODE_GNT_WL_DIS_TX_OPT_A		0x32A8
#define PATH1_R_RFMODE_GNT_WL_DIS_TX_OPT_A_M		0x800
#define PATH1_R_RFAFE_PWSAV_EN_A		0x32A8
#define PATH1_R_RFAFE_PWSAV_EN_A_M		0xF000
#define PATH1_R_RFMODE_ORI_RXB_OFF_A		0x32A8
#define PATH1_R_RFMODE_ORI_RXB_OFF_A_M		0xF0000
#define PATH1_R_RFMODE_ORI_RXB_LOWPW_A		0x32A8
#define PATH1_R_RFMODE_ORI_RXB_LOWPW_A_M		0xF00000
#define PATH1_R_RFMODE_FTM_RXB_OFF_A		0x32A8
#define PATH1_R_RFMODE_FTM_RXB_OFF_A_M		0xF000000
#define PATH1_R_RFMODE_FTM_RXB_LOWPW_A		0x32A8
#define PATH1_R_RFMODE_FTM_RXB_LOWPW_A_M		0xF0000000
#define PATH1_R_RSTB_3WIRE_A		0x32AC
#define PATH1_R_RSTB_3WIRE_A_M		0x1
#define PATH1_R_EN_NRBW_AT_TX_A		0x32AC
#define PATH1_R_EN_NRBW_AT_TX_A_M		0x4
#define PATH1_R_RFMODE_ORI_TX_A		0x32AC
#define PATH1_R_RFMODE_ORI_TX_A_M		0xF0
#define PATH1_R_RFMODE_ORI_TX_TXOFF_A		0x32AC
#define PATH1_R_RFMODE_ORI_TX_TXOFF_A_M		0xF00
#define PATH1_R_RFMODE_ORI_RX_OFDM_CCA_A		0x32AC
#define PATH1_R_RFMODE_ORI_RX_OFDM_CCA_A_M		0xF000
#define PATH1_R_RFMODE_ORI_RX_CCK_CCA_A		0x32AC
#define PATH1_R_RFMODE_ORI_RX_CCK_CCA_A_M		0xF0000
#define PATH1_R_RFMODE_ORI_RX_IDLE_A		0x32AC
#define PATH1_R_RFMODE_ORI_RX_IDLE_A_M		0xF00000
#define PATH1_R_RFMODE_FTM_TX_A		0x32AC
#define PATH1_R_RFMODE_FTM_TX_A_M		0xF000000
#define PATH1_R_RFMODE_FTM_TX_TXOFF_A		0x32AC
#define PATH1_R_RFMODE_FTM_TX_TXOFF_A_M		0xF0000000
#define PATH1_R_RFMODE_FTM_RX_OFDM_CCA_A		0x32B0
#define PATH1_R_RFMODE_FTM_RX_OFDM_CCA_A_M		0xF
#define PATH1_R_RFMODE_FTM_RX_CCK_CCA_A		0x32B0
#define PATH1_R_RFMODE_FTM_RX_CCK_CCA_A_M		0xF0
#define PATH1_R_RFMODE_FTM_RX_IDLE_A		0x32B0
#define PATH1_R_RFMODE_FTM_RX_IDLE_A_M		0xF00
#define PATH1_R_RXB_IDX_AT_TX_A		0x32B0
#define PATH1_R_RXB_IDX_AT_TX_A_M		0x1F000
#define PATH1_R_TIA_IDX_AT_TX_A		0x32B0
#define PATH1_R_TIA_IDX_AT_TX_A_M		0x20000
#define PATH1_R_LNA_IDX_AT_TX_A		0x32B0
#define PATH1_R_LNA_IDX_AT_TX_A_M		0x1C0000
#define PATH1_R_TIA_EXT_BW_AT_TX_A		0x32B0
#define PATH1_R_TIA_EXT_BW_AT_TX_A_M		0x200000
#define PATH1_R_SI_RADDR_A		0x32B0
#define PATH1_R_SI_RADDR_A_M		0x3FC00000
#define PATH1_R_RST_3WIRE_CONFLICT_CNT_A		0x32B0
#define PATH1_R_RST_3WIRE_CONFLICT_CNT_A_M		0x80000000
#define PATH1_R_SOFT3WIRE_DATA_A		0x32B4
#define PATH1_R_SOFT3WIRE_DATA_A_M		0xFFFFFFF
#define PATH1_R_TXAGC_AT_SLEEP_A		0x32B8
#define PATH1_R_TXAGC_AT_SLEEP_A_M		0x3F
#define PATH1_R_RXB_IDX_AT_SLEEP_A		0x32B8
#define PATH1_R_RXB_IDX_AT_SLEEP_A_M		0x7C0
#define PATH1_R_TIA_IDX_AT_SLEEP_A		0x32B8
#define PATH1_R_TIA_IDX_AT_SLEEP_A_M		0x800
#define PATH1_R_LNA_IDX_AT_SLEEP_A		0x32B8
#define PATH1_R_LNA_IDX_AT_SLEEP_A_M		0x7000
#define PATH1_R_TIA_EXT_BW_AT_SLEEP_A		0x32B8
#define PATH1_R_TIA_EXT_BW_AT_SLEEP_A_M		0x8000
#define PATH1_R_EN_NRBW_AT_SLEEP_A		0x32B8
#define PATH1_R_EN_NRBW_AT_SLEEP_A_M		0x10000
#define PATH1_R_RFMODE_AT_SLEEP_A		0x32B8
#define PATH1_R_RFMODE_AT_SLEEP_A_M		0x1E0000
#define PATH1_R_TXAGC_BYPASS_A		0x32B8
#define PATH1_R_TXAGC_BYPASS_A_M		0x200000
#define PATH1_R_RXB_BYPASS_A		0x32B8
#define PATH1_R_RXB_BYPASS_A_M		0x400000
#define PATH1_R_TIA_BYPASS_A		0x32B8
#define PATH1_R_TIA_BYPASS_A_M		0x800000
#define PATH1_R_LNA_BYPASS_A		0x32B8
#define PATH1_R_LNA_BYPASS_A_M		0x1000000
#define PATH1_R_TIA_EXT_BYPASS_A		0x32B8
#define PATH1_R_TIA_EXT_BYPASS_A_M		0x2000000
#define PATH1_R_EN_NRBW_BYPASS_A		0x32B8
#define PATH1_R_EN_NRBW_BYPASS_A_M		0x4000000
#define PATH1_R_RFREG_DIS_GATING_A		0x32B8
#define PATH1_R_RFREG_DIS_GATING_A_M		0x8000000
#define PATH1_R_RSTB_ANAPAR_A		0x32B8
#define PATH1_R_RSTB_ANAPAR_A_M		0x10000000
#define PATH1_R_ANAPAR_SEL_OPT_A		0x32B8
#define PATH1_R_ANAPAR_SEL_OPT_A_M		0x20000000
#define PATH1_R_ANAPAR_DBG_MODE_A		0x32B8
#define PATH1_R_ANAPAR_DBG_MODE_A_M		0x40000000
#define PATH1_R_ANAPAR_DIS_GATING_A		0x32B8
#define PATH1_R_ANAPAR_DIS_GATING_A_M		0x80000000
#define PATH1_R_ANAPAR_ST0_SEL_A		0x32BC
#define PATH1_R_ANAPAR_ST0_SEL_A_M		0xF
#define PATH1_R_ANAPAR_ST1_SEL_A		0x32BC
#define PATH1_R_ANAPAR_ST1_SEL_A_M		0xF0
#define PATH1_R_ANAPAR_ST2_SEL_A		0x32BC
#define PATH1_R_ANAPAR_ST2_SEL_A_M		0xF00
#define PATH1_R_ANAPAR_ST3_SEL_A		0x32BC
#define PATH1_R_ANAPAR_ST3_SEL_A_M		0xF000
#define PATH1_R_ANAPAR_ST4_SEL_A		0x32BC
#define PATH1_R_ANAPAR_ST4_SEL_A_M		0xF0000
#define PATH1_R_ANAPAR_ST5_SEL_A		0x32BC
#define PATH1_R_ANAPAR_ST5_SEL_A_M		0xF00000
#define PATH1_R_ANAPAR_ST6_SEL_A		0x32BC
#define PATH1_R_ANAPAR_ST6_SEL_A_M		0xF000000
#define PATH1_R_ANAPAR_ST7_SEL_A		0x32BC
#define PATH1_R_ANAPAR_ST7_SEL_A_M		0xF0000000
#define PATH1_R_ANAPAR_ST8_SEL_A		0x32C0
#define PATH1_R_ANAPAR_ST8_SEL_A_M		0xF
#define PATH1_R_ANAPAR_ST9_SEL_A		0x32C0
#define PATH1_R_ANAPAR_ST9_SEL_A_M		0xF0
#define PATH1_R_ANAPAR_ST10_SEL_A		0x32C0
#define PATH1_R_ANAPAR_ST10_SEL_A_M		0xF00
#define PATH1_R_ANAPAR_ST11_SEL_A		0x32C0
#define PATH1_R_ANAPAR_ST11_SEL_A_M		0xF000
#define PATH1_R_ANAPAR_ST12_SEL_A		0x32C0
#define PATH1_R_ANAPAR_ST12_SEL_A_M		0xF0000
#define PATH1_R_ANAPAR_ST13_SEL_A		0x32C0
#define PATH1_R_ANAPAR_ST13_SEL_A_M		0xF00000
#define PATH1_R_ANAPAR_ST14_SEL_A		0x32C0
#define PATH1_R_ANAPAR_ST14_SEL_A_M		0xF000000
#define PATH1_R_ANAPAR_ST15_SEL_A		0x32C0
#define PATH1_R_ANAPAR_ST15_SEL_A_M		0xF0000000
#define PATH1_R_ANAPAR_ST16_SEL_A		0x32C4
#define PATH1_R_ANAPAR_ST16_SEL_A_M		0xF
#define PATH1_R_ANAPAR_ST17_SEL_A		0x32C4
#define PATH1_R_ANAPAR_ST17_SEL_A_M		0xF0
#define PATH1_R_ANAPAR_ST18_SEL_A		0x32C4
#define PATH1_R_ANAPAR_ST18_SEL_A_M		0xF00
#define PATH1_R_ANAPAR_ST19_SEL_A		0x32C4
#define PATH1_R_ANAPAR_ST19_SEL_A_M		0xF000
#define PATH1_R_ANAPAR_ST20_SEL_A		0x32C4
#define PATH1_R_ANAPAR_ST20_SEL_A_M		0xF0000
#define PATH1_R_ANAPAR_ST21_SEL_A		0x32C4
#define PATH1_R_ANAPAR_ST21_SEL_A_M		0xF00000
#define PATH1_R_ANAPAR_ST22_SEL_A		0x32C4
#define PATH1_R_ANAPAR_ST22_SEL_A_M		0xF000000
#define PATH1_R_ANAPAR_ST23_SEL_A		0x32C4
#define PATH1_R_ANAPAR_ST23_SEL_A_M		0xF0000000
#define PATH1_R_ANAPAR_ST24_SEL_A		0x32C8
#define PATH1_R_ANAPAR_ST24_SEL_A_M		0xF
#define PATH1_R_ANAPAR_ST25_SEL_A		0x32C8
#define PATH1_R_ANAPAR_ST25_SEL_A_M		0xF0
#define PATH1_R_ANAPAR_ST26_SEL_A		0x32C8
#define PATH1_R_ANAPAR_ST26_SEL_A_M		0xF00
#define PATH1_R_ANAPAR_ST27_SEL_A		0x32C8
#define PATH1_R_ANAPAR_ST27_SEL_A_M		0xF000
#define PATH1_R_ANAPAR_ST28_SEL_A		0x32C8
#define PATH1_R_ANAPAR_ST28_SEL_A_M		0xF0000
#define PATH1_R_ANAPAR_ST29_SEL_A		0x32C8
#define PATH1_R_ANAPAR_ST29_SEL_A_M		0xF00000
#define PATH1_R_ANAPAR_ST30_SEL_A		0x32C8
#define PATH1_R_ANAPAR_ST30_SEL_A_M		0xF000000
#define PATH1_R_ANAPAR_ST31_SEL_A		0x32C8
#define PATH1_R_ANAPAR_ST31_SEL_A_M		0xF0000000
#define PATH1_R_ANAPAR_CTSDM_31_0__A		0x32CC
#define PATH1_R_ANAPAR_CTSDM_31_0__A_M		0xFFFFFFFF
#define PATH1_R_ANAPAR_CTSDM_63_32__A		0x32D0
#define PATH1_R_ANAPAR_CTSDM_63_32__A_M		0xFFFFFFFF
#define PATH1_R_ANAPAR_CTSDM_95_64__A		0x32D4
#define PATH1_R_ANAPAR_CTSDM_95_64__A_M		0xFFFFFFFF
#define PATH1_R_ANAPAR_CTSDM_127_96__A		0x32D8
#define PATH1_R_ANAPAR_CTSDM_127_96__A_M		0xFFFFFFFF
#define PATH1_R_ANAPAR_31_0__A		0x32DC
#define PATH1_R_ANAPAR_31_0__A_M		0xFFFFFFFF
#define PATH1_R_ANAPAR_63_32__A		0x32E0
#define PATH1_R_ANAPAR_63_32__A_M		0xFFFFFFFF
#define PATH1_R_ANAPAR_95_64__A		0x32E4
#define PATH1_R_ANAPAR_95_64__A_M		0xFFFFFFFF
#define PATH1_R_ANAPAR_127_96__A		0x32E8
#define PATH1_R_ANAPAR_127_96__A_M		0xFFFFFFFF
#define PATH1_R_ANAPAR_143_128__A		0x32EC
#define PATH1_R_ANAPAR_143_128__A_M		0xFFFF
#define PATH1_R_ANAPAR_LBK_15_0__A		0x32EC
#define PATH1_R_ANAPAR_LBK_15_0__A_M		0xFFFF0000
#define PATH1_R_ANAPAR_LBK_47_16__A		0x32F0
#define PATH1_R_ANAPAR_LBK_47_16__A_M		0xFFFFFFFF
#define PATH1_R_ANAPAR_LBK_79_48__A		0x32F4
#define PATH1_R_ANAPAR_LBK_79_48__A_M		0xFFFFFFFF
#define PATH1_R_ANAPAR_LBK_111_80__A		0x32F8
#define PATH1_R_ANAPAR_LBK_111_80__A_M		0xFFFFFFFF
#define PATH1_R_ANAPAR_LBK_143_112__A		0x32FC
#define PATH1_R_ANAPAR_LBK_143_112__A_M		0xFFFFFFFF
#define PATH1_AFE_ANAPAR_CTSDM_OUT_I_A		0x3E00
#define PATH1_AFE_ANAPAR_CTSDM_OUT_I_A_M		0xFFFFF
#define PATH1_RO_SI_R_DATA_P_A		0x3E04
#define PATH1_RO_SI_R_DATA_P_A_M		0xFFFFF
#define PATH1_AGC_RPT_PATH_RPT_RPT_IDX_PRE_A		0x3E08
#define PATH1_AGC_RPT_PATH_RPT_RPT_IDX_PRE_A_M		0x7FF
#define PATH1_AGC_RPT_PATH_RPT_IBPWDBM_PRE_A		0x3E08
#define PATH1_AGC_RPT_PATH_RPT_IBPWDBM_PRE_A_M		0xFF800
#define PATH1_AGC_RPT_PATH_RPT_WBPWDBM_PRE_A		0x3E08
#define PATH1_AGC_RPT_PATH_RPT_WBPWDBM_PRE_A_M		0x1FF00000
#define PATH1_AGC_RPT_PATH_RPT_PREITER_A		0x3E08
#define PATH1_AGC_RPT_PATH_RPT_PREITER_A_M		0xE0000000
#define PATH1_AGC_RPT_PATH_RPT_RFGAIN_PRE_A		0x3E0C
#define PATH1_AGC_RPT_PATH_RPT_RFGAIN_PRE_A_M		0x3FF
#define PATH1_AGC_RPT_PATH_RPT_RSSI_PRE_A		0x3E0C
#define PATH1_AGC_RPT_PATH_RPT_RSSI_PRE_A_M		0x3FF0000
#define PATH1_AGC_RPT_PATH_RPT_RPT_IDX_LGY_A		0x3E10
#define PATH1_AGC_RPT_PATH_RPT_RPT_IDX_LGY_A_M		0x7FF
#define PATH1_AGC_RPT_PATH_RPT_IBPWDBM_LGY_A		0x3E10
#define PATH1_AGC_RPT_PATH_RPT_IBPWDBM_LGY_A_M		0xFF800
#define PATH1_AGC_RPT_PATH_RPT_WBPWDBM_LGY_A		0x3E10
#define PATH1_AGC_RPT_PATH_RPT_WBPWDBM_LGY_A_M		0x1FF00000
#define PATH1_AGC_RPT_PATH_RPT_FINITER_A		0x3E10
#define PATH1_AGC_RPT_PATH_RPT_FINITER_A_M		0xE0000000
#define PATH1_AGC_RPT_PATH_RPT_RFGAIN_LGY_A		0x3E14
#define PATH1_AGC_RPT_PATH_RPT_RFGAIN_LGY_A_M		0x3FF
#define PATH1_AGC_RPT_PATH_RPT_RSSI_LGY_A		0x3E14
#define PATH1_AGC_RPT_PATH_RPT_RSSI_LGY_A_M		0x3FF0000
#define PATH1_AGC_RPT_PATH_RPT_RPT_IDX_HT_A		0x3E18
#define PATH1_AGC_RPT_PATH_RPT_RPT_IDX_HT_A_M		0x7FF
#define PATH1_AGC_RPT_PATH_RPT_IBPWDBM_HT_A		0x3E18
#define PATH1_AGC_RPT_PATH_RPT_IBPWDBM_HT_A_M		0xFF800
#define PATH1_AGC_RPT_PATH_RPT_WBPWDBM_HT_A		0x3E18
#define PATH1_AGC_RPT_PATH_RPT_WBPWDBM_HT_A_M		0x1FF00000
#define PATH1_AGC_RPT_PATH_RPT_RFGAIN_HT_A		0x3E1C
#define PATH1_AGC_RPT_PATH_RPT_RFGAIN_HT_A_M		0x3FF
#define PATH1_AGC_RPT_PATH_RPT_RSSI_HT_A		0x3E1C
#define PATH1_AGC_RPT_PATH_RPT_RSSI_HT_A_M		0x3FF0000
#define PATH1_AGC_RPT_PATH_RECTIMER_FINAGC_A		0x3E20
#define PATH1_AGC_RPT_PATH_RECTIMER_FINAGC_A_M		0x3FF
#define PATH1_AGC_RPT_PATH_RECTIMER_CCA_A		0x3E20
#define PATH1_AGC_RPT_PATH_RECTIMER_CCA_A_M		0xFFC00
#define PATH1_AGC_RPT_PATH_RECTIMER_PREAGC_A		0x3E20
#define PATH1_AGC_RPT_PATH_RECTIMER_PREAGC_A_M		0x3FF00000
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_ALL_A		0x3E28
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_ALL_A_M		0x1
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_L_STF_A		0x3E28
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_L_STF_A_M		0x2
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_FFT_A		0x3E28
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_FFT_A_M		0x4
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_PW_NORM_A		0x3E28
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_PW_NORM_A_M		0x8
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_WIN_A		0x3E28
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_WIN_A_M		0x10
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_GAIN_A		0x3E28
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_GAIN_A_M		0x20
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_CFO_A		0x3E28
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_CFO_A_M		0x40
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_DFIR_A		0x3E28
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_DFIR_A_M		0x80
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR1_A		0x3E28
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR1_A_M		0x100
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_IFMOD_A		0x3E28
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_IFMOD_A_M		0x200
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_B_IFMOD_A		0x3E28
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_B_IFMOD_A_M		0x400
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR2_A		0x3E28
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR2_A_M		0x800
#define TX_ACC_EN_A		0x4000
#define TX_ACC_EN_A_M		0x1
#define BWD_SNR_THD_1_A		0x4004
#define BWD_SNR_THD_1_A_M		0x3FF
#define BWD_SNR_THD_2_A		0x4004
#define BWD_SNR_THD_2_A_M		0xFFC00
#define BWD_SNR_THD_3_A		0x4004
#define BWD_SNR_THD_3_A_M		0x3FF00000
#define BWD_SEL_CONSERVE_EN_A		0x4004
#define BWD_SEL_CONSERVE_EN_A_M		0x40000000
#define DATA_BW_FLAG_S0_A		0x4004
#define DATA_BW_FLAG_S0_A_M		0x80000000
#define BWD_SNR_THD_4_A		0x4008
#define BWD_SNR_THD_4_A_M		0x3FF
#define BWD_THD_1_A		0x4008
#define BWD_THD_1_A_M		0xFFC00
#define BWD_THD_2_A		0x4008
#define BWD_THD_2_A_M		0x3FF00000
#define DATA_BW_FLAG_S1_A		0x4008
#define DATA_BW_FLAG_S1_A_M		0x40000000
#define DATA_BW_FLAG_S2_A		0x4008
#define DATA_BW_FLAG_S2_A_M		0x80000000
#define BWD_THD_3_A		0x400C
#define BWD_THD_3_A_M		0x3FF
#define BWD_THD_4_A		0x400C
#define BWD_THD_4_A_M		0xFFC00
#define BWD_THD_5_A		0x400C
#define BWD_THD_5_A_M		0x3FF00000
#define DATA_BW_FLAG_S3_A		0x400C
#define DATA_BW_FLAG_S3_A_M		0x40000000
#define MANUAL_DATA_BW_EN_A		0x400C
#define MANUAL_DATA_BW_EN_A_M		0x80000000
#define BWD_RESERVED_1_A		0x4010
#define BWD_RESERVED_1_A_M		0x3FF
#define BWD_RESERVED_2_A		0x4010
#define BWD_RESERVED_2_A_M		0xFFC00
#define BWD_RESERVED_3_A		0x4010
#define BWD_RESERVED_3_A_M		0x3FF00000
#define BWD_RESERVED_4_A		0x4014
#define BWD_RESERVED_4_A_M		0x3FF
#define BWD_RESERVED_5_A		0x4014
#define BWD_RESERVED_5_A_M		0xFFC00
#define BWD_RESERVED_6_A		0x4014
#define BWD_RESERVED_6_A_M		0x3FF00000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR0_A		0x4018
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR0_A_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR1_A		0x4018
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR1_A_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR2_A		0x4018
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR2_A_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR3_A		0x4018
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR3_A_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR4_A		0x401C
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR4_A_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR5_A		0x401C
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR5_A_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR0_A		0x401C
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR0_A_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR1_A		0x401C
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR1_A_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR2_A		0x4020
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR2_A_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR3_A		0x4020
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR3_A_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR4_A		0x4020
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR4_A_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR5_A		0x4020
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR5_A_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR0_A		0x4024
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR0_A_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR1_A		0x4024
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR1_A_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR2_A		0x4024
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR2_A_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR3_A		0x4024
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR3_A_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR4_A		0x4028
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR4_A_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR5_A		0x4028
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR5_A_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR0_A		0x4028
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR0_A_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR1_A		0x4028
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR1_A_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR2_A		0x402C
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR2_A_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR3_A		0x402C
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR3_A_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR4_A		0x402C
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR4_A_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR5_A		0x402C
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR5_A_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR0_A		0x4030
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR0_A_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR1_A		0x4030
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR1_A_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR2_A		0x4030
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR2_A_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR3_A		0x4030
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR3_A_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR4_A		0x4034
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR4_A_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR5_A		0x4034
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR5_A_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR0_A		0x4034
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR0_A_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR1_A		0x4034
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR1_A_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR2_A		0x4038
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR2_A_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR3_A		0x4038
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR3_A_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR4_A		0x4038
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR4_A_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR5_A		0x4038
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR5_A_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR0_A		0x403C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR0_A_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR1_A		0x403C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR1_A_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR2_A		0x403C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR2_A_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR3_A		0x403C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR3_A_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR4_A		0x4040
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR4_A_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR5_A		0x4040
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR5_A_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR0_A		0x4040
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR0_A_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR1_A		0x4040
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR1_A_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR2_A		0x4044
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR2_A_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR3_A		0x4044
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR3_A_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR4_A		0x4044
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR4_A_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR5_A		0x4044
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR5_A_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR0_A		0x4048
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR0_A_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR1_A		0x4048
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR1_A_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR2_A		0x4048
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR2_A_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR3_A		0x4048
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR3_A_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR4_A		0x404C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR4_A_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR5_A		0x404C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR5_A_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR0_A		0x404C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR0_A_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR1_A		0x404C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR1_A_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR2_A		0x4050
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR2_A_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR3_A		0x4050
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR3_A_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR4_A		0x4050
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR4_A_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR5_A		0x4050
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR5_A_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR0_A		0x4054
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR0_A_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR1_A		0x4054
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR1_A_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR2_A		0x4054
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR2_A_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR3_A		0x4054
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR3_A_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR4_A		0x4058
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR4_A_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR5_A		0x4058
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR5_A_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR0_A		0x4058
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR0_A_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR1_A		0x4058
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR1_A_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR2_A		0x405C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR2_A_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR3_A		0x405C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR3_A_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR4_A		0x405C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR4_A_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR5_A		0x405C
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR5_A_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR0_A		0x4060
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR0_A_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR1_A		0x4060
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR1_A_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR2_A		0x4060
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR2_A_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR3_A		0x4060
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR3_A_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR4_A		0x4064
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR4_A_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR5_A		0x4064
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR5_A_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR0_A		0x4064
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR0_A_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR1_A		0x4064
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR1_A_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR2_A		0x4068
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR2_A_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR3_A		0x4068
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR3_A_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR4_A		0x4068
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR4_A_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR5_A		0x4068
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR5_A_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR0_A		0x406C
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR0_A_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR1_A		0x406C
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR1_A_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR2_A		0x406C
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR2_A_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR3_A		0x406C
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR3_A_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR4_A		0x4070
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR4_A_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR5_A		0x4070
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR5_A_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR0_A		0x4070
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR0_A_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR1_A		0x4070
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR1_A_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR2_A		0x4074
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR2_A_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR3_A		0x4074
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR3_A_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR4_A		0x4074
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR4_A_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR5_A		0x4074
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR5_A_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR0_A		0x4078
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR0_A_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR1_A		0x4078
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR1_A_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR2_A		0x4078
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR2_A_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR3_A		0x4078
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR3_A_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR4_A		0x407C
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR4_A_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR5_A		0x407C
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR5_A_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR0_A		0x407C
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR0_A_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR1_A		0x407C
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR1_A_M		0xFF000000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR2_A		0x4080
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR2_A_M		0xFF
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR3_A		0x4080
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR3_A_M		0xFF00
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR4_A		0x4080
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR4_A_M		0xFF0000
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR5_A		0x4080
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR5_A_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR0_A		0x4084
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR0_A_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR1_A		0x4084
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR1_A_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR2_A		0x4084
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR2_A_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR3_A		0x4084
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR3_A_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR4_A		0x4088
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR4_A_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR5_A		0x4088
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR5_A_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR0_A		0x4088
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR0_A_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR1_A		0x4088
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR1_A_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR2_A		0x408C
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR2_A_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR3_A		0x408C
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR3_A_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR4_A		0x408C
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR4_A_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR5_A		0x408C
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR5_A_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR0_A		0x4090
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR0_A_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR1_A		0x4090
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR1_A_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR2_A		0x4090
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR2_A_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR3_A		0x4090
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR3_A_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR4_A		0x4094
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR4_A_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR5_A		0x4094
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR5_A_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR0_A		0x4094
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR0_A_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR1_A		0x4094
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR1_A_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR2_A		0x4098
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR2_A_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR3_A		0x4098
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR3_A_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR4_A		0x4098
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR4_A_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR5_A		0x4098
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR5_A_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR0_A		0x409C
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR0_A_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR1_A		0x409C
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR1_A_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR2_A		0x409C
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR2_A_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR3_A		0x409C
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR3_A_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR4_A		0x40A0
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR4_A_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR5_A		0x40A0
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR5_A_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR0_A		0x40A0
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR0_A_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR1_A		0x40A0
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR1_A_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR2_A		0x40A4
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR2_A_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR3_A		0x40A4
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR3_A_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR4_A		0x40A4
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR4_A_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR5_A		0x40A4
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR5_A_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR0_A		0x40A8
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR0_A_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR1_A		0x40A8
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR1_A_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR2_A		0x40A8
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR2_A_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR3_A		0x40A8
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR3_A_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR4_A		0x40AC
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR4_A_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR5_A		0x40AC
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR5_A_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR0_A		0x40AC
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR0_A_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR1_A		0x40AC
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR1_A_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR2_A		0x40B0
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR2_A_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR3_A		0x40B0
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR3_A_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR4_A		0x40B0
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR4_A_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR5_A		0x40B0
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR5_A_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR0_A		0x40B4
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR0_A_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR1_A		0x40B4
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR1_A_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR2_A		0x40B4
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR2_A_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR3_A		0x40B4
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR3_A_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR4_A		0x40B8
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR4_A_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR5_A		0x40B8
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR5_A_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR0_A		0x40B8
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR0_A_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR1_A		0x40B8
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR1_A_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR2_A		0x40BC
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR2_A_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR3_A		0x40BC
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR3_A_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR4_A		0x40BC
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR4_A_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR5_A		0x40BC
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR5_A_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR0_A		0x40C0
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR0_A_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR1_A		0x40C0
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR1_A_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR2_A		0x40C0
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR2_A_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR3_A		0x40C0
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR3_A_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR4_A		0x40C4
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR4_A_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR5_A		0x40C4
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR5_A_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR0_A		0x40C4
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR0_A_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR1_A		0x40C4
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR1_A_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR2_A		0x40C8
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR2_A_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR3_A		0x40C8
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR3_A_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR4_A		0x40C8
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR4_A_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR5_A		0x40C8
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR5_A_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR0_A		0x40CC
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR0_A_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR1_A		0x40CC
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR1_A_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR2_A		0x40CC
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR2_A_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR3_A		0x40CC
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR3_A_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR4_A		0x40D0
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR4_A_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR5_A		0x40D0
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR5_A_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR0_A		0x40D0
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR0_A_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR1_A		0x40D0
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR1_A_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR2_A		0x40D4
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR2_A_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR3_A		0x40D4
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR3_A_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR4_A		0x40D4
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR4_A_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR5_A		0x40D4
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR5_A_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR0_A		0x40D8
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR0_A_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR1_A		0x40D8
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR1_A_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR2_A		0x40D8
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR2_A_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR3_A		0x40D8
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR3_A_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR4_A		0x40DC
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR4_A_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR5_A		0x40DC
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR5_A_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR0_A		0x40DC
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR0_A_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR1_A		0x40DC
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR1_A_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR2_A		0x40E0
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR2_A_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR3_A		0x40E0
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR3_A_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR4_A		0x40E0
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR4_A_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR5_A		0x40E0
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR5_A_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR0_A		0x40E4
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR0_A_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR1_A		0x40E4
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR1_A_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR2_A		0x40E4
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR2_A_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR3_A		0x40E4
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR3_A_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR4_A		0x40E8
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR4_A_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR5_A		0x40E8
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR5_A_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR0_A		0x40E8
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR0_A_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR1_A		0x40E8
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR1_A_M		0xFF000000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR2_A		0x40EC
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR2_A_M		0xFF
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR3_A		0x40EC
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR3_A_M		0xFF00
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR4_A		0x40EC
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR4_A_M		0xFF0000
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR5_A		0x40EC
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR5_A_M		0xFF000000
#define NOISE_EST_COUNT_THR_A		0x40F0
#define NOISE_EST_COUNT_THR_A_M		0x3F
#define ZERO_HOLD_FOR_1X_EN_A		0x40F0
#define ZERO_HOLD_FOR_1X_EN_A_M		0x40
#define ZERO_HOLD_FOR_2X_EN_A		0x40F0
#define ZERO_HOLD_FOR_2X_EN_A_M		0x80
#define SMOOTH_COEFF_SEL_A		0x40F4
#define SMOOTH_COEFF_SEL_A_M		0x3
#define V_MATRIX_INTPL_EN_A		0x40F4
#define V_MATRIX_INTPL_EN_A_M		0x4
#define V_MATRIX_SMO_EN_A		0x40F4
#define V_MATRIX_SMO_EN_A_M		0x8
#define MUIC_EN_A		0x40F8
#define MUIC_EN_A_M		0x1
#define DEV1_TH_NG1_BW20_A		0x40FC
#define DEV1_TH_NG1_BW20_A_M		0x3F
#define DEV1_TH_NG1_BW40_A		0x40FC
#define DEV1_TH_NG1_BW40_A_M		0xFC0
#define DEV1_TH_NG1_BW80_A		0x40FC
#define DEV1_TH_NG1_BW80_A_M		0x3F000
#define DEV1_TH_NG2_BW20_A		0x40FC
#define DEV1_TH_NG2_BW20_A_M		0xFC0000
#define DEV1_TH_NG2_BW40_A		0x40FC
#define DEV1_TH_NG2_BW40_A_M		0x3F000000
#define NONCON160M_A		0x40FC
#define NONCON160M_A_M		0x40000000
#define AVGSNR_DIFF_EN_A		0x40FC
#define AVGSNR_DIFF_EN_A_M		0x80000000
#define DEV1_TH_NG2_BW80_A		0x4100
#define DEV1_TH_NG2_BW80_A_M		0x3F
#define DEV1_TH_NG4_BW20_A		0x4100
#define DEV1_TH_NG4_BW20_A_M		0xFC0
#define DEV1_TH_NG4_BW40_A		0x4100
#define DEV1_TH_NG4_BW40_A_M		0x3F000
#define DEV1_TH_NG4_BW80_A		0x4100
#define DEV1_TH_NG4_BW80_A_M		0xFC0000
#define DEV2_TH_NG1_BW20_A		0x4100
#define DEV2_TH_NG1_BW20_A_M		0x3F000000
#define BADTONE_COUNT_TH_SRC_GRPING_A		0x4100
#define BADTONE_COUNT_TH_SRC_GRPING_A_M		0x40000000
#define DEV2_TH_NG1_BW40_A		0x4104
#define DEV2_TH_NG1_BW40_A_M		0x3F
#define DEV2_TH_NG1_BW80_A		0x4104
#define DEV2_TH_NG1_BW80_A_M		0xFC0
#define DEV2_TH_NG2_BW20_A		0x4104
#define DEV2_TH_NG2_BW20_A_M		0x3F000
#define DEV2_TH_NG2_BW40_A		0x4104
#define DEV2_TH_NG2_BW40_A_M		0xFC0000
#define DEV2_TH_NG2_BW80_A		0x4104
#define DEV2_TH_NG2_BW80_A_M		0x3F000000
#define DEV2_TH_NG4_BW20_A		0x4108
#define DEV2_TH_NG4_BW20_A_M		0x3F
#define DEV2_TH_NG4_BW40_A		0x4108
#define DEV2_TH_NG4_BW40_A_M		0xFC0
#define DEV2_TH_NG4_BW80_A		0x4108
#define DEV2_TH_NG4_BW80_A_M		0x3F000
#define HE_DEV1_TH_NG16_BW20_A		0x4108
#define HE_DEV1_TH_NG16_BW20_A_M		0xFC0000
#define HE_DEV1_TH_NG16_BW40_A		0x4108
#define HE_DEV1_TH_NG16_BW40_A_M		0x3F000000
#define HE_DEV1_TH_NG16_BW80_A		0x410C
#define HE_DEV1_TH_NG16_BW80_A_M		0x3F
#define HE_DEV1_TH_NG4_BW20_A		0x410C
#define HE_DEV1_TH_NG4_BW20_A_M		0xFC0
#define HE_DEV1_TH_NG4_BW40_A		0x410C
#define HE_DEV1_TH_NG4_BW40_A_M		0x3F000
#define HE_DEV1_TH_NG4_BW80_A		0x410C
#define HE_DEV1_TH_NG4_BW80_A_M		0xFC0000
#define HE_DEV2_TH_NG16_BW20_A		0x410C
#define HE_DEV2_TH_NG16_BW20_A_M		0x3F000000
#define HE_DEV2_TH_NG16_BW40_A		0x4110
#define HE_DEV2_TH_NG16_BW40_A_M		0x3F
#define HE_DEV2_TH_NG16_BW80_A		0x4110
#define HE_DEV2_TH_NG16_BW80_A_M		0xFC0
#define HE_DEV2_TH_NG4_BW20_A		0x4110
#define HE_DEV2_TH_NG4_BW20_A_M		0x3F000
#define HE_DEV2_TH_NG4_BW40_A		0x4110
#define HE_DEV2_TH_NG4_BW40_A_M		0xFC0000
#define HE_DEV2_TH_NG4_BW80_A		0x4110
#define HE_DEV2_TH_NG4_BW80_A_M		0x3F000000
#define HE_SNR1_MIN_CNT_TH_NG16_BW20_A		0x4114
#define HE_SNR1_MIN_CNT_TH_NG16_BW20_A_M		0x3F
#define HE_SNR1_MIN_CNT_TH_NG16_BW40_A		0x4114
#define HE_SNR1_MIN_CNT_TH_NG16_BW40_A_M		0xFC0
#define HE_SNR1_MIN_CNT_TH_NG16_BW80_A		0x4114
#define HE_SNR1_MIN_CNT_TH_NG16_BW80_A_M		0x3F000
#define HE_SNR1_MIN_CNT_TH_NG4_BW20_A		0x4114
#define HE_SNR1_MIN_CNT_TH_NG4_BW20_A_M		0xFC0000
#define HE_SNR1_MIN_CNT_TH_NG4_BW40_A		0x4114
#define HE_SNR1_MIN_CNT_TH_NG4_BW40_A_M		0x3F000000
#define HE_SNR1_MIN_CNT_TH_NG4_BW80_A		0x4118
#define HE_SNR1_MIN_CNT_TH_NG4_BW80_A_M		0x3F
#define HE_SNR2_MIN_CNT_TH_NG16_BW20_A		0x4118
#define HE_SNR2_MIN_CNT_TH_NG16_BW20_A_M		0xFC0
#define HE_SNR2_MIN_CNT_TH_NG16_BW40_A		0x4118
#define HE_SNR2_MIN_CNT_TH_NG16_BW40_A_M		0x3F000
#define HE_SNR2_MIN_CNT_TH_NG16_BW80_A		0x4118
#define HE_SNR2_MIN_CNT_TH_NG16_BW80_A_M		0xFC0000
#define HE_SNR2_MIN_CNT_TH_NG4_BW20_A		0x4118
#define HE_SNR2_MIN_CNT_TH_NG4_BW20_A_M		0x3F000000
#define HE_SNR2_MIN_CNT_TH_NG4_BW40_A		0x411C
#define HE_SNR2_MIN_CNT_TH_NG4_BW40_A_M		0x3F
#define HE_SNR2_MIN_CNT_TH_NG4_BW80_A		0x411C
#define HE_SNR2_MIN_CNT_TH_NG4_BW80_A_M		0xFC0
#define SNR1_MIN_CNT_TH_NG1_BW20_A		0x411C
#define SNR1_MIN_CNT_TH_NG1_BW20_A_M		0x3F000
#define SNR1_MIN_CNT_TH_NG1_BW40_A		0x411C
#define SNR1_MIN_CNT_TH_NG1_BW40_A_M		0xFC0000
#define SNR1_MIN_CNT_TH_NG1_BW80_A		0x411C
#define SNR1_MIN_CNT_TH_NG1_BW80_A_M		0x3F000000
#define SNR1_MIN_CNT_TH_NG2_BW20_A		0x4120
#define SNR1_MIN_CNT_TH_NG2_BW20_A_M		0x3F
#define SNR1_MIN_CNT_TH_NG2_BW40_A		0x4120
#define SNR1_MIN_CNT_TH_NG2_BW40_A_M		0xFC0
#define SNR1_MIN_CNT_TH_NG2_BW80_A		0x4120
#define SNR1_MIN_CNT_TH_NG2_BW80_A_M		0x3F000
#define SNR1_MIN_CNT_TH_NG4_BW20_A		0x4120
#define SNR1_MIN_CNT_TH_NG4_BW20_A_M		0xFC0000
#define SNR1_MIN_CNT_TH_NG4_BW40_A		0x4120
#define SNR1_MIN_CNT_TH_NG4_BW40_A_M		0x3F000000
#define SNR1_MIN_CNT_TH_NG4_BW80_A		0x4124
#define SNR1_MIN_CNT_TH_NG4_BW80_A_M		0x3F
#define SNR2_MIN_CNT_TH_NG1_BW20_A		0x4124
#define SNR2_MIN_CNT_TH_NG1_BW20_A_M		0xFC0
#define SNR2_MIN_CNT_TH_NG1_BW40_A		0x4124
#define SNR2_MIN_CNT_TH_NG1_BW40_A_M		0x3F000
#define SNR2_MIN_CNT_TH_NG1_BW80_A		0x4124
#define SNR2_MIN_CNT_TH_NG1_BW80_A_M		0xFC0000
#define SNR2_MIN_CNT_TH_NG2_BW20_A		0x4124
#define SNR2_MIN_CNT_TH_NG2_BW20_A_M		0x3F000000
#define SNR2_MIN_CNT_TH_NG2_BW40_A		0x4128
#define SNR2_MIN_CNT_TH_NG2_BW40_A_M		0x3F
#define SNR2_MIN_CNT_TH_NG2_BW80_A		0x4128
#define SNR2_MIN_CNT_TH_NG2_BW80_A_M		0xFC0
#define SNR2_MIN_CNT_TH_NG4_BW20_A		0x4128
#define SNR2_MIN_CNT_TH_NG4_BW20_A_M		0x3F000
#define SNR2_MIN_CNT_TH_NG4_BW40_A		0x4128
#define SNR2_MIN_CNT_TH_NG4_BW40_A_M		0xFC0000
#define SNR2_MIN_CNT_TH_NG4_BW80_A		0x4128
#define SNR2_MIN_CNT_TH_NG4_BW80_A_M		0x3F000000
#define SNRLOSS_WGT_A		0x412C
#define SNRLOSS_WGT_A_M		0x1F
#define HE_SNR1_TH_NG16_BW20_A		0x412C
#define HE_SNR1_TH_NG16_BW20_A_M		0x1E0
#define HE_SNR1_TH_NG16_BW40_A		0x412C
#define HE_SNR1_TH_NG16_BW40_A_M		0x1E00
#define HE_SNR1_TH_NG16_BW80_A		0x412C
#define HE_SNR1_TH_NG16_BW80_A_M		0x1E000
#define HE_SNR1_TH_NG4_BW20_A		0x412C
#define HE_SNR1_TH_NG4_BW20_A_M		0x1E0000
#define HE_SNR1_TH_NG4_BW40_A		0x412C
#define HE_SNR1_TH_NG4_BW40_A_M		0x1E00000
#define HE_SNR1_TH_NG4_BW80_A		0x412C
#define HE_SNR1_TH_NG4_BW80_A_M		0x1E000000
#define HE_SNR2_TH_NG16_BW20_A		0x4130
#define HE_SNR2_TH_NG16_BW20_A_M		0xF
#define HE_SNR2_TH_NG16_BW40_A		0x4130
#define HE_SNR2_TH_NG16_BW40_A_M		0xF0
#define HE_SNR2_TH_NG16_BW80_A		0x4130
#define HE_SNR2_TH_NG16_BW80_A_M		0xF00
#define HE_SNR2_TH_NG4_BW20_A		0x4130
#define HE_SNR2_TH_NG4_BW20_A_M		0xF000
#define HE_SNR2_TH_NG4_BW40_A		0x4130
#define HE_SNR2_TH_NG4_BW40_A_M		0xF0000
#define HE_SNR2_TH_NG4_BW80_A		0x4130
#define HE_SNR2_TH_NG4_BW80_A_M		0xF00000
#define SNR1_TH_NG1_BW20_A		0x4130
#define SNR1_TH_NG1_BW20_A_M		0xF000000
#define SNR1_TH_NG1_BW40_A		0x4130
#define SNR1_TH_NG1_BW40_A_M		0xF0000000
#define SNR1_TH_NG1_BW80_A		0x4134
#define SNR1_TH_NG1_BW80_A_M		0xF
#define SNR1_TH_NG2_BW20_A		0x4134
#define SNR1_TH_NG2_BW20_A_M		0xF0
#define SNR1_TH_NG2_BW40_A		0x4134
#define SNR1_TH_NG2_BW40_A_M		0xF00
#define SNR1_TH_NG2_BW80_A		0x4134
#define SNR1_TH_NG2_BW80_A_M		0xF000
#define SNR1_TH_NG4_BW20_A		0x4134
#define SNR1_TH_NG4_BW20_A_M		0xF0000
#define SNR1_TH_NG4_BW40_A		0x4134
#define SNR1_TH_NG4_BW40_A_M		0xF00000
#define SNR1_TH_NG4_BW80_A		0x4134
#define SNR1_TH_NG4_BW80_A_M		0xF000000
#define SNR2_TH_NG1_BW20_A		0x4134
#define SNR2_TH_NG1_BW20_A_M		0xF0000000
#define SNR2_TH_NG1_BW40_A		0x4138
#define SNR2_TH_NG1_BW40_A_M		0xF
#define SNR2_TH_NG1_BW80_A		0x4138
#define SNR2_TH_NG1_BW80_A_M		0xF0
#define SNR2_TH_NG2_BW20_A		0x4138
#define SNR2_TH_NG2_BW20_A_M		0xF00
#define SNR2_TH_NG2_BW40_A		0x4138
#define SNR2_TH_NG2_BW40_A_M		0xF000
#define SNR2_TH_NG2_BW80_A		0x4138
#define SNR2_TH_NG2_BW80_A_M		0xF0000
#define SNR2_TH_NG4_BW20_A		0x4138
#define SNR2_TH_NG4_BW20_A_M		0xF00000
#define SNR2_TH_NG4_BW40_A		0x4138
#define SNR2_TH_NG4_BW40_A_M		0xF000000
#define SNR2_TH_NG4_BW80_A		0x4138
#define SNR2_TH_NG4_BW80_A_M		0xF0000000
#define AVGSNR_DIFF_TH_A		0x413C
#define AVGSNR_DIFF_TH_A_M		0xF
#define OTHERSNR_WGT_A		0x413C
#define OTHERSNR_WGT_A_M		0xF0
#define PDP_AWGN_FLAG_SUB_TUNE_A		0x4140
#define PDP_AWGN_FLAG_SUB_TUNE_A_M		0x3FF
#define PDP_SNR_SHIFT_FOR_NONLEGACY_A		0x4140
#define PDP_SNR_SHIFT_FOR_NONLEGACY_A_M		0xFFC00
#define PDP_CORR_DIST1_W0_A		0x4140
#define PDP_CORR_DIST1_W0_A_M		0x3FF00000
#define GI_COMB_EN_A		0x4140
#define GI_COMB_EN_A_M		0x40000000
#define PDP_ALL_COMBINE_EN_A		0x4140
#define PDP_ALL_COMBINE_EN_A_M		0x80000000
#define PDP_CORR_DIST1_W1_A		0x4144
#define PDP_CORR_DIST1_W1_A_M		0x3FF
#define PDP_CORR_DIST1_W10_A		0x4144
#define PDP_CORR_DIST1_W10_A_M		0xFFC00
#define PDP_CORR_DIST1_W11_A		0x4144
#define PDP_CORR_DIST1_W11_A_M		0x3FF00000
#define MANUAL_GD_PHASE_EN_A		0x4144
#define MANUAL_GD_PHASE_EN_A_M		0x40000000
#define MANUAL_SNR_IDX_EN_A		0x4144
#define MANUAL_SNR_IDX_EN_A_M		0x80000000
#define PDP_CORR_DIST1_W12_A		0x4148
#define PDP_CORR_DIST1_W12_A_M		0x3FF
#define PDP_CORR_DIST1_W13_A		0x4148
#define PDP_CORR_DIST1_W13_A_M		0xFFC00
#define PDP_CORR_DIST1_W14_A		0x4148
#define PDP_CORR_DIST1_W14_A_M		0x3FF00000
#define MANUAL_TMAX_IDX_EN_A		0x4148
#define MANUAL_TMAX_IDX_EN_A_M		0x40000000
#define PDP_CORR_DIST1_W15_A		0x414C
#define PDP_CORR_DIST1_W15_A_M		0x3FF
#define PDP_CORR_DIST1_W16_A		0x414C
#define PDP_CORR_DIST1_W16_A_M		0xFFC00
#define PDP_CORR_DIST1_W17_A		0x414C
#define PDP_CORR_DIST1_W17_A_M		0x3FF00000
#define PDP_CORR_DIST1_W18_A		0x4150
#define PDP_CORR_DIST1_W18_A_M		0x3FF
#define PDP_CORR_DIST1_W19_A		0x4150
#define PDP_CORR_DIST1_W19_A_M		0xFFC00
#define PDP_CORR_DIST1_W2_A		0x4150
#define PDP_CORR_DIST1_W2_A_M		0x3FF00000
#define PDP_CORR_DIST1_W20_A		0x4154
#define PDP_CORR_DIST1_W20_A_M		0x3FF
#define PDP_CORR_DIST1_W21_A		0x4154
#define PDP_CORR_DIST1_W21_A_M		0xFFC00
#define PDP_CORR_DIST1_W22_A		0x4154
#define PDP_CORR_DIST1_W22_A_M		0x3FF00000
#define PDP_CORR_DIST1_W23_A		0x4158
#define PDP_CORR_DIST1_W23_A_M		0x3FF
#define PDP_CORR_DIST1_W24_A		0x4158
#define PDP_CORR_DIST1_W24_A_M		0xFFC00
#define PDP_CORR_DIST1_W25_A		0x4158
#define PDP_CORR_DIST1_W25_A_M		0x3FF00000
#define PDP_CORR_DIST1_W26_A		0x415C
#define PDP_CORR_DIST1_W26_A_M		0x3FF
#define PDP_CORR_DIST1_W27_A		0x415C
#define PDP_CORR_DIST1_W27_A_M		0xFFC00
#define PDP_CORR_DIST1_W28_A		0x415C
#define PDP_CORR_DIST1_W28_A_M		0x3FF00000
#define PDP_CORR_DIST1_W29_A		0x4160
#define PDP_CORR_DIST1_W29_A_M		0x3FF
#define PDP_CORR_DIST1_W3_A		0x4160
#define PDP_CORR_DIST1_W3_A_M		0xFFC00
#define PDP_CORR_DIST1_W30_A		0x4160
#define PDP_CORR_DIST1_W30_A_M		0x3FF00000
#define PDP_CORR_DIST1_W31_A		0x4164
#define PDP_CORR_DIST1_W31_A_M		0x3FF
#define PDP_CORR_DIST1_W32_A		0x4164
#define PDP_CORR_DIST1_W32_A_M		0xFFC00
#define PDP_CORR_DIST1_W33_A		0x4164
#define PDP_CORR_DIST1_W33_A_M		0x3FF00000
#define PDP_CORR_DIST1_W34_A		0x4168
#define PDP_CORR_DIST1_W34_A_M		0x3FF
#define PDP_CORR_DIST1_W35_A		0x4168
#define PDP_CORR_DIST1_W35_A_M		0xFFC00
#define PDP_CORR_DIST1_W36_A		0x4168
#define PDP_CORR_DIST1_W36_A_M		0x3FF00000
#define PDP_CORR_DIST1_W37_A		0x416C
#define PDP_CORR_DIST1_W37_A_M		0x3FF
#define PDP_CORR_DIST1_W38_A		0x416C
#define PDP_CORR_DIST1_W38_A_M		0xFFC00
#define PDP_CORR_DIST1_W39_A		0x416C
#define PDP_CORR_DIST1_W39_A_M		0x3FF00000
#define PDP_CORR_DIST1_W4_A		0x4170
#define PDP_CORR_DIST1_W4_A_M		0x3FF
#define PDP_CORR_DIST1_W40_A		0x4170
#define PDP_CORR_DIST1_W40_A_M		0xFFC00
#define PDP_CORR_DIST1_W41_A		0x4170
#define PDP_CORR_DIST1_W41_A_M		0x3FF00000
#define PDP_CORR_DIST1_W42_A		0x4174
#define PDP_CORR_DIST1_W42_A_M		0x3FF
#define PDP_CORR_DIST1_W43_A		0x4174
#define PDP_CORR_DIST1_W43_A_M		0xFFC00
#define PDP_CORR_DIST1_W44_A		0x4174
#define PDP_CORR_DIST1_W44_A_M		0x3FF00000
#define PDP_CORR_DIST1_W45_A		0x4178
#define PDP_CORR_DIST1_W45_A_M		0x3FF
#define PDP_CORR_DIST1_W46_A		0x4178
#define PDP_CORR_DIST1_W46_A_M		0xFFC00
#define PDP_CORR_DIST1_W47_A		0x4178
#define PDP_CORR_DIST1_W47_A_M		0x3FF00000
#define PDP_CORR_DIST1_W5_A		0x417C
#define PDP_CORR_DIST1_W5_A_M		0x3FF
#define PDP_CORR_DIST1_W6_A		0x417C
#define PDP_CORR_DIST1_W6_A_M		0xFFC00
#define PDP_CORR_DIST1_W7_A		0x417C
#define PDP_CORR_DIST1_W7_A_M		0x3FF00000
#define PDP_CORR_DIST1_W8_A		0x4180
#define PDP_CORR_DIST1_W8_A_M		0x3FF
#define PDP_CORR_DIST1_W9_A		0x4180
#define PDP_CORR_DIST1_W9_A_M		0xFFC00
#define PDP_CORR_DIST2_W0_A		0x4180
#define PDP_CORR_DIST2_W0_A_M		0x3FF00000
#define PDP_CORR_DIST2_W1_A		0x4184
#define PDP_CORR_DIST2_W1_A_M		0x3FF
#define PDP_CORR_DIST2_W10_A		0x4184
#define PDP_CORR_DIST2_W10_A_M		0xFFC00
#define PDP_CORR_DIST2_W11_A		0x4184
#define PDP_CORR_DIST2_W11_A_M		0x3FF00000
#define PDP_CORR_DIST2_W12_A		0x4188
#define PDP_CORR_DIST2_W12_A_M		0x3FF
#define PDP_CORR_DIST2_W13_A		0x4188
#define PDP_CORR_DIST2_W13_A_M		0xFFC00
#define PDP_CORR_DIST2_W14_A		0x4188
#define PDP_CORR_DIST2_W14_A_M		0x3FF00000
#define PDP_CORR_DIST2_W15_A		0x418C
#define PDP_CORR_DIST2_W15_A_M		0x3FF
#define PDP_CORR_DIST2_W16_A		0x418C
#define PDP_CORR_DIST2_W16_A_M		0xFFC00
#define PDP_CORR_DIST2_W17_A		0x418C
#define PDP_CORR_DIST2_W17_A_M		0x3FF00000
#define PDP_CORR_DIST2_W18_A		0x4190
#define PDP_CORR_DIST2_W18_A_M		0x3FF
#define PDP_CORR_DIST2_W19_A		0x4190
#define PDP_CORR_DIST2_W19_A_M		0xFFC00
#define PDP_CORR_DIST2_W2_A		0x4190
#define PDP_CORR_DIST2_W2_A_M		0x3FF00000
#define PDP_CORR_DIST2_W20_A		0x4194
#define PDP_CORR_DIST2_W20_A_M		0x3FF
#define PDP_CORR_DIST2_W21_A		0x4194
#define PDP_CORR_DIST2_W21_A_M		0xFFC00
#define PDP_CORR_DIST2_W22_A		0x4194
#define PDP_CORR_DIST2_W22_A_M		0x3FF00000
#define PDP_CORR_DIST2_W23_A		0x4198
#define PDP_CORR_DIST2_W23_A_M		0x3FF
#define PDP_CORR_DIST2_W24_A		0x4198
#define PDP_CORR_DIST2_W24_A_M		0xFFC00
#define PDP_CORR_DIST2_W25_A		0x4198
#define PDP_CORR_DIST2_W25_A_M		0x3FF00000
#define PDP_CORR_DIST2_W26_A		0x419C
#define PDP_CORR_DIST2_W26_A_M		0x3FF
#define PDP_CORR_DIST2_W27_A		0x419C
#define PDP_CORR_DIST2_W27_A_M		0xFFC00
#define PDP_CORR_DIST2_W28_A		0x419C
#define PDP_CORR_DIST2_W28_A_M		0x3FF00000
#define PDP_CORR_DIST2_W29_A		0x41A0
#define PDP_CORR_DIST2_W29_A_M		0x3FF
#define PDP_CORR_DIST2_W3_A		0x41A0
#define PDP_CORR_DIST2_W3_A_M		0xFFC00
#define PDP_CORR_DIST2_W30_A		0x41A0
#define PDP_CORR_DIST2_W30_A_M		0x3FF00000
#define PDP_CORR_DIST2_W31_A		0x41A4
#define PDP_CORR_DIST2_W31_A_M		0x3FF
#define PDP_CORR_DIST2_W32_A		0x41A4
#define PDP_CORR_DIST2_W32_A_M		0xFFC00
#define PDP_CORR_DIST2_W33_A		0x41A4
#define PDP_CORR_DIST2_W33_A_M		0x3FF00000
#define PDP_CORR_DIST2_W34_A		0x41A8
#define PDP_CORR_DIST2_W34_A_M		0x3FF
#define PDP_CORR_DIST2_W35_A		0x41A8
#define PDP_CORR_DIST2_W35_A_M		0xFFC00
#define PDP_CORR_DIST2_W36_A		0x41A8
#define PDP_CORR_DIST2_W36_A_M		0x3FF00000
#define PDP_CORR_DIST2_W37_A		0x41AC
#define PDP_CORR_DIST2_W37_A_M		0x3FF
#define PDP_CORR_DIST2_W38_A		0x41AC
#define PDP_CORR_DIST2_W38_A_M		0xFFC00
#define PDP_CORR_DIST2_W39_A		0x41AC
#define PDP_CORR_DIST2_W39_A_M		0x3FF00000
#define PDP_CORR_DIST2_W4_A		0x41B0
#define PDP_CORR_DIST2_W4_A_M		0x3FF
#define PDP_CORR_DIST2_W40_A		0x41B0
#define PDP_CORR_DIST2_W40_A_M		0xFFC00
#define PDP_CORR_DIST2_W41_A		0x41B0
#define PDP_CORR_DIST2_W41_A_M		0x3FF00000
#define PDP_CORR_DIST2_W42_A		0x41B4
#define PDP_CORR_DIST2_W42_A_M		0x3FF
#define PDP_CORR_DIST2_W43_A		0x41B4
#define PDP_CORR_DIST2_W43_A_M		0xFFC00
#define PDP_CORR_DIST2_W44_A		0x41B4
#define PDP_CORR_DIST2_W44_A_M		0x3FF00000
#define PDP_CORR_DIST2_W45_A		0x41B8
#define PDP_CORR_DIST2_W45_A_M		0x3FF
#define PDP_CORR_DIST2_W46_A		0x41B8
#define PDP_CORR_DIST2_W46_A_M		0xFFC00
#define PDP_CORR_DIST2_W47_A		0x41B8
#define PDP_CORR_DIST2_W47_A_M		0x3FF00000
#define PDP_CORR_DIST2_W5_A		0x41BC
#define PDP_CORR_DIST2_W5_A_M		0x3FF
#define PDP_CORR_DIST2_W6_A		0x41BC
#define PDP_CORR_DIST2_W6_A_M		0xFFC00
#define PDP_CORR_DIST2_W7_A		0x41BC
#define PDP_CORR_DIST2_W7_A_M		0x3FF00000
#define PDP_CORR_DIST2_W8_A		0x41C0
#define PDP_CORR_DIST2_W8_A_M		0x3FF
#define PDP_CORR_DIST2_W9_A		0x41C0
#define PDP_CORR_DIST2_W9_A_M		0xFFC00
#define PDP_CORR_DIST3_W0_A		0x41C0
#define PDP_CORR_DIST3_W0_A_M		0x3FF00000
#define PDP_CORR_DIST3_W1_A		0x41C4
#define PDP_CORR_DIST3_W1_A_M		0x3FF
#define PDP_CORR_DIST3_W10_A		0x41C4
#define PDP_CORR_DIST3_W10_A_M		0xFFC00
#define PDP_CORR_DIST3_W11_A		0x41C4
#define PDP_CORR_DIST3_W11_A_M		0x3FF00000
#define PDP_CORR_DIST3_W12_A		0x41C8
#define PDP_CORR_DIST3_W12_A_M		0x3FF
#define PDP_CORR_DIST3_W13_A		0x41C8
#define PDP_CORR_DIST3_W13_A_M		0xFFC00
#define PDP_CORR_DIST3_W14_A		0x41C8
#define PDP_CORR_DIST3_W14_A_M		0x3FF00000
#define PDP_CORR_DIST3_W15_A		0x41CC
#define PDP_CORR_DIST3_W15_A_M		0x3FF
#define PDP_CORR_DIST3_W16_A		0x41CC
#define PDP_CORR_DIST3_W16_A_M		0xFFC00
#define PDP_CORR_DIST3_W17_A		0x41CC
#define PDP_CORR_DIST3_W17_A_M		0x3FF00000
#define PDP_CORR_DIST3_W18_A		0x41D0
#define PDP_CORR_DIST3_W18_A_M		0x3FF
#define PDP_CORR_DIST3_W19_A		0x41D0
#define PDP_CORR_DIST3_W19_A_M		0xFFC00
#define PDP_CORR_DIST3_W2_A		0x41D0
#define PDP_CORR_DIST3_W2_A_M		0x3FF00000
#define PDP_CORR_DIST3_W20_A		0x41D4
#define PDP_CORR_DIST3_W20_A_M		0x3FF
#define PDP_CORR_DIST3_W21_A		0x41D4
#define PDP_CORR_DIST3_W21_A_M		0xFFC00
#define PDP_CORR_DIST3_W22_A		0x41D4
#define PDP_CORR_DIST3_W22_A_M		0x3FF00000
#define PDP_CORR_DIST3_W23_A		0x41D8
#define PDP_CORR_DIST3_W23_A_M		0x3FF
#define PDP_CORR_DIST3_W24_A		0x41D8
#define PDP_CORR_DIST3_W24_A_M		0xFFC00
#define PDP_CORR_DIST3_W25_A		0x41D8
#define PDP_CORR_DIST3_W25_A_M		0x3FF00000
#define PDP_CORR_DIST3_W26_A		0x41DC
#define PDP_CORR_DIST3_W26_A_M		0x3FF
#define PDP_CORR_DIST3_W27_A		0x41DC
#define PDP_CORR_DIST3_W27_A_M		0xFFC00
#define PDP_CORR_DIST3_W28_A		0x41DC
#define PDP_CORR_DIST3_W28_A_M		0x3FF00000
#define PDP_CORR_DIST3_W29_A		0x41E0
#define PDP_CORR_DIST3_W29_A_M		0x3FF
#define PDP_CORR_DIST3_W3_A		0x41E0
#define PDP_CORR_DIST3_W3_A_M		0xFFC00
#define PDP_CORR_DIST3_W30_A		0x41E0
#define PDP_CORR_DIST3_W30_A_M		0x3FF00000
#define PDP_CORR_DIST3_W31_A		0x41E4
#define PDP_CORR_DIST3_W31_A_M		0x3FF
#define PDP_CORR_DIST3_W32_A		0x41E4
#define PDP_CORR_DIST3_W32_A_M		0xFFC00
#define PDP_CORR_DIST3_W33_A		0x41E4
#define PDP_CORR_DIST3_W33_A_M		0x3FF00000
#define PDP_CORR_DIST3_W34_A		0x41E8
#define PDP_CORR_DIST3_W34_A_M		0x3FF
#define PDP_CORR_DIST3_W35_A		0x41E8
#define PDP_CORR_DIST3_W35_A_M		0xFFC00
#define PDP_CORR_DIST3_W36_A		0x41E8
#define PDP_CORR_DIST3_W36_A_M		0x3FF00000
#define PDP_CORR_DIST3_W37_A		0x41EC
#define PDP_CORR_DIST3_W37_A_M		0x3FF
#define PDP_CORR_DIST3_W38_A		0x41EC
#define PDP_CORR_DIST3_W38_A_M		0xFFC00
#define PDP_CORR_DIST3_W39_A		0x41EC
#define PDP_CORR_DIST3_W39_A_M		0x3FF00000
#define PDP_CORR_DIST3_W4_A		0x41F0
#define PDP_CORR_DIST3_W4_A_M		0x3FF
#define PDP_CORR_DIST3_W40_A		0x41F0
#define PDP_CORR_DIST3_W40_A_M		0xFFC00
#define PDP_CORR_DIST3_W41_A		0x41F0
#define PDP_CORR_DIST3_W41_A_M		0x3FF00000
#define PDP_CORR_DIST3_W42_A		0x41F4
#define PDP_CORR_DIST3_W42_A_M		0x3FF
#define PDP_CORR_DIST3_W43_A		0x41F4
#define PDP_CORR_DIST3_W43_A_M		0xFFC00
#define PDP_CORR_DIST3_W44_A		0x41F4
#define PDP_CORR_DIST3_W44_A_M		0x3FF00000
#define PDP_CORR_DIST3_W45_A		0x41F8
#define PDP_CORR_DIST3_W45_A_M		0x3FF
#define PDP_CORR_DIST3_W46_A		0x41F8
#define PDP_CORR_DIST3_W46_A_M		0xFFC00
#define PDP_CORR_DIST3_W47_A		0x41F8
#define PDP_CORR_DIST3_W47_A_M		0x3FF00000
#define PDP_CORR_DIST3_W5_A		0x41FC
#define PDP_CORR_DIST3_W5_A_M		0x3FF
#define PDP_CORR_DIST3_W6_A		0x41FC
#define PDP_CORR_DIST3_W6_A_M		0xFFC00
#define PDP_CORR_DIST3_W7_A		0x41FC
#define PDP_CORR_DIST3_W7_A_M		0x3FF00000
#define PDP_CORR_DIST3_W8_A		0x4200
#define PDP_CORR_DIST3_W8_A_M		0x3FF
#define PDP_CORR_DIST3_W9_A		0x4200
#define PDP_CORR_DIST3_W9_A_M		0xFFC00
#define GD_PHASE_LEG_R0S0_A		0x4200
#define GD_PHASE_LEG_R0S0_A_M		0xFF00000
#define TMAX_IDX_LEG_R0_A		0x4200
#define TMAX_IDX_LEG_R0_A_M		0xF0000000
#define GD_PHASE_LEG_R0S1_A		0x4204
#define GD_PHASE_LEG_R0S1_A_M		0xFF
#define GD_PHASE_LEG_R0S2_A		0x4204
#define GD_PHASE_LEG_R0S2_A_M		0xFF00
#define GD_PHASE_LEG_R0S3_A		0x4204
#define GD_PHASE_LEG_R0S3_A_M		0xFF0000
#define GD_PHASE_LEG_R1S0_A		0x4204
#define GD_PHASE_LEG_R1S0_A_M		0xFF000000
#define GD_PHASE_LEG_R1S1_A		0x4208
#define GD_PHASE_LEG_R1S1_A_M		0xFF
#define GD_PHASE_LEG_R1S2_A		0x4208
#define GD_PHASE_LEG_R1S2_A_M		0xFF00
#define GD_PHASE_LEG_R1S3_A		0x4208
#define GD_PHASE_LEG_R1S3_A_M		0xFF0000
#define GD_PHASE_NON_LEG_R0S0_A		0x4208
#define GD_PHASE_NON_LEG_R0S0_A_M		0xFF000000
#define GD_PHASE_NON_LEG_R0S1_A		0x420C
#define GD_PHASE_NON_LEG_R0S1_A_M		0xFF
#define GD_PHASE_NON_LEG_R1S0_A		0x420C
#define GD_PHASE_NON_LEG_R1S0_A_M		0xFF00
#define GD_PHASE_NON_LEG_R1S1_A		0x420C
#define GD_PHASE_NON_LEG_R1S1_A_M		0xFF0000
#define GI_FCTR_LEGACY_0_A		0x420C
#define GI_FCTR_LEGACY_0_A_M		0x7F000000
#define GI_FCTR_LEGACY_1_A		0x4210
#define GI_FCTR_LEGACY_1_A_M		0x7F
#define GI_FCTR_LEGACY_2_A		0x4210
#define GI_FCTR_LEGACY_2_A_M		0x3F80
#define GI_FCTR_LEGACY_3_A		0x4210
#define GI_FCTR_LEGACY_3_A_M		0x1FC000
#define GI_FCTR_LEGACY_4_A		0x4210
#define GI_FCTR_LEGACY_4_A_M		0xFE00000
#define TMAX_IDX_LEG_R1_A		0x4210
#define TMAX_IDX_LEG_R1_A_M		0xF0000000
#define GI_FCTR_LEGACY_5_A		0x4214
#define GI_FCTR_LEGACY_5_A_M		0x7F
#define GI_FCTR_NONLEGACY_0_A		0x4214
#define GI_FCTR_NONLEGACY_0_A_M		0x3F80
#define GI_FCTR_NONLEGACY_1_A		0x4214
#define GI_FCTR_NONLEGACY_1_A_M		0x1FC000
#define GI_FCTR_NONLEGACY_2_A		0x4214
#define GI_FCTR_NONLEGACY_2_A_M		0xFE00000
#define TMAX_IDX_NON_LEG_R0_A		0x4214
#define TMAX_IDX_NON_LEG_R0_A_M		0xF0000000
#define GI_FCTR_NONLEGACY_3_A		0x4218
#define GI_FCTR_NONLEGACY_3_A_M		0x7F
#define GI_FCTR_NONLEGACY_4_A		0x4218
#define GI_FCTR_NONLEGACY_4_A_M		0x3F80
#define GI_FCTR_NONLEGACY_5_A		0x4218
#define GI_FCTR_NONLEGACY_5_A_M		0x1FC000
#define SNR_LVL_0_A		0x4218
#define SNR_LVL_0_A_M		0x7E00000
#define HE_NUM_BAND_EDGE_TONE_A		0x4218
#define HE_NUM_BAND_EDGE_TONE_A_M		0xF8000000
#define SNR_LVL_1_A		0x421C
#define SNR_LVL_1_A_M		0x3F
#define SNR_LVL_2_A		0x421C
#define SNR_LVL_2_A_M		0xFC0
#define SNR_LVL_3_A		0x421C
#define SNR_LVL_3_A_M		0x3F000
#define SNR_LVL_4_A		0x421C
#define SNR_LVL_4_A_M		0xFC0000
#define SNR_LVL_5_A		0x421C
#define SNR_LVL_5_A_M		0x3F000000
#define SNR_SMO_THR_A		0x4220
#define SNR_SMO_THR_A_M		0x3F
#define SNR_SMO_THR_1XLTF_A		0x4220
#define SNR_SMO_THR_1XLTF_A_M		0xFC0
#define SNR_SMO_THR_2XLTF_A		0x4220
#define SNR_SMO_THR_2XLTF_A_M		0x3F000
#define PDP_INSIDE_PHASE_ROTATE_A		0x4220
#define PDP_INSIDE_PHASE_ROTATE_A_M		0x7C0000
#define PDP_WGT_DIST_1X_A		0x4220
#define PDP_WGT_DIST_1X_A_M		0xF800000
#define TMAX_IDX_NON_LEG_R0S0_A		0x4220
#define TMAX_IDX_NON_LEG_R0S0_A_M		0xF0000000
#define PDP_WGT_DIST_2X_A		0x4224
#define PDP_WGT_DIST_2X_A_M		0x1F
#define PDP_WGT_DIST_3X_A		0x4224
#define PDP_WGT_DIST_3X_A_M		0x3E0
#define TMAX_IDX_NON_LEG_R0S1_A		0x4224
#define TMAX_IDX_NON_LEG_R0S1_A_M		0x3C00
#define TMAX_IDX_NON_LEG_R1S0_A		0x4224
#define TMAX_IDX_NON_LEG_R1S0_A_M		0x3C000
#define TMAX_IDX_NON_LEG_R1S1_A		0x4224
#define TMAX_IDX_NON_LEG_R1S1_A_M		0x3C0000
#define SNR_IDX_LEG_R0_A		0x4224
#define SNR_IDX_LEG_R0_A_M		0x1C00000
#define SNR_IDX_LEG_R1_A		0x4224
#define SNR_IDX_LEG_R1_A_M		0xE000000
#define SNR_IDX_NON_LEG_R0S0_A		0x4224
#define SNR_IDX_NON_LEG_R0S0_A_M		0x70000000
#define SNR_IDX_NON_LEG_R0S1_A		0x4228
#define SNR_IDX_NON_LEG_R0S1_A_M		0x7
#define SNR_IDX_NON_LEG_R1S0_A		0x4228
#define SNR_IDX_NON_LEG_R1S0_A_M		0x38
#define SNR_IDX_NON_LEG_R1S1_A		0x4228
#define SNR_IDX_NON_LEG_R1S1_A_M		0x1C0
#define NUM_BAND_EDGE_TONE_A		0x4228
#define NUM_BAND_EDGE_TONE_A_M		0xE00
#define PHYSTS_PDP_HE_AND_GI_TYPE_0_A		0x4228
#define PHYSTS_PDP_HE_AND_GI_TYPE_0_A_M		0x7000
#define PHYSTS_PDP_HE_AND_GI_TYPE_1_A		0x4228
#define PHYSTS_PDP_HE_AND_GI_TYPE_1_A_M		0x38000
#define PHYSTS_PDP_HE_AND_GI_TYPE_2_A		0x4228
#define PHYSTS_PDP_HE_AND_GI_TYPE_2_A_M		0x1C0000
#define PHYSTS_PDP_HE_AND_GI_TYPE_3_A		0x4228
#define PHYSTS_PDP_HE_AND_GI_TYPE_3_A_M		0xE00000
#define PHYSTS_PDP_HE_AND_GI_TYPE_4_A		0x4228
#define PHYSTS_PDP_HE_AND_GI_TYPE_4_A_M		0x7000000
#define PSD_FFT_IDX_A		0x422C
#define PSD_FFT_IDX_A_M		0x7FF
#define PSD_IQ_SEL_A		0x422C
#define PSD_IQ_SEL_A_M		0x1800
#define PSD_L_AVG_A		0x422C
#define PSD_L_AVG_A_M		0x6000
#define PSD_N_DFT_A		0x422C
#define PSD_N_DFT_A_M		0x18000
#define PSD_IN_PATH_SEL_A		0x422C
#define PSD_IN_PATH_SEL_A_M		0x60000
#define PSD_IN_SOURCE_SEL_A		0x422C
#define PSD_IN_SOURCE_SEL_A_M		0x180000
#define PSD_START_A		0x422C
#define PSD_START_A_M		0x200000
#define PSD_ENABLE_A		0x422C
#define PSD_ENABLE_A_M		0x400000
#define K_SEL_1024QAM_SNR_TH1_A		0x4230
#define K_SEL_1024QAM_SNR_TH1_A_M		0x3F
#define K_SEL_1024QAM_SNR_TH2_A		0x4230
#define K_SEL_1024QAM_SNR_TH2_A_M		0xFC0
#define K_SEL_1024QAM_SNR_TH3_A		0x4230
#define K_SEL_1024QAM_SNR_TH3_A_M		0x3F000
#define K_SEL_1024QAM_SNR_TH4_A		0x4230
#define K_SEL_1024QAM_SNR_TH4_A_M		0xFC0000
#define K_SEL_1024QAM_SNR_TH5_A		0x4230
#define K_SEL_1024QAM_SNR_TH5_A_M		0x3F000000
#define K_SEL_EN_A		0x4230
#define K_SEL_EN_A_M		0x40000000
#define K_SEL_USE_CONDNUM_EN_A		0x4230
#define K_SEL_USE_CONDNUM_EN_A_M		0x80000000
#define K_SEL_16QAM_SNR_TH1_A		0x4234
#define K_SEL_16QAM_SNR_TH1_A_M		0x3F
#define K_SEL_16QAM_SNR_TH2_A		0x4234
#define K_SEL_16QAM_SNR_TH2_A_M		0xFC0
#define K_SEL_16QAM_SNR_TH3_A		0x4234
#define K_SEL_16QAM_SNR_TH3_A_M		0x3F000
#define K_SEL_256QAM_SNR_TH1_A		0x4234
#define K_SEL_256QAM_SNR_TH1_A_M		0xFC0000
#define K_SEL_256QAM_SNR_TH2_A		0x4234
#define K_SEL_256QAM_SNR_TH2_A_M		0x3F000000
#define MANUAL_SET_K_FCTR_A		0x4234
#define MANUAL_SET_K_FCTR_A_M		0x40000000
#define K_SEL_256QAM_SNR_TH3_A		0x4238
#define K_SEL_256QAM_SNR_TH3_A_M		0x3F
#define K_SEL_256QAM_SNR_TH4_A		0x4238
#define K_SEL_256QAM_SNR_TH4_A_M		0xFC0
#define K_SEL_256QAM_SNR_TH5_A		0x4238
#define K_SEL_256QAM_SNR_TH5_A_M		0x3F000
#define K_SEL_64QAM_SNR_TH1_A		0x4238
#define K_SEL_64QAM_SNR_TH1_A_M		0xFC0000
#define K_SEL_64QAM_SNR_TH2_A		0x4238
#define K_SEL_64QAM_SNR_TH2_A_M		0x3F000000
#define K_SEL_64QAM_SNR_TH3_A		0x423C
#define K_SEL_64QAM_SNR_TH3_A_M		0x3F
#define K_SEL_64QAM_SNR_TH4_A		0x423C
#define K_SEL_64QAM_SNR_TH4_A_M		0xFC0
#define K_SEL_64QAM_SNR_TH5_A		0x423C
#define K_SEL_64QAM_SNR_TH5_A_M		0x3F000
#define K_SEL_1024QAM_CH_A		0x423C
#define K_SEL_1024QAM_CH_A_M		0x1C0000
#define K_SEL_1024QAM_L1_A		0x423C
#define K_SEL_1024QAM_L1_A_M		0xE00000
#define K_SEL_1024QAM_L2_A		0x423C
#define K_SEL_1024QAM_L2_A_M		0x7000000
#define K_SEL_1024QAM_L3_A		0x423C
#define K_SEL_1024QAM_L3_A_M		0x38000000
#define K_SEL_1024QAM_L4_A		0x4240
#define K_SEL_1024QAM_L4_A_M		0x7
#define K_SEL_1024QAM_L5_A		0x4240
#define K_SEL_1024QAM_L5_A_M		0x38
#define K_SEL_1024QAM_CONDNUM_TH_A		0x4240
#define K_SEL_1024QAM_CONDNUM_TH_A_M		0x1C0
#define K_SEL_16QAM_CH_A		0x4240
#define K_SEL_16QAM_CH_A_M		0xE00
#define K_SEL_16QAM_L1_A		0x4240
#define K_SEL_16QAM_L1_A_M		0x7000
#define K_SEL_16QAM_L2_A		0x4240
#define K_SEL_16QAM_L2_A_M		0x38000
#define K_SEL_16QAM_L3_A		0x4240
#define K_SEL_16QAM_L3_A_M		0x1C0000
#define K_SEL_16QAM_CONDNUM_TH_A		0x4240
#define K_SEL_16QAM_CONDNUM_TH_A_M		0xE00000
#define K_SEL_256QAM_CH_A		0x4240
#define K_SEL_256QAM_CH_A_M		0x7000000
#define K_SEL_256QAM_L1_A		0x4240
#define K_SEL_256QAM_L1_A_M		0x38000000
#define K_SEL_256QAM_L2_A		0x4244
#define K_SEL_256QAM_L2_A_M		0x7
#define K_SEL_256QAM_L3_A		0x4244
#define K_SEL_256QAM_L3_A_M		0x38
#define K_SEL_256QAM_L4_A		0x4244
#define K_SEL_256QAM_L4_A_M		0x1C0
#define K_SEL_256QAM_L5_A		0x4244
#define K_SEL_256QAM_L5_A_M		0xE00
#define K_SEL_256QAM_CONDNUM_TH_A		0x4244
#define K_SEL_256QAM_CONDNUM_TH_A_M		0x7000
#define K_SEL_64QAM_CH_A		0x4244
#define K_SEL_64QAM_CH_A_M		0x38000
#define K_SEL_64QAM_L1_A		0x4244
#define K_SEL_64QAM_L1_A_M		0x1C0000
#define K_SEL_64QAM_L2_A		0x4244
#define K_SEL_64QAM_L2_A_M		0xE00000
#define K_SEL_64QAM_L3_A		0x4244
#define K_SEL_64QAM_L3_A_M		0x7000000
#define K_SEL_64QAM_L4_A		0x4244
#define K_SEL_64QAM_L4_A_M		0x38000000
#define K_SEL_64QAM_L5_A		0x4248
#define K_SEL_64QAM_L5_A_M		0x7
#define K_SEL_64QAM_CONDNUM_TH_A		0x4248
#define K_SEL_64QAM_CONDNUM_TH_A_M		0x38
#define INDI_QBPSK_CHK_EN_A		0x424C
#define INDI_QBPSK_CHK_EN_A_M		0x1
#define CHK_BFSNR_QUANTIZATION_ERROR_EN_A		0x4250
#define CHK_BFSNR_QUANTIZATION_ERROR_EN_A_M		0x1
#define MPDU_OK_CNT_USR0_TAR_CONTENT_A		0x4258
#define MPDU_OK_CNT_USR0_TAR_CONTENT_A_M		0xFFFF
#define MPDU_OK_CNT_USR1_TAR_CONTENT_A		0x4258
#define MPDU_OK_CNT_USR1_TAR_CONTENT_A_M		0xFFFF0000
#define MPDU_OK_CNT_USR2_TAR_CONTENT_A		0x425C
#define MPDU_OK_CNT_USR2_TAR_CONTENT_A_M		0xFFFF
#define MPDU_OK_CNT_USR3_TAR_CONTENT_A		0x425C
#define MPDU_OK_CNT_USR3_TAR_CONTENT_A_M		0xFFFF0000
#define TARGET_FRAME_TYPE_A		0x4260
#define TARGET_FRAME_TYPE_A_M		0xFF
#define TARGET_MAC_ADDRESS_8BITS_A		0x4260
#define TARGET_MAC_ADDRESS_8BITS_A_M		0xFF00
#define MPDU_OK_CNT_MODE_A		0x4260
#define MPDU_OK_CNT_MODE_A_M		0x70000
#define VHT_USR_POSITION_A		0x4260
#define VHT_USR_POSITION_A_M		0x180000
#define MPDU_OK_CNT_USR0_EN_A		0x4260
#define MPDU_OK_CNT_USR0_EN_A_M		0x200000
#define MPDU_OK_CNT_USR1_EN_A		0x4260
#define MPDU_OK_CNT_USR1_EN_A_M		0x400000
#define MPDU_OK_CNT_USR2_EN_A		0x4260
#define MPDU_OK_CNT_USR2_EN_A_M		0x800000
#define MPDU_OK_CNT_USR3_EN_A		0x4260
#define MPDU_OK_CNT_USR3_EN_A_M		0x1000000
#define TARGET_FRAME_TYPE_EN_A		0x4260
#define TARGET_FRAME_TYPE_EN_A_M		0x2000000
#define TARGET_MAC_ADDRESS_LSB_EN_A		0x4260
#define TARGET_MAC_ADDRESS_LSB_EN_A_M		0x4000000
#define MANUAL_TD_CFO_SEG0_A		0x426C
#define MANUAL_TD_CFO_SEG0_A_M		0xFFF
#define MANUAL_TD_CFO_SEG1_A		0x426C
#define MANUAL_TD_CFO_SEG1_A_M		0xFFF000
#define SBDRDY_WINDOW_LEN_A		0x426C
#define SBDRDY_WINDOW_LEN_A_M		0x7000000
#define MANUAL_TD_CFO_EN_A		0x426C
#define MANUAL_TD_CFO_EN_A_M		0x8000000
#define EARLY_TERMINATION_TH_0_A		0x4270
#define EARLY_TERMINATION_TH_0_A_M		0xF
#define EARLY_TERMINATION_TH_1_A		0x4270
#define EARLY_TERMINATION_TH_1_A_M		0xF0
#define EARLY_TERMINATION_TH_2_A		0x4270
#define EARLY_TERMINATION_TH_2_A_M		0xF00
#define EARLY_TERMINATION_TH_3_A		0x4270
#define EARLY_TERMINATION_TH_3_A_M		0xF000
#define LDPC_SCAL_FCTR_A		0x4270
#define LDPC_SCAL_FCTR_A_M		0x30000
#define EARLY_TERMINATION_BACKWARD_STEP_A		0x4270
#define EARLY_TERMINATION_BACKWARD_STEP_A_M		0xC0000
#define EARLY_TERMINATION_FORWARD_STEP_A		0x4270
#define EARLY_TERMINATION_FORWARD_STEP_A_M		0x300000
#define LLR_SYNDROME_CHK_EN_A		0x4270
#define LLR_SYNDROME_CHK_EN_A_M		0x400000
#define EARLY_TERMINATION_EN_A		0x4270
#define EARLY_TERMINATION_EN_A_M		0x800000
#define TBCOMCT_RXTIME_A		0x4274
#define TBCOMCT_RXTIME_A_M		0x7FFF
#define TBCOMCT_N_SYM_A		0x4274
#define TBCOMCT_N_SYM_A_M		0x3FF8000
#define TBUSRCT0_MCS_A		0x4274
#define TBUSRCT0_MCS_A_M		0x3C000000
#define TBCOMCT_DBW_IDX_A		0x4274
#define TBCOMCT_DBW_IDX_A_M		0xC0000000
#define TBCOMCT_N_USR_A		0x4278
#define TBCOMCT_N_USR_A_M		0xFF
#define TBUSRCT0_RU_ALLOC_A		0x4278
#define TBUSRCT0_RU_ALLOC_A_M		0xFF00
#define TBUSRCT0_U_ID_A		0x4278
#define TBUSRCT0_U_ID_A_M		0xFF0000
#define TBUSRCT1_RU_ALLOC_A		0x4278
#define TBUSRCT1_RU_ALLOC_A_M		0xFF000000
#define TBUSRCT1_U_ID_A		0x427C
#define TBUSRCT1_U_ID_A_M		0xFF
#define TBUSRCT2_RU_ALLOC_A		0x427C
#define TBUSRCT2_RU_ALLOC_A_M		0xFF00
#define TBUSRCT2_U_ID_A		0x427C
#define TBUSRCT2_U_ID_A_M		0xFF0000
#define TBUSRCT3_RU_ALLOC_A		0x427C
#define TBUSRCT3_RU_ALLOC_A_M		0xFF000000
#define TBUSRCT3_U_ID_A		0x4280
#define TBUSRCT3_U_ID_A_M		0xFF
#define TBUSRCT1_MCS_A		0x4280
#define TBUSRCT1_MCS_A_M		0xF00
#define TBUSRCT2_MCS_A		0x4280
#define TBUSRCT2_MCS_A_M		0xF000
#define TBUSRCT3_MCS_A		0x4280
#define TBUSRCT3_MCS_A_M		0xF0000
#define TBCOMCT_N_LTF_A		0x4280
#define TBCOMCT_N_LTF_A_M		0x700000
#define TBCOMCT_PKT_EXT_IDX_A		0x4280
#define TBCOMCT_PKT_EXT_IDX_A_M		0x3800000
#define TBUSRCT0_N_STS_A		0x4280
#define TBUSRCT0_N_STS_A_M		0x1C000000
#define TBUSRCT0_N_STS_RU_TOT_A		0x4280
#define TBUSRCT0_N_STS_RU_TOT_A_M		0xE0000000
#define TBUSRCT0_STRT_STS_A		0x4284
#define TBUSRCT0_STRT_STS_A_M		0x7
#define TBUSRCT1_N_STS_A		0x4284
#define TBUSRCT1_N_STS_A_M		0x38
#define TBUSRCT1_N_STS_RU_TOT_A		0x4284
#define TBUSRCT1_N_STS_RU_TOT_A_M		0x1C0
#define TBUSRCT1_STRT_STS_A		0x4284
#define TBUSRCT1_STRT_STS_A_M		0xE00
#define TBUSRCT2_N_STS_A		0x4284
#define TBUSRCT2_N_STS_A_M		0x7000
#define TBUSRCT2_N_STS_RU_TOT_A		0x4284
#define TBUSRCT2_N_STS_RU_TOT_A_M		0x38000
#define TBUSRCT2_STRT_STS_A		0x4284
#define TBUSRCT2_STRT_STS_A_M		0x1C0000
#define TBUSRCT3_N_STS_A		0x4284
#define TBUSRCT3_N_STS_A_M		0xE00000
#define TBUSRCT3_N_STS_RU_TOT_A		0x4284
#define TBUSRCT3_N_STS_RU_TOT_A_M		0x7000000
#define TBUSRCT3_STRT_STS_A		0x4284
#define TBUSRCT3_STRT_STS_A_M		0x38000000
#define TBCOMCT_GI_TYPE_A		0x4284
#define TBCOMCT_GI_TYPE_A_M		0xC0000000
#define TBCOMCT_LTF_TYPE_A		0x4288
#define TBCOMCT_LTF_TYPE_A_M		0x3
#define TBCOMCT_PRE_FEC_FCTR_A		0x4288
#define TBCOMCT_PRE_FEC_FCTR_A_M		0xC
#define PPDU_STANDBY_A		0x4288
#define PPDU_STANDBY_A_M		0x10
#define TBCOMCT_DOPPLER_EN_A		0x4288
#define TBCOMCT_DOPPLER_EN_A_M		0x20
#define TBCOMCT_LDPC_EXTR_A		0x4288
#define TBCOMCT_LDPC_EXTR_A_M		0x40
#define TBCOMCT_MIDAMBLE_MODE_A		0x4288
#define TBCOMCT_MIDAMBLE_MODE_A_M		0x80
#define TBCOMCT_MUMIMO_LTF_MODE_EN_A		0x4288
#define TBCOMCT_MUMIMO_LTF_MODE_EN_A_M		0x100
#define TBCOMCT_NDP_A		0x4288
#define TBCOMCT_NDP_A_M		0x200
#define TBCOMCT_STBC_EN_A		0x4288
#define TBCOMCT_STBC_EN_A_M		0x400
#define TBUSRCT0_DCM_EN_A		0x4288
#define TBUSRCT0_DCM_EN_A_M		0x800
#define TBUSRCT0_FEC_TYPE_A		0x4288
#define TBUSRCT0_FEC_TYPE_A_M		0x1000
#define TBUSRCT1_DCM_EN_A		0x4288
#define TBUSRCT1_DCM_EN_A_M		0x2000
#define TBUSRCT1_FEC_TYPE_A		0x4288
#define TBUSRCT1_FEC_TYPE_A_M		0x4000
#define TBUSRCT2_DCM_EN_A		0x4288
#define TBUSRCT2_DCM_EN_A_M		0x8000
#define TBUSRCT2_FEC_TYPE_A		0x4288
#define TBUSRCT2_FEC_TYPE_A_M		0x10000
#define TBUSRCT3_DCM_EN_A		0x4288
#define TBUSRCT3_DCM_EN_A_M		0x20000
#define TBUSRCT3_FEC_TYPE_A		0x4288
#define TBUSRCT3_FEC_TYPE_A_M		0x40000
#define COLLISION_USR_SNR_DET_TH_A		0x4298
#define COLLISION_USR_SNR_DET_TH_A_M		0x3FF
#define COLLISION_USR_PW_DET_TH_A		0x4298
#define COLLISION_USR_PW_DET_TH_A_M		0x7FC00
#define EMPTY_USR_PW_DET_TH_A		0x4298
#define EMPTY_USR_PW_DET_TH_A_M		0xFF80000
#define HESIGB_EXTRA_PHASE_SCAL_FCTR_A		0x4298
#define HESIGB_EXTRA_PHASE_SCAL_FCTR_A_M		0xF0000000
#define LLR_NVAR_SCAL_A		0x429C
#define LLR_NVAR_SCAL_A_M		0x3F
#define HE_20M_STA_CH_ALLOC_A		0x429C
#define HE_20M_STA_CH_ALLOC_A_M		0x3C0
#define BWD_S80_THD_A		0x429C
#define BWD_S80_THD_A_M		0x1C00
#define LLR_NVAR_SEL_A		0x429C
#define LLR_NVAR_SEL_A_M		0x6000
#define CHSMO_EN_A		0x429C
#define CHSMO_EN_A_M		0x8000
#define CHSMO_IDX_MOD_EN_A		0x429C
#define CHSMO_IDX_MOD_EN_A_M		0x10000
#define HE_20M_STA_EN_A		0x429C
#define HE_20M_STA_EN_A_M		0x20000
#define HE_TB_STF_CFO_EST_EN_A		0x429C
#define HE_TB_STF_CFO_EST_EN_A_M		0x40000
#define L2_CFO_TRACKING_EN_A		0x429C
#define L2_CFO_TRACKING_EN_A_M		0x80000
#define LNA_BASED_TRK_UPD_EN_A		0x429C
#define LNA_BASED_TRK_UPD_EN_A_M		0x100000
#define COLLISION_USR_STAT_DET_EN_A		0x429C
#define COLLISION_USR_STAT_DET_EN_A_M		0x200000
#define EMPTY_USR_PW_DET_NON_TB_EN_A		0x429C
#define EMPTY_USR_PW_DET_NON_TB_EN_A_M		0x400000
#define SIGVAL_RPT_EN_A		0x429C
#define SIGVAL_RPT_EN_A_M		0x800000
#define STBC_CH_CONSIST_EN_A		0x429C
#define STBC_CH_CONSIST_EN_A_M		0x1000000
#define TRK_UPD_EN_PLCP_FORCE_ON_A		0x429C
#define TRK_UPD_EN_PLCP_FORCE_ON_A_M		0x2000000
#define RU_END_IDX_A		0x42A0
#define RU_END_IDX_A_M		0x7F
#define RU_START_IDX_A		0x42A0
#define RU_START_IDX_A_M		0x3F80
#define RX_NR_A		0x42A0
#define RX_NR_A_M		0x1C000
#define HT_CB_A		0x42A0
#define HT_CB_A_M		0x60000
#define NDPA_FEEDBACK_TYPE_A		0x42A0
#define NDPA_FEEDBACK_TYPE_A_M		0x180000
#define RX_NG_A		0x42A0
#define RX_NG_A_M		0x600000
#define RX_NC_A		0x42A0
#define RX_NC_A_M		0x800000
#define VHT_HE_CB_A		0x42A0
#define VHT_HE_CB_A_M		0x1000000
#define CSI_PARA_EN_A		0x42A0
#define CSI_PARA_EN_A_M		0x2000000
#define SEG0_SET1_CSI_WGT_TONE_IDX_A		0x42AC
#define SEG0_SET1_CSI_WGT_TONE_IDX_A_M		0x7FF
#define SEG0_SET2_CSI_WGT_TONE_IDX_A		0x42AC
#define SEG0_SET2_CSI_WGT_TONE_IDX_A_M		0x3FF800
#define CFO_CSI_WGT_TH_A		0x42AC
#define CFO_CSI_WGT_TH_A_M		0x1C00000
#define CFO_CSI_WGT_VAL_A		0x42AC
#define CFO_CSI_WGT_VAL_A_M		0xE000000
#define CSI_MASK_TH_A		0x42AC
#define CSI_MASK_TH_A_M		0x70000000
#define CFO_CSI_WGT_EN_A		0x42AC
#define CFO_CSI_WGT_EN_A_M		0x80000000
#define SEG1_SET1_CSI_WGT_TONE_IDX_A		0x42B0
#define SEG1_SET1_CSI_WGT_TONE_IDX_A_M		0x7FF
#define SEG1_SET2_CSI_WGT_TONE_IDX_A		0x42B0
#define SEG1_SET2_CSI_WGT_TONE_IDX_A_M		0x3FF800
#define CSI_WGT_RSSI_TH_A		0x42B0
#define CSI_WGT_RSSI_TH_A_M		0x1C00000
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE0_A		0x42B0
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE0_A_M		0xE000000
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE1_A		0x42B0
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE1_A_M		0x70000000
#define CSI_WGT_4X_MORE_EN_A		0x42B0
#define CSI_WGT_4X_MORE_EN_A_M		0x80000000
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE2_A		0x42B4
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE2_A_M		0x7
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE3_A		0x42B4
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE3_A_M		0x38
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE0_A		0x42B4
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE0_A_M		0x1C0
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE1_A		0x42B4
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE1_A_M		0xE00
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE2_A		0x42B4
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE2_A_M		0x7000
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE3_A		0x42B4
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE3_A_M		0x38000
#define SEG0_SET1_CSI_WGT_4X_MORE_LFT_TONES_A		0x42B4
#define SEG0_SET1_CSI_WGT_4X_MORE_LFT_TONES_A_M		0x1C0000
#define SEG0_SET1_CSI_WGT_4X_MORE_RHT_TONES_A		0x42B4
#define SEG0_SET1_CSI_WGT_4X_MORE_RHT_TONES_A_M		0xE00000
#define SEG0_SET1_CSI_WGT_VAL_TONE0_A		0x42B4
#define SEG0_SET1_CSI_WGT_VAL_TONE0_A_M		0x7000000
#define SEG0_SET1_CSI_WGT_VAL_TONE1_A		0x42B4
#define SEG0_SET1_CSI_WGT_VAL_TONE1_A_M		0x38000000
#define SEG0_SET1_CSI_WGT_1X_LFT_TONES_A		0x42B4
#define SEG0_SET1_CSI_WGT_1X_LFT_TONES_A_M		0xC0000000
#define SEG0_SET1_CSI_WGT_VAL_TONE2_A		0x42B8
#define SEG0_SET1_CSI_WGT_VAL_TONE2_A_M		0x7
#define SEG0_SET1_CSI_WGT_VAL_TONE3_A		0x42B8
#define SEG0_SET1_CSI_WGT_VAL_TONE3_A_M		0x38
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE0_A		0x42B8
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE0_A_M		0x1C0
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE1_A		0x42B8
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE1_A_M		0xE00
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE2_A		0x42B8
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE2_A_M		0x7000
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE3_A		0x42B8
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE3_A_M		0x38000
#define SEG0_SET2_CSI_WGT_2X_VAL_TONE0_A		0x42B8
#define SEG0_SET2_CSI_WGT_2X_VAL_TONE0_A_M		0x1C0000
#define SEG0_SET2_CSI_WGT_2X_VAL_TONE1_A		0x42B8
#define SEG0_SET2_CSI_WGT_2X_VAL_TONE1_A_M		0xE00000
#define SEG0_SET2_CSI_WGT_2X_VAL_TONE2_A		0x42B8
#define SEG0_SET2_CSI_WGT_2X_VAL_TONE2_A_M		0x7000000
#define SEG0_SET2_CSI_WGT_2X_VAL_TONE3_A		0x42B8
#define SEG0_SET2_CSI_WGT_2X_VAL_TONE3_A_M		0x38000000
#define SEG0_SET1_CSI_WGT_1X_RHT_TONES_A		0x42B8
#define SEG0_SET1_CSI_WGT_1X_RHT_TONES_A_M		0xC0000000
#define SEG0_SET2_CSI_WGT_4X_MORE_LFT_TONES_A		0x42BC
#define SEG0_SET2_CSI_WGT_4X_MORE_LFT_TONES_A_M		0x7
#define SEG0_SET2_CSI_WGT_4X_MORE_RHT_TONES_A		0x42BC
#define SEG0_SET2_CSI_WGT_4X_MORE_RHT_TONES_A_M		0x38
#define SEG0_SET2_CSI_WGT_VAL_TONE0_A		0x42BC
#define SEG0_SET2_CSI_WGT_VAL_TONE0_A_M		0x1C0
#define SEG0_SET2_CSI_WGT_VAL_TONE1_A		0x42BC
#define SEG0_SET2_CSI_WGT_VAL_TONE1_A_M		0xE00
#define SEG0_SET2_CSI_WGT_VAL_TONE2_A		0x42BC
#define SEG0_SET2_CSI_WGT_VAL_TONE2_A_M		0x7000
#define SEG0_SET2_CSI_WGT_VAL_TONE3_A		0x42BC
#define SEG0_SET2_CSI_WGT_VAL_TONE3_A_M		0x38000
#define SEG1_SET1_CSI_WGT_VAL_TONE0_A		0x42BC
#define SEG1_SET1_CSI_WGT_VAL_TONE0_A_M		0x1C0000
#define SEG1_SET1_CSI_WGT_VAL_TONE1_A		0x42BC
#define SEG1_SET1_CSI_WGT_VAL_TONE1_A_M		0xE00000
#define SEG1_SET1_CSI_WGT_VAL_TONE2_A		0x42BC
#define SEG1_SET1_CSI_WGT_VAL_TONE2_A_M		0x7000000
#define SEG1_SET1_CSI_WGT_VAL_TONE3_A		0x42BC
#define SEG1_SET1_CSI_WGT_VAL_TONE3_A_M		0x38000000
#define SEG0_SET1_CSI_WGT_2X_LFT_TONES_A		0x42BC
#define SEG0_SET1_CSI_WGT_2X_LFT_TONES_A_M		0xC0000000
#define SEG1_SET2_CSI_WGT_VAL_TONE0_A		0x42C0
#define SEG1_SET2_CSI_WGT_VAL_TONE0_A_M		0x7
#define SEG1_SET2_CSI_WGT_VAL_TONE1_A		0x42C0
#define SEG1_SET2_CSI_WGT_VAL_TONE1_A_M		0x38
#define SEG1_SET2_CSI_WGT_VAL_TONE2_A		0x42C0
#define SEG1_SET2_CSI_WGT_VAL_TONE2_A_M		0x1C0
#define SEG1_SET2_CSI_WGT_VAL_TONE3_A		0x42C0
#define SEG1_SET2_CSI_WGT_VAL_TONE3_A_M		0xE00
#define SEG0_SET1_CSI_WGT_2X_RHT_TONES_A		0x42C0
#define SEG0_SET1_CSI_WGT_2X_RHT_TONES_A_M		0x3000
#define SEG0_SET1_CSI_WGT_LFT_TONES_A		0x42C0
#define SEG0_SET1_CSI_WGT_LFT_TONES_A_M		0xC000
#define SEG0_SET1_CSI_WGT_RHT_TONES_A		0x42C0
#define SEG0_SET1_CSI_WGT_RHT_TONES_A_M		0x30000
#define SEG0_SET2_CSI_WGT_1X_LFT_TONES_A		0x42C0
#define SEG0_SET2_CSI_WGT_1X_LFT_TONES_A_M		0xC0000
#define SEG0_SET2_CSI_WGT_1X_RHT_TONES_A		0x42C0
#define SEG0_SET2_CSI_WGT_1X_RHT_TONES_A_M		0x300000
#define SEG0_SET2_CSI_WGT_2X_LFT_TONES_A		0x42C0
#define SEG0_SET2_CSI_WGT_2X_LFT_TONES_A_M		0xC00000
#define SEG0_SET2_CSI_WGT_2X_RHT_TONES_A		0x42C0
#define SEG0_SET2_CSI_WGT_2X_RHT_TONES_A_M		0x3000000
#define SEG0_SET2_CSI_WGT_LFT_TONES_A		0x42C0
#define SEG0_SET2_CSI_WGT_LFT_TONES_A_M		0xC000000
#define SEG0_SET2_CSI_WGT_RHT_TONES_A		0x42C0
#define SEG0_SET2_CSI_WGT_RHT_TONES_A_M		0x30000000
#define SEG1_SET1_CSI_WGT_1X_LFT_TONES_A		0x42C0
#define SEG1_SET1_CSI_WGT_1X_LFT_TONES_A_M		0xC0000000
#define SEG1_SET1_CSI_WGT_1X_RHT_TONES_A		0x42C4
#define SEG1_SET1_CSI_WGT_1X_RHT_TONES_A_M		0x3
#define SEG1_SET1_CSI_WGT_2X_LFT_TONES_A		0x42C4
#define SEG1_SET1_CSI_WGT_2X_LFT_TONES_A_M		0xC
#define SEG1_SET1_CSI_WGT_2X_RHT_TONES_A		0x42C4
#define SEG1_SET1_CSI_WGT_2X_RHT_TONES_A_M		0x30
#define SEG1_SET1_CSI_WGT_LFT_TONES_A		0x42C4
#define SEG1_SET1_CSI_WGT_LFT_TONES_A_M		0xC0
#define SEG1_SET1_CSI_WGT_RHT_TONES_A		0x42C4
#define SEG1_SET1_CSI_WGT_RHT_TONES_A_M		0x300
#define SEG1_SET2_CSI_WGT_1X_LFT_TONES_A		0x42C4
#define SEG1_SET2_CSI_WGT_1X_LFT_TONES_A_M		0xC00
#define SEG1_SET2_CSI_WGT_1X_RHT_TONES_A		0x42C4
#define SEG1_SET2_CSI_WGT_1X_RHT_TONES_A_M		0x3000
#define SEG1_SET2_CSI_WGT_2X_LFT_TONES_A		0x42C4
#define SEG1_SET2_CSI_WGT_2X_LFT_TONES_A_M		0xC000
#define SEG1_SET2_CSI_WGT_2X_RHT_TONES_A		0x42C4
#define SEG1_SET2_CSI_WGT_2X_RHT_TONES_A_M		0x30000
#define SEG1_SET2_CSI_WGT_LFT_TONES_A		0x42C4
#define SEG1_SET2_CSI_WGT_LFT_TONES_A_M		0xC0000
#define SEG1_SET2_CSI_WGT_RHT_TONES_A		0x42C4
#define SEG1_SET2_CSI_WGT_RHT_TONES_A_M		0x300000
#define CSI_WGT_RSSI_BYPASS_EN_A		0x42C4
#define CSI_WGT_RSSI_BYPASS_EN_A_M		0x400000
#define SEG0_SET1_CSI_WGT_EN_A		0x42C4
#define SEG0_SET1_CSI_WGT_EN_A_M		0x800000
#define SEG0_SET2_CSI_WGT_EN_A		0x42C4
#define SEG0_SET2_CSI_WGT_EN_A_M		0x1000000
#define SEG1_SET1_CSI_WGT_EN_A		0x42C4
#define SEG1_SET1_CSI_WGT_EN_A_M		0x2000000
#define SEG1_SET2_CSI_WGT_EN_A		0x42C4
#define SEG1_SET2_CSI_WGT_EN_A_M		0x4000000
#define PROCR_MAX_NSTS_SMO_HW_A		0x42D0
#define PROCR_MAX_NSTS_SMO_HW_A_M		0x3
#define PROCR_NOISE_RE_EST_HE_TB_EN_A		0x42D0
#define PROCR_NOISE_RE_EST_HE_TB_EN_A_M		0x4
#define PROCR_NOISE_RE_EST_HE_EN_A		0x42D0
#define PROCR_NOISE_RE_EST_HE_EN_A_M		0x8
#define PROCR_NOISE_RE_EST_HT_EN_A		0x42D0
#define PROCR_NOISE_RE_EST_HT_EN_A_M		0x10
#define PROCR_NOISE_RE_EST_VHT_EN_A		0x42D0
#define PROCR_NOISE_RE_EST_VHT_EN_A_M		0x20
#define HE_EXTRA_TONE_CHSMO_EN_A		0x42D4
#define HE_EXTRA_TONE_CHSMO_EN_A_M		0x1
#define RPT_TONE_EVM_IDX_A		0x42D8
#define RPT_TONE_EVM_IDX_A_M		0x7FF
#define SFCTR_AWGN_BCC_1SS_MCS0_A		0x42D8
#define SFCTR_AWGN_BCC_1SS_MCS0_A_M		0x1F800
#define SFCTR_AWGN_BCC_1SS_MCS1_A		0x42D8
#define SFCTR_AWGN_BCC_1SS_MCS1_A_M		0x7E0000
#define SFCTR_AWGN_BCC_1SS_MCS2_A		0x42D8
#define SFCTR_AWGN_BCC_1SS_MCS2_A_M		0x1F800000
#define LLR_COEF_A		0x42D8
#define LLR_COEF_A_M		0xE0000000
#define SFCTR_AWGN_BCC_1SS_MCS3_A		0x42DC
#define SFCTR_AWGN_BCC_1SS_MCS3_A_M		0x3F
#define SFCTR_AWGN_BCC_1SS_MCS4_A		0x42DC
#define SFCTR_AWGN_BCC_1SS_MCS4_A_M		0xFC0
#define SFCTR_AWGN_BCC_1SS_MCS5_A		0x42DC
#define SFCTR_AWGN_BCC_1SS_MCS5_A_M		0x3F000
#define SFCTR_AWGN_BCC_1SS_MCS6_A		0x42DC
#define SFCTR_AWGN_BCC_1SS_MCS6_A_M		0xFC0000
#define SFCTR_AWGN_BCC_1SS_MCS7_A		0x42DC
#define SFCTR_AWGN_BCC_1SS_MCS7_A_M		0x3F000000
#define UPD_SYM_EVM_A		0x42DC
#define UPD_SYM_EVM_A_M		0xC0000000
#define SFCTR_AWGN_BCC_1SS_MCS8_A		0x42E0
#define SFCTR_AWGN_BCC_1SS_MCS8_A_M		0x3F
#define SFCTR_AWGN_BCC_1SS_MCS9_A		0x42E0
#define SFCTR_AWGN_BCC_1SS_MCS9_A_M		0xFC0
#define SFCTR_AWGN_BCC_2SS_MCS0_A		0x42E0
#define SFCTR_AWGN_BCC_2SS_MCS0_A_M		0x3F000
#define SFCTR_AWGN_BCC_2SS_MCS1_A		0x42E0
#define SFCTR_AWGN_BCC_2SS_MCS1_A_M		0xFC0000
#define SFCTR_AWGN_BCC_2SS_MCS2_A		0x42E0
#define SFCTR_AWGN_BCC_2SS_MCS2_A_M		0x3F000000
#define DCM_BINARY_CSI_WGT_A		0x42E0
#define DCM_BINARY_CSI_WGT_A_M		0x40000000
#define DCM_COMBINE_EN_A		0x42E0
#define DCM_COMBINE_EN_A_M		0x80000000
#define SFCTR_AWGN_BCC_2SS_MCS3_A		0x42E4
#define SFCTR_AWGN_BCC_2SS_MCS3_A_M		0x3F
#define SFCTR_AWGN_BCC_2SS_MCS4_A		0x42E4
#define SFCTR_AWGN_BCC_2SS_MCS4_A_M		0xFC0
#define SFCTR_AWGN_BCC_2SS_MCS5_A		0x42E4
#define SFCTR_AWGN_BCC_2SS_MCS5_A_M		0x3F000
#define SFCTR_AWGN_BCC_2SS_MCS6_A		0x42E4
#define SFCTR_AWGN_BCC_2SS_MCS6_A_M		0xFC0000
#define SFCTR_AWGN_BCC_2SS_MCS7_A		0x42E4
#define SFCTR_AWGN_BCC_2SS_MCS7_A_M		0x3F000000
#define EVM_RPT_OFST_EN_A		0x42E4
#define EVM_RPT_OFST_EN_A_M		0x40000000
#define LEGACY_2R_ANOTHER_SFCTR_EN_A		0x42E4
#define LEGACY_2R_ANOTHER_SFCTR_EN_A_M		0x80000000
#define SFCTR_AWGN_BCC_2SS_MCS8_A		0x42E8
#define SFCTR_AWGN_BCC_2SS_MCS8_A_M		0x3F
#define SFCTR_AWGN_BCC_2SS_MCS9_A		0x42E8
#define SFCTR_AWGN_BCC_2SS_MCS9_A_M		0xFC0
#define SFCTR_AWGN_BCC_3SS_MCS0_A		0x42E8
#define SFCTR_AWGN_BCC_3SS_MCS0_A_M		0x3F000
#define SFCTR_AWGN_BCC_3SS_MCS1_A		0x42E8
#define SFCTR_AWGN_BCC_3SS_MCS1_A_M		0xFC0000
#define SFCTR_AWGN_BCC_3SS_MCS2_A		0x42E8
#define SFCTR_AWGN_BCC_3SS_MCS2_A_M		0x3F000000
#define DIFF_NLM_FOR_CHANNEL_EN_A		0x42E8
#define DIFF_NLM_FOR_CHANNEL_EN_A_M		0x40000000
#define SFCTR_AWGN_BCC_3SS_MCS3_A		0x42EC
#define SFCTR_AWGN_BCC_3SS_MCS3_A_M		0x3F
#define SFCTR_AWGN_BCC_3SS_MCS4_A		0x42EC
#define SFCTR_AWGN_BCC_3SS_MCS4_A_M		0xFC0
#define SFCTR_AWGN_BCC_3SS_MCS5_A		0x42EC
#define SFCTR_AWGN_BCC_3SS_MCS5_A_M		0x3F000
#define SFCTR_AWGN_BCC_3SS_MCS6_A		0x42EC
#define SFCTR_AWGN_BCC_3SS_MCS6_A_M		0xFC0000
#define SFCTR_AWGN_BCC_3SS_MCS7_A		0x42EC
#define SFCTR_AWGN_BCC_3SS_MCS7_A_M		0x3F000000
#define SFCTR_AWGN_BCC_3SS_MCS8_A		0x42F0
#define SFCTR_AWGN_BCC_3SS_MCS8_A_M		0x3F
#define SFCTR_AWGN_BCC_3SS_MCS9_A		0x42F0
#define SFCTR_AWGN_BCC_3SS_MCS9_A_M		0xFC0
#define SFCTR_AWGN_BCC_4SS_MCS0_A		0x42F0
#define SFCTR_AWGN_BCC_4SS_MCS0_A_M		0x3F000
#define SFCTR_AWGN_BCC_4SS_MCS1_A		0x42F0
#define SFCTR_AWGN_BCC_4SS_MCS1_A_M		0xFC0000
#define SFCTR_AWGN_BCC_4SS_MCS2_A		0x42F0
#define SFCTR_AWGN_BCC_4SS_MCS2_A_M		0x3F000000
#define SFCTR_AWGN_BCC_4SS_MCS3_A		0x42F4
#define SFCTR_AWGN_BCC_4SS_MCS3_A_M		0x3F
#define SFCTR_AWGN_BCC_4SS_MCS4_A		0x42F4
#define SFCTR_AWGN_BCC_4SS_MCS4_A_M		0xFC0
#define SFCTR_AWGN_BCC_4SS_MCS5_A		0x42F4
#define SFCTR_AWGN_BCC_4SS_MCS5_A_M		0x3F000
#define SFCTR_AWGN_BCC_4SS_MCS6_A		0x42F4
#define SFCTR_AWGN_BCC_4SS_MCS6_A_M		0xFC0000
#define SFCTR_AWGN_BCC_4SS_MCS7_A		0x42F4
#define SFCTR_AWGN_BCC_4SS_MCS7_A_M		0x3F000000
#define SFCTR_AWGN_BCC_4SS_MCS8_A		0x42F8
#define SFCTR_AWGN_BCC_4SS_MCS8_A_M		0x3F
#define SFCTR_AWGN_BCC_4SS_MCS9_A		0x42F8
#define SFCTR_AWGN_BCC_4SS_MCS9_A_M		0xFC0
#define SFCTR_AWGN_LDPC_1SS_MCS0_A		0x42F8
#define SFCTR_AWGN_LDPC_1SS_MCS0_A_M		0x3F000
#define SFCTR_AWGN_LDPC_1SS_MCS1_A		0x42F8
#define SFCTR_AWGN_LDPC_1SS_MCS1_A_M		0xFC0000
#define SFCTR_AWGN_LDPC_1SS_MCS10_A		0x42F8
#define SFCTR_AWGN_LDPC_1SS_MCS10_A_M		0x3F000000
#define SFCTR_AWGN_LDPC_1SS_MCS11_A		0x42FC
#define SFCTR_AWGN_LDPC_1SS_MCS11_A_M		0x3F
#define SFCTR_AWGN_LDPC_1SS_MCS2_A		0x42FC
#define SFCTR_AWGN_LDPC_1SS_MCS2_A_M		0xFC0
#define SFCTR_AWGN_LDPC_1SS_MCS3_A		0x42FC
#define SFCTR_AWGN_LDPC_1SS_MCS3_A_M		0x3F000
#define SFCTR_AWGN_LDPC_1SS_MCS4_A		0x42FC
#define SFCTR_AWGN_LDPC_1SS_MCS4_A_M		0xFC0000
#define SFCTR_AWGN_LDPC_1SS_MCS5_A		0x42FC
#define SFCTR_AWGN_LDPC_1SS_MCS5_A_M		0x3F000000
#define SFCTR_AWGN_LDPC_1SS_MCS6_A		0x4300
#define SFCTR_AWGN_LDPC_1SS_MCS6_A_M		0x3F
#define SFCTR_AWGN_LDPC_1SS_MCS7_A		0x4300
#define SFCTR_AWGN_LDPC_1SS_MCS7_A_M		0xFC0
#define SFCTR_AWGN_LDPC_1SS_MCS8_A		0x4300
#define SFCTR_AWGN_LDPC_1SS_MCS8_A_M		0x3F000
#define SFCTR_AWGN_LDPC_1SS_MCS9_A		0x4300
#define SFCTR_AWGN_LDPC_1SS_MCS9_A_M		0xFC0000
#define SFCTR_AWGN_LDPC_2SS_MCS0_A		0x4300
#define SFCTR_AWGN_LDPC_2SS_MCS0_A_M		0x3F000000
#define SFCTR_AWGN_LDPC_2SS_MCS1_A		0x4304
#define SFCTR_AWGN_LDPC_2SS_MCS1_A_M		0x3F
#define SFCTR_AWGN_LDPC_2SS_MCS10_A		0x4304
#define SFCTR_AWGN_LDPC_2SS_MCS10_A_M		0xFC0
#define SFCTR_AWGN_LDPC_2SS_MCS11_A		0x4304
#define SFCTR_AWGN_LDPC_2SS_MCS11_A_M		0x3F000
#define SFCTR_AWGN_LDPC_2SS_MCS2_A		0x4304
#define SFCTR_AWGN_LDPC_2SS_MCS2_A_M		0xFC0000
#define SFCTR_AWGN_LDPC_2SS_MCS3_A		0x4304
#define SFCTR_AWGN_LDPC_2SS_MCS3_A_M		0x3F000000
#define SFCTR_AWGN_LDPC_2SS_MCS4_A		0x4308
#define SFCTR_AWGN_LDPC_2SS_MCS4_A_M		0x3F
#define SFCTR_AWGN_LDPC_2SS_MCS5_A		0x4308
#define SFCTR_AWGN_LDPC_2SS_MCS5_A_M		0xFC0
#define SFCTR_AWGN_LDPC_2SS_MCS6_A		0x4308
#define SFCTR_AWGN_LDPC_2SS_MCS6_A_M		0x3F000
#define SFCTR_AWGN_LDPC_2SS_MCS7_A		0x4308
#define SFCTR_AWGN_LDPC_2SS_MCS7_A_M		0xFC0000
#define SFCTR_AWGN_LDPC_2SS_MCS8_A		0x4308
#define SFCTR_AWGN_LDPC_2SS_MCS8_A_M		0x3F000000
#define SFCTR_AWGN_LDPC_2SS_MCS9_A		0x430C
#define SFCTR_AWGN_LDPC_2SS_MCS9_A_M		0x3F
#define SFCTR_AWGN_LDPC_3SS_MCS0_A		0x430C
#define SFCTR_AWGN_LDPC_3SS_MCS0_A_M		0xFC0
#define SFCTR_AWGN_LDPC_3SS_MCS1_A		0x430C
#define SFCTR_AWGN_LDPC_3SS_MCS1_A_M		0x3F000
#define SFCTR_AWGN_LDPC_3SS_MCS10_A		0x430C
#define SFCTR_AWGN_LDPC_3SS_MCS10_A_M		0xFC0000
#define SFCTR_AWGN_LDPC_3SS_MCS11_A		0x430C
#define SFCTR_AWGN_LDPC_3SS_MCS11_A_M		0x3F000000
#define SFCTR_AWGN_LDPC_3SS_MCS2_A		0x4310
#define SFCTR_AWGN_LDPC_3SS_MCS2_A_M		0x3F
#define SFCTR_AWGN_LDPC_3SS_MCS3_A		0x4310
#define SFCTR_AWGN_LDPC_3SS_MCS3_A_M		0xFC0
#define SFCTR_AWGN_LDPC_3SS_MCS4_A		0x4310
#define SFCTR_AWGN_LDPC_3SS_MCS4_A_M		0x3F000
#define SFCTR_AWGN_LDPC_3SS_MCS5_A		0x4310
#define SFCTR_AWGN_LDPC_3SS_MCS5_A_M		0xFC0000
#define SFCTR_AWGN_LDPC_3SS_MCS6_A		0x4310
#define SFCTR_AWGN_LDPC_3SS_MCS6_A_M		0x3F000000
#define SFCTR_AWGN_LDPC_3SS_MCS7_A		0x4314
#define SFCTR_AWGN_LDPC_3SS_MCS7_A_M		0x3F
#define SFCTR_AWGN_LDPC_3SS_MCS8_A		0x4314
#define SFCTR_AWGN_LDPC_3SS_MCS8_A_M		0xFC0
#define SFCTR_AWGN_LDPC_3SS_MCS9_A		0x4314
#define SFCTR_AWGN_LDPC_3SS_MCS9_A_M		0x3F000
#define SFCTR_AWGN_LDPC_4SS_MCS0_A		0x4314
#define SFCTR_AWGN_LDPC_4SS_MCS0_A_M		0xFC0000
#define SFCTR_AWGN_LDPC_4SS_MCS1_A		0x4314
#define SFCTR_AWGN_LDPC_4SS_MCS1_A_M		0x3F000000
#define SFCTR_AWGN_LDPC_4SS_MCS10_A		0x4318
#define SFCTR_AWGN_LDPC_4SS_MCS10_A_M		0x3F
#define SFCTR_AWGN_LDPC_4SS_MCS11_A		0x4318
#define SFCTR_AWGN_LDPC_4SS_MCS11_A_M		0xFC0
#define SFCTR_AWGN_LDPC_4SS_MCS2_A		0x4318
#define SFCTR_AWGN_LDPC_4SS_MCS2_A_M		0x3F000
#define SFCTR_AWGN_LDPC_4SS_MCS3_A		0x4318
#define SFCTR_AWGN_LDPC_4SS_MCS3_A_M		0xFC0000
#define SFCTR_AWGN_LDPC_4SS_MCS4_A		0x4318
#define SFCTR_AWGN_LDPC_4SS_MCS4_A_M		0x3F000000
#define SFCTR_AWGN_LDPC_4SS_MCS5_A		0x431C
#define SFCTR_AWGN_LDPC_4SS_MCS5_A_M		0x3F
#define SFCTR_AWGN_LDPC_4SS_MCS6_A		0x431C
#define SFCTR_AWGN_LDPC_4SS_MCS6_A_M		0xFC0
#define SFCTR_AWGN_LDPC_4SS_MCS7_A		0x431C
#define SFCTR_AWGN_LDPC_4SS_MCS7_A_M		0x3F000
#define SFCTR_AWGN_LDPC_4SS_MCS8_A		0x431C
#define SFCTR_AWGN_LDPC_4SS_MCS8_A_M		0xFC0000
#define SFCTR_AWGN_LDPC_4SS_MCS9_A		0x431C
#define SFCTR_AWGN_LDPC_4SS_MCS9_A_M		0x3F000000
#define SFCTR_AWGN_LAGCY_12M_A		0x4320
#define SFCTR_AWGN_LAGCY_12M_A_M		0x3F
#define SFCTR_AWGN_LAGCY_18M_A		0x4320
#define SFCTR_AWGN_LAGCY_18M_A_M		0xFC0
#define SFCTR_AWGN_LAGCY_24M_A		0x4320
#define SFCTR_AWGN_LAGCY_24M_A_M		0x3F000
#define SFCTR_AWGN_LAGCY_36M_A		0x4320
#define SFCTR_AWGN_LAGCY_36M_A_M		0xFC0000
#define SFCTR_AWGN_LAGCY_48M_A		0x4320
#define SFCTR_AWGN_LAGCY_48M_A_M		0x3F000000
#define SFCTR_AWGN_LAGCY_54M_A		0x4324
#define SFCTR_AWGN_LAGCY_54M_A_M		0x3F
#define SFCTR_AWGN_LAGCY_6M_A		0x4324
#define SFCTR_AWGN_LAGCY_6M_A_M		0xFC0
#define SFCTR_AWGN_LAGCY_9M_A		0x4324
#define SFCTR_AWGN_LAGCY_9M_A_M		0x3F000
#define SFCTR_CH_BCC_1SS_MCS0_A		0x4324
#define SFCTR_CH_BCC_1SS_MCS0_A_M		0xFC0000
#define SFCTR_CH_BCC_1SS_MCS1_A		0x4324
#define SFCTR_CH_BCC_1SS_MCS1_A_M		0x3F000000
#define SFCTR_CH_BCC_1SS_MCS2_A		0x4328
#define SFCTR_CH_BCC_1SS_MCS2_A_M		0x3F
#define SFCTR_CH_BCC_1SS_MCS3_A		0x4328
#define SFCTR_CH_BCC_1SS_MCS3_A_M		0xFC0
#define SFCTR_CH_BCC_1SS_MCS4_A		0x4328
#define SFCTR_CH_BCC_1SS_MCS4_A_M		0x3F000
#define SFCTR_CH_BCC_1SS_MCS5_A		0x4328
#define SFCTR_CH_BCC_1SS_MCS5_A_M		0xFC0000
#define SFCTR_CH_BCC_1SS_MCS6_A		0x4328
#define SFCTR_CH_BCC_1SS_MCS6_A_M		0x3F000000
#define SFCTR_CH_BCC_1SS_MCS7_A		0x432C
#define SFCTR_CH_BCC_1SS_MCS7_A_M		0x3F
#define SFCTR_CH_BCC_1SS_MCS8_A		0x432C
#define SFCTR_CH_BCC_1SS_MCS8_A_M		0xFC0
#define SFCTR_CH_BCC_1SS_MCS9_A		0x432C
#define SFCTR_CH_BCC_1SS_MCS9_A_M		0x3F000
#define SFCTR_CH_BCC_2SS_MCS0_A		0x432C
#define SFCTR_CH_BCC_2SS_MCS0_A_M		0xFC0000
#define SFCTR_CH_BCC_2SS_MCS1_A		0x432C
#define SFCTR_CH_BCC_2SS_MCS1_A_M		0x3F000000
#define SFCTR_CH_BCC_2SS_MCS2_A		0x4330
#define SFCTR_CH_BCC_2SS_MCS2_A_M		0x3F
#define SFCTR_CH_BCC_2SS_MCS3_A		0x4330
#define SFCTR_CH_BCC_2SS_MCS3_A_M		0xFC0
#define SFCTR_CH_BCC_2SS_MCS4_A		0x4330
#define SFCTR_CH_BCC_2SS_MCS4_A_M		0x3F000
#define SFCTR_CH_BCC_2SS_MCS5_A		0x4330
#define SFCTR_CH_BCC_2SS_MCS5_A_M		0xFC0000
#define SFCTR_CH_BCC_2SS_MCS6_A		0x4330
#define SFCTR_CH_BCC_2SS_MCS6_A_M		0x3F000000
#define SFCTR_CH_BCC_2SS_MCS7_A		0x4334
#define SFCTR_CH_BCC_2SS_MCS7_A_M		0x3F
#define SFCTR_CH_BCC_2SS_MCS8_A		0x4334
#define SFCTR_CH_BCC_2SS_MCS8_A_M		0xFC0
#define SFCTR_CH_BCC_2SS_MCS9_A		0x4334
#define SFCTR_CH_BCC_2SS_MCS9_A_M		0x3F000
#define SFCTR_CH_BCC_3SS_MCS0_A		0x4334
#define SFCTR_CH_BCC_3SS_MCS0_A_M		0xFC0000
#define SFCTR_CH_BCC_3SS_MCS1_A		0x4334
#define SFCTR_CH_BCC_3SS_MCS1_A_M		0x3F000000
#define SFCTR_CH_BCC_3SS_MCS2_A		0x4338
#define SFCTR_CH_BCC_3SS_MCS2_A_M		0x3F
#define SFCTR_CH_BCC_3SS_MCS3_A		0x4338
#define SFCTR_CH_BCC_3SS_MCS3_A_M		0xFC0
#define SFCTR_CH_BCC_3SS_MCS4_A		0x4338
#define SFCTR_CH_BCC_3SS_MCS4_A_M		0x3F000
#define SFCTR_CH_BCC_3SS_MCS5_A		0x4338
#define SFCTR_CH_BCC_3SS_MCS5_A_M		0xFC0000
#define SFCTR_CH_BCC_3SS_MCS6_A		0x4338
#define SFCTR_CH_BCC_3SS_MCS6_A_M		0x3F000000
#define SFCTR_CH_BCC_3SS_MCS7_A		0x433C
#define SFCTR_CH_BCC_3SS_MCS7_A_M		0x3F
#define SFCTR_CH_BCC_3SS_MCS8_A		0x433C
#define SFCTR_CH_BCC_3SS_MCS8_A_M		0xFC0
#define SFCTR_CH_BCC_3SS_MCS9_A		0x433C
#define SFCTR_CH_BCC_3SS_MCS9_A_M		0x3F000
#define SFCTR_CH_BCC_4SS_MCS0_A		0x433C
#define SFCTR_CH_BCC_4SS_MCS0_A_M		0xFC0000
#define SFCTR_CH_BCC_4SS_MCS1_A		0x433C
#define SFCTR_CH_BCC_4SS_MCS1_A_M		0x3F000000
#define SFCTR_CH_BCC_4SS_MCS2_A		0x4340
#define SFCTR_CH_BCC_4SS_MCS2_A_M		0x3F
#define SFCTR_CH_BCC_4SS_MCS3_A		0x4340
#define SFCTR_CH_BCC_4SS_MCS3_A_M		0xFC0
#define SFCTR_CH_BCC_4SS_MCS4_A		0x4340
#define SFCTR_CH_BCC_4SS_MCS4_A_M		0x3F000
#define SFCTR_CH_BCC_4SS_MCS5_A		0x4340
#define SFCTR_CH_BCC_4SS_MCS5_A_M		0xFC0000
#define SFCTR_CH_BCC_4SS_MCS6_A		0x4340
#define SFCTR_CH_BCC_4SS_MCS6_A_M		0x3F000000
#define SFCTR_CH_BCC_4SS_MCS7_A		0x4344
#define SFCTR_CH_BCC_4SS_MCS7_A_M		0x3F
#define SFCTR_CH_BCC_4SS_MCS8_A		0x4344
#define SFCTR_CH_BCC_4SS_MCS8_A_M		0xFC0
#define SFCTR_CH_BCC_4SS_MCS9_A		0x4344
#define SFCTR_CH_BCC_4SS_MCS9_A_M		0x3F000
#define SFCTR_CH_LDPC_1SS_MCS0_A		0x4344
#define SFCTR_CH_LDPC_1SS_MCS0_A_M		0xFC0000
#define SFCTR_CH_LDPC_1SS_MCS1_A		0x4344
#define SFCTR_CH_LDPC_1SS_MCS1_A_M		0x3F000000
#define SFCTR_CH_LDPC_1SS_MCS10_A		0x4348
#define SFCTR_CH_LDPC_1SS_MCS10_A_M		0x3F
#define SFCTR_CH_LDPC_1SS_MCS11_A		0x4348
#define SFCTR_CH_LDPC_1SS_MCS11_A_M		0xFC0
#define SFCTR_CH_LDPC_1SS_MCS2_A		0x4348
#define SFCTR_CH_LDPC_1SS_MCS2_A_M		0x3F000
#define SFCTR_CH_LDPC_1SS_MCS3_A		0x4348
#define SFCTR_CH_LDPC_1SS_MCS3_A_M		0xFC0000
#define SFCTR_CH_LDPC_1SS_MCS4_A		0x4348
#define SFCTR_CH_LDPC_1SS_MCS4_A_M		0x3F000000
#define SFCTR_CH_LDPC_1SS_MCS5_A		0x434C
#define SFCTR_CH_LDPC_1SS_MCS5_A_M		0x3F
#define SFCTR_CH_LDPC_1SS_MCS6_A		0x434C
#define SFCTR_CH_LDPC_1SS_MCS6_A_M		0xFC0
#define SFCTR_CH_LDPC_1SS_MCS7_A		0x434C
#define SFCTR_CH_LDPC_1SS_MCS7_A_M		0x3F000
#define SFCTR_CH_LDPC_1SS_MCS8_A		0x434C
#define SFCTR_CH_LDPC_1SS_MCS8_A_M		0xFC0000
#define SFCTR_CH_LDPC_1SS_MCS9_A		0x434C
#define SFCTR_CH_LDPC_1SS_MCS9_A_M		0x3F000000
#define SFCTR_CH_LDPC_2SS_MCS0_A		0x4350
#define SFCTR_CH_LDPC_2SS_MCS0_A_M		0x3F
#define SFCTR_CH_LDPC_2SS_MCS1_A		0x4350
#define SFCTR_CH_LDPC_2SS_MCS1_A_M		0xFC0
#define SFCTR_CH_LDPC_2SS_MCS10_A		0x4350
#define SFCTR_CH_LDPC_2SS_MCS10_A_M		0x3F000
#define SFCTR_CH_LDPC_2SS_MCS11_A		0x4350
#define SFCTR_CH_LDPC_2SS_MCS11_A_M		0xFC0000
#define SFCTR_CH_LDPC_2SS_MCS2_A		0x4350
#define SFCTR_CH_LDPC_2SS_MCS2_A_M		0x3F000000
#define SFCTR_CH_LDPC_2SS_MCS3_A		0x4354
#define SFCTR_CH_LDPC_2SS_MCS3_A_M		0x3F
#define SFCTR_CH_LDPC_2SS_MCS4_A		0x4354
#define SFCTR_CH_LDPC_2SS_MCS4_A_M		0xFC0
#define SFCTR_CH_LDPC_2SS_MCS5_A		0x4354
#define SFCTR_CH_LDPC_2SS_MCS5_A_M		0x3F000
#define SFCTR_CH_LDPC_2SS_MCS6_A		0x4354
#define SFCTR_CH_LDPC_2SS_MCS6_A_M		0xFC0000
#define SFCTR_CH_LDPC_2SS_MCS7_A		0x4354
#define SFCTR_CH_LDPC_2SS_MCS7_A_M		0x3F000000
#define SFCTR_CH_LDPC_2SS_MCS8_A		0x4358
#define SFCTR_CH_LDPC_2SS_MCS8_A_M		0x3F
#define SFCTR_CH_LDPC_2SS_MCS9_A		0x4358
#define SFCTR_CH_LDPC_2SS_MCS9_A_M		0xFC0
#define SFCTR_CH_LDPC_3SS_MCS0_A		0x4358
#define SFCTR_CH_LDPC_3SS_MCS0_A_M		0x3F000
#define SFCTR_CH_LDPC_3SS_MCS1_A		0x4358
#define SFCTR_CH_LDPC_3SS_MCS1_A_M		0xFC0000
#define SFCTR_CH_LDPC_3SS_MCS10_A		0x4358
#define SFCTR_CH_LDPC_3SS_MCS10_A_M		0x3F000000
#define SFCTR_CH_LDPC_3SS_MCS11_A		0x435C
#define SFCTR_CH_LDPC_3SS_MCS11_A_M		0x3F
#define SFCTR_CH_LDPC_3SS_MCS2_A		0x435C
#define SFCTR_CH_LDPC_3SS_MCS2_A_M		0xFC0
#define SFCTR_CH_LDPC_3SS_MCS3_A		0x435C
#define SFCTR_CH_LDPC_3SS_MCS3_A_M		0x3F000
#define SFCTR_CH_LDPC_3SS_MCS4_A		0x435C
#define SFCTR_CH_LDPC_3SS_MCS4_A_M		0xFC0000
#define SFCTR_CH_LDPC_3SS_MCS5_A		0x435C
#define SFCTR_CH_LDPC_3SS_MCS5_A_M		0x3F000000
#define SFCTR_CH_LDPC_3SS_MCS6_A		0x4360
#define SFCTR_CH_LDPC_3SS_MCS6_A_M		0x3F
#define SFCTR_CH_LDPC_3SS_MCS7_A		0x4360
#define SFCTR_CH_LDPC_3SS_MCS7_A_M		0xFC0
#define SFCTR_CH_LDPC_3SS_MCS8_A		0x4360
#define SFCTR_CH_LDPC_3SS_MCS8_A_M		0x3F000
#define SFCTR_CH_LDPC_3SS_MCS9_A		0x4360
#define SFCTR_CH_LDPC_3SS_MCS9_A_M		0xFC0000
#define SFCTR_CH_LDPC_4SS_MCS0_A		0x4360
#define SFCTR_CH_LDPC_4SS_MCS0_A_M		0x3F000000
#define SFCTR_CH_LDPC_4SS_MCS1_A		0x4364
#define SFCTR_CH_LDPC_4SS_MCS1_A_M		0x3F
#define SFCTR_CH_LDPC_4SS_MCS10_A		0x4364
#define SFCTR_CH_LDPC_4SS_MCS10_A_M		0xFC0
#define SFCTR_CH_LDPC_4SS_MCS11_A		0x4364
#define SFCTR_CH_LDPC_4SS_MCS11_A_M		0x3F000
#define SFCTR_CH_LDPC_4SS_MCS2_A		0x4364
#define SFCTR_CH_LDPC_4SS_MCS2_A_M		0xFC0000
#define SFCTR_CH_LDPC_4SS_MCS3_A		0x4364
#define SFCTR_CH_LDPC_4SS_MCS3_A_M		0x3F000000
#define SFCTR_CH_LDPC_4SS_MCS4_A		0x4368
#define SFCTR_CH_LDPC_4SS_MCS4_A_M		0x3F
#define SFCTR_CH_LDPC_4SS_MCS5_A		0x4368
#define SFCTR_CH_LDPC_4SS_MCS5_A_M		0xFC0
#define SFCTR_CH_LDPC_4SS_MCS6_A		0x4368
#define SFCTR_CH_LDPC_4SS_MCS6_A_M		0x3F000
#define SFCTR_CH_LDPC_4SS_MCS7_A		0x4368
#define SFCTR_CH_LDPC_4SS_MCS7_A_M		0xFC0000
#define SFCTR_CH_LDPC_4SS_MCS8_A		0x4368
#define SFCTR_CH_LDPC_4SS_MCS8_A_M		0x3F000000
#define SFCTR_CH_LDPC_4SS_MCS9_A		0x436C
#define SFCTR_CH_LDPC_4SS_MCS9_A_M		0x3F
#define SFCTR_CH_LAGCY_12M_A		0x436C
#define SFCTR_CH_LAGCY_12M_A_M		0xFC0
#define SFCTR_CH_LAGCY_18M_A		0x436C
#define SFCTR_CH_LAGCY_18M_A_M		0x3F000
#define SFCTR_CH_LAGCY_24M_A		0x436C
#define SFCTR_CH_LAGCY_24M_A_M		0xFC0000
#define SFCTR_CH_LAGCY_36M_A		0x436C
#define SFCTR_CH_LAGCY_36M_A_M		0x3F000000
#define SFCTR_CH_LAGCY_48M_A		0x4370
#define SFCTR_CH_LAGCY_48M_A_M		0x3F
#define SFCTR_CH_LAGCY_54M_A		0x4370
#define SFCTR_CH_LAGCY_54M_A_M		0xFC0
#define SFCTR_CH_LAGCY_6M_A		0x4370
#define SFCTR_CH_LAGCY_6M_A_M		0x3F000
#define SFCTR_CH_LAGCY_9M_A		0x4370
#define SFCTR_CH_LAGCY_9M_A_M		0xFC0000
#define FCTR_AWGN_LAGCY_2R_A		0x4370
#define FCTR_AWGN_LAGCY_2R_A_M		0xF000000
#define FCTR_CH_LAGCY_2R_A		0x4370
#define FCTR_CH_LAGCY_2R_A_M		0xF0000000
#define FCTR_BCC_STBC_CH_16QAM_A		0x4374
#define FCTR_BCC_STBC_CH_16QAM_A_M		0xF
#define FCTR_BCC_STBC_CH_256QAM_A		0x4374
#define FCTR_BCC_STBC_CH_256QAM_A_M		0xF0
#define FCTR_BCC_STBC_CH_64QAM_A		0x4374
#define FCTR_BCC_STBC_CH_64QAM_A_M		0xF00
#define FCTR_BCC_STBC_CH_BPSK_A		0x4374
#define FCTR_BCC_STBC_CH_BPSK_A_M		0xF000
#define FCTR_BCC_STBC_CH_QPSK_A		0x4374
#define FCTR_BCC_STBC_CH_QPSK_A_M		0xF0000
#define FCTR_BCC_STBC_I_16QAM_A		0x4374
#define FCTR_BCC_STBC_I_16QAM_A_M		0xF00000
#define FCTR_BCC_STBC_I_256QAM_A		0x4374
#define FCTR_BCC_STBC_I_256QAM_A_M		0xF000000
#define FCTR_BCC_STBC_I_64QAM_A		0x4374
#define FCTR_BCC_STBC_I_64QAM_A_M		0xF0000000
#define FCTR_BCC_STBC_I_BPSK_A		0x4378
#define FCTR_BCC_STBC_I_BPSK_A_M		0xF
#define FCTR_BCC_STBC_I_QPSK_A		0x4378
#define FCTR_BCC_STBC_I_QPSK_A_M		0xF0
#define FCTR_HE_BCC_1SS_CH_16QAM_A		0x4378
#define FCTR_HE_BCC_1SS_CH_16QAM_A_M		0xF00
#define FCTR_HE_BCC_1SS_CH_256QAM_A		0x4378
#define FCTR_HE_BCC_1SS_CH_256QAM_A_M		0xF000
#define FCTR_HE_BCC_1SS_CH_64QAM_A		0x4378
#define FCTR_HE_BCC_1SS_CH_64QAM_A_M		0xF0000
#define FCTR_HE_BCC_1SS_CH_BPSK_A		0x4378
#define FCTR_HE_BCC_1SS_CH_BPSK_A_M		0xF00000
#define FCTR_HE_BCC_1SS_CH_QPSK_A		0x4378
#define FCTR_HE_BCC_1SS_CH_QPSK_A_M		0xF000000
#define FCTR_HE_BCC_1SS_I_16QAM_A		0x4378
#define FCTR_HE_BCC_1SS_I_16QAM_A_M		0xF0000000
#define FCTR_HE_BCC_1SS_I_256QAM_A		0x437C
#define FCTR_HE_BCC_1SS_I_256QAM_A_M		0xF
#define FCTR_HE_BCC_1SS_I_64QAM_A		0x437C
#define FCTR_HE_BCC_1SS_I_64QAM_A_M		0xF0
#define FCTR_HE_BCC_1SS_I_BPSK_A		0x437C
#define FCTR_HE_BCC_1SS_I_BPSK_A_M		0xF00
#define FCTR_HE_BCC_1SS_I_QPSK_A		0x437C
#define FCTR_HE_BCC_1SS_I_QPSK_A_M		0xF000
#define FCTR_HE_BCC_2SS_CH_16QAM_A		0x437C
#define FCTR_HE_BCC_2SS_CH_16QAM_A_M		0xF0000
#define FCTR_HE_BCC_2SS_CH_256QAM_A		0x437C
#define FCTR_HE_BCC_2SS_CH_256QAM_A_M		0xF00000
#define FCTR_HE_BCC_2SS_CH_64QAM_A		0x437C
#define FCTR_HE_BCC_2SS_CH_64QAM_A_M		0xF000000
#define FCTR_HE_BCC_2SS_CH_BPSK_A		0x437C
#define FCTR_HE_BCC_2SS_CH_BPSK_A_M		0xF0000000
#define FCTR_HE_BCC_2SS_CH_QPSK_A		0x4380
#define FCTR_HE_BCC_2SS_CH_QPSK_A_M		0xF
#define FCTR_HE_BCC_2SS_I_16QAM_A		0x4380
#define FCTR_HE_BCC_2SS_I_16QAM_A_M		0xF0
#define FCTR_HE_BCC_2SS_I_256QAM_A		0x4380
#define FCTR_HE_BCC_2SS_I_256QAM_A_M		0xF00
#define FCTR_HE_BCC_2SS_I_64QAM_A		0x4380
#define FCTR_HE_BCC_2SS_I_64QAM_A_M		0xF000
#define FCTR_HE_BCC_2SS_I_BPSK_A		0x4380
#define FCTR_HE_BCC_2SS_I_BPSK_A_M		0xF0000
#define FCTR_HE_BCC_2SS_I_QPSK_A		0x4380
#define FCTR_HE_BCC_2SS_I_QPSK_A_M		0xF00000
#define FCTR_HE_BCC_STBC_CH_16QAM_A		0x4380
#define FCTR_HE_BCC_STBC_CH_16QAM_A_M		0xF000000
#define FCTR_HE_BCC_STBC_CH_256QAM_A		0x4380
#define FCTR_HE_BCC_STBC_CH_256QAM_A_M		0xF0000000
#define FCTR_HE_BCC_STBC_CH_64QAM_A		0x4384
#define FCTR_HE_BCC_STBC_CH_64QAM_A_M		0xF
#define FCTR_HE_BCC_STBC_CH_BPSK_A		0x4384
#define FCTR_HE_BCC_STBC_CH_BPSK_A_M		0xF0
#define FCTR_HE_BCC_STBC_CH_QPSK_A		0x4384
#define FCTR_HE_BCC_STBC_CH_QPSK_A_M		0xF00
#define FCTR_HE_BCC_STBC_I_16QAM_A		0x4384
#define FCTR_HE_BCC_STBC_I_16QAM_A_M		0xF000
#define FCTR_HE_BCC_STBC_I_256QAM_A		0x4384
#define FCTR_HE_BCC_STBC_I_256QAM_A_M		0xF0000
#define FCTR_HE_BCC_STBC_I_64QAM_A		0x4384
#define FCTR_HE_BCC_STBC_I_64QAM_A_M		0xF00000
#define FCTR_HE_BCC_STBC_I_BPSK_A		0x4384
#define FCTR_HE_BCC_STBC_I_BPSK_A_M		0xF000000
#define FCTR_HE_BCC_STBC_I_QPSK_A		0x4384
#define FCTR_HE_BCC_STBC_I_QPSK_A_M		0xF0000000
#define FCTR_HE_LDPC_1SS_CH_A		0x4388
#define FCTR_HE_LDPC_1SS_CH_A_M		0xF
#define FCTR_HE_LDPC_1SS_I_A		0x4388
#define FCTR_HE_LDPC_1SS_I_A_M		0xF0
#define FCTR_HE_LDPC_2SS_CH_A		0x4388
#define FCTR_HE_LDPC_2SS_CH_A_M		0xF00
#define FCTR_HE_LDPC_2SS_I_A		0x4388
#define FCTR_HE_LDPC_2SS_I_A_M		0xF000
#define FCTR_HE_LDPC_STBC_CH_A		0x4388
#define FCTR_HE_LDPC_STBC_CH_A_M		0xF0000
#define FCTR_HE_LDPC_STBC_I_A		0x4388
#define FCTR_HE_LDPC_STBC_I_A_M		0xF00000
#define FCTR_HE_MU_BCC_CH_A		0x4388
#define FCTR_HE_MU_BCC_CH_A_M		0xF000000
#define FCTR_HE_MU_BCC_I_A		0x4388
#define FCTR_HE_MU_BCC_I_A_M		0xF0000000
#define FCTR_HE_MU_LDPC_CH_A		0x438C
#define FCTR_HE_MU_LDPC_CH_A_M		0xF
#define FCTR_HE_MU_LDPC_I_A		0x438C
#define FCTR_HE_MU_LDPC_I_A_M		0xF0
#define FCTR_HE_MU_NOMUIC_BCC_CH_A		0x438C
#define FCTR_HE_MU_NOMUIC_BCC_CH_A_M		0xF00
#define FCTR_HE_MU_NOMUIC_BCC_I_A		0x438C
#define FCTR_HE_MU_NOMUIC_BCC_I_A_M		0xF000
#define FCTR_HE_MU_NOMUIC_LDPC_CH_A		0x438C
#define FCTR_HE_MU_NOMUIC_LDPC_CH_A_M		0xF0000
#define FCTR_HE_MU_NOMUIC_LDPC_I_A		0x438C
#define FCTR_HE_MU_NOMUIC_LDPC_I_A_M		0xF00000
#define FCTR_LDPC_STBC_CH_A		0x438C
#define FCTR_LDPC_STBC_CH_A_M		0xF000000
#define FCTR_LDPC_STBC_I_A		0x438C
#define FCTR_LDPC_STBC_I_A_M		0xF0000000
#define LLR_COEF_H_DELAY_SPREAD_A		0x4390
#define LLR_COEF_H_DELAY_SPREAD_A_M		0x7
#define LLR_COEF_L_DELAY_SPREAD_A		0x4390
#define LLR_COEF_L_DELAY_SPREAD_A_M		0x38
#define LLR_COEF_TH_A		0x4390
#define LLR_COEF_TH_A_M		0x1C0
#define LLR_SCAL_MODE_A		0x4390
#define LLR_SCAL_MODE_A_M		0xE00
#define LDPC_R12_MAX_ITER_A		0x4394
#define LDPC_R12_MAX_ITER_A_M		0xF
#define LDPC_R23_MAX_ITER_A		0x4394
#define LDPC_R23_MAX_ITER_A_M		0xF0
#define LDPC_R34_MAX_ITER_A		0x4394
#define LDPC_R34_MAX_ITER_A_M		0xF00
#define LDPC_R56_MAX_ITER_A		0x4394
#define LDPC_R56_MAX_ITER_A_M		0xF000
#define LDPC_STBC_MAX_ITER_A		0x4394
#define LDPC_STBC_MAX_ITER_A_M		0xF0000
#define SEL_DEFAULT_ITER_A		0x4394
#define SEL_DEFAULT_ITER_A_M		0x100000
#define PACKET_FMT_A		0x439C
#define PACKET_FMT_A_M		0x7
#define PFD_EN_A		0x439C
#define PFD_EN_A_M		0x8
#define MANUAL_SIMI_FLAG_EN_A		0x439C
#define MANUAL_SIMI_FLAG_EN_A_M		0x10
#define SIMI_FLAG_A		0x439C
#define SIMI_FLAG_A_M		0x20
#define LDPC_SU_SHARE_ITER_EN_A		0x43A4
#define LDPC_SU_SHARE_ITER_EN_A_M		0x1
#define BOARDCAST_STA_ID_A		0x43AC
#define BOARDCAST_STA_ID_A_M		0x7FF
#define TARGET_STA_ID_0_A		0x43AC
#define TARGET_STA_ID_0_A_M		0x3FF800
#define TARGET_BSS_COLOR_0_A		0x43AC
#define TARGET_BSS_COLOR_0_A_M		0xFC00000
#define BSS_COLOR_MAP_VLD_0_A		0x43AC
#define BSS_COLOR_MAP_VLD_0_A_M		0x10000000
#define BSS_COLOR_MAP_VLD_1_A		0x43AC
#define BSS_COLOR_MAP_VLD_1_A_M		0x20000000
#define BSS_COLOR_MAP_VLD_2_A		0x43AC
#define BSS_COLOR_MAP_VLD_2_A_M		0x40000000
#define BSS_COLOR_MAP_VLD_3_A		0x43AC
#define BSS_COLOR_MAP_VLD_3_A_M		0x80000000
#define TARGET_STA_ID_1_A		0x43B0
#define TARGET_STA_ID_1_A_M		0x7FF
#define TARGET_STA_ID_2_A		0x43B0
#define TARGET_STA_ID_2_A_M		0x3FF800
#define TARGET_BSS_COLOR_1_A		0x43B0
#define TARGET_BSS_COLOR_1_A_M		0xFC00000
#define VHT_SIGB_NDP_CHK_EN_A		0x43B0
#define VHT_SIGB_NDP_CHK_EN_A_M		0x10000000
#define SNIFFER_MODE_EN_A		0x43B0
#define SNIFFER_MODE_EN_A_M		0x20000000
#define TARGET_STA_ID_3_A		0x43B4
#define TARGET_STA_ID_3_A_M		0x7FF
#define TARGET_BSS_COLOR_2_A		0x43B4
#define TARGET_BSS_COLOR_2_A_M		0x1F800
#define TARGET_BSS_COLOR_3_A		0x43B4
#define TARGET_BSS_COLOR_3_A_M		0x7E0000
#define MIN_SIVAL_TH_A		0x43B8
#define MIN_SIVAL_TH_A_M		0xFF
#define COND_TH_A		0x43B8
#define COND_TH_A_M		0x3F00
#define COND_NUM_COUNT_NORM_FCTR_A		0x43B8
#define COND_NUM_COUNT_NORM_FCTR_A_M		0x4000
#define MIN_SIGVAL_COUNT_NORM_FCTR_A		0x43B8
#define MIN_SIGVAL_COUNT_NORM_FCTR_A_M		0x8000
#define SIG_RPT_GRP_FCTR_A		0x43B8
#define SIG_RPT_GRP_FCTR_A_M		0x10000
#define TRACKING_RSV_A		0x43BC
#define TRACKING_RSV_A_M		0xFFFFFFFF
#define NOISE_VAR_TH_0_A		0x43C0
#define NOISE_VAR_TH_0_A_M		0xFFFFFF
#define USER_EXIST_N1_A		0x43C0
#define USER_EXIST_N1_A_M		0xFF000000
#define NOISE_VAR_TH_1_A		0x43C4
#define NOISE_VAR_TH_1_A_M		0xFFFFFF
#define USER_EXIST_N2_A		0x43C4
#define USER_EXIST_N2_A_M		0xFF000000
#define FORCE_RCFO_VAL_A		0x43C8
#define FORCE_RCFO_VAL_A_M		0xFFFF
#define LPBW_KI_E_A		0x43C8
#define LPBW_KI_E_A_M		0xFFFF0000
#define LPBW_KP_E_A		0x43CC
#define LPBW_KP_E_A_M		0xFFF
#define CH_TRACKING_NST_A		0x43CC
#define CH_TRACKING_NST_A_M		0x3FF000
#define EVM_RPT_SCIDX_A		0x43CC
#define EVM_RPT_SCIDX_A_M		0xFFC00000
#define LPBW_OUT_LMT_A		0x43D0
#define LPBW_OUT_LMT_A_M		0x3FF
#define USER_EXIST_CSI_A		0x43D0
#define USER_EXIST_CSI_A_M		0xFFC00
#define USER_EXIST_N3_A		0x43D0
#define USER_EXIST_N3_A_M		0xFF00000
#define USER_EXIST_T1_A		0x43D0
#define USER_EXIST_T1_A_M		0xF0000000
#define USER_EXIST_N4_A		0x43D4
#define USER_EXIST_N4_A_M		0xFF
#define USER_EXIST_N9_A		0x43D4
#define USER_EXIST_N9_A_M		0xFF00
#define USER_EXIST_NU_A		0x43D4
#define USER_EXIST_NU_A_M		0xFF0000
#define ALPHA_FOR_CFO_DATA_00_A		0x43D4
#define ALPHA_FOR_CFO_DATA_00_A_M		0x3F000000
#define EVM_RPT_NSC0_A		0x43D4
#define EVM_RPT_NSC0_A_M		0xC0000000
#define ALPHA_FOR_CFO_DATA_01_A		0x43D8
#define ALPHA_FOR_CFO_DATA_01_A_M		0x3F
#define ALPHA_FOR_CFO_DATA_02_A		0x43D8
#define ALPHA_FOR_CFO_DATA_02_A_M		0xFC0
#define ALPHA_FOR_CFO_DATA_03_A		0x43D8
#define ALPHA_FOR_CFO_DATA_03_A_M		0x3F000
#define ALPHA_FOR_CFO_DATA_10_A		0x43D8
#define ALPHA_FOR_CFO_DATA_10_A_M		0xFC0000
#define ALPHA_FOR_CFO_DATA_11_A		0x43D8
#define ALPHA_FOR_CFO_DATA_11_A_M		0x3F000000
#define EVM_RPT_NSC1_A		0x43D8
#define EVM_RPT_NSC1_A_M		0xC0000000
#define ALPHA_FOR_CFO_DATA_12_A		0x43DC
#define ALPHA_FOR_CFO_DATA_12_A_M		0x3F
#define ALPHA_FOR_CFO_DATA_13_A		0x43DC
#define ALPHA_FOR_CFO_DATA_13_A_M		0xFC0
#define ALPHA_FOR_CFO_DATA_20_A		0x43DC
#define ALPHA_FOR_CFO_DATA_20_A_M		0x3F000
#define ALPHA_FOR_CFO_DATA_21_A		0x43DC
#define ALPHA_FOR_CFO_DATA_21_A_M		0xFC0000
#define ALPHA_FOR_CFO_DATA_22_A		0x43DC
#define ALPHA_FOR_CFO_DATA_22_A_M		0x3F000000
#define EVM_RPT_ALPHA0_A		0x43DC
#define EVM_RPT_ALPHA0_A_M		0xC0000000
#define ALPHA_FOR_CFO_DATA_23_A		0x43E0
#define ALPHA_FOR_CFO_DATA_23_A_M		0x3F
#define ALPHA_FOR_CFO_PILOT_00_A		0x43E0
#define ALPHA_FOR_CFO_PILOT_00_A_M		0xFC0
#define ALPHA_FOR_CFO_PILOT_01_A		0x43E0
#define ALPHA_FOR_CFO_PILOT_01_A_M		0x3F000
#define ALPHA_FOR_CFO_PILOT_02_A		0x43E0
#define ALPHA_FOR_CFO_PILOT_02_A_M		0xFC0000
#define ALPHA_FOR_CFO_PILOT_03_A		0x43E0
#define ALPHA_FOR_CFO_PILOT_03_A_M		0x3F000000
#define EVM_RPT_ALPHA1_A		0x43E0
#define EVM_RPT_ALPHA1_A_M		0xC0000000
#define ALPHA_FOR_CFO_PILOT_10_A		0x43E4
#define ALPHA_FOR_CFO_PILOT_10_A_M		0x3F
#define ALPHA_FOR_CFO_PILOT_11_A		0x43E4
#define ALPHA_FOR_CFO_PILOT_11_A_M		0xFC0
#define ALPHA_FOR_CFO_PILOT_12_A		0x43E4
#define ALPHA_FOR_CFO_PILOT_12_A_M		0x3F000
#define ALPHA_FOR_CFO_PILOT_13_A		0x43E4
#define ALPHA_FOR_CFO_PILOT_13_A_M		0xFC0000
#define ALPHA_FOR_CFO_PILOT_20_A		0x43E4
#define ALPHA_FOR_CFO_PILOT_20_A_M		0x3F000000
#define N_HESYM_EXT_EN_A		0x43E4
#define N_HESYM_EXT_EN_A_M		0x40000000
#define CH_TRACKING_COEF_SEL_A		0x43E4
#define CH_TRACKING_COEF_SEL_A_M		0x80000000
#define ALPHA_FOR_CFO_PILOT_21_A		0x43E8
#define ALPHA_FOR_CFO_PILOT_21_A_M		0x3F
#define ALPHA_FOR_CFO_PILOT_22_A		0x43E8
#define ALPHA_FOR_CFO_PILOT_22_A_M		0xFC0
#define ALPHA_FOR_CFO_PILOT_23_A		0x43E8
#define ALPHA_FOR_CFO_PILOT_23_A_M		0x3F000
#define ALPHA_FOR_H_00_A		0x43E8
#define ALPHA_FOR_H_00_A_M		0xFC0000
#define ALPHA_FOR_H_01_A		0x43E8
#define ALPHA_FOR_H_01_A_M		0x3F000000
#define CH_TRACKING_EN_A		0x43E8
#define CH_TRACKING_EN_A_M		0x40000000
#define CSI_WGT_BYPASS_CPE_EN_A		0x43E8
#define CSI_WGT_BYPASS_CPE_EN_A_M		0x80000000
#define ALPHA_FOR_H_02_A		0x43EC
#define ALPHA_FOR_H_02_A_M		0x3F
#define ALPHA_FOR_H_03_A		0x43EC
#define ALPHA_FOR_H_03_A_M		0xFC0
#define ALPHA_FOR_H_10_A		0x43EC
#define ALPHA_FOR_H_10_A_M		0x3F000
#define ALPHA_FOR_H_11_A		0x43EC
#define ALPHA_FOR_H_11_A_M		0xFC0000
#define ALPHA_FOR_H_12_A		0x43EC
#define ALPHA_FOR_H_12_A_M		0x3F000000
#define DATA_TRACKING_EN_A		0x43EC
#define DATA_TRACKING_EN_A_M		0x40000000
#define EVM_RPT_MODE_A		0x43EC
#define EVM_RPT_MODE_A_M		0x80000000
#define ALPHA_FOR_H_13_A		0x43F0
#define ALPHA_FOR_H_13_A_M		0x3F
#define ALPHA_FOR_H_20_A		0x43F0
#define ALPHA_FOR_H_20_A_M		0xFC0
#define ALPHA_FOR_H_21_A		0x43F0
#define ALPHA_FOR_H_21_A_M		0x3F000
#define ALPHA_FOR_H_22_A		0x43F0
#define ALPHA_FOR_H_22_A_M		0xFC0000
#define ALPHA_FOR_H_23_A		0x43F0
#define ALPHA_FOR_H_23_A_M		0x3F000000
#define FORCE_RCFO_EN_A		0x43F0
#define FORCE_RCFO_EN_A_M		0x40000000
#define LGY80_TRACKING_EN_A		0x43F0
#define LGY80_TRACKING_EN_A_M		0x80000000
#define ALPHA_FOR_NOISE_VAR_0_A		0x43F4
#define ALPHA_FOR_NOISE_VAR_0_A_M		0x3F
#define ALPHA_FOR_NOISE_VAR_1_A		0x43F4
#define ALPHA_FOR_NOISE_VAR_1_A_M		0xFC0
#define CH_TRACKING_A0_A		0x43F4
#define CH_TRACKING_A0_A_M		0x3F000
#define CH_TRACKING_A1_A		0x43F4
#define CH_TRACKING_A1_A_M		0xFC0000
#define CH_TRACKING_A1_LGY80_A		0x43F4
#define CH_TRACKING_A1_LGY80_A_M		0x3F000000
#define LOOP_DATA_EN_A		0x43F4
#define LOOP_DATA_EN_A_M		0x40000000
#define LOOP_FILTER_EN_A		0x43F4
#define LOOP_FILTER_EN_A_M		0x80000000
#define CH_TRACKING_A1_STBC_A		0x43F8
#define CH_TRACKING_A1_STBC_A_M		0x3F
#define CH_TRACKING_A2_A		0x43F8
#define CH_TRACKING_A2_A_M		0xFC0
#define CH_TRACKING_A2_LGY80_A		0x43F8
#define CH_TRACKING_A2_LGY80_A_M		0x3F000
#define CH_TRACKING_A2_STBC_A		0x43F8
#define CH_TRACKING_A2_STBC_A_M		0xFC0000
#define USER_EXIST_R1_A		0x43F8
#define USER_EXIST_R1_A_M		0x3F000000
#define NOISE_TRACKING_EN_A		0x43F8
#define NOISE_TRACKING_EN_A_M		0x40000000
#define SYMBOL_COUNT_SEL_A		0x43F8
#define SYMBOL_COUNT_SEL_A_M		0x80000000
#define USER_EXIST_R2_A		0x43FC
#define USER_EXIST_R2_A_M		0x3F
#define USER_EXIST_R3_A		0x43FC
#define USER_EXIST_R3_A_M		0xFC0
#define USER_EXIST_R4_A		0x43FC
#define USER_EXIST_R4_A_M		0x3F000
#define USER_EXIST_R9_A		0x43FC
#define USER_EXIST_R9_A_M		0xFC0000
#define CH_TRACKING_SYMB0_A		0x43FC
#define CH_TRACKING_SYMB0_A_M		0x1F000000
#define CSI_WGT_BYPASS_CPE_TH_A		0x43FC
#define CSI_WGT_BYPASS_CPE_TH_A_M		0xE0000000
#define CH_TRACKING_SYMB1_A		0x4400
#define CH_TRACKING_SYMB1_A_M		0x1F
#define LPBW_SEL_D0_A		0x4400
#define LPBW_SEL_D0_A_M		0x3E0
#define LPBW_SEL_D0_TB_A		0x4400
#define LPBW_SEL_D0_TB_A_M		0x7C00
#define LPBW_SEL_D1_A		0x4400
#define LPBW_SEL_D1_A_M		0xF8000
#define LPBW_SEL_D1_HESU_A		0x4400
#define LPBW_SEL_D1_HESU_A_M		0x1F00000
#define LPBW_SEL_D1_TB_A		0x4400
#define LPBW_SEL_D1_TB_A_M		0x3E000000
#define LPBW_SEL_D1_LGY_A		0x4404
#define LPBW_SEL_D1_LGY_A_M		0x1F
#define LPBW_SEL_D1_STBC_A		0x4404
#define LPBW_SEL_D1_STBC_A_M		0x3E0
#define LPBW_SEL_D2_A		0x4404
#define LPBW_SEL_D2_A_M		0x7C00
#define LPBW_SEL_D2_HESU_A		0x4404
#define LPBW_SEL_D2_HESU_A_M		0xF8000
#define LPBW_SEL_D2_TB_A		0x4404
#define LPBW_SEL_D2_TB_A_M		0x1F00000
#define LPBW_SEL_D2_LGY_A		0x4404
#define LPBW_SEL_D2_LGY_A_M		0x3E000000
#define LPBW_SEL_D2_STBC_A		0x4408
#define LPBW_SEL_D2_STBC_A_M		0x1F
#define LPBW_SEL_P0_A		0x4408
#define LPBW_SEL_P0_A_M		0x3E0
#define LPBW_SEL_P0_TB_A		0x4408
#define LPBW_SEL_P0_TB_A_M		0x7C00
#define LPBW_SEL_P1_A		0x4408
#define LPBW_SEL_P1_A_M		0xF8000
#define LPBW_SEL_P1_HESU_A		0x4408
#define LPBW_SEL_P1_HESU_A_M		0x1F00000
#define LPBW_SEL_P1_TB_A		0x4408
#define LPBW_SEL_P1_TB_A_M		0x3E000000
#define LPBW_SEL_P1_LGY_A		0x440C
#define LPBW_SEL_P1_LGY_A_M		0x1F
#define LPBW_SEL_P1_STBC_A		0x440C
#define LPBW_SEL_P1_STBC_A_M		0x3E0
#define LPBW_SEL_P2_A		0x440C
#define LPBW_SEL_P2_A_M		0x7C00
#define LPBW_SEL_P2_HESU_A		0x440C
#define LPBW_SEL_P2_HESU_A_M		0xF8000
#define LPBW_SEL_P2_TB_A		0x440C
#define LPBW_SEL_P2_TB_A_M		0x1F00000
#define LPBW_SEL_P2_LGY_A		0x440C
#define LPBW_SEL_P2_LGY_A_M		0x3E000000
#define LPBW_SEL_P2_STBC_A		0x4410
#define LPBW_SEL_P2_STBC_A_M		0x1F
#define LPBW_SW_SYMB0_A		0x4410
#define LPBW_SW_SYMB0_A_M		0x3E0
#define LPBW_SW_SYMB1_A		0x4410
#define LPBW_SW_SYMB1_A_M		0x7C00
#define USER_EXIST_T4_A		0x4410
#define USER_EXIST_T4_A_M		0x78000
#define EVM_RPT_RUIDX_A		0x4410
#define EVM_RPT_RUIDX_A_M		0x380000
#define T2F_R_DC_EST_FORCE_I_A		0x441C
#define T2F_R_DC_EST_FORCE_I_A_M		0xFFF
#define T2F_R_DC_EST_FORCE_Q_A		0x441C
#define T2F_R_DC_EST_FORCE_Q_A_M		0xFFF000
#define T2F_R_GI2_COMB_THR_A		0x441C
#define T2F_R_GI2_COMB_THR_A_M		0x7F000000
#define T2F_R_BT_DYN_DC_EST_EN_A		0x441C
#define T2F_R_BT_DYN_DC_EST_EN_A_M		0x80000000
#define T2F_R_MANUAL_N_GI2_COMB_A		0x4420
#define T2F_R_MANUAL_N_GI2_COMB_A_M		0x7F
#define T2F_R_MANUAL_N_GI_COMB_A		0x4420
#define T2F_R_MANUAL_N_GI_COMB_A_M		0x1F80
#define T2F_R_MANUAL_N_SGI_COMB_A		0x4420
#define T2F_R_MANUAL_N_SGI_COMB_A_M		0x3E000
#define T2F_R_EXTRA_CH_LEN_A		0x4420
#define T2F_R_EXTRA_CH_LEN_A_M		0x3C0000
#define T2F_R_MANUAL_N_CDD_OFST_A		0x4420
#define T2F_R_MANUAL_N_CDD_OFST_A_M		0x3C00000
#define T2F_R_SBDRDY_WINDOW_LEN_A		0x4420
#define T2F_R_SBDRDY_WINDOW_LEN_A_M		0x1C000000
#define T2F_R_DC_EST_VHT_L1_A		0x4420
#define T2F_R_DC_EST_VHT_L1_A_M		0x20000000
#define T2F_R_GI2_COMB_LVL_A		0x4420
#define T2F_R_GI2_COMB_LVL_A_M		0x40000000
#define T2F_R_LNA_BASED_DC_UPD_EN_A		0x4420
#define T2F_R_LNA_BASED_DC_UPD_EN_A_M		0x80000000
#define T2F_R_VHT_LTF_DCCL_MODE_A		0x4424
#define T2F_R_VHT_LTF_DCCL_MODE_A_M		0x1
#define T2F_R_DC_EST_FORCE_EN_A		0x4424
#define T2F_R_DC_EST_FORCE_EN_A_M		0x2
#define T2F_R_MANUAL_GI_COMB_EN_A		0x4424
#define T2F_R_MANUAL_GI_COMB_EN_A_M		0x4
#define T2F_R_MANUAL_CDD_OFST_EN_A		0x4424
#define T2F_R_MANUAL_CDD_OFST_EN_A_M		0x8
#define T2F_R_RXFIR_COMP_BW20_FIR0_EN_A		0x4424
#define T2F_R_RXFIR_COMP_BW20_FIR0_EN_A_M		0x10
#define T2F_R_RXFIR_COMP_BW20_FIR1_EN_A		0x4424
#define T2F_R_RXFIR_COMP_BW20_FIR1_EN_A_M		0x20
#define T2F_R_RXFIR_COMP_BW20_FIR2_EN_A		0x4424
#define T2F_R_RXFIR_COMP_BW20_FIR2_EN_A_M		0x40
#define T2F_R_RXFIR_COMP_BW40_FIR0_EN_A		0x4424
#define T2F_R_RXFIR_COMP_BW40_FIR0_EN_A_M		0x80
#define T2F_R_RXFIR_COMP_BW40_FIR1_EN_A		0x4424
#define T2F_R_RXFIR_COMP_BW40_FIR1_EN_A_M		0x100
#define T2F_R_RXFIR_COMP_BW40_FIR2_EN_A		0x4424
#define T2F_R_RXFIR_COMP_BW40_FIR2_EN_A_M		0x200
#define T2F_R_RXFIR_COMP_BW80_FIR0_EN_A		0x4424
#define T2F_R_RXFIR_COMP_BW80_FIR0_EN_A_M		0x400
#define T2F_R_RXFIR_COMP_BW80_FIR1_EN_A		0x4424
#define T2F_R_RXFIR_COMP_BW80_FIR1_EN_A_M		0x800
#define T2F_R_RXFIR_COMP_EN_A		0x4424
#define T2F_R_RXFIR_COMP_EN_A_M		0x1000
#define DUMMY_0_A		0x4428
#define DUMMY_0_A_M		0xFFFFFFFF
#define DUMMY_1_A		0x442C
#define DUMMY_1_A_M		0xFFFFFFFF
#define DUMMY_2_A		0x4430
#define DUMMY_2_A_M		0xFFFFFFFF
#define DUMMY_3_A		0x4434
#define DUMMY_3_A_M		0xFFFFFFFF
#define HE_TB_CCA_END_A		0x4438
#define HE_TB_CCA_END_A_M		0x3FF
#define HE_TB_CCA_ON_A		0x4438
#define HE_TB_CCA_ON_A_M		0xFFC00
#define HE_TB_PD_COUNT_A		0x4438
#define HE_TB_PD_COUNT_A_M		0x3FF00000
#define HE_TB_SYNC_MODE_A		0x4438
#define HE_TB_SYNC_MODE_A_M		0xC0000000
#define HE_TB_RX_ON_A		0x443C
#define HE_TB_RX_ON_A_M		0x3FF
#define HE_TB_SBD_COUNT_A		0x443C
#define HE_TB_SBD_COUNT_A_M		0xFFC00
#define MAXOFST_A		0x443C
#define MAXOFST_A_M		0x3FF00000
#define MIMO_PS_OPT_A		0x443C
#define MIMO_PS_OPT_A_M		0xC0000000
#define MINOFST_A		0x4440
#define MINOFST_A_M		0xFF
#define FGT_FCTR_A		0x4440
#define FGT_FCTR_A_M		0x7F00
#define HE_TB_CHK_BY_MAC_PW_A		0x4440
#define HE_TB_CHK_BY_MAC_PW_A_M		0x1F8000
#define OFDMA_STF_OFST_A		0x4440
#define OFDMA_STF_OFST_A_M		0x7E00000
#define DFEDLY_BW20_A		0x4440
#define DFEDLY_BW20_A_M		0xF8000000
#define RF2SYNC_DLY_A		0x4444
#define RF2SYNC_DLY_A_M		0x3F
#define DFEDLY_BW40_A		0x4444
#define DFEDLY_BW40_A_M		0x7C0
#define DFEDLY_BW80_A		0x4444
#define DFEDLY_BW80_A_M		0xF800
#define OPPDLY_A		0x4444
#define OPPDLY_A_M		0x1F0000
#define SYNCDLY_BW20_A		0x4444
#define SYNCDLY_BW20_A_M		0x3E00000
#define SYNCDLY_BW40_A		0x4444
#define SYNCDLY_BW40_A_M		0x7C000000
#define R11RCCA_EN_A		0x4444
#define R11RCCA_EN_A_M		0x80000000
#define SYNCDLY_BW80_A		0x4448
#define SYNCDLY_BW80_A_M		0x1F
#define HE_TB_OVER_PRIM_COUNT_MAX_A		0x4448
#define HE_TB_OVER_PRIM_COUNT_MAX_A_M		0x1E0
#define HE_TB_OVER_PRIM_THD_A		0x4448
#define HE_TB_OVER_PRIM_THD_A_M		0x1E00
#define HE_TB_PRIM_LOW_THD_A		0x4448
#define HE_TB_PRIM_LOW_THD_A_M		0x1E000
#define HE_TB_SWCHK_COUNT_MAX_A		0x4448
#define HE_TB_SWCHK_COUNT_MAX_A_M		0x1E0000
#define NBIDLY_A		0x4448
#define NBIDLY_A_M		0x1E00000
#define WAIT_SBD_TIME_A		0x4448
#define WAIT_SBD_TIME_A_M		0x1E000000
#define CCX_SOURCE_SEL_A		0x4448
#define CCX_SOURCE_SEL_A_M		0xE0000000
#define WAIT_SEG0_PD_TIME_A		0x444C
#define WAIT_SEG0_PD_TIME_A_M		0xF
#define WAIT_SEG1_PD_TIME_A		0x444C
#define WAIT_SEG1_PD_TIME_A_M		0xF0
#define DATADLY_BW20_A		0x444C
#define DATADLY_BW20_A_M		0x700
#define DATADLY_BW40_A		0x444C
#define DATADLY_BW40_A_M		0x3800
#define DATADLY_BW80_A		0x444C
#define DATADLY_BW80_A_M		0x1C000
#define DUMMY1_A		0x444C
#define DUMMY1_A_M		0xE0000
#define SNR_REQ_1SS_MCS0_A		0x444C
#define SNR_REQ_1SS_MCS0_A_M		0x700000
#define SNR_REQ_1SS_MCS1_A		0x444C
#define SNR_REQ_1SS_MCS1_A_M		0x3800000
#define SNR_REQ_1SS_MCS10_A		0x444C
#define SNR_REQ_1SS_MCS10_A_M		0x1C000000
#define SNR_REQ_1SS_MCS11_A		0x444C
#define SNR_REQ_1SS_MCS11_A_M		0xE0000000
#define SNR_REQ_1SS_MCS2_A		0x4450
#define SNR_REQ_1SS_MCS2_A_M		0x7
#define SNR_REQ_1SS_MCS3_A		0x4450
#define SNR_REQ_1SS_MCS3_A_M		0x38
#define SNR_REQ_1SS_MCS4_A		0x4450
#define SNR_REQ_1SS_MCS4_A_M		0x1C0
#define SNR_REQ_1SS_MCS5_A		0x4450
#define SNR_REQ_1SS_MCS5_A_M		0xE00
#define SNR_REQ_1SS_MCS6_A		0x4450
#define SNR_REQ_1SS_MCS6_A_M		0x7000
#define SNR_REQ_1SS_MCS7_A		0x4450
#define SNR_REQ_1SS_MCS7_A_M		0x38000
#define SNR_REQ_1SS_MCS8_A		0x4450
#define SNR_REQ_1SS_MCS8_A_M		0x1C0000
#define SNR_REQ_1SS_MCS9_A		0x4450
#define SNR_REQ_1SS_MCS9_A_M		0xE00000
#define R55M_DET_EN_A		0x4450
#define R55M_DET_EN_A_M		0x1000000
#define PSD_TOP_EN_A		0x4450
#define PSD_TOP_EN_A_M		0x2000000
#define ACI_DET_EN_A		0x4450
#define ACI_DET_EN_A_M		0x4000000
#define AGC_LPW_A		0x4450
#define AGC_LPW_A_M		0x8000000
#define ASSIGN_SBD_OPT_A		0x4450
#define ASSIGN_SBD_OPT_A_M		0x10000000
#define DCCL4SYNC_EN_A		0x4450
#define DCCL4SYNC_EN_A_M		0x20000000
#define DFIR_EN_A		0x4450
#define DFIR_EN_A_M		0x40000000
#define DUMMY_A		0x4450
#define DUMMY_A_M		0x80000000
#define HE_TB_CFO_EN_A		0x4454
#define HE_TB_CFO_EN_A_M		0x1
#define HE_TB_SYNC_FREE_A		0x4454
#define HE_TB_SYNC_FREE_A_M		0x2
#define I_ONLY_A		0x4454
#define I_ONLY_A_M		0x4
#define I_ONLY_S_A		0x4454
#define I_ONLY_S_A_M		0x8
#define IF_SEG0_PRIM80_A		0x4454
#define IF_SEG0_PRIM80_A_M		0x10
#define MIMO_PS_EN_A		0x4454
#define MIMO_PS_EN_A_M		0x20
#define NBI_EN_A		0x4454
#define NBI_EN_A_M		0x40
#define OFDMA_COMB_EN_A		0x4454
#define OFDMA_COMB_EN_A_M		0x80
#define POP_PD_FIRST_EN_A		0x4454
#define POP_PD_FIRST_EN_A_M		0x100
#define SBDSEL_A		0x4454
#define SBDSEL_A_M		0x200
#define SBDSEL_OFDMA_A		0x4454
#define SBDSEL_OFDMA_A_M		0x400
#define SBF_EN_A		0x4454
#define SBF_EN_A_M		0x800
#define SIMI_THD_0_A		0x445C
#define SIMI_THD_0_A_M		0x3FF
#define SIMI_THD_1_A		0x445C
#define SIMI_THD_1_A_M		0xFFC00
#define SIMI_THD_2_A		0x445C
#define SIMI_THD_2_A_M		0x3FF00000
#define EXTRATONE_PW_WGT_A		0x445C
#define EXTRATONE_PW_WGT_A_M		0xC0000000
#define SIMI_THD_3_A		0x4460
#define SIMI_THD_3_A_M		0x3FF
#define COMBINE_GAIN_GAP_DB_A		0x4460
#define COMBINE_GAIN_GAP_DB_A_M		0x7C00
#define EXTRATONE_PW_CHK_SNR_THR_A		0x4460
#define EXTRATONE_PW_CHK_SNR_THR_A_M		0x38000
#define SNR_COMB_IDX_A		0x4460
#define SNR_COMB_IDX_A_M		0xC0000
#define EXTRATONE_PW_CHK_EN_A		0x4460
#define EXTRATONE_PW_CHK_EN_A_M		0x100000
#define MANUL_SNR_COMB_IDX_EN_A		0x4460
#define MANUL_SNR_COMB_IDX_EN_A_M		0x200000
#define POSITIVE_SIMI_DET_EN_A		0x4460
#define POSITIVE_SIMI_DET_EN_A_M		0x400000
#define REAL_OR_ABS_SIMI_DET_A		0x4460
#define REAL_OR_ABS_SIMI_DET_A_M		0x800000
#define PATHA_T2F_R_DCCL_DATA_BKP1_A		0x4464
#define PATHA_T2F_R_DCCL_DATA_BKP1_A_M		0xFFFFFFFF
#define PATHA_T2F_R_DCCL_DATA_BKP2_A		0x4468
#define PATHA_T2F_R_DCCL_DATA_BKP2_A_M		0xFFFFFFFF
#define PATHA_T2F_R_DC_EST_FILT_EN_A		0x446C
#define PATHA_T2F_R_DC_EST_FILT_EN_A_M		0x1
#define PATHB_T2F_R_DCCL_DATA_BKP1_A		0x4470
#define PATHB_T2F_R_DCCL_DATA_BKP1_A_M		0xFFFFFFFF
#define PATHB_T2F_R_DCCL_DATA_BKP2_A		0x4474
#define PATHB_T2F_R_DCCL_DATA_BKP2_A_M		0xFFFFFFFF
#define PATHB_T2F_R_DC_EST_FILT_EN_A		0x4478
#define PATHB_T2F_R_DC_EST_FILT_EN_A_M		0x1
#define SNR_LOSS_RPT_BUFFER_IDX_SEL_A		0x447C
#define SNR_LOSS_RPT_BUFFER_IDX_SEL_A_M		0x3F
#define SNR_LOSS_RPT_TYPE_A		0x447C
#define SNR_LOSS_RPT_TYPE_A_M		0xC0
#define NV_TYPE_A		0x447C
#define NV_TYPE_A_M		0x100
#define PRECODING_SCHEME_A		0x447C
#define PRECODING_SCHEME_A_M		0x200
#define TXBF_PL_2NSTS_TH0_STS0_A		0x4480
#define TXBF_PL_2NSTS_TH0_STS0_A_M		0x7F
#define TXBF_PL_2NSTS_TH0_STS1_A		0x4480
#define TXBF_PL_2NSTS_TH0_STS1_A_M		0x3F80
#define TXBF_PL_2NSTS_TH1_STS0_A		0x4480
#define TXBF_PL_2NSTS_TH1_STS0_A_M		0x1FC000
#define TXBF_PL_2NSTS_TH1_STS1_A		0x4480
#define TXBF_PL_2NSTS_TH1_STS1_A_M		0xFE00000
#define TXBF_PL_TH_SCAL_A		0x4480
#define TXBF_PL_TH_SCAL_A_M		0x10000000
#define TXBF_PL_EN_A		0x4480
#define TXBF_PL_EN_A_M		0x20000000
#define TXBF_PL_2NSTS_TH2_STS0_A		0x4484
#define TXBF_PL_2NSTS_TH2_STS0_A_M		0x7F
#define TXBF_PL_2NSTS_TH2_STS1_A		0x4484
#define TXBF_PL_2NSTS_TH2_STS1_A_M		0x3F80
#define TXBF_PL_2NSTS_TH3_STS0_A		0x4484
#define TXBF_PL_2NSTS_TH3_STS0_A_M		0x1FC000
#define TXBF_PL_2NSTS_TH3_STS1_A		0x4484
#define TXBF_PL_2NSTS_TH3_STS1_A_M		0xFE00000
#define STEER_MATRIX_INTERPOLATION_EN_A		0x4488
#define STEER_MATRIX_INTERPOLATION_EN_A_M		0x4
#define CFO_COMP_SEG0_312P5KHZ_0_A		0x448C
#define CFO_COMP_SEG0_312P5KHZ_0_A_M		0xFFF
#define CFO_COMP_SEG0_312P5KHZ_1_A		0x448C
#define CFO_COMP_SEG0_312P5KHZ_1_A_M		0xFFF000
#define TX_TIMING_A		0x448C
#define TX_TIMING_A_M		0xFF000000
#define CFO_COMP_SEG0_312P5KHZ_2_A		0x4490
#define CFO_COMP_SEG0_312P5KHZ_2_A_M		0xFFF
#define CFO_COMP_SEG0_312P5KHZ_3_A		0x4490
#define CFO_COMP_SEG0_312P5KHZ_3_A_M		0xFFF000
#define CFO_WGTING_A		0x4490
#define CFO_WGTING_A_M		0xF000000
#define PRIM_CH_A		0x4490
#define PRIM_CH_A_M		0x70000000
#define DAC_CLK_IDX_A		0x4490
#define DAC_CLK_IDX_A_M		0x80000000
#define CFO_COMP_SEG1_312P5KHZ_0_A		0x4494
#define CFO_COMP_SEG1_312P5KHZ_0_A_M		0xFFF
#define CFO_COMP_SEG1_312P5KHZ_1_A		0x4494
#define CFO_COMP_SEG1_312P5KHZ_1_A_M		0xFFF000
#define TX_BANDEDGE_CFG_A		0x4494
#define TX_BANDEDGE_CFG_A_M		0x3000000
#define SPATIAL_MAP_MODE_IDX_A		0x4494
#define SPATIAL_MAP_MODE_IDX_A_M		0xC000000
#define TXBF_BYPASS_EN_A		0x4494
#define TXBF_BYPASS_EN_A_M		0x10000000
#define CFO_COMP_SEG0_VLD_0_A		0x4494
#define CFO_COMP_SEG0_VLD_0_A_M		0x20000000
#define CFO_COMP_SEG0_VLD_1_A		0x4494
#define CFO_COMP_SEG0_VLD_1_A_M		0x40000000
#define CFO_COMP_SEG0_VLD_2_A		0x4494
#define CFO_COMP_SEG0_VLD_2_A_M		0x80000000
#define CFO_COMP_SEG1_312P5KHZ_2_A		0x4498
#define CFO_COMP_SEG1_312P5KHZ_2_A_M		0xFFF
#define CFO_COMP_SEG1_312P5KHZ_3_A		0x4498
#define CFO_COMP_SEG1_312P5KHZ_3_A_M		0xFFF000
#define CFO_COMP_SEG0_VLD_3_A		0x4498
#define CFO_COMP_SEG0_VLD_3_A_M		0x1000000
#define CFO_COMP_SEG1_VLD_0_A		0x4498
#define CFO_COMP_SEG1_VLD_0_A_M		0x2000000
#define CFO_COMP_SEG1_VLD_1_A		0x4498
#define CFO_COMP_SEG1_VLD_1_A_M		0x4000000
#define CFO_COMP_SEG1_VLD_2_A		0x4498
#define CFO_COMP_SEG1_VLD_2_A_M		0x8000000
#define CFO_COMP_SEG1_VLD_3_A		0x4498
#define CFO_COMP_SEG1_VLD_3_A_M		0x10000000
#define IDFT_OVER_SAMPLING_EN_A		0x4498
#define IDFT_OVER_SAMPLING_EN_A_M		0x20000000
#define IF_BANDEDGE_A		0x4498
#define IF_BANDEDGE_A_M		0x40000000
#define L_STF_TD_MODE_EN_A		0x4498
#define L_STF_TD_MODE_EN_A_M		0x80000000
#define TX_DAGC_PW_TOR_DB_A		0x449C
#define TX_DAGC_PW_TOR_DB_A_M		0x7
#define TX_DAGC_EN_A		0x449C
#define TX_DAGC_EN_A_M		0x8
#define TX_DAGC_MODE_IDX_A		0x449C
#define TX_DAGC_MODE_IDX_A_M		0x10
#define TX_SCALE_A		0x44A0
#define TX_SCALE_A_M		0x7F
#define TX_CCK_BACKOFF_A		0x44A0
#define TX_CCK_BACKOFF_A_M		0xF80
#define TX_NORMAL_BACKOFF_A		0x44A0
#define TX_NORMAL_BACKOFF_A_M		0x1F000
#define TX_BACKOFF_OFST1_A		0x44A0
#define TX_BACKOFF_OFST1_A_M		0xE0000
#define TX_BACKOFF_OFST2_A		0x44A0
#define TX_BACKOFF_OFST2_A_M		0x700000
#define TX_BACKOFF_OFST3_A		0x44A0
#define TX_BACKOFF_OFST3_A_M		0x3800000
#define TX_BACKOFF_BITMAP0_A		0x44A0
#define TX_BACKOFF_BITMAP0_A_M		0xC000000
#define TX_BACKOFF_BITMAP1_A		0x44A0
#define TX_BACKOFF_BITMAP1_A_M		0x30000000
#define TX_BACKOFF_BITMAP2_A		0x44A0
#define TX_BACKOFF_BITMAP2_A_M		0xC0000000
#define TX_BACKOFF_BITMAP3_A		0x44A4
#define TX_BACKOFF_BITMAP3_A_M		0x3
#define TX_BACKOFF_BITMAP4_A		0x44A4
#define TX_BACKOFF_BITMAP4_A_M		0xC
#define TX_BACKOFF_BITMAP5_A		0x44A4
#define TX_BACKOFF_BITMAP5_A_M		0x30
#define TX_BACKOFF_BITMAP6_A		0x44A4
#define TX_BACKOFF_BITMAP6_A_M		0xC0
#define TX_BACKOFF_BITMAP7_A		0x44A4
#define TX_BACKOFF_BITMAP7_A_M		0x300
#define OV_RPT_RST_A		0x44A4
#define OV_RPT_RST_A_M		0x400
#define OBW_TX_EN_A		0x44A8
#define OBW_TX_EN_A_M		0x1
#define TX_N_PACKET_A		0x44AC
#define TX_N_PACKET_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_0_A		0x44B0
#define TXD_HE_SIGB_CH1_0_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_1_A		0x44B4
#define TXD_HE_SIGB_CH1_1_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_10_A		0x44B8
#define TXD_HE_SIGB_CH1_10_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_11_A		0x44BC
#define TXD_HE_SIGB_CH1_11_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_12_A		0x44C0
#define TXD_HE_SIGB_CH1_12_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_13_A		0x44C4
#define TXD_HE_SIGB_CH1_13_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_14_A		0x44C8
#define TXD_HE_SIGB_CH1_14_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_15_A		0x44CC
#define TXD_HE_SIGB_CH1_15_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_2_A		0x44D0
#define TXD_HE_SIGB_CH1_2_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_3_A		0x44D4
#define TXD_HE_SIGB_CH1_3_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_4_A		0x44D8
#define TXD_HE_SIGB_CH1_4_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_5_A		0x44DC
#define TXD_HE_SIGB_CH1_5_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_6_A		0x44E0
#define TXD_HE_SIGB_CH1_6_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_7_A		0x44E4
#define TXD_HE_SIGB_CH1_7_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_8_A		0x44E8
#define TXD_HE_SIGB_CH1_8_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH1_9_A		0x44EC
#define TXD_HE_SIGB_CH1_9_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_0_A		0x44F0
#define TXD_HE_SIGB_CH2_0_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_1_A		0x44F4
#define TXD_HE_SIGB_CH2_1_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_10_A		0x44F8
#define TXD_HE_SIGB_CH2_10_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_11_A		0x44FC
#define TXD_HE_SIGB_CH2_11_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_12_A		0x4500
#define TXD_HE_SIGB_CH2_12_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_13_A		0x4504
#define TXD_HE_SIGB_CH2_13_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_14_A		0x4508
#define TXD_HE_SIGB_CH2_14_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_15_A		0x450C
#define TXD_HE_SIGB_CH2_15_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_2_A		0x4510
#define TXD_HE_SIGB_CH2_2_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_3_A		0x4514
#define TXD_HE_SIGB_CH2_3_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_4_A		0x4518
#define TXD_HE_SIGB_CH2_4_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_5_A		0x451C
#define TXD_HE_SIGB_CH2_5_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_6_A		0x4520
#define TXD_HE_SIGB_CH2_6_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_7_A		0x4524
#define TXD_HE_SIGB_CH2_7_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_8_A		0x4528
#define TXD_HE_SIGB_CH2_8_A_M		0xFFFFFFFF
#define TXD_HE_SIGB_CH2_9_A		0x452C
#define TXD_HE_SIGB_CH2_9_A_M		0xFFFFFFFF
#define USER0_DELMTER_A		0x4530
#define USER0_DELMTER_A_M		0xFFFFFFFF
#define USER0_EOF_PADDING_LEN_A		0x4534
#define USER0_EOF_PADDING_LEN_A_M		0xFFFFFFFF
#define USER0_INIT_SEED_A		0x4538
#define USER0_INIT_SEED_A_M		0xFFFFFFFF
#define USER1_DELMTER_A		0x453C
#define USER1_DELMTER_A_M		0xFFFFFFFF
#define USER1_EOF_PADDING_LEN_A		0x4540
#define USER1_EOF_PADDING_LEN_A_M		0xFFFFFFFF
#define USER1_INIT_SEED_A		0x4544
#define USER1_INIT_SEED_A_M		0xFFFFFFFF
#define USER2_DELMTER_A		0x4548
#define USER2_DELMTER_A_M		0xFFFFFFFF
#define USER2_EOF_PADDING_LEN_A		0x454C
#define USER2_EOF_PADDING_LEN_A_M		0xFFFFFFFF
#define USER2_INIT_SEED_A		0x4550
#define USER2_INIT_SEED_A_M		0xFFFFFFFF
#define USER3_DELMTER_A		0x4554
#define USER3_DELMTER_A_M		0xFFFFFFFF
#define USER3_EOF_PADDING_LEN_A		0x4558
#define USER3_EOF_PADDING_LEN_A_M		0xFFFFFFFF
#define USER3_INIT_SEED_A		0x455C
#define USER3_INIT_SEED_A_M		0xFFFFFFFF
#define TXD_VHT_SIGB0_A		0x4560
#define TXD_VHT_SIGB0_A_M		0x1FFFFFFF
#define MAC_TDRDY_EXT_CNT_I_A		0x4560
#define MAC_TDRDY_EXT_CNT_I_A_M		0xE0000000
#define TXD_VHT_SIGB1_A		0x4564
#define TXD_VHT_SIGB1_A_M		0x1FFFFFFF
#define MAC_TX_INFO_DLY_CNT_I_A		0x4564
#define MAC_TX_INFO_DLY_CNT_I_A_M		0xE0000000
#define TXD_VHT_SIGB2_A		0x4568
#define TXD_VHT_SIGB2_A_M		0x1FFFFFFF
#define TXCOMCT_HE_SIGB_MCS_A		0x4568
#define TXCOMCT_HE_SIGB_MCS_A_M		0xE0000000
#define TXD_VHT_SIGB3_A		0x456C
#define TXD_VHT_SIGB3_A_M		0x1FFFFFFF
#define TXCOMCT_N_LTF_A		0x456C
#define TXCOMCT_N_LTF_A_M		0xE0000000
#define TXD_SIGA1_A		0x4570
#define TXD_SIGA1_A_M		0x3FFFFFF
#define TAR_TXINFO_TXTP_A		0x4570
#define TAR_TXINFO_TXTP_A_M		0xFC000000
#define TXD_SIGA2_A		0x4574
#define TXD_SIGA2_A_M		0x3FFFFFF
#define TXINFO_RATE_BIAS_A		0x4574
#define TXINFO_RATE_BIAS_A_M		0xFC000000
#define TXD_LSIG_A		0x4578
#define TXD_LSIG_A_M		0xFFFFFF
#define TXINFO_CCA_PW_TH_A		0x4578
#define TXINFO_CCA_PW_TH_A_M		0xFF000000
#define TX_PADDING_ZEROS_50NS_A		0x457C
#define TX_PADDING_ZEROS_50NS_A_M		0x1FFFFF
#define TXTIMCT_N_SYM_A		0x457C
#define TXTIMCT_N_SYM_A_M		0xFFE00000
#define USER0_SERVICE_A		0x4580
#define USER0_SERVICE_A_M		0xFFFF
#define USER1_SERVICE_A		0x4580
#define USER1_SERVICE_A_M		0xFFFF0000
#define USER2_SERVICE_A		0x4584
#define USER2_SERVICE_A_M		0xFFFF
#define USER3_SERVICE_A		0x4584
#define USER3_SERVICE_A_M		0xFFFF0000
#define USER0_MDPU_LEN_BYTE_A		0x4588
#define USER0_MDPU_LEN_BYTE_A_M		0x3FFF
#define USER1_MDPU_LEN_BYTE_A		0x4588
#define USER1_MDPU_LEN_BYTE_A_M		0xFFFC000
#define TXINFO_OBW_CTS2SELF_DUP_TYPE_A		0x4588
#define TXINFO_OBW_CTS2SELF_DUP_TYPE_A_M		0xF0000000
#define USER2_MDPU_LEN_BYTE_A		0x458C
#define USER2_MDPU_LEN_BYTE_A_M		0x3FFF
#define USER3_MDPU_LEN_BYTE_A		0x458C
#define USER3_MDPU_LEN_BYTE_A_M		0xFFFC000
#define TXINFO_PATH_EN_A		0x458C
#define TXINFO_PATH_EN_A_M		0xF0000000
#define TXUSRCT0_CSI_BUF_ID_A		0x4590
#define TXUSRCT0_CSI_BUF_ID_A_M		0x7FF
#define TXUSRCT1_CSI_BUF_ID_A		0x4590
#define TXUSRCT1_CSI_BUF_ID_A_M		0x3FF800
#define TXINFO_RF_GAIN_IDX_A		0x4590
#define TXINFO_RF_GAIN_IDX_A_M		0xFFC00000
#define TXUSRCT2_CSI_BUF_ID_A		0x4594
#define TXUSRCT2_CSI_BUF_ID_A_M		0x7FF
#define TXUSRCT3_CSI_BUF_ID_A		0x4594
#define TXUSRCT3_CSI_BUF_ID_A_M		0x3FF800
#define TXINFO_TX_PW_DBM_A		0x4594
#define TXINFO_TX_PW_DBM_A_M		0x7FC00000
#define AMPDU_4BYTES_ALIGN_EN_A		0x4594
#define AMPDU_4BYTES_ALIGN_EN_A_M		0x80000000
#define USER0_N_MPDU_A		0x4598
#define USER0_N_MPDU_A_M		0x1FF
#define USER1_N_MPDU_A		0x4598
#define USER1_N_MPDU_A_M		0x3FE00
#define USER2_N_MPDU_A		0x4598
#define USER2_N_MPDU_A_M		0x7FC0000
#define TXUSRCT0_PW_BOOST_FCTR_DB_A		0x4598
#define TXUSRCT0_PW_BOOST_FCTR_DB_A_M		0xF8000000
#define USER3_N_MPDU_A		0x459C
#define USER3_N_MPDU_A_M		0x1FF
#define TXINFO_CH20_WITH_DATA_A		0x459C
#define TXINFO_CH20_WITH_DATA_A_M		0x1FE00
#define TXINFO_N_USR_A		0x459C
#define TXINFO_N_USR_A_M		0x1FE0000
#define TXINFO_TXCMD_TXTP_A		0x459C
#define TXINFO_TXCMD_TXTP_A_M		0x7E000000
#define BMODE_LOCKED_CLK_EN_A		0x459C
#define BMODE_LOCKED_CLK_EN_A_M		0x80000000
#define TXUSRCT0_RU_ALLOC_A		0x45A0
#define TXUSRCT0_RU_ALLOC_A_M		0xFF
#define TXUSRCT0_U_ID_A		0x45A0
#define TXUSRCT0_U_ID_A_M		0xFF00
#define TXUSRCT1_RU_ALLOC_A		0x45A0
#define TXUSRCT1_RU_ALLOC_A_M		0xFF0000
#define TXUSRCT1_U_ID_A		0x45A0
#define TXUSRCT1_U_ID_A_M		0xFF000000
#define TXUSRCT2_RU_ALLOC_A		0x45A4
#define TXUSRCT2_RU_ALLOC_A_M		0xFF
#define TXUSRCT2_U_ID_A		0x45A4
#define TXUSRCT2_U_ID_A_M		0xFF00
#define TXUSRCT3_RU_ALLOC_A		0x45A4
#define TXUSRCT3_RU_ALLOC_A_M		0xFF0000
#define TXUSRCT3_U_ID_A		0x45A4
#define TXUSRCT3_U_ID_A_M		0xFF000000
#define TXTIMCT_N_SYM_HESIGB_A		0x45A8
#define TXTIMCT_N_SYM_HESIGB_A_M		0x3F
#define TXUSRCT0_MCS_A		0x45A8
#define TXUSRCT0_MCS_A_M		0xFC0
#define TXUSRCT1_MCS_A		0x45A8
#define TXUSRCT1_MCS_A_M		0x3F000
#define TXUSRCT2_MCS_A		0x45A8
#define TXUSRCT2_MCS_A_M		0xFC0000
#define TXUSRCT3_MCS_A		0x45A8
#define TXUSRCT3_MCS_A_M		0x3F000000
#define BMODE_RATE_IDX_A		0x45A8
#define BMODE_RATE_IDX_A_M		0xC0000000
#define TXUSRCT1_PW_BOOST_FCTR_DB_A		0x45AC
#define TXUSRCT1_PW_BOOST_FCTR_DB_A_M		0x1F
#define TXUSRCT2_PW_BOOST_FCTR_DB_A		0x45AC
#define TXUSRCT2_PW_BOOST_FCTR_DB_A_M		0x3E0
#define TXUSRCT3_PW_BOOST_FCTR_DB_A		0x45AC
#define TXUSRCT3_PW_BOOST_FCTR_DB_A_M		0x7C00
#define TXINFO_PPDU_TYPE_A		0x45AC
#define TXINFO_PPDU_TYPE_A_M		0x78000
#define TXINFO_TX_SWING_A		0x45AC
#define TXINFO_TX_SWING_A_M		0x780000
#define TXINFO_TXSC_A		0x45AC
#define TXINFO_TXSC_A_M		0x7800000
#define TXINFO_CFO_COMP_A		0x45AC
#define TXINFO_CFO_COMP_A_M		0x38000000
#define MAC_TX_U_ID_PHASE_OPT_T_A		0x45AC
#define MAC_TX_U_ID_PHASE_OPT_T_A_M		0xC0000000
#define TXTIMCT_PKT_EXT_IDX_A		0x45B0
#define TXTIMCT_PKT_EXT_IDX_A_M		0x7
#define TXUSRCT0_N_STS_A		0x45B0
#define TXUSRCT0_N_STS_A_M		0x38
#define TXUSRCT0_N_STS_RU_TOT_A		0x45B0
#define TXUSRCT0_N_STS_RU_TOT_A_M		0x1C0
#define TXUSRCT0_STRT_STS_A		0x45B0
#define TXUSRCT0_STRT_STS_A_M		0xE00
#define TXUSRCT1_N_STS_A		0x45B0
#define TXUSRCT1_N_STS_A_M		0x7000
#define TXUSRCT1_N_STS_RU_TOT_A		0x45B0
#define TXUSRCT1_N_STS_RU_TOT_A_M		0x38000
#define TXUSRCT1_STRT_STS_A		0x45B0
#define TXUSRCT1_STRT_STS_A_M		0x1C0000
#define TXUSRCT2_N_STS_A		0x45B0
#define TXUSRCT2_N_STS_A_M		0xE00000
#define TXUSRCT2_N_STS_RU_TOT_A		0x45B0
#define TXUSRCT2_N_STS_RU_TOT_A_M		0x7000000
#define TXUSRCT2_STRT_STS_A		0x45B0
#define TXUSRCT2_STRT_STS_A_M		0x38000000
#define MAC_TXD_PHASE_OPT_I_A		0x45B0
#define MAC_TXD_PHASE_OPT_I_A_M		0xC0000000
#define TXUSRCT3_N_STS_A		0x45B4
#define TXUSRCT3_N_STS_A_M		0x7
#define TXUSRCT3_N_STS_RU_TOT_A		0x45B4
#define TXUSRCT3_N_STS_RU_TOT_A_M		0x38
#define TXUSRCT3_STRT_STS_A		0x45B4
#define TXUSRCT3_STRT_STS_A_M		0x1C0
#define SOURCE_GEN_MODE_IDX_A		0x45B4
#define SOURCE_GEN_MODE_IDX_A_M		0x600
#define TXCOMCT_GI_TYPE_A		0x45B4
#define TXCOMCT_GI_TYPE_A_M		0x1800
#define TXCOMCT_LTF_TYPE_A		0x45B4
#define TXCOMCT_LTF_TYPE_A_M		0x6000
#define TXINFO_DBW_IDX_A		0x45B4
#define TXINFO_DBW_IDX_A_M		0x18000
#define TXINFO_PATH_MAP_A_A		0x45B4
#define TXINFO_PATH_MAP_A_A_M		0x60000
#define TXINFO_PATH_MAP_B_A		0x45B4
#define TXINFO_PATH_MAP_B_A_M		0x180000
#define TXINFO_PATH_MAP_C_A		0x45B4
#define TXINFO_PATH_MAP_C_A_M		0x600000
#define TXINFO_PATH_MAP_D_A		0x45B4
#define TXINFO_PATH_MAP_D_A_M		0x1800000
#define TXTIMCT_PRE_FEC_FCTR_A		0x45B4
#define TXTIMCT_PRE_FEC_FCTR_A_M		0x6000000
#define BMODE_LONG_PREAMBLE_EN_A		0x45B4
#define BMODE_LONG_PREAMBLE_EN_A_M		0x8000000
#define MAC_TX_PMAC_EN_I_A		0x45B4
#define MAC_TX_PMAC_EN_I_A_M		0x10000000
#define TAR_TXINFO_TXTP_EN_A		0x45B4
#define TAR_TXINFO_TXTP_EN_A_M		0x20000000
#define TX_N_PACKET_EN_A		0x45B4
#define TX_N_PACKET_EN_A_M		0x40000000
#define TX_CONTINUOUS_A		0x45B4
#define TX_CONTINUOUS_A_M		0x80000000
#define TX_EN_A		0x45B8
#define TX_EN_A_M		0x1
#define TXCOMCT_BEAM_CHANGE_EN_A		0x45B8
#define TXCOMCT_BEAM_CHANGE_EN_A_M		0x2
#define TXCOMCT_DOPPLER_EN_A		0x45B8
#define TXCOMCT_DOPPLER_EN_A_M		0x4
#define TXCOMCT_FB_MUMIMO_EN_A		0x45B8
#define TXCOMCT_FB_MUMIMO_EN_A_M		0x8
#define TXCOMCT_FEEDBACK_STATUS_A		0x45B8
#define TXCOMCT_FEEDBACK_STATUS_A_M		0x10
#define TXCOMCT_HE_SIGB_DCM_EN_A		0x45B8
#define TXCOMCT_HE_SIGB_DCM_EN_A_M		0x20
#define TXCOMCT_MIDAMBLE_MODE_A		0x45B8
#define TXCOMCT_MIDAMBLE_MODE_A_M		0x40
#define TXCOMCT_MUMIMO_LTF_MODE_EN_A		0x45B8
#define TXCOMCT_MUMIMO_LTF_MODE_EN_A_M		0x80
#define TXCOMCT_NDP_A		0x45B8
#define TXCOMCT_NDP_A_M		0x100
#define TXCOMCT_STBC_EN_A		0x45B8
#define TXCOMCT_STBC_EN_A_M		0x200
#define TXINFO_ANT_SEL_A_A		0x45B8
#define TXINFO_ANT_SEL_A_A_M		0x400
#define TXINFO_ANT_SEL_B_A		0x45B8
#define TXINFO_ANT_SEL_B_A_M		0x800
#define TXINFO_ANT_SEL_C_A		0x45B8
#define TXINFO_ANT_SEL_C_A_M		0x1000
#define TXINFO_ANT_SEL_D_A		0x45B8
#define TXINFO_ANT_SEL_D_A_M		0x2000
#define TXINFO_CCA_PW_TH_EN_A		0x45B8
#define TXINFO_CCA_PW_TH_EN_A_M		0x4000
#define TXINFO_CFIR_BY_RATE_OFF_A		0x45B8
#define TXINFO_CFIR_BY_RATE_OFF_A_M		0x8000
#define TXINFO_DPD_BY_RATE_OFF_A		0x45B8
#define TXINFO_DPD_BY_RATE_OFF_A_M		0x10000
#define TXINFO_RF_FIXED_GAIN_EN_A		0x45B8
#define TXINFO_RF_FIXED_GAIN_EN_A_M		0x20000
#define TXINFO_UL_CQI_RPT_TRI_A		0x45B8
#define TXINFO_UL_CQI_RPT_TRI_A_M		0x40000
#define TXTIMCT_LDPC_EXTR_A		0x45B8
#define TXTIMCT_LDPC_EXTR_A_M		0x80000
#define TXUSRCT0_DCM_EN_A		0x45B8
#define TXUSRCT0_DCM_EN_A_M		0x100000
#define TXUSRCT0_FEC_TYPE_A		0x45B8
#define TXUSRCT0_FEC_TYPE_A_M		0x200000
#define TXUSRCT0_TXBF_EN_A		0x45B8
#define TXUSRCT0_TXBF_EN_A_M		0x400000
#define TXUSRCT1_DCM_EN_A		0x45B8
#define TXUSRCT1_DCM_EN_A_M		0x800000
#define TXUSRCT1_FEC_TYPE_A		0x45B8
#define TXUSRCT1_FEC_TYPE_A_M		0x1000000
#define TXUSRCT1_TXBF_EN_A		0x45B8
#define TXUSRCT1_TXBF_EN_A_M		0x2000000
#define TXUSRCT2_DCM_EN_A		0x45B8
#define TXUSRCT2_DCM_EN_A_M		0x4000000
#define TXUSRCT2_FEC_TYPE_A		0x45B8
#define TXUSRCT2_FEC_TYPE_A_M		0x8000000
#define TXUSRCT2_TXBF_EN_A		0x45B8
#define TXUSRCT2_TXBF_EN_A_M		0x10000000
#define TXUSRCT3_DCM_EN_A		0x45B8
#define TXUSRCT3_DCM_EN_A_M		0x20000000
#define TXUSRCT3_FEC_TYPE_A		0x45B8
#define TXUSRCT3_FEC_TYPE_A_M		0x40000000
#define TXUSRCT3_TXBF_EN_A		0x45B8
#define TXUSRCT3_TXBF_EN_A_M		0x80000000
#define PCOEFF0_A		0x45BC
#define PCOEFF0_A_M		0xFFF
#define PCOEFF1_A		0x45BC
#define PCOEFF1_A_M		0xFFF000
#define NORM_FCTR_A		0x45BC
#define NORM_FCTR_A_M		0x3F000000
#define DELAY_SAMPLE0_A		0x45BC
#define DELAY_SAMPLE0_A_M		0xC0000000
#define PCOEFF10_A		0x45C0
#define PCOEFF10_A_M		0xFFF
#define PCOEFF11_A		0x45C0
#define PCOEFF11_A_M		0xFFF000
#define DELAY_SAMPLE1_A		0x45C0
#define DELAY_SAMPLE1_A_M		0x3000000
#define DELAY_SAMPLE2_A		0x45C0
#define DELAY_SAMPLE2_A_M		0xC000000
#define DELAY_SAMPLE3_A		0x45C0
#define DELAY_SAMPLE3_A_M		0x30000000
#define TXPSF_SCALE_OPT_A		0x45C0
#define TXPSF_SCALE_OPT_A_M		0xC0000000
#define PCOEFF12_A		0x45C4
#define PCOEFF12_A_M		0xFFF
#define PCOEFF13_A		0x45C4
#define PCOEFF13_A_M		0xFFF000
#define PCOEFF14_A		0x45C8
#define PCOEFF14_A_M		0xFFF
#define PCOEFF15_A		0x45C8
#define PCOEFF15_A_M		0xFFF000
#define PCOEFF2_A		0x45CC
#define PCOEFF2_A_M		0xFFF
#define PCOEFF3_A		0x45CC
#define PCOEFF3_A_M		0xFFF000
#define PCOEFF4_A		0x45D0
#define PCOEFF4_A_M		0xFFF
#define PCOEFF5_A		0x45D0
#define PCOEFF5_A_M		0xFFF000
#define PCOEFF6_A		0x45D4
#define PCOEFF6_A_M		0xFFF
#define PCOEFF7_A		0x45D4
#define PCOEFF7_A_M		0xFFF000
#define PCOEFF8_A		0x45D8
#define PCOEFF8_A_M		0xFFF
#define PCOEFF9_A		0x45D8
#define PCOEFF9_A_M		0xFFF000
#define ANTWGT_HIGH_PIN_TH_A		0x45DC
#define ANTWGT_HIGH_PIN_TH_A_M		0xFF
#define CCK_RSSI_OFST_A		0x45DC
#define CCK_RSSI_OFST_A_M		0xFF00
#define NULL_CONNECT_PIN_TH_A		0x45DC
#define NULL_CONNECT_PIN_TH_A_M		0xFF0000
#define GAIN_DIFF_TH_0_A		0x45DC
#define GAIN_DIFF_TH_0_A_M		0x1F000000
#define ANTWGT_MAX_TOTAL_THRESH_A		0x45DC
#define ANTWGT_MAX_TOTAL_THRESH_A_M		0x60000000
#define ANTWGT_ENABLE_A		0x45DC
#define ANTWGT_ENABLE_A_M		0x80000000
#define PATH0_R_ACI_DET_BKP1_A		0x45E0
#define PATH0_R_ACI_DET_BKP1_A_M		0xFFFFFFFF
#define PATH0_R_ACI_DET_BKP2_A		0x45E4
#define PATH0_R_ACI_DET_BKP2_A_M		0xFFFFFFFF
#define PATH0_R_ACI_TH_DB_BW20_A		0x45E8
#define PATH0_R_ACI_TH_DB_BW20_A_M		0xFF
#define PATH0_R_ACI_TH_DB_BW40_A		0x45E8
#define PATH0_R_ACI_TH_DB_BW40_A_M		0xFF00
#define PATH0_R_ACI_TH_DB_BW80_A		0x45E8
#define PATH0_R_ACI_TH_DB_BW80_A_M		0xFF0000
#define PATH0_R_LARGE_ACI_ACT_TH_BW20_A		0x45E8
#define PATH0_R_LARGE_ACI_ACT_TH_BW20_A_M		0xFF000000
#define PATH0_R_LARGE_ACI_ACT_TH_BW40_A		0x45EC
#define PATH0_R_LARGE_ACI_ACT_TH_BW40_A_M		0xFF
#define PATH0_R_LARGE_ACI_ACT_TH_BW80_A		0x45EC
#define PATH0_R_LARGE_ACI_ACT_TH_BW80_A_M		0xFF00
#define PATH0_R_NORMAL_ACI_ACT_TH_BW20_A		0x45EC
#define PATH0_R_NORMAL_ACI_ACT_TH_BW20_A_M		0xFF0000
#define PATH0_R_NORMAL_ACI_ACT_TH_BW40_A		0x45EC
#define PATH0_R_NORMAL_ACI_ACT_TH_BW40_A_M		0xFF000000
#define PATH0_R_NORMAL_ACI_ACT_TH_BW80_A		0x45F0
#define PATH0_R_NORMAL_ACI_ACT_TH_BW80_A_M		0xFF
#define PATH0_R_LARGE_ACI_DB_A		0x45F0
#define PATH0_R_LARGE_ACI_DB_A_M		0x7F00
#define PATH0_R_ACI_NRBW_OFST_BW20_A		0x45F0
#define PATH0_R_ACI_NRBW_OFST_BW20_A_M		0x78000
#define PATH0_R_ACI_NRBW_OFST_BW40_A		0x45F0
#define PATH0_R_ACI_NRBW_OFST_BW40_A_M		0x780000
#define PATH0_R_ACI_NRBW_OFST_BW80_A		0x45F0
#define PATH0_R_ACI_NRBW_OFST_BW80_A_M		0x7800000
#define PATH0_R_ACI_HIT_CNT_TH_A		0x45F0
#define PATH0_R_ACI_HIT_CNT_TH_A_M		0x38000000
#define PATH0_R_ACI_NRBW_OFST_EN_A		0x45F0
#define PATH0_R_ACI_NRBW_OFST_EN_A_M		0x40000000
#define PATH0_R_BYPASS_RFGC_EN_A		0x45F0
#define PATH0_R_BYPASS_RFGC_EN_A_M		0x80000000
#define PATH0_R_ADC_DC_OFST_RXLOW_IM_A		0x45F4
#define PATH0_R_ADC_DC_OFST_RXLOW_IM_A_M		0x3FFF
#define PATH0_R_ADC_DC_OFST_RXLOW_RE_A		0x45F4
#define PATH0_R_ADC_DC_OFST_RXLOW_RE_A_M		0xFFFC000
#define PATH0_R_DC_COMP_EN_A		0x45F4
#define PATH0_R_DC_COMP_EN_A_M		0x10000000
#define PATH0_R_ADC_DC_OFST_RXMID_IM_A		0x45F8
#define PATH0_R_ADC_DC_OFST_RXMID_IM_A_M		0x3FFF
#define PATH0_R_ADC_DC_OFST_RXMID_RE_A		0x45F8
#define PATH0_R_ADC_DC_OFST_RXMID_RE_A_M		0xFFFC000
#define PATH0_R_DC_OFST_IM_A		0x45FC
#define PATH0_R_DC_OFST_IM_A_M		0x3FFF
#define PATH0_R_DC_OFST_RE_A		0x45FC
#define PATH0_R_DC_OFST_RE_A_M		0xFFFC000
#define PATH0_R_RXTH1_A		0x4600
#define PATH0_R_RXTH1_A_M		0x1F
#define PATH0_R_RXTH2_A		0x4600
#define PATH0_R_RXTH2_A_M		0x3E0
#define PATH0_R_PREAGC_RSV_A		0x4604
#define PATH0_R_PREAGC_RSV_A_M		0xFFFFFFFF
#define PATH0_R_WDGTIMER_A		0x4608
#define PATH0_R_WDGTIMER_A_M		0xFFFF
#define PATH0_R_GAIN_INIT_IDX_A		0x4608
#define PATH0_R_GAIN_INIT_IDX_A_M		0x3FF0000
#define PATH0_R_ANTAUX_THD_A		0x4608
#define PATH0_R_ANTAUX_THD_A_M		0xFC000000
#define PATH0_R_LNA_FULL_G0_A		0x460C
#define PATH0_R_LNA_FULL_G0_A_M		0xFF
#define PATH0_R_LNA_FULL_G1_A		0x460C
#define PATH0_R_LNA_FULL_G1_A_M		0xFF00
#define PATH0_R_LNA_FULL_G2_A		0x460C
#define PATH0_R_LNA_FULL_G2_A_M		0xFF0000
#define PATH0_R_LNA_FULL_G3_A		0x460C
#define PATH0_R_LNA_FULL_G3_A_M		0xFF000000
#define PATH0_R_LNA_FULL_G4_A		0x4610
#define PATH0_R_LNA_FULL_G4_A_M		0xFF
#define PATH0_R_LNA_FULL_G5_A		0x4610
#define PATH0_R_LNA_FULL_G5_A_M		0xFF00
#define PATH0_R_LNA_FULL_G6_A		0x4610
#define PATH0_R_LNA_FULL_G6_A_M		0xFF0000
#define PATH0_R_TIA_FULL_G0_A		0x4610
#define PATH0_R_TIA_FULL_G0_A_M		0xFF000000
#define PATH0_R_TIA_FULL_G1_A		0x4614
#define PATH0_R_TIA_FULL_G1_A_M		0xFF
#define PATH0_R_DCPW_A		0x4614
#define PATH0_R_DCPW_A_M		0x7F00
#define PATH0_R_ELNA_G0_A		0x4614
#define PATH0_R_ELNA_G0_A_M		0x3F8000
#define PATH0_R_ELNA_G1_A		0x4614
#define PATH0_R_ELNA_G1_A_M		0x1FC00000
#define PATH0_R_BT_LNA_IDX_0_A		0x4614
#define PATH0_R_BT_LNA_IDX_0_A_M		0xE0000000
#define PATH0_R_IB_PRESLC_1_A		0x4618
#define PATH0_R_IB_PRESLC_1_A_M		0x7F
#define PATH0_R_LNA_OP1DB_0_A_A		0x4618
#define PATH0_R_LNA_OP1DB_0_A_A_M		0x3F80
#define PATH0_R_LNA_OP1DB_0_G_A		0x4618
#define PATH0_R_LNA_OP1DB_0_G_A_M		0x1FC000
#define PATH0_R_LNA_OP1DB_1_A_A		0x4618
#define PATH0_R_LNA_OP1DB_1_A_A_M		0xFE00000
#define PATH0_R_CLIP_RATIO_A		0x4618
#define PATH0_R_CLIP_RATIO_A_M		0xF0000000
#define PATH0_R_LNA_OP1DB_1_G_A		0x461C
#define PATH0_R_LNA_OP1DB_1_G_A_M		0x7F
#define PATH0_R_LNA_OP1DB_2_A_A		0x461C
#define PATH0_R_LNA_OP1DB_2_A_A_M		0x3F80
#define PATH0_R_LNA_OP1DB_2_G_A		0x461C
#define PATH0_R_LNA_OP1DB_2_G_A_M		0x1FC000
#define PATH0_R_LNA_OP1DB_3_A_A		0x461C
#define PATH0_R_LNA_OP1DB_3_A_A_M		0xFE00000
#define PATH0_R_FAGC_EARLY_GAP_A		0x461C
#define PATH0_R_FAGC_EARLY_GAP_A_M		0xF0000000
#define PATH0_R_LNA_OP1DB_3_G_A		0x4620
#define PATH0_R_LNA_OP1DB_3_G_A_M		0x7F
#define PATH0_R_LNA_OP1DB_4_A_A		0x4620
#define PATH0_R_LNA_OP1DB_4_A_A_M		0x3F80
#define PATH0_R_LNA_OP1DB_4_G_A		0x4620
#define PATH0_R_LNA_OP1DB_4_G_A_M		0x1FC000
#define PATH0_R_LNA_OP1DB_5_A_A		0x4620
#define PATH0_R_LNA_OP1DB_5_A_A_M		0xFE00000
#define PATH0_R_FIN_DW_PW_A		0x4620
#define PATH0_R_FIN_DW_PW_A_M		0xF0000000
#define PATH0_R_LNA_OP1DB_5_G_A		0x4624
#define PATH0_R_LNA_OP1DB_5_G_A_M		0x7F
#define PATH0_R_LNA_OP1DB_6_A_A		0x4624
#define PATH0_R_LNA_OP1DB_6_A_A_M		0x3F80
#define PATH0_R_LNA_OP1DB_6_G_A		0x4624
#define PATH0_R_LNA_OP1DB_6_G_A_M		0x1FC000
#define PATH0_R_EFUSE_A_A		0x4624
#define PATH0_R_EFUSE_A_A_M		0x7E00000
#define PATH0_R_NCLKWAIT_A		0x4624
#define PATH0_R_NCLKWAIT_A_M		0xF8000000
#define PATH0_R_EFUSE_G_A		0x4628
#define PATH0_R_EFUSE_G_A_M		0x3F
#define PATH0_R_IB_PKPW_A		0x4628
#define PATH0_R_IB_PKPW_A_M		0xFC0
#define PATH0_R_IB_PRESLC_2_A		0x4628
#define PATH0_R_IB_PRESLC_2_A_M		0x3F000
#define PATH0_R_IB_PRESLC_3_A		0x4628
#define PATH0_R_IB_PRESLC_3_A_M		0xFC0000
#define PATH0_R_IB_PRESLC_4_A		0x4628
#define PATH0_R_IB_PRESLC_4_A_M		0x3F000000
#define PATH0_R_GO_INTF_ITER_A		0x4628
#define PATH0_R_GO_INTF_ITER_A_M		0xC0000000
#define PATH0_R_LNA_ERR_G0_A		0x462C
#define PATH0_R_LNA_ERR_G0_A_M		0x3F
#define PATH0_R_LNA_ERR_G0_A_A		0x462C
#define PATH0_R_LNA_ERR_G0_A_A_M		0xFC0
#define PATH0_R_LNA_ERR_G0_G_A		0x462C
#define PATH0_R_LNA_ERR_G0_G_A_M		0x3F000
#define PATH0_R_LNA_ERR_G1_A		0x462C
#define PATH0_R_LNA_ERR_G1_A_M		0xFC0000
#define PATH0_R_LNA_ERR_G1_A_A		0x462C
#define PATH0_R_LNA_ERR_G1_A_A_M		0x3F000000
#define PATH0_R_GTIA2WB_A		0x462C
#define PATH0_R_GTIA2WB_A_M		0xC0000000
#define PATH0_R_LNA_ERR_G1_G_A		0x4630
#define PATH0_R_LNA_ERR_G1_G_A_M		0x3F
#define PATH0_R_LNA_ERR_G2_A		0x4630
#define PATH0_R_LNA_ERR_G2_A_M		0xFC0
#define PATH0_R_LNA_ERR_G2_A_A		0x4630
#define PATH0_R_LNA_ERR_G2_A_A_M		0x3F000
#define PATH0_R_LNA_ERR_G2_G_A		0x4630
#define PATH0_R_LNA_ERR_G2_G_A_M		0xFC0000
#define PATH0_R_LNA_ERR_G3_A		0x4630
#define PATH0_R_LNA_ERR_G3_A_M		0x3F000000
#define PATH0_R_HEFITER_A		0x4630
#define PATH0_R_HEFITER_A_M		0xC0000000
#define PATH0_R_LNA_ERR_G3_A_A		0x4634
#define PATH0_R_LNA_ERR_G3_A_A_M		0x3F
#define PATH0_R_LNA_ERR_G3_G_A		0x4634
#define PATH0_R_LNA_ERR_G3_G_A_M		0xFC0
#define PATH0_R_LNA_ERR_G4_A		0x4634
#define PATH0_R_LNA_ERR_G4_A_M		0x3F000
#define PATH0_R_LNA_ERR_G4_A_A		0x4634
#define PATH0_R_LNA_ERR_G4_A_A_M		0xFC0000
#define PATH0_R_LNA_ERR_G4_G_A		0x4634
#define PATH0_R_LNA_ERR_G4_G_A_M		0x3F000000
#define PATH0_R_HTFITER_A		0x4634
#define PATH0_R_HTFITER_A_M		0xC0000000
#define PATH0_R_LNA_ERR_G5_A		0x4638
#define PATH0_R_LNA_ERR_G5_A_M		0x3F
#define PATH0_R_LNA_ERR_G5_A_A		0x4638
#define PATH0_R_LNA_ERR_G5_A_A_M		0xFC0
#define PATH0_R_LNA_ERR_G5_G_A		0x4638
#define PATH0_R_LNA_ERR_G5_G_A_M		0x3F000
#define PATH0_R_LNA_ERR_G6_A		0x4638
#define PATH0_R_LNA_ERR_G6_A_M		0xFC0000
#define PATH0_R_LNA_ERR_G6_A_A		0x4638
#define PATH0_R_LNA_ERR_G6_A_A_M		0x3F000000
#define PATH0_R_LGYFITER_A		0x4638
#define PATH0_R_LGYFITER_A_M		0xC0000000
#define PATH0_R_LNA_ERR_G6_G_A		0x463C
#define PATH0_R_LNA_ERR_G6_G_A_M		0x3F
#define PATH0_R_LNA_OP1DB_A		0x463C
#define PATH0_R_LNA_OP1DB_A_M		0xFC0
#define PATH0_R_RXB_G0_A		0x463C
#define PATH0_R_RXB_G0_A_M		0x3F000
#define PATH0_R_SLID_PRDYPW_A		0x463C
#define PATH0_R_SLID_PRDYPW_A_M		0xFC0000
#define PATH0_R_SLID_SAFEPW_A		0x463C
#define PATH0_R_SLID_SAFEPW_A_M		0x3F000000
#define PATH0_R_LGYFITER_B_A		0x463C
#define PATH0_R_LGYFITER_B_A_M		0xC0000000
#define PATH0_R_SLID_SGPW_A		0x4640
#define PATH0_R_SLID_SGPW_A_M		0x3F
#define PATH0_R_TIA_ERR_G0_A		0x4640
#define PATH0_R_TIA_ERR_G0_A_M		0xFC0
#define PATH0_R_TIA_ERR_G0_A_A		0x4640
#define PATH0_R_TIA_ERR_G0_A_A_M		0x3F000
#define PATH0_R_TIA_ERR_G0_G_A		0x4640
#define PATH0_R_TIA_ERR_G0_G_A_M		0xFC0000
#define PATH0_R_TIA_ERR_G1_A		0x4640
#define PATH0_R_TIA_ERR_G1_A_M		0x3F000000
#define PATH0_R_LIN_RLS_ITER_A		0x4640
#define PATH0_R_LIN_RLS_ITER_A_M		0xC0000000
#define PATH0_R_TIA_ERR_G1_A_A		0x4644
#define PATH0_R_TIA_ERR_G1_A_A_M		0x3F
#define PATH0_R_TIA_ERR_G1_G_A		0x4644
#define PATH0_R_TIA_ERR_G1_G_A_M		0xFC0
#define PATH0_R_TIA_OP1DB_A		0x4644
#define PATH0_R_TIA_OP1DB_A_M		0x3F000
#define PATH0_R_WB_PKPW_A		0x4644
#define PATH0_R_WB_PKPW_A_M		0xFC0000
#define PATH0_R_WB_PRESLC_1_A		0x4644
#define PATH0_R_WB_PRESLC_1_A_M		0x3F000000
#define PATH0_R_MODESEL_A		0x4644
#define PATH0_R_MODESEL_A_M		0xC0000000
#define PATH0_R_WB_PRESLC_2_A		0x4648
#define PATH0_R_WB_PRESLC_2_A_M		0x3F
#define PATH0_R_WB_PRESLC_3_A		0x4648
#define PATH0_R_WB_PRESLC_3_A_M		0xFC0
#define PATH0_R_WB_PRESLC_4_A		0x4648
#define PATH0_R_WB_PRESLC_4_A_M		0x3F000
#define PATH0_R_WB_PRESLC_O_A		0x4648
#define PATH0_R_WB_PRESLC_O_A_M		0xFC0000
#define PATH0_R_NCLKWAITE_A		0x4648
#define PATH0_R_NCLKWAITE_A_M		0x1F000000
#define PATH0_R_BT_LNA_IDX_1_A		0x4648
#define PATH0_R_BT_LNA_IDX_1_A_M		0xE0000000
#define PATH0_R_NCLKWAITEI_A		0x464C
#define PATH0_R_NCLKWAITEI_A_M		0x1F
#define PATH0_R_NCLKWAITM_A		0x464C
#define PATH0_R_NCLKWAITM_A_M		0x3E0
#define PATH0_R_DCCLDLY_A		0x464C
#define PATH0_R_DCCLDLY_A_M		0x7C00
#define PATH0_R_DFEDLY_A		0x464C
#define PATH0_R_DFEDLY_A_M		0xF8000
#define PATH0_R_DGDLY_A		0x464C
#define PATH0_R_DGDLY_A_M		0x1F00000
#define PATH0_R_EXTLOSS_A		0x464C
#define PATH0_R_EXTLOSS_A_M		0x3E000000
#define PATH0_R_RTNPW_A		0x464C
#define PATH0_R_RTNPW_A_M		0xC0000000
#define PATH0_R_GAINBIAS_A		0x4650
#define PATH0_R_GAINBIAS_A_M		0x1F
#define PATH0_R_GCTHD_A		0x4650
#define PATH0_R_GCTHD_A_M		0x3E0
#define PATH0_R_IB_PBK_A		0x4650
#define PATH0_R_IB_PBK_A_M		0x7C00
#define PATH0_R_IB_PBK_B_A		0x4650
#define PATH0_R_IB_PBK_B_A_M		0xF8000
#define PATH0_R_IRBLK_ACITHD_A		0x4650
#define PATH0_R_IRBLK_ACITHD_A_M		0x1F00000
#define PATH0_R_IRBLK_DNTHD_A		0x4650
#define PATH0_R_IRBLK_DNTHD_A_M		0x3E000000
#define PATH0_R_SGLSB_A		0x4650
#define PATH0_R_SGLSB_A_M		0xC0000000
#define PATH0_R_IRBLK_UPTHD_A		0x4654
#define PATH0_R_IRBLK_UPTHD_A_M		0x1F
#define PATH0_R_LNA_DYNBK_B_A		0x4654
#define PATH0_R_LNA_DYNBK_B_A_M		0x3E0
#define PATH0_R_LNA_DYNBK_C_A		0x4654
#define PATH0_R_LNA_DYNBK_C_A_M		0x7C00
#define PATH0_R_LNA_PBK_A		0x4654
#define PATH0_R_LNA_PBK_A_M		0xF8000
#define PATH0_R_LNA_PBK_BT_COEX_A		0x4654
#define PATH0_R_LNA_PBK_BT_COEX_A_M		0x1F00000
#define PATH0_R_LPW_RXB_GAIN_A		0x4654
#define PATH0_R_LPW_RXB_GAIN_A_M		0x3E000000
#define PATH0_R_VHTFITER_A		0x4654
#define PATH0_R_VHTFITER_A_M		0xC0000000
#define PATH0_R_PRIMDLY_A		0x4658
#define PATH0_R_PRIMDLY_A_M		0x1F
#define PATH0_R_RXB_INIT_IDX_A		0x4658
#define PATH0_R_RXB_INIT_IDX_A_M		0x3E0
#define PATH0_R_SLID_RXB_IDX_A		0x4658
#define PATH0_R_SLID_RXB_IDX_A_M		0x7C00
#define PATH0_R_SYNCDLY_A		0x4658
#define PATH0_R_SYNCDLY_A_M		0xF8000
#define PATH0_R_TIA_PBK_A		0x4658
#define PATH0_R_TIA_PBK_A_M		0x1F00000
#define PATH0_R_WB_PBK_A		0x4658
#define PATH0_R_WB_PBK_A_M		0x3E000000
#define PATH0_R_ACI_AUX_A		0x4658
#define PATH0_R_ACI_AUX_A_M		0x40000000
#define PATH0_R_ANTAUX_EN_A		0x4658
#define PATH0_R_ANTAUX_EN_A_M		0x80000000
#define PATH0_R_GPREIB_LITTOVER_A		0x465C
#define PATH0_R_GPREIB_LITTOVER_A_M		0xF
#define PATH0_R_GPREIB_OVER_A		0x465C
#define PATH0_R_GPREIB_OVER_A_M		0xF0
#define PATH0_R_GPREIB_OVER_P_A		0x465C
#define PATH0_R_GPREIB_OVER_P_A_M		0xF00
#define PATH0_R_GPREIB_OVER_U_A		0x465C
#define PATH0_R_GPREIB_OVER_U_A_M		0xF000
#define PATH0_R_GPREWB_OVER_A		0x465C
#define PATH0_R_GPREWB_OVER_A_M		0xF0000
#define PATH0_R_GPREWB_OVER_L_A		0x465C
#define PATH0_R_GPREWB_OVER_L_A_M		0xF00000
#define PATH0_R_GPREWB_OVER_P_A		0x465C
#define PATH0_R_GPREWB_OVER_P_A_M		0xF000000
#define PATH0_R_IB_RTN_GAP_A		0x465C
#define PATH0_R_IB_RTN_GAP_A_M		0xF0000000
#define PATH0_R_IRBLK_PREDC_A		0x4660
#define PATH0_R_IRBLK_PREDC_A_M		0xF
#define PATH0_R_IRFINETHD_A		0x4660
#define PATH0_R_IRFINETHD_A_M		0xF0
#define PATH0_R_LGY_PBK_MORE_A		0x4660
#define PATH0_R_LGY_PBK_MORE_A_M		0xF00
#define PATH0_R_LGY_PBK_MORE_TB_A		0x4660
#define PATH0_R_LGY_PBK_MORE_TB_A_M		0xF000
#define PATH0_R_LNA_DYNBK_A_A		0x4660
#define PATH0_R_LNA_DYNBK_A_A_M		0xF0000
#define PATH0_R_LNA_GAIN_STEP_A		0x4660
#define PATH0_R_LNA_GAIN_STEP_A_M		0xF00000
#define PATH0_R_LPW_MCS_A		0x4660
#define PATH0_R_LPW_MCS_A_M		0xF000000
#define PATH0_R_PWBDLY_A		0x4660
#define PATH0_R_PWBDLY_A_M		0xF0000000
#define PATH0_R_SLID_CLIPNUM_A		0x4664
#define PATH0_R_SLID_CLIPNUM_A_M		0xF
#define PATH0_R_SLID_PW_PTR_A		0x4664
#define PATH0_R_SLID_PW_PTR_A_M		0xF0
#define PATH0_R_SLIDOBS_A		0x4664
#define PATH0_R_SLIDOBS_A_M		0xF00
#define PATH0_R_WB_SAT_LVL_A		0x4664
#define PATH0_R_WB_SAT_LVL_A_M		0xF000
#define PATH0_R_WBRDY_GAP_A		0x4664
#define PATH0_R_WBRDY_GAP_A_M		0xF0000
#define PATH0_R_BT_LNA_IDX_2_A		0x4664
#define PATH0_R_BT_LNA_IDX_2_A_M		0x700000
#define PATH0_R_BT_LNA_IDX_3_A		0x4664
#define PATH0_R_BT_LNA_IDX_3_A_M		0x3800000
#define PATH0_R_ELNA_MARGIN_A		0x4664
#define PATH0_R_ELNA_MARGIN_A_M		0x1C000000
#define PATH0_R_ERR_MARGIN_A		0x4664
#define PATH0_R_ERR_MARGIN_A_M		0xE0000000
#define PATH0_R_GPREIB_UNDER_A		0x4668
#define PATH0_R_GPREIB_UNDER_A_M		0x7
#define PATH0_R_GPREIB_UNDER_P_A		0x4668
#define PATH0_R_GPREIB_UNDER_P_A_M		0x38
#define PATH0_R_GPREIB_UNDER_U_A		0x4668
#define PATH0_R_GPREIB_UNDER_U_A_M		0x1C0
#define PATH0_R_GPREWB_UNDER_A		0x4668
#define PATH0_R_GPREWB_UNDER_A_M		0xE00
#define PATH0_R_GPREWB_UNDER_P_A		0x4668
#define PATH0_R_GPREWB_UNDER_P_A_M		0x7000
#define PATH0_R_IBRDY_GAP_A		0x4668
#define PATH0_R_IBRDY_GAP_A_M		0x38000
#define PATH0_R_IBRDY_GAP_U_A		0x4668
#define PATH0_R_IBRDY_GAP_U_A_M		0x1C0000
#define PATH0_R_LIN_RLS_MARGIN_A		0x4668
#define PATH0_R_LIN_RLS_MARGIN_A_M		0xE00000
#define PATH0_R_LNA_INIT_IDX_A		0x4668
#define PATH0_R_LNA_INIT_IDX_A_M		0x7000000
#define PATH0_R_NGCSAFE_ITER_A		0x4668
#define PATH0_R_NGCSAFE_ITER_A_M		0x38000000
#define PATH0_R_BLKFLAG_EN_A		0x4668
#define PATH0_R_BLKFLAG_EN_A_M		0x40000000
#define PATH0_R_BLKMISS_A		0x4668
#define PATH0_R_BLKMISS_A_M		0x80000000
#define PATH0_R_PREITER_A		0x466C
#define PATH0_R_PREITER_A_M		0x7
#define PATH0_R_PREITER_POP_A		0x466C
#define PATH0_R_PREITER_POP_A_M		0x38
#define PATH0_R_SLID_FINE_GAP_A		0x466C
#define PATH0_R_SLID_FINE_GAP_A_M		0x1C0
#define PATH0_R_SLID_LNA_IDX_A		0x466C
#define PATH0_R_SLID_LNA_IDX_A_M		0xE00
#define PATH0_R_WBRDY_GAP_U_A		0x466C
#define PATH0_R_WBRDY_GAP_U_A_M		0x7000
#define PATH0_R_BT_COEX_EN_A		0x466C
#define PATH0_R_BT_COEX_EN_A_M		0x8000
#define PATH0_R_BT_COEX_FORCE_A		0x466C
#define PATH0_R_BT_COEX_FORCE_A_M		0x10000
#define PATH0_R_BT_SHARE_A		0x466C
#define PATH0_R_BT_SHARE_A_M		0x20000
#define PATH0_R_BTG_PATH_EN_A		0x466C
#define PATH0_R_BTG_PATH_EN_A_M		0x40000
#define PATH0_R_CCK_NRBW_CONR_A		0x466C
#define PATH0_R_CCK_NRBW_CONR_A_M		0x80000
#define PATH0_R_CCK_NRBW_EN_A		0x466C
#define PATH0_R_CCK_NRBW_EN_A_M		0x100000
#define PATH0_R_COMWB_A		0x466C
#define PATH0_R_COMWB_A_M		0x200000
#define PATH0_R_DCRM_EN_A		0x466C
#define PATH0_R_DCRM_EN_A_M		0x400000
#define PATH0_R_DGAIN_EN_A		0x466C
#define PATH0_R_DGAIN_EN_A_M		0x800000
#define PATH0_R_ELNA_ACI_SEL_A		0x466C
#define PATH0_R_ELNA_ACI_SEL_A_M		0x1000000
#define PATH0_R_ELNA_EN_A		0x466C
#define PATH0_R_ELNA_EN_A_M		0x2000000
#define PATH0_R_EN_PREGCNT_A		0x466C
#define PATH0_R_EN_PREGCNT_A_M		0x4000000
#define PATH0_R_FARBLK_A		0x466C
#define PATH0_R_FARBLK_A_M		0x8000000
#define PATH0_R_FARWOSG_A		0x466C
#define PATH0_R_FARWOSG_A_M		0x10000000
#define PATH0_R_FIXGAIN_A		0x466C
#define PATH0_R_FIXGAIN_A_M		0x20000000
#define PATH0_R_FORCEPRERDY_A		0x466C
#define PATH0_R_FORCEPRERDY_A_M		0x40000000
#define PATH0_R_FORCETIAZERO_A		0x466C
#define PATH0_R_FORCETIAZERO_A_M		0x80000000
#define PATH0_R_FULL_GAIN_EN_A		0x4670
#define PATH0_R_FULL_GAIN_EN_A_M		0x1
#define PATH0_R_GAIN_FMT_SEL_A		0x4670
#define PATH0_R_GAIN_FMT_SEL_A_M		0x2
#define PATH0_R_GMIXER_A		0x4670
#define PATH0_R_GMIXER_A_M		0x4
#define PATH0_R_HE_EN_A		0x4670
#define PATH0_R_HE_EN_A_M		0x8
#define PATH0_R_HT_EN_A		0x4670
#define PATH0_R_HT_EN_A_M		0x10
#define PATH0_R_I_ONLY_A		0x4670
#define PATH0_R_I_ONLY_A_M		0x20
#define PATH0_R_IB_RTN_EN_A		0x4670
#define PATH0_R_IB_RTN_EN_A_M		0x40
#define PATH0_R_IBPREDC_EN_A		0x4670
#define PATH0_R_IBPREDC_EN_A_M		0x80
#define PATH0_R_IRBLK_FA_A		0x4670
#define PATH0_R_IRBLK_FA_A_M		0x100
#define PATH0_R_ITR_SLID_EN_A		0x4670
#define PATH0_R_ITR_SLID_EN_A_M		0x200
#define PATH0_R_LGY_DG_NCLK_A		0x4670
#define PATH0_R_LGY_DG_NCLK_A_M		0x400
#define PATH0_R_LGY_EN_A		0x4670
#define PATH0_R_LGY_EN_A_M		0x800
#define PATH0_R_LGY_FAGC_NCLK_A		0x4670
#define PATH0_R_LGY_FAGC_NCLK_A_M		0x1000
#define PATH0_R_LINRGN_DEF_A		0x4670
#define PATH0_R_LINRGN_DEF_A_M		0x2000
#define PATH0_R_LNA_OP1DB_COM_A		0x4670
#define PATH0_R_LNA_OP1DB_COM_A_M		0x4000
#define PATH0_R_LPW_EN_A		0x4670
#define PATH0_R_LPW_EN_A_M		0x8000
#define PATH0_R_MAX_GAIN_DEF_A		0x4670
#define PATH0_R_MAX_GAIN_DEF_A_M		0x10000
#define PATH0_R_MR_ITR_EN_A		0x4670
#define PATH0_R_MR_ITR_EN_A_M		0x20000
#define PATH0_R_NONINTF_ACI_EN_A		0x4670
#define PATH0_R_NONINTF_ACI_EN_A_M		0x40000
#define PATH0_R_NRFGC_A		0x4670
#define PATH0_R_NRFGC_A_M		0x80000
#define PATH0_R_PAGC_EN_A		0x4670
#define PATH0_R_PAGC_EN_A_M		0x100000
#define PATH0_R_PAGC_GO_FINE_A		0x4670
#define PATH0_R_PAGC_GO_FINE_A_M		0x200000
#define PATH0_R_PAGC_LINRGN_RLS_A		0x4670
#define PATH0_R_PAGC_LINRGN_RLS_A_M		0x400000
#define PATH0_R_PBKMORECTR_A		0x4670
#define PATH0_R_PBKMORECTR_A_M		0x800000
#define PATH0_R_PLOCK_A		0x4670
#define PATH0_R_PLOCK_A_M		0x1000000
#define PATH0_R_POP_GO_SEL_A		0x4670
#define PATH0_R_POP_GO_SEL_A_M		0x2000000
#define PATH0_R_POP_LINEAR_MASK_A		0x4670
#define PATH0_R_POP_LINEAR_MASK_A_M		0x4000000
#define PATH0_R_RSSI_BY_DAGC_A		0x4670
#define PATH0_R_RSSI_BY_DAGC_A_M		0x8000000
#define PATH0_R_RST_PREGCNT_A		0x4670
#define PATH0_R_RST_PREGCNT_A_M		0x10000000
#define PATH0_R_RSVCURR_A		0x4670
#define PATH0_R_RSVCURR_A_M		0x20000000
#define PATH0_R_RSVCURR_C_A		0x4670
#define PATH0_R_RSVCURR_C_A_M		0x40000000
#define PATH0_R_RTN_GO_FINE_A		0x4670
#define PATH0_R_RTN_GO_FINE_A_M		0x80000000
#define PATH0_R_RTNPW_EN_A		0x4674
#define PATH0_R_RTNPW_EN_A_M		0x1
#define PATH0_R_SGCOMING_EN_A		0x4674
#define PATH0_R_SGCOMING_EN_A_M		0x2
#define PATH0_R_SLID_BE_BYPASS_A		0x4674
#define PATH0_R_SLID_BE_BYPASS_A_M		0x4
#define PATH0_R_SLID_FRFGC_EN_A		0x4674
#define PATH0_R_SLID_FRFGC_EN_A_M		0x8
#define PATH0_R_SLID_FRFGC_ENX_A		0x4674
#define PATH0_R_SLID_FRFGC_ENX_A_M		0x10
#define PATH0_R_SLID_GO_FIRST_A		0x4674
#define PATH0_R_SLID_GO_FIRST_A_M		0x20
#define PATH0_R_SLID_RLS_INTF_A		0x4674
#define PATH0_R_SLID_RLS_INTF_A_M		0x40
#define PATH0_R_SLID_RLS_OVRGN_A		0x4674
#define PATH0_R_SLID_RLS_OVRGN_A_M		0x80
#define PATH0_R_SLID_RLS_RX_A		0x4674
#define PATH0_R_SLID_RLS_RX_A_M		0x100
#define PATH0_R_SLID_RLS_W2IB_A		0x4674
#define PATH0_R_SLID_RLS_W2IB_A_M		0x200
#define PATH0_R_SLID_RTN_GO_A		0x4674
#define PATH0_R_SLID_RTN_GO_A_M		0x400
#define PATH0_R_SLID_SGCOMING_A		0x4674
#define PATH0_R_SLID_SGCOMING_A_M		0x800
#define PATH0_R_SLID_TIA_IDX_A		0x4674
#define PATH0_R_SLID_TIA_IDX_A_M		0x1000
#define PATH0_R_SLID_WBOVER_A		0x4674
#define PATH0_R_SLID_WBOVER_A_M		0x2000
#define PATH0_R_SLIDOBS_EN_A		0x4674
#define PATH0_R_SLIDOBS_EN_A_M		0x4000
#define PATH0_R_TB_EN_A		0x4674
#define PATH0_R_TB_EN_A_M		0x8000
#define PATH0_R_TBLBASED_A		0x4674
#define PATH0_R_TBLBASED_A_M		0x10000
#define PATH0_R_TIA_INIT_IDX_A		0x4674
#define PATH0_R_TIA_INIT_IDX_A_M		0x20000
#define PATH0_R_TIACONR_A		0x4674
#define PATH0_R_TIACONR_A_M		0x40000
#define PATH0_R_TIASHRINK_EN_A		0x4674
#define PATH0_R_TIASHRINK_EN_A_M		0x80000
#define PATH0_R_TIASHRINK_INIT_A		0x4674
#define PATH0_R_TIASHRINK_INIT_A_M		0x100000
#define PATH0_R_VHT_EN_A		0x4674
#define PATH0_R_VHT_EN_A_M		0x200000
#define PATH0_R_WB_BYPASS_A		0x4674
#define PATH0_R_WB_BYPASS_A_M		0x400000
#define PATH0_R_WB_RTN_EN_A		0x4674
#define PATH0_R_WB_RTN_EN_A_M		0x800000
#define PATH0_R_WDGEN_A		0x4674
#define PATH0_R_WDGEN_A_M		0x1000000
#define PATH0_R_DCCL_SYNC_BKP1_A		0x4678
#define PATH0_R_DCCL_SYNC_BKP1_A_M		0xFFFFFFFF
#define PATH0_R_DCCL_SYNC_BKP2_A		0x467C
#define PATH0_R_DCCL_SYNC_BKP2_A_M		0xFFFFFFFF
#define PATH0_R_ALPHA_END_IDX_A		0x4680
#define PATH0_R_ALPHA_END_IDX_A_M		0xF
#define PATH0_R_ALPHA_START_IDX_A		0x4680
#define PATH0_R_ALPHA_START_IDX_A_M		0xF0
#define PATH0_R_TIME_CONST_IDX_A		0x4680
#define PATH0_R_TIME_CONST_IDX_A_M		0x700
#define PATH0_R_RXFIR_BKP_A		0x4684
#define PATH0_R_RXFIR_BKP_A_M		0xFFFFFFFF
#define PATH0_R_FORCE_FIR_TYPE_A		0x4688
#define PATH0_R_FORCE_FIR_TYPE_A_M		0x3
#define PATH0_R_CCK_CCA_SHRINK_EN_A		0x4688
#define PATH0_R_CCK_CCA_SHRINK_EN_A_M		0x4
#define PATH0_P20_R_L1_CFO_CMP_EN_A		0x468C
#define PATH0_P20_R_L1_CFO_CMP_EN_A_M		0x1
#define PATH0_S20_R_L1_CFO_CMP_EN_A		0x4690
#define PATH0_S20_R_L1_CFO_CMP_EN_A_M		0x1
#define PATH0_R_NBI_NOTCH_BKP1_A		0x4694
#define PATH0_R_NBI_NOTCH_BKP1_A_M		0xFFFFFFFF
#define PATH0_R_NBI_NOTCH_BKP2_A		0x4698
#define PATH0_R_NBI_NOTCH_BKP2_A_M		0xFFFFFFFF
#define PATH0_R_NBI_IDX_A		0x469C
#define PATH0_R_NBI_IDX_A_M		0xFF
#define PATH0_R_CORNER_IDX_A		0x469C
#define PATH0_R_CORNER_IDX_A_M		0x300
#define PATH0_R_NBI_FRAC_IDX_A		0x469C
#define PATH0_R_NBI_FRAC_IDX_A_M		0xC00
#define PATH0_R_NBI_NOTCH_EN_A		0x469C
#define PATH0_R_NBI_NOTCH_EN_A_M		0x1000
#define PATH0_P20_R_DAGC_EXTRA_SETTLING_TIME_A		0x46A0
#define PATH0_P20_R_DAGC_EXTRA_SETTLING_TIME_A_M		0x7
#define PATH0_P20_R_DAGC_SETTLING_TIME_A		0x46A0
#define PATH0_P20_R_DAGC_SETTLING_TIME_A_M		0x18
#define PATH0_P20_R_FOLLOW_BY_PAGCUGC_EN_A		0x46A0
#define PATH0_P20_R_FOLLOW_BY_PAGCUGC_EN_A_M		0x20
#define PATH0_P20_R_PW_EST_SHORT_TIME_FAGC_A		0x46A0
#define PATH0_P20_R_PW_EST_SHORT_TIME_FAGC_A_M		0x40
#define PATH0_P20_R_PW_EST_TIME_FAGC_A		0x46A0
#define PATH0_P20_R_PW_EST_TIME_FAGC_A_M		0x80
#define PATH0_P20_R_PW_EST_TIME_PAGC_A		0x46A0
#define PATH0_P20_R_PW_EST_TIME_PAGC_A_M		0x100
#define PATH0_P20_R_PW_EST_TIME_RFGC_A		0x46A0
#define PATH0_P20_R_PW_EST_TIME_RFGC_A_M		0x200
#define PATH0_P20_R_SDAGC_EN_A		0x46A0
#define PATH0_P20_R_SDAGC_EN_A_M		0x400
#define PATH0_S20_R_DAGC_EXTRA_SETTLING_TIME_A		0x46A4
#define PATH0_S20_R_DAGC_EXTRA_SETTLING_TIME_A_M		0x7
#define PATH0_S20_R_DAGC_SETTLING_TIME_A		0x46A4
#define PATH0_S20_R_DAGC_SETTLING_TIME_A_M		0x18
#define PATH0_S20_R_FOLLOW_BY_PAGCUGC_EN_A		0x46A4
#define PATH0_S20_R_FOLLOW_BY_PAGCUGC_EN_A_M		0x20
#define PATH0_S20_R_PW_EST_SHORT_TIME_FAGC_A		0x46A4
#define PATH0_S20_R_PW_EST_SHORT_TIME_FAGC_A_M		0x40
#define PATH0_S20_R_PW_EST_TIME_FAGC_A		0x46A4
#define PATH0_S20_R_PW_EST_TIME_FAGC_A_M		0x80
#define PATH0_S20_R_PW_EST_TIME_PAGC_A		0x46A4
#define PATH0_S20_R_PW_EST_TIME_PAGC_A_M		0x100
#define PATH0_S20_R_PW_EST_TIME_RFGC_A		0x46A4
#define PATH0_S20_R_PW_EST_TIME_RFGC_A_M		0x200
#define PATH0_S20_R_SDAGC_EN_A		0x46A4
#define PATH0_S20_R_SDAGC_EN_A_M		0x400
#define PATH0_R_5MDET_BKP1_A		0x46A8
#define PATH0_R_5MDET_BKP1_A_M		0xFFFFFFFF
#define PATH0_R_5MDET_BKP2_A		0x46AC
#define PATH0_R_5MDET_BKP2_A_M		0xFFFFFFFF
#define PATH0_R_5MDET_TH_DB_A		0x46B0
#define PATH0_R_5MDET_TH_DB_A_M		0x3F
#define PATH0_R_5MDET_MASK_SB0_A		0x46B0
#define PATH0_R_5MDET_MASK_SB0_A_M		0x40
#define PATH0_R_5MDET_MASK_SB1_A		0x46B0
#define PATH0_R_5MDET_MASK_SB1_A_M		0x80
#define PATH0_R_5MDET_MASK_SB2_A		0x46B0
#define PATH0_R_5MDET_MASK_SB2_A_M		0x100
#define PATH0_R_5MDET_MASK_SB3_A		0x46B0
#define PATH0_R_5MDET_MASK_SB3_A_M		0x200
#define PATH0_R_5MDET_MODE_A		0x46B0
#define PATH0_R_5MDET_MODE_A_M		0x400
#define PATH0_R_IIR_PW_AVG_EN_A		0x46B0
#define PATH0_R_IIR_PW_AVG_EN_A_M		0x800
#define PATH0_R_SBF5M_EN_A		0x46B0
#define PATH0_R_SBF5M_EN_A_M		0x1000
#define PATH1_R_ACI_DET_BKP1_A		0x46B4
#define PATH1_R_ACI_DET_BKP1_A_M		0xFFFFFFFF
#define PATH1_R_ACI_DET_BKP2_A		0x46B8
#define PATH1_R_ACI_DET_BKP2_A_M		0xFFFFFFFF
#define PATH1_R_ACI_TH_DB_BW20_A		0x46BC
#define PATH1_R_ACI_TH_DB_BW20_A_M		0xFF
#define PATH1_R_ACI_TH_DB_BW40_A		0x46BC
#define PATH1_R_ACI_TH_DB_BW40_A_M		0xFF00
#define PATH1_R_ACI_TH_DB_BW80_A		0x46BC
#define PATH1_R_ACI_TH_DB_BW80_A_M		0xFF0000
#define PATH1_R_LARGE_ACI_ACT_TH_BW20_A		0x46BC
#define PATH1_R_LARGE_ACI_ACT_TH_BW20_A_M		0xFF000000
#define PATH1_R_LARGE_ACI_ACT_TH_BW40_A		0x46C0
#define PATH1_R_LARGE_ACI_ACT_TH_BW40_A_M		0xFF
#define PATH1_R_LARGE_ACI_ACT_TH_BW80_A		0x46C0
#define PATH1_R_LARGE_ACI_ACT_TH_BW80_A_M		0xFF00
#define PATH1_R_NORMAL_ACI_ACT_TH_BW20_A		0x46C0
#define PATH1_R_NORMAL_ACI_ACT_TH_BW20_A_M		0xFF0000
#define PATH1_R_NORMAL_ACI_ACT_TH_BW40_A		0x46C0
#define PATH1_R_NORMAL_ACI_ACT_TH_BW40_A_M		0xFF000000
#define PATH1_R_NORMAL_ACI_ACT_TH_BW80_A		0x46C4
#define PATH1_R_NORMAL_ACI_ACT_TH_BW80_A_M		0xFF
#define PATH1_R_LARGE_ACI_DB_A		0x46C4
#define PATH1_R_LARGE_ACI_DB_A_M		0x7F00
#define PATH1_R_ACI_NRBW_OFST_BW20_A		0x46C4
#define PATH1_R_ACI_NRBW_OFST_BW20_A_M		0x78000
#define PATH1_R_ACI_NRBW_OFST_BW40_A		0x46C4
#define PATH1_R_ACI_NRBW_OFST_BW40_A_M		0x780000
#define PATH1_R_ACI_NRBW_OFST_BW80_A		0x46C4
#define PATH1_R_ACI_NRBW_OFST_BW80_A_M		0x7800000
#define PATH1_R_ACI_HIT_CNT_TH_A		0x46C4
#define PATH1_R_ACI_HIT_CNT_TH_A_M		0x38000000
#define PATH1_R_ACI_NRBW_OFST_EN_A		0x46C4
#define PATH1_R_ACI_NRBW_OFST_EN_A_M		0x40000000
#define PATH1_R_BYPASS_RFGC_EN_A		0x46C4
#define PATH1_R_BYPASS_RFGC_EN_A_M		0x80000000
#define PATH1_R_ADC_DC_OFST_RXLOW_IM_A		0x46C8
#define PATH1_R_ADC_DC_OFST_RXLOW_IM_A_M		0x3FFF
#define PATH1_R_ADC_DC_OFST_RXLOW_RE_A		0x46C8
#define PATH1_R_ADC_DC_OFST_RXLOW_RE_A_M		0xFFFC000
#define PATH1_R_DC_COMP_EN_A		0x46C8
#define PATH1_R_DC_COMP_EN_A_M		0x10000000
#define PATH1_R_ADC_DC_OFST_RXMID_IM_A		0x46CC
#define PATH1_R_ADC_DC_OFST_RXMID_IM_A_M		0x3FFF
#define PATH1_R_ADC_DC_OFST_RXMID_RE_A		0x46CC
#define PATH1_R_ADC_DC_OFST_RXMID_RE_A_M		0xFFFC000
#define PATH1_R_DC_OFST_IM_A		0x46D0
#define PATH1_R_DC_OFST_IM_A_M		0x3FFF
#define PATH1_R_DC_OFST_RE_A		0x46D0
#define PATH1_R_DC_OFST_RE_A_M		0xFFFC000
#define PATH1_R_RXTH1_A		0x46D4
#define PATH1_R_RXTH1_A_M		0x1F
#define PATH1_R_RXTH2_A		0x46D4
#define PATH1_R_RXTH2_A_M		0x3E0
#define PATH1_R_PREAGC_RSV_A		0x46D8
#define PATH1_R_PREAGC_RSV_A_M		0xFFFFFFFF
#define PATH1_R_WDGTIMER_A		0x46DC
#define PATH1_R_WDGTIMER_A_M		0xFFFF
#define PATH1_R_GAIN_INIT_IDX_A		0x46DC
#define PATH1_R_GAIN_INIT_IDX_A_M		0x3FF0000
#define PATH1_R_ANTAUX_THD_A		0x46DC
#define PATH1_R_ANTAUX_THD_A_M		0xFC000000
#define PATH1_R_LNA_FULL_G0_A		0x46E0
#define PATH1_R_LNA_FULL_G0_A_M		0xFF
#define PATH1_R_LNA_FULL_G1_A		0x46E0
#define PATH1_R_LNA_FULL_G1_A_M		0xFF00
#define PATH1_R_LNA_FULL_G2_A		0x46E0
#define PATH1_R_LNA_FULL_G2_A_M		0xFF0000
#define PATH1_R_LNA_FULL_G3_A		0x46E0
#define PATH1_R_LNA_FULL_G3_A_M		0xFF000000
#define PATH1_R_LNA_FULL_G4_A		0x46E4
#define PATH1_R_LNA_FULL_G4_A_M		0xFF
#define PATH1_R_LNA_FULL_G5_A		0x46E4
#define PATH1_R_LNA_FULL_G5_A_M		0xFF00
#define PATH1_R_LNA_FULL_G6_A		0x46E4
#define PATH1_R_LNA_FULL_G6_A_M		0xFF0000
#define PATH1_R_TIA_FULL_G0_A		0x46E4
#define PATH1_R_TIA_FULL_G0_A_M		0xFF000000
#define PATH1_R_TIA_FULL_G1_A		0x46E8
#define PATH1_R_TIA_FULL_G1_A_M		0xFF
#define PATH1_R_DCPW_A		0x46E8
#define PATH1_R_DCPW_A_M		0x7F00
#define PATH1_R_ELNA_G0_A		0x46E8
#define PATH1_R_ELNA_G0_A_M		0x3F8000
#define PATH1_R_ELNA_G1_A		0x46E8
#define PATH1_R_ELNA_G1_A_M		0x1FC00000
#define PATH1_R_BT_LNA_IDX_0_A		0x46E8
#define PATH1_R_BT_LNA_IDX_0_A_M		0xE0000000
#define PATH1_R_IB_PRESLC_1_A		0x46EC
#define PATH1_R_IB_PRESLC_1_A_M		0x7F
#define PATH1_R_LNA_OP1DB_0_A_A		0x46EC
#define PATH1_R_LNA_OP1DB_0_A_A_M		0x3F80
#define PATH1_R_LNA_OP1DB_0_G_A		0x46EC
#define PATH1_R_LNA_OP1DB_0_G_A_M		0x1FC000
#define PATH1_R_LNA_OP1DB_1_A_A		0x46EC
#define PATH1_R_LNA_OP1DB_1_A_A_M		0xFE00000
#define PATH1_R_CLIP_RATIO_A		0x46EC
#define PATH1_R_CLIP_RATIO_A_M		0xF0000000
#define PATH1_R_LNA_OP1DB_1_G_A		0x46F0
#define PATH1_R_LNA_OP1DB_1_G_A_M		0x7F
#define PATH1_R_LNA_OP1DB_2_A_A		0x46F0
#define PATH1_R_LNA_OP1DB_2_A_A_M		0x3F80
#define PATH1_R_LNA_OP1DB_2_G_A		0x46F0
#define PATH1_R_LNA_OP1DB_2_G_A_M		0x1FC000
#define PATH1_R_LNA_OP1DB_3_A_A		0x46F0
#define PATH1_R_LNA_OP1DB_3_A_A_M		0xFE00000
#define PATH1_R_FAGC_EARLY_GAP_A		0x46F0
#define PATH1_R_FAGC_EARLY_GAP_A_M		0xF0000000
#define PATH1_R_LNA_OP1DB_3_G_A		0x46F4
#define PATH1_R_LNA_OP1DB_3_G_A_M		0x7F
#define PATH1_R_LNA_OP1DB_4_A_A		0x46F4
#define PATH1_R_LNA_OP1DB_4_A_A_M		0x3F80
#define PATH1_R_LNA_OP1DB_4_G_A		0x46F4
#define PATH1_R_LNA_OP1DB_4_G_A_M		0x1FC000
#define PATH1_R_LNA_OP1DB_5_A_A		0x46F4
#define PATH1_R_LNA_OP1DB_5_A_A_M		0xFE00000
#define PATH1_R_FIN_DW_PW_A		0x46F4
#define PATH1_R_FIN_DW_PW_A_M		0xF0000000
#define PATH1_R_LNA_OP1DB_5_G_A		0x46F8
#define PATH1_R_LNA_OP1DB_5_G_A_M		0x7F
#define PATH1_R_LNA_OP1DB_6_A_A		0x46F8
#define PATH1_R_LNA_OP1DB_6_A_A_M		0x3F80
#define PATH1_R_LNA_OP1DB_6_G_A		0x46F8
#define PATH1_R_LNA_OP1DB_6_G_A_M		0x1FC000
#define PATH1_R_EFUSE_A_A		0x46F8
#define PATH1_R_EFUSE_A_A_M		0x7E00000
#define PATH1_R_NCLKWAIT_A		0x46F8
#define PATH1_R_NCLKWAIT_A_M		0xF8000000
#define PATH1_R_EFUSE_G_A		0x46FC
#define PATH1_R_EFUSE_G_A_M		0x3F
#define PATH1_R_IB_PKPW_A		0x46FC
#define PATH1_R_IB_PKPW_A_M		0xFC0
#define PATH1_R_IB_PRESLC_2_A		0x46FC
#define PATH1_R_IB_PRESLC_2_A_M		0x3F000
#define PATH1_R_IB_PRESLC_3_A		0x46FC
#define PATH1_R_IB_PRESLC_3_A_M		0xFC0000
#define PATH1_R_IB_PRESLC_4_A		0x46FC
#define PATH1_R_IB_PRESLC_4_A_M		0x3F000000
#define PATH1_R_GO_INTF_ITER_A		0x46FC
#define PATH1_R_GO_INTF_ITER_A_M		0xC0000000
#define PATH1_R_LNA_ERR_G0_A		0x4700
#define PATH1_R_LNA_ERR_G0_A_M		0x3F
#define PATH1_R_LNA_ERR_G0_A_A		0x4700
#define PATH1_R_LNA_ERR_G0_A_A_M		0xFC0
#define PATH1_R_LNA_ERR_G0_G_A		0x4700
#define PATH1_R_LNA_ERR_G0_G_A_M		0x3F000
#define PATH1_R_LNA_ERR_G1_A		0x4700
#define PATH1_R_LNA_ERR_G1_A_M		0xFC0000
#define PATH1_R_LNA_ERR_G1_A_A		0x4700
#define PATH1_R_LNA_ERR_G1_A_A_M		0x3F000000
#define PATH1_R_GTIA2WB_A		0x4700
#define PATH1_R_GTIA2WB_A_M		0xC0000000
#define PATH1_R_LNA_ERR_G1_G_A		0x4704
#define PATH1_R_LNA_ERR_G1_G_A_M		0x3F
#define PATH1_R_LNA_ERR_G2_A		0x4704
#define PATH1_R_LNA_ERR_G2_A_M		0xFC0
#define PATH1_R_LNA_ERR_G2_A_A		0x4704
#define PATH1_R_LNA_ERR_G2_A_A_M		0x3F000
#define PATH1_R_LNA_ERR_G2_G_A		0x4704
#define PATH1_R_LNA_ERR_G2_G_A_M		0xFC0000
#define PATH1_R_LNA_ERR_G3_A		0x4704
#define PATH1_R_LNA_ERR_G3_A_M		0x3F000000
#define PATH1_R_HEFITER_A		0x4704
#define PATH1_R_HEFITER_A_M		0xC0000000
#define PATH1_R_LNA_ERR_G3_A_A		0x4708
#define PATH1_R_LNA_ERR_G3_A_A_M		0x3F
#define PATH1_R_LNA_ERR_G3_G_A		0x4708
#define PATH1_R_LNA_ERR_G3_G_A_M		0xFC0
#define PATH1_R_LNA_ERR_G4_A		0x4708
#define PATH1_R_LNA_ERR_G4_A_M		0x3F000
#define PATH1_R_LNA_ERR_G4_A_A		0x4708
#define PATH1_R_LNA_ERR_G4_A_A_M		0xFC0000
#define PATH1_R_LNA_ERR_G4_G_A		0x4708
#define PATH1_R_LNA_ERR_G4_G_A_M		0x3F000000
#define PATH1_R_HTFITER_A		0x4708
#define PATH1_R_HTFITER_A_M		0xC0000000
#define PATH1_R_LNA_ERR_G5_A		0x470C
#define PATH1_R_LNA_ERR_G5_A_M		0x3F
#define PATH1_R_LNA_ERR_G5_A_A		0x470C
#define PATH1_R_LNA_ERR_G5_A_A_M		0xFC0
#define PATH1_R_LNA_ERR_G5_G_A		0x470C
#define PATH1_R_LNA_ERR_G5_G_A_M		0x3F000
#define PATH1_R_LNA_ERR_G6_A		0x470C
#define PATH1_R_LNA_ERR_G6_A_M		0xFC0000
#define PATH1_R_LNA_ERR_G6_A_A		0x470C
#define PATH1_R_LNA_ERR_G6_A_A_M		0x3F000000
#define PATH1_R_LGYFITER_A		0x470C
#define PATH1_R_LGYFITER_A_M		0xC0000000
#define PATH1_R_LNA_ERR_G6_G_A		0x4710
#define PATH1_R_LNA_ERR_G6_G_A_M		0x3F
#define PATH1_R_LNA_OP1DB_A		0x4710
#define PATH1_R_LNA_OP1DB_A_M		0xFC0
#define PATH1_R_RXB_G0_A		0x4710
#define PATH1_R_RXB_G0_A_M		0x3F000
#define PATH1_R_SLID_PRDYPW_A		0x4710
#define PATH1_R_SLID_PRDYPW_A_M		0xFC0000
#define PATH1_R_SLID_SAFEPW_A		0x4710
#define PATH1_R_SLID_SAFEPW_A_M		0x3F000000
#define PATH1_R_LGYFITER_B_A		0x4710
#define PATH1_R_LGYFITER_B_A_M		0xC0000000
#define PATH1_R_SLID_SGPW_A		0x4714
#define PATH1_R_SLID_SGPW_A_M		0x3F
#define PATH1_R_TIA_ERR_G0_A		0x4714
#define PATH1_R_TIA_ERR_G0_A_M		0xFC0
#define PATH1_R_TIA_ERR_G0_A_A		0x4714
#define PATH1_R_TIA_ERR_G0_A_A_M		0x3F000
#define PATH1_R_TIA_ERR_G0_G_A		0x4714
#define PATH1_R_TIA_ERR_G0_G_A_M		0xFC0000
#define PATH1_R_TIA_ERR_G1_A		0x4714
#define PATH1_R_TIA_ERR_G1_A_M		0x3F000000
#define PATH1_R_LIN_RLS_ITER_A		0x4714
#define PATH1_R_LIN_RLS_ITER_A_M		0xC0000000
#define PATH1_R_TIA_ERR_G1_A_A		0x4718
#define PATH1_R_TIA_ERR_G1_A_A_M		0x3F
#define PATH1_R_TIA_ERR_G1_G_A		0x4718
#define PATH1_R_TIA_ERR_G1_G_A_M		0xFC0
#define PATH1_R_TIA_OP1DB_A		0x4718
#define PATH1_R_TIA_OP1DB_A_M		0x3F000
#define PATH1_R_WB_PKPW_A		0x4718
#define PATH1_R_WB_PKPW_A_M		0xFC0000
#define PATH1_R_WB_PRESLC_1_A		0x4718
#define PATH1_R_WB_PRESLC_1_A_M		0x3F000000
#define PATH1_R_MODESEL_A		0x4718
#define PATH1_R_MODESEL_A_M		0xC0000000
#define PATH1_R_WB_PRESLC_2_A		0x471C
#define PATH1_R_WB_PRESLC_2_A_M		0x3F
#define PATH1_R_WB_PRESLC_3_A		0x471C
#define PATH1_R_WB_PRESLC_3_A_M		0xFC0
#define PATH1_R_WB_PRESLC_4_A		0x471C
#define PATH1_R_WB_PRESLC_4_A_M		0x3F000
#define PATH1_R_WB_PRESLC_O_A		0x471C
#define PATH1_R_WB_PRESLC_O_A_M		0xFC0000
#define PATH1_R_NCLKWAITE_A		0x471C
#define PATH1_R_NCLKWAITE_A_M		0x1F000000
#define PATH1_R_BT_LNA_IDX_1_A		0x471C
#define PATH1_R_BT_LNA_IDX_1_A_M		0xE0000000
#define PATH1_R_NCLKWAITEI_A		0x4720
#define PATH1_R_NCLKWAITEI_A_M		0x1F
#define PATH1_R_NCLKWAITM_A		0x4720
#define PATH1_R_NCLKWAITM_A_M		0x3E0
#define PATH1_R_DCCLDLY_A		0x4720
#define PATH1_R_DCCLDLY_A_M		0x7C00
#define PATH1_R_DFEDLY_A		0x4720
#define PATH1_R_DFEDLY_A_M		0xF8000
#define PATH1_R_DGDLY_A		0x4720
#define PATH1_R_DGDLY_A_M		0x1F00000
#define PATH1_R_EXTLOSS_A		0x4720
#define PATH1_R_EXTLOSS_A_M		0x3E000000
#define PATH1_R_RTNPW_A		0x4720
#define PATH1_R_RTNPW_A_M		0xC0000000
#define PATH1_R_GAINBIAS_A		0x4724
#define PATH1_R_GAINBIAS_A_M		0x1F
#define PATH1_R_GCTHD_A		0x4724
#define PATH1_R_GCTHD_A_M		0x3E0
#define PATH1_R_IB_PBK_A		0x4724
#define PATH1_R_IB_PBK_A_M		0x7C00
#define PATH1_R_IB_PBK_B_A		0x4724
#define PATH1_R_IB_PBK_B_A_M		0xF8000
#define PATH1_R_IRBLK_ACITHD_A		0x4724
#define PATH1_R_IRBLK_ACITHD_A_M		0x1F00000
#define PATH1_R_IRBLK_DNTHD_A		0x4724
#define PATH1_R_IRBLK_DNTHD_A_M		0x3E000000
#define PATH1_R_SGLSB_A		0x4724
#define PATH1_R_SGLSB_A_M		0xC0000000
#define PATH1_R_IRBLK_UPTHD_A		0x4728
#define PATH1_R_IRBLK_UPTHD_A_M		0x1F
#define PATH1_R_LNA_DYNBK_B_A		0x4728
#define PATH1_R_LNA_DYNBK_B_A_M		0x3E0
#define PATH1_R_LNA_DYNBK_C_A		0x4728
#define PATH1_R_LNA_DYNBK_C_A_M		0x7C00
#define PATH1_R_LNA_PBK_A		0x4728
#define PATH1_R_LNA_PBK_A_M		0xF8000
#define PATH1_R_LNA_PBK_BT_COEX_A		0x4728
#define PATH1_R_LNA_PBK_BT_COEX_A_M		0x1F00000
#define PATH1_R_LPW_RXB_GAIN_A		0x4728
#define PATH1_R_LPW_RXB_GAIN_A_M		0x3E000000
#define PATH1_R_VHTFITER_A		0x4728
#define PATH1_R_VHTFITER_A_M		0xC0000000
#define PATH1_R_PRIMDLY_A		0x472C
#define PATH1_R_PRIMDLY_A_M		0x1F
#define PATH1_R_RXB_INIT_IDX_A		0x472C
#define PATH1_R_RXB_INIT_IDX_A_M		0x3E0
#define PATH1_R_SLID_RXB_IDX_A		0x472C
#define PATH1_R_SLID_RXB_IDX_A_M		0x7C00
#define PATH1_R_SYNCDLY_A		0x472C
#define PATH1_R_SYNCDLY_A_M		0xF8000
#define PATH1_R_TIA_PBK_A		0x472C
#define PATH1_R_TIA_PBK_A_M		0x1F00000
#define PATH1_R_WB_PBK_A		0x472C
#define PATH1_R_WB_PBK_A_M		0x3E000000
#define PATH1_R_ACI_AUX_A		0x472C
#define PATH1_R_ACI_AUX_A_M		0x40000000
#define PATH1_R_ANTAUX_EN_A		0x472C
#define PATH1_R_ANTAUX_EN_A_M		0x80000000
#define PATH1_R_GPREIB_LITTOVER_A		0x4730
#define PATH1_R_GPREIB_LITTOVER_A_M		0xF
#define PATH1_R_GPREIB_OVER_A		0x4730
#define PATH1_R_GPREIB_OVER_A_M		0xF0
#define PATH1_R_GPREIB_OVER_P_A		0x4730
#define PATH1_R_GPREIB_OVER_P_A_M		0xF00
#define PATH1_R_GPREIB_OVER_U_A		0x4730
#define PATH1_R_GPREIB_OVER_U_A_M		0xF000
#define PATH1_R_GPREWB_OVER_A		0x4730
#define PATH1_R_GPREWB_OVER_A_M		0xF0000
#define PATH1_R_GPREWB_OVER_L_A		0x4730
#define PATH1_R_GPREWB_OVER_L_A_M		0xF00000
#define PATH1_R_GPREWB_OVER_P_A		0x4730
#define PATH1_R_GPREWB_OVER_P_A_M		0xF000000
#define PATH1_R_IB_RTN_GAP_A		0x4730
#define PATH1_R_IB_RTN_GAP_A_M		0xF0000000
#define PATH1_R_IRBLK_PREDC_A		0x4734
#define PATH1_R_IRBLK_PREDC_A_M		0xF
#define PATH1_R_IRFINETHD_A		0x4734
#define PATH1_R_IRFINETHD_A_M		0xF0
#define PATH1_R_LGY_PBK_MORE_A		0x4734
#define PATH1_R_LGY_PBK_MORE_A_M		0xF00
#define PATH1_R_LGY_PBK_MORE_TB_A		0x4734
#define PATH1_R_LGY_PBK_MORE_TB_A_M		0xF000
#define PATH1_R_LNA_DYNBK_A_A		0x4734
#define PATH1_R_LNA_DYNBK_A_A_M		0xF0000
#define PATH1_R_LNA_GAIN_STEP_A		0x4734
#define PATH1_R_LNA_GAIN_STEP_A_M		0xF00000
#define PATH1_R_LPW_MCS_A		0x4734
#define PATH1_R_LPW_MCS_A_M		0xF000000
#define PATH1_R_PWBDLY_A		0x4734
#define PATH1_R_PWBDLY_A_M		0xF0000000
#define PATH1_R_SLID_CLIPNUM_A		0x4738
#define PATH1_R_SLID_CLIPNUM_A_M		0xF
#define PATH1_R_SLID_PW_PTR_A		0x4738
#define PATH1_R_SLID_PW_PTR_A_M		0xF0
#define PATH1_R_SLIDOBS_A		0x4738
#define PATH1_R_SLIDOBS_A_M		0xF00
#define PATH1_R_WB_SAT_LVL_A		0x4738
#define PATH1_R_WB_SAT_LVL_A_M		0xF000
#define PATH1_R_WBRDY_GAP_A		0x4738
#define PATH1_R_WBRDY_GAP_A_M		0xF0000
#define PATH1_R_BT_LNA_IDX_2_A		0x4738
#define PATH1_R_BT_LNA_IDX_2_A_M		0x700000
#define PATH1_R_BT_LNA_IDX_3_A		0x4738
#define PATH1_R_BT_LNA_IDX_3_A_M		0x3800000
#define PATH1_R_ELNA_MARGIN_A		0x4738
#define PATH1_R_ELNA_MARGIN_A_M		0x1C000000
#define PATH1_R_ERR_MARGIN_A		0x4738
#define PATH1_R_ERR_MARGIN_A_M		0xE0000000
#define PATH1_R_GPREIB_UNDER_A		0x473C
#define PATH1_R_GPREIB_UNDER_A_M		0x7
#define PATH1_R_GPREIB_UNDER_P_A		0x473C
#define PATH1_R_GPREIB_UNDER_P_A_M		0x38
#define PATH1_R_GPREIB_UNDER_U_A		0x473C
#define PATH1_R_GPREIB_UNDER_U_A_M		0x1C0
#define PATH1_R_GPREWB_UNDER_A		0x473C
#define PATH1_R_GPREWB_UNDER_A_M		0xE00
#define PATH1_R_GPREWB_UNDER_P_A		0x473C
#define PATH1_R_GPREWB_UNDER_P_A_M		0x7000
#define PATH1_R_IBRDY_GAP_A		0x473C
#define PATH1_R_IBRDY_GAP_A_M		0x38000
#define PATH1_R_IBRDY_GAP_U_A		0x473C
#define PATH1_R_IBRDY_GAP_U_A_M		0x1C0000
#define PATH1_R_LIN_RLS_MARGIN_A		0x473C
#define PATH1_R_LIN_RLS_MARGIN_A_M		0xE00000
#define PATH1_R_LNA_INIT_IDX_A		0x473C
#define PATH1_R_LNA_INIT_IDX_A_M		0x7000000
#define PATH1_R_NGCSAFE_ITER_A		0x473C
#define PATH1_R_NGCSAFE_ITER_A_M		0x38000000
#define PATH1_R_BLKFLAG_EN_A		0x473C
#define PATH1_R_BLKFLAG_EN_A_M		0x40000000
#define PATH1_R_BLKMISS_A		0x473C
#define PATH1_R_BLKMISS_A_M		0x80000000
#define PATH1_R_PREITER_A		0x4740
#define PATH1_R_PREITER_A_M		0x7
#define PATH1_R_PREITER_POP_A		0x4740
#define PATH1_R_PREITER_POP_A_M		0x38
#define PATH1_R_SLID_FINE_GAP_A		0x4740
#define PATH1_R_SLID_FINE_GAP_A_M		0x1C0
#define PATH1_R_SLID_LNA_IDX_A		0x4740
#define PATH1_R_SLID_LNA_IDX_A_M		0xE00
#define PATH1_R_WBRDY_GAP_U_A		0x4740
#define PATH1_R_WBRDY_GAP_U_A_M		0x7000
#define PATH1_R_BT_COEX_EN_A		0x4740
#define PATH1_R_BT_COEX_EN_A_M		0x8000
#define PATH1_R_BT_COEX_FORCE_A		0x4740
#define PATH1_R_BT_COEX_FORCE_A_M		0x10000
#define PATH1_R_BT_SHARE_A		0x4740
#define PATH1_R_BT_SHARE_A_M		0x20000
#define PATH1_R_BTG_PATH_EN_A		0x4740
#define PATH1_R_BTG_PATH_EN_A_M		0x40000
#define PATH1_R_CCK_NRBW_CONR_A		0x4740
#define PATH1_R_CCK_NRBW_CONR_A_M		0x80000
#define PATH1_R_CCK_NRBW_EN_A		0x4740
#define PATH1_R_CCK_NRBW_EN_A_M		0x100000
#define PATH1_R_COMWB_A		0x4740
#define PATH1_R_COMWB_A_M		0x200000
#define PATH1_R_DCRM_EN_A		0x4740
#define PATH1_R_DCRM_EN_A_M		0x400000
#define PATH1_R_DGAIN_EN_A		0x4740
#define PATH1_R_DGAIN_EN_A_M		0x800000
#define PATH1_R_ELNA_ACI_SEL_A		0x4740
#define PATH1_R_ELNA_ACI_SEL_A_M		0x1000000
#define PATH1_R_ELNA_EN_A		0x4740
#define PATH1_R_ELNA_EN_A_M		0x2000000
#define PATH1_R_EN_PREGCNT_A		0x4740
#define PATH1_R_EN_PREGCNT_A_M		0x4000000
#define PATH1_R_FARBLK_A		0x4740
#define PATH1_R_FARBLK_A_M		0x8000000
#define PATH1_R_FARWOSG_A		0x4740
#define PATH1_R_FARWOSG_A_M		0x10000000
#define PATH1_R_FIXGAIN_A		0x4740
#define PATH1_R_FIXGAIN_A_M		0x20000000
#define PATH1_R_FORCEPRERDY_A		0x4740
#define PATH1_R_FORCEPRERDY_A_M		0x40000000
#define PATH1_R_FORCETIAZERO_A		0x4740
#define PATH1_R_FORCETIAZERO_A_M		0x80000000
#define PATH1_R_FULL_GAIN_EN_A		0x4744
#define PATH1_R_FULL_GAIN_EN_A_M		0x1
#define PATH1_R_GAIN_FMT_SEL_A		0x4744
#define PATH1_R_GAIN_FMT_SEL_A_M		0x2
#define PATH1_R_GMIXER_A		0x4744
#define PATH1_R_GMIXER_A_M		0x4
#define PATH1_R_HE_EN_A		0x4744
#define PATH1_R_HE_EN_A_M		0x8
#define PATH1_R_HT_EN_A		0x4744
#define PATH1_R_HT_EN_A_M		0x10
#define PATH1_R_I_ONLY_A		0x4744
#define PATH1_R_I_ONLY_A_M		0x20
#define PATH1_R_IB_RTN_EN_A		0x4744
#define PATH1_R_IB_RTN_EN_A_M		0x40
#define PATH1_R_IBPREDC_EN_A		0x4744
#define PATH1_R_IBPREDC_EN_A_M		0x80
#define PATH1_R_IRBLK_FA_A		0x4744
#define PATH1_R_IRBLK_FA_A_M		0x100
#define PATH1_R_ITR_SLID_EN_A		0x4744
#define PATH1_R_ITR_SLID_EN_A_M		0x200
#define PATH1_R_LGY_DG_NCLK_A		0x4744
#define PATH1_R_LGY_DG_NCLK_A_M		0x400
#define PATH1_R_LGY_EN_A		0x4744
#define PATH1_R_LGY_EN_A_M		0x800
#define PATH1_R_LGY_FAGC_NCLK_A		0x4744
#define PATH1_R_LGY_FAGC_NCLK_A_M		0x1000
#define PATH1_R_LINRGN_DEF_A		0x4744
#define PATH1_R_LINRGN_DEF_A_M		0x2000
#define PATH1_R_LNA_OP1DB_COM_A		0x4744
#define PATH1_R_LNA_OP1DB_COM_A_M		0x4000
#define PATH1_R_LPW_EN_A		0x4744
#define PATH1_R_LPW_EN_A_M		0x8000
#define PATH1_R_MAX_GAIN_DEF_A		0x4744
#define PATH1_R_MAX_GAIN_DEF_A_M		0x10000
#define PATH1_R_MR_ITR_EN_A		0x4744
#define PATH1_R_MR_ITR_EN_A_M		0x20000
#define PATH1_R_NONINTF_ACI_EN_A		0x4744
#define PATH1_R_NONINTF_ACI_EN_A_M		0x40000
#define PATH1_R_NRFGC_A		0x4744
#define PATH1_R_NRFGC_A_M		0x80000
#define PATH1_R_PAGC_EN_A		0x4744
#define PATH1_R_PAGC_EN_A_M		0x100000
#define PATH1_R_PAGC_GO_FINE_A		0x4744
#define PATH1_R_PAGC_GO_FINE_A_M		0x200000
#define PATH1_R_PAGC_LINRGN_RLS_A		0x4744
#define PATH1_R_PAGC_LINRGN_RLS_A_M		0x400000
#define PATH1_R_PBKMORECTR_A		0x4744
#define PATH1_R_PBKMORECTR_A_M		0x800000
#define PATH1_R_PLOCK_A		0x4744
#define PATH1_R_PLOCK_A_M		0x1000000
#define PATH1_R_POP_GO_SEL_A		0x4744
#define PATH1_R_POP_GO_SEL_A_M		0x2000000
#define PATH1_R_POP_LINEAR_MASK_A		0x4744
#define PATH1_R_POP_LINEAR_MASK_A_M		0x4000000
#define PATH1_R_RSSI_BY_DAGC_A		0x4744
#define PATH1_R_RSSI_BY_DAGC_A_M		0x8000000
#define PATH1_R_RST_PREGCNT_A		0x4744
#define PATH1_R_RST_PREGCNT_A_M		0x10000000
#define PATH1_R_RSVCURR_A		0x4744
#define PATH1_R_RSVCURR_A_M		0x20000000
#define PATH1_R_RSVCURR_C_A		0x4744
#define PATH1_R_RSVCURR_C_A_M		0x40000000
#define PATH1_R_RTN_GO_FINE_A		0x4744
#define PATH1_R_RTN_GO_FINE_A_M		0x80000000
#define PATH1_R_RTNPW_EN_A		0x4748
#define PATH1_R_RTNPW_EN_A_M		0x1
#define PATH1_R_SGCOMING_EN_A		0x4748
#define PATH1_R_SGCOMING_EN_A_M		0x2
#define PATH1_R_SLID_BE_BYPASS_A		0x4748
#define PATH1_R_SLID_BE_BYPASS_A_M		0x4
#define PATH1_R_SLID_FRFGC_EN_A		0x4748
#define PATH1_R_SLID_FRFGC_EN_A_M		0x8
#define PATH1_R_SLID_FRFGC_ENX_A		0x4748
#define PATH1_R_SLID_FRFGC_ENX_A_M		0x10
#define PATH1_R_SLID_GO_FIRST_A		0x4748
#define PATH1_R_SLID_GO_FIRST_A_M		0x20
#define PATH1_R_SLID_RLS_INTF_A		0x4748
#define PATH1_R_SLID_RLS_INTF_A_M		0x40
#define PATH1_R_SLID_RLS_OVRGN_A		0x4748
#define PATH1_R_SLID_RLS_OVRGN_A_M		0x80
#define PATH1_R_SLID_RLS_RX_A		0x4748
#define PATH1_R_SLID_RLS_RX_A_M		0x100
#define PATH1_R_SLID_RLS_W2IB_A		0x4748
#define PATH1_R_SLID_RLS_W2IB_A_M		0x200
#define PATH1_R_SLID_RTN_GO_A		0x4748
#define PATH1_R_SLID_RTN_GO_A_M		0x400
#define PATH1_R_SLID_SGCOMING_A		0x4748
#define PATH1_R_SLID_SGCOMING_A_M		0x800
#define PATH1_R_SLID_TIA_IDX_A		0x4748
#define PATH1_R_SLID_TIA_IDX_A_M		0x1000
#define PATH1_R_SLID_WBOVER_A		0x4748
#define PATH1_R_SLID_WBOVER_A_M		0x2000
#define PATH1_R_SLIDOBS_EN_A		0x4748
#define PATH1_R_SLIDOBS_EN_A_M		0x4000
#define PATH1_R_TB_EN_A		0x4748
#define PATH1_R_TB_EN_A_M		0x8000
#define PATH1_R_TBLBASED_A		0x4748
#define PATH1_R_TBLBASED_A_M		0x10000
#define PATH1_R_TIA_INIT_IDX_A		0x4748
#define PATH1_R_TIA_INIT_IDX_A_M		0x20000
#define PATH1_R_TIACONR_A		0x4748
#define PATH1_R_TIACONR_A_M		0x40000
#define PATH1_R_TIASHRINK_EN_A		0x4748
#define PATH1_R_TIASHRINK_EN_A_M		0x80000
#define PATH1_R_TIASHRINK_INIT_A		0x4748
#define PATH1_R_TIASHRINK_INIT_A_M		0x100000
#define PATH1_R_VHT_EN_A		0x4748
#define PATH1_R_VHT_EN_A_M		0x200000
#define PATH1_R_WB_BYPASS_A		0x4748
#define PATH1_R_WB_BYPASS_A_M		0x400000
#define PATH1_R_WB_RTN_EN_A		0x4748
#define PATH1_R_WB_RTN_EN_A_M		0x800000
#define PATH1_R_WDGEN_A		0x4748
#define PATH1_R_WDGEN_A_M		0x1000000
#define PATH1_R_DCCL_SYNC_BKP1_A		0x474C
#define PATH1_R_DCCL_SYNC_BKP1_A_M		0xFFFFFFFF
#define PATH1_R_DCCL_SYNC_BKP2_A		0x4750
#define PATH1_R_DCCL_SYNC_BKP2_A_M		0xFFFFFFFF
#define PATH1_R_ALPHA_END_IDX_A		0x4754
#define PATH1_R_ALPHA_END_IDX_A_M		0xF
#define PATH1_R_ALPHA_START_IDX_A		0x4754
#define PATH1_R_ALPHA_START_IDX_A_M		0xF0
#define PATH1_R_TIME_CONST_IDX_A		0x4754
#define PATH1_R_TIME_CONST_IDX_A_M		0x700
#define PATH1_R_RXFIR_BKP_A		0x4758
#define PATH1_R_RXFIR_BKP_A_M		0xFFFFFFFF
#define PATH1_R_FORCE_FIR_TYPE_A		0x475C
#define PATH1_R_FORCE_FIR_TYPE_A_M		0x3
#define PATH1_R_CCK_CCA_SHRINK_EN_A		0x475C
#define PATH1_R_CCK_CCA_SHRINK_EN_A_M		0x4
#define PATH1_P20_R_L1_CFO_CMP_EN_A		0x4760
#define PATH1_P20_R_L1_CFO_CMP_EN_A_M		0x1
#define PATH1_S20_R_L1_CFO_CMP_EN_A		0x4764
#define PATH1_S20_R_L1_CFO_CMP_EN_A_M		0x1
#define PATH1_R_NBI_NOTCH_BKP1_A		0x4768
#define PATH1_R_NBI_NOTCH_BKP1_A_M		0xFFFFFFFF
#define PATH1_R_NBI_NOTCH_BKP2_A		0x476C
#define PATH1_R_NBI_NOTCH_BKP2_A_M		0xFFFFFFFF
#define PATH1_R_NBI_IDX_A		0x4770
#define PATH1_R_NBI_IDX_A_M		0xFF
#define PATH1_R_CORNER_IDX_A		0x4770
#define PATH1_R_CORNER_IDX_A_M		0x300
#define PATH1_R_NBI_FRAC_IDX_A		0x4770
#define PATH1_R_NBI_FRAC_IDX_A_M		0xC00
#define PATH1_R_NBI_NOTCH_EN_A		0x4770
#define PATH1_R_NBI_NOTCH_EN_A_M		0x1000
#define PATH1_P20_R_DAGC_EXTRA_SETTLING_TIME_A		0x4774
#define PATH1_P20_R_DAGC_EXTRA_SETTLING_TIME_A_M		0x7
#define PATH1_P20_R_DAGC_SETTLING_TIME_A		0x4774
#define PATH1_P20_R_DAGC_SETTLING_TIME_A_M		0x18
#define PATH1_P20_R_FOLLOW_BY_PAGCUGC_EN_A		0x4774
#define PATH1_P20_R_FOLLOW_BY_PAGCUGC_EN_A_M		0x20
#define PATH1_P20_R_PW_EST_SHORT_TIME_FAGC_A		0x4774
#define PATH1_P20_R_PW_EST_SHORT_TIME_FAGC_A_M		0x40
#define PATH1_P20_R_PW_EST_TIME_FAGC_A		0x4774
#define PATH1_P20_R_PW_EST_TIME_FAGC_A_M		0x80
#define PATH1_P20_R_PW_EST_TIME_PAGC_A		0x4774
#define PATH1_P20_R_PW_EST_TIME_PAGC_A_M		0x100
#define PATH1_P20_R_PW_EST_TIME_RFGC_A		0x4774
#define PATH1_P20_R_PW_EST_TIME_RFGC_A_M		0x200
#define PATH1_P20_R_SDAGC_EN_A		0x4774
#define PATH1_P20_R_SDAGC_EN_A_M		0x400
#define PATH1_S20_R_DAGC_EXTRA_SETTLING_TIME_A		0x4778
#define PATH1_S20_R_DAGC_EXTRA_SETTLING_TIME_A_M		0x7
#define PATH1_S20_R_DAGC_SETTLING_TIME_A		0x4778
#define PATH1_S20_R_DAGC_SETTLING_TIME_A_M		0x18
#define PATH1_S20_R_FOLLOW_BY_PAGCUGC_EN_A		0x4778
#define PATH1_S20_R_FOLLOW_BY_PAGCUGC_EN_A_M		0x20
#define PATH1_S20_R_PW_EST_SHORT_TIME_FAGC_A		0x4778
#define PATH1_S20_R_PW_EST_SHORT_TIME_FAGC_A_M		0x40
#define PATH1_S20_R_PW_EST_TIME_FAGC_A		0x4778
#define PATH1_S20_R_PW_EST_TIME_FAGC_A_M		0x80
#define PATH1_S20_R_PW_EST_TIME_PAGC_A		0x4778
#define PATH1_S20_R_PW_EST_TIME_PAGC_A_M		0x100
#define PATH1_S20_R_PW_EST_TIME_RFGC_A		0x4778
#define PATH1_S20_R_PW_EST_TIME_RFGC_A_M		0x200
#define PATH1_S20_R_SDAGC_EN_A		0x4778
#define PATH1_S20_R_SDAGC_EN_A_M		0x400
#define PATH1_R_5MDET_BKP1_A		0x477C
#define PATH1_R_5MDET_BKP1_A_M		0xFFFFFFFF
#define PATH1_R_5MDET_BKP2_A		0x4780
#define PATH1_R_5MDET_BKP2_A_M		0xFFFFFFFF
#define PATH1_R_5MDET_TH_DB_A		0x4784
#define PATH1_R_5MDET_TH_DB_A_M		0x3F
#define PATH1_R_5MDET_MASK_SB0_A		0x4784
#define PATH1_R_5MDET_MASK_SB0_A_M		0x40
#define PATH1_R_5MDET_MASK_SB1_A		0x4784
#define PATH1_R_5MDET_MASK_SB1_A_M		0x80
#define PATH1_R_5MDET_MASK_SB2_A		0x4784
#define PATH1_R_5MDET_MASK_SB2_A_M		0x100
#define PATH1_R_5MDET_MASK_SB3_A		0x4784
#define PATH1_R_5MDET_MASK_SB3_A_M		0x200
#define PATH1_R_5MDET_MODE_A		0x4784
#define PATH1_R_5MDET_MODE_A_M		0x400
#define PATH1_R_IIR_PW_AVG_EN_A		0x4784
#define PATH1_R_IIR_PW_AVG_EN_A_M		0x800
#define PATH1_R_SBF5M_EN_A		0x4784
#define PATH1_R_SBF5M_EN_A_M		0x1000
#define POP_RSV_A		0x4788
#define POP_RSV_A_M		0xFFFFFFFF
#define CLIPPING_LVL_A		0x478C
#define CLIPPING_LVL_A_M		0x3FF
#define CLIPPING_OBS_A		0x478C
#define CLIPPING_OBS_A_M		0x1FC00
#define CLIPPING_RATIO_A		0x478C
#define CLIPPING_RATIO_A_M		0xFE0000
#define B_THD_A		0x478C
#define B_THD_A_M		0x3F000000
#define BT_GNT_POP_EN_A		0x478C
#define BT_GNT_POP_EN_A_M		0x40000000
#define CCK_EN_A		0x478C
#define CCK_EN_A_M		0x80000000
#define M_THD_A		0x4790
#define M_THD_A_M		0x3F
#define CCK_DROP_TH_A		0x4790
#define CCK_DROP_TH_A_M		0x7C0
#define CCK_POP_H_TH_A		0x4790
#define CCK_POP_H_TH_A_M		0xF800
#define CCK_POP_L_TH_A		0x4790
#define CCK_POP_L_TH_A_M		0x1F0000
#define D_CNT_A		0x4790
#define D_CNT_A_M		0x3E00000
#define D_THD_A		0x4790
#define D_THD_A_M		0x7C000000
#define D_EN_A		0x4790
#define D_EN_A_M		0x80000000
#define H_THD_A		0x4794
#define H_THD_A_M		0x1F
#define L_THD_A		0x4794
#define L_THD_A_M		0x3E0
#define OFDM_DROP_TH_A		0x4794
#define OFDM_DROP_TH_A_M		0x7C00
#define OFDM_POP_H_TH_A		0x4794
#define OFDM_POP_H_TH_A_M		0xF8000
#define OFDM_POP_L_TH_A		0x4794
#define OFDM_POP_L_TH_A_M		0x1F00000
#define P_CNT_A		0x4794
#define P_CNT_A_M		0x3E000000
#define D_LSIG_RDY_A		0x4794
#define D_LSIG_RDY_A_M		0x40000000
#define DL_EN_A		0x4794
#define DL_EN_A_M		0x80000000
#define O_THD_A		0x4798
#define O_THD_A_M		0x7
#define REFPW_LB_A		0x4798
#define REFPW_LB_A_M		0x38
#define M_40_A		0x4798
#define M_40_A_M		0x40
#define OFDM_EN_A		0x4798
#define OFDM_EN_A_M		0x80
#define P_EN_A		0x4798
#define P_EN_A_M		0x100
#define P_LSIG_RDY_A		0x4798
#define P_LSIG_RDY_A_M		0x200
#define REFPW_LB_EN_A		0x4798
#define REFPW_LB_EN_A_M		0x400
#define P20_SEG0R_PINTHD_A		0x479C
#define P20_SEG0R_PINTHD_A_M		0xFF
#define P20_SEG0R_PWDIF_A		0x479C
#define P20_SEG0R_PWDIF_A_M		0x3F00
#define P20_SEG0R_P20TAR_A		0x479C
#define P20_SEG0R_P20TAR_A_M		0x7C000
#define P20_SEG0R_BT_WGT_A		0x479C
#define P20_SEG0R_BT_WGT_A_M		0x380000
#define P20_SEG0R_UNIT_WGT_OPT_A		0x479C
#define P20_SEG0R_UNIT_WGT_OPT_A_M		0x400000
#define P20_SEG0R_WGT_EN_A		0x479C
#define P20_SEG0R_WGT_EN_A_M		0x800000
#define P20_SEG0R_ZERO_WGT_EN_A		0x479C
#define P20_SEG0R_ZERO_WGT_EN_A_M		0x1000000
#define S20_SEG0R_PINTHD_A		0x47A0
#define S20_SEG0R_PINTHD_A_M		0xFF
#define S20_SEG0R_PWDIF_A		0x47A0
#define S20_SEG0R_PWDIF_A_M		0x3F00
#define S20_SEG0R_P20TAR_A		0x47A0
#define S20_SEG0R_P20TAR_A_M		0x7C000
#define S20_SEG0R_BT_WGT_A		0x47A0
#define S20_SEG0R_BT_WGT_A_M		0x380000
#define S20_SEG0R_UNIT_WGT_OPT_A		0x47A0
#define S20_SEG0R_UNIT_WGT_OPT_A_M		0x400000
#define S20_SEG0R_WGT_EN_A		0x47A0
#define S20_SEG0R_WGT_EN_A_M		0x800000
#define S20_SEG0R_ZERO_WGT_EN_A		0x47A0
#define S20_SEG0R_ZERO_WGT_EN_A_M		0x1000000
#define BW_INDSEG0R_BW_GAIN_CHK_THD_A		0x47A4
#define BW_INDSEG0R_BW_GAIN_CHK_THD_A_M		0x3F
#define BW_INDSEG0R_BW_END_HALF_SYM_COUNT_A		0x47A4
#define BW_INDSEG0R_BW_END_HALF_SYM_COUNT_A_M		0x7C0
#define BW_INDSEG0R_CBW20_HIGH_PIN_TH_BWD_A		0x47A4
#define BW_INDSEG0R_CBW20_HIGH_PIN_TH_BWD_A_M		0xF800
#define BW_INDSEG0R_CBW20_LOW_PIN_TH_BW_A		0x47A4
#define BW_INDSEG0R_CBW20_LOW_PIN_TH_BW_A_M		0x1F0000
#define BW_INDSEG0R_CBW40_HIGH_PIN_TH_BWD_A		0x47A4
#define BW_INDSEG0R_CBW40_HIGH_PIN_TH_BWD_A_M		0x3E00000
#define BW_INDSEG0R_CBW40_LOW_PIN_TH_BW_A		0x47A4
#define BW_INDSEG0R_CBW40_LOW_PIN_TH_BW_A_M		0x7C000000
#define BW_INDSEG0R_BW_GAIN_CHK_EN_A		0x47A4
#define BW_INDSEG0R_BW_GAIN_CHK_EN_A_M		0x80000000
#define BW_INDSEG0R_CBW80_HIGH_PIN_TH_BWD_A		0x47A8
#define BW_INDSEG0R_CBW80_HIGH_PIN_TH_BWD_A_M		0x1F
#define BW_INDSEG0R_CBW80_LOW_PIN_TH_BW_A		0x47A8
#define BW_INDSEG0R_CBW80_LOW_PIN_TH_BW_A_M		0x3E0
#define BW_INDSEG0R_SUB20_INDICATOR_TH_20_NRX1_A		0x47A8
#define BW_INDSEG0R_SUB20_INDICATOR_TH_20_NRX1_A_M		0x7C00
#define BW_INDSEG0R_SUB20_INDICATOR_TH_20_NRX2_A		0x47A8
#define BW_INDSEG0R_SUB20_INDICATOR_TH_20_NRX2_A_M		0xF8000
#define BW_INDSEG0R_SUB20_INDICATOR_TH_40_NRX1_A		0x47A8
#define BW_INDSEG0R_SUB20_INDICATOR_TH_40_NRX1_A_M		0x1F00000
#define BW_INDSEG0R_SUB20_INDICATOR_TH_40_NRX2_A		0x47A8
#define BW_INDSEG0R_SUB20_INDICATOR_TH_40_NRX2_A_M		0x3E000000
#define BW_INDSEG0R_BW_START_CHK_EN_A		0x47A8
#define BW_INDSEG0R_BW_START_CHK_EN_A_M		0x40000000
#define BW_INDSEG0R_BW_TIMING_CTRL_OPT_A		0x47A8
#define BW_INDSEG0R_BW_TIMING_CTRL_OPT_A_M		0x80000000
#define BW_INDSEG0R_SUB20_INDICATOR_TH_80_NRX1_A		0x47AC
#define BW_INDSEG0R_SUB20_INDICATOR_TH_80_NRX1_A_M		0x1F
#define BW_INDSEG0R_SUB20_INDICATOR_TH_80_NRX2_A		0x47AC
#define BW_INDSEG0R_SUB20_INDICATOR_TH_80_NRX2_A_M		0x3E0
#define BW_INDSEG0R_SUB20_INDICATOR_TH_80P80_NRX1_A		0x47AC
#define BW_INDSEG0R_SUB20_INDICATOR_TH_80P80_NRX1_A_M		0x7C00
#define BW_INDSEG0R_SUB20_INDICATOR_TH_80P80_NRX2_A		0x47AC
#define BW_INDSEG0R_SUB20_INDICATOR_TH_80P80_NRX2_A_M		0xF8000
#define BW_INDSEG0R_BW_COUNT_MAX_BY_FALLING_A		0x47AC
#define BW_INDSEG0R_BW_COUNT_MAX_BY_FALLING_A_M		0xF00000
#define BW_INDSEG0R_BW_END_HALF_SYM_COUNT_AFTER_L1_IS_FOUND_A		0x47AC
#define BW_INDSEG0R_BW_END_HALF_SYM_COUNT_AFTER_L1_IS_FOUND_A_M		0xF000000
#define BW_INDSEG0R_BW_START_HALF_SYM_COUNT_A		0x47AC
#define BW_INDSEG0R_BW_START_HALF_SYM_COUNT_A_M		0xF0000000
#define BW_INDSEG0R_INDICATOR_TH_OFST_0_A		0x47B0
#define BW_INDSEG0R_INDICATOR_TH_OFST_0_A_M		0xF
#define BW_INDSEG0R_INDICATOR_TH_OFST_1_A		0x47B0
#define BW_INDSEG0R_INDICATOR_TH_OFST_1_A_M		0xF0
#define BW_INDSEG0R_INDICATOR_TH_OFST_BY_RSSI_A		0x47B0
#define BW_INDSEG0R_INDICATOR_TH_OFST_BY_RSSI_A_M		0xF00
#define BW_INDSEG0R_INTF_TH_0_A		0x47B0
#define BW_INDSEG0R_INTF_TH_0_A_M		0xF000
#define BW_INDSEG0R_INTF_TH_1_A		0x47B0
#define BW_INDSEG0R_INTF_TH_1_A_M		0xF0000
#define BW_INDSEG0R_START_HALF_SYM_OFST_BY_RSSI_A		0x47B0
#define BW_INDSEG0R_START_HALF_SYM_OFST_BY_RSSI_A_M		0xF00000
#define BW_INDSEG0R_CR_SWITCH_BY_PIN_A		0x47B0
#define BW_INDSEG0R_CR_SWITCH_BY_PIN_A_M		0x7000000
#define BW_INDSEG0R_SUB20_SEARCH_TH_A		0x47B0
#define BW_INDSEG0R_SUB20_SEARCH_TH_A_M		0x38000000
#define BW_INDSEG0R_CR_SWITCH_BY_ACI_EN_A		0x47B0
#define BW_INDSEG0R_CR_SWITCH_BY_ACI_EN_A_M		0x40000000
#define BW_INDSEG0R_CR_SWITCH_BY_RSSI_EN_A		0x47B0
#define BW_INDSEG0R_CR_SWITCH_BY_RSSI_EN_A_M		0x80000000
#define BW_INDSEG0R_EARLY_DROP_BY_L1_A		0x47B4
#define BW_INDSEG0R_EARLY_DROP_BY_L1_A_M		0x1
#define BW_INDSEG0R_FORCE_BW_EN_A		0x47B4
#define BW_INDSEG0R_FORCE_BW_EN_A_M		0x2
#define BW_INDSEG0R_FORCE_BW_MODE_A		0x47B4
#define BW_INDSEG0R_FORCE_BW_MODE_A_M		0x4
#define SEG0R_HIGH_PIN_TH_CFO_A		0x47B8
#define SEG0R_HIGH_PIN_TH_CFO_A_M		0x1F
#define SEG0R_HIGH_PIN_TH_CFOE_A		0x47B8
#define SEG0R_HIGH_PIN_TH_CFOE_A_M		0x1E0
#define SEG0R_CFO_START_OFST_A		0x47B8
#define SEG0R_CFO_START_OFST_A_M		0xE00
#define SEG0R_CFO_SIZE_OPT_A		0x47B8
#define SEG0R_CFO_SIZE_OPT_A_M		0x3000
#define SEG0R_COUNT_INI_PH_A		0x47B8
#define SEG0R_COUNT_INI_PH_A_M		0xC000
#define SEG0R_ZERO_CRO_CNT_DIFF_AVG_TH_A		0x47BC
#define SEG0R_ZERO_CRO_CNT_DIFF_AVG_TH_A_M		0x3FF
#define SEG0R_ZERO_CRO_CNT_DIFF_VAR_TH_A		0x47BC
#define SEG0R_ZERO_CRO_CNT_DIFF_VAR_TH_A_M		0xFFC00
#define SEG0R_H2L_TH_A		0x47BC
#define SEG0R_H2L_TH_A_M		0xFF00000
#define SEG0R_ZERO_CRO_OBS_INTRVL_A		0x47BC
#define SEG0R_ZERO_CRO_OBS_INTRVL_A_M		0xF0000000
#define SEG0R_L2H_TH_A		0x47C0
#define SEG0R_L2H_TH_A_M		0xFF
#define SEG0R_RXI_CHK_TH_A		0x47C0
#define SEG0R_RXI_CHK_TH_A_M		0xFF00
#define SEG0R_ADCPW_A		0x47C0
#define SEG0R_ADCPW_A_M		0x7F0000
#define SEG0R_ZERO_CRO_HIGH_TH_A		0x47C0
#define SEG0R_ZERO_CRO_HIGH_TH_A_M		0x3F800000
#define SEG0R_DCRM_EN_A		0x47C0
#define SEG0R_DCRM_EN_A_M		0x40000000
#define SEG0R_RFGC_EN_A		0x47C0
#define SEG0R_RFGC_EN_A_M		0x80000000
#define SEG0R_DC_COUNT_MAX_A		0x47C4
#define SEG0R_DC_COUNT_MAX_A_M		0xF
#define SEG0R_DC_HIGH_TH_20_NRX1_A		0x47C4
#define SEG0R_DC_HIGH_TH_20_NRX1_A_M		0xF0
#define SEG0R_DC_HIGH_TH_20_NRX2_A		0x47C4
#define SEG0R_DC_HIGH_TH_20_NRX2_A_M		0xF00
#define SEG0R_DC_HIGH_TH_40_NRX1_A		0x47C4
#define SEG0R_DC_HIGH_TH_40_NRX1_A_M		0xF000
#define SEG0R_DC_HIGH_TH_40_NRX2_A		0x47C4
#define SEG0R_DC_HIGH_TH_40_NRX2_A_M		0xF0000
#define SEG0R_DC_HIGH_TH_80_NRX1_A		0x47C4
#define SEG0R_DC_HIGH_TH_80_NRX1_A_M		0xF00000
#define SEG0R_DC_HIGH_TH_80_NRX2_A		0x47C4
#define SEG0R_DC_HIGH_TH_80_NRX2_A_M		0xF000000
#define SEG0R_DC_HIGH_TH_80P80_NRX1_A		0x47C4
#define SEG0R_DC_HIGH_TH_80P80_NRX1_A_M		0xF0000000
#define SEG0R_DC_HIGH_TH_80P80_NRX2_A		0x47C8
#define SEG0R_DC_HIGH_TH_80P80_NRX2_A_M		0xF
#define SEG0R_DC_LOW_TH_20_NRX1_A		0x47C8
#define SEG0R_DC_LOW_TH_20_NRX1_A_M		0xF0
#define SEG0R_DC_LOW_TH_20_NRX2_A		0x47C8
#define SEG0R_DC_LOW_TH_20_NRX2_A_M		0xF00
#define SEG0R_DC_LOW_TH_40_NRX1_A		0x47C8
#define SEG0R_DC_LOW_TH_40_NRX1_A_M		0xF000
#define SEG0R_DC_LOW_TH_40_NRX2_A		0x47C8
#define SEG0R_DC_LOW_TH_40_NRX2_A_M		0xF0000
#define SEG0R_DC_LOW_TH_80_NRX1_A		0x47C8
#define SEG0R_DC_LOW_TH_80_NRX1_A_M		0xF00000
#define SEG0R_DC_LOW_TH_80_NRX2_A		0x47C8
#define SEG0R_DC_LOW_TH_80_NRX2_A_M		0xF000000
#define SEG0R_DC_LOW_TH_80P80_NRX1_A		0x47C8
#define SEG0R_DC_LOW_TH_80P80_NRX1_A_M		0xF0000000
#define SEG0R_DC_LOW_TH_80P80_NRX2_A		0x47CC
#define SEG0R_DC_LOW_TH_80P80_NRX2_A_M		0xF
#define SEG0R_DCFI_COUNT_MAX_A		0x47CC
#define SEG0R_DCFI_COUNT_MAX_A_M		0xF0
#define SEG0R_DCFI_HIGH_TH_20_NRX1_A		0x47CC
#define SEG0R_DCFI_HIGH_TH_20_NRX1_A_M		0xF00
#define SEG0R_DCFI_HIGH_TH_20_NRX2_A		0x47CC
#define SEG0R_DCFI_HIGH_TH_20_NRX2_A_M		0xF000
#define SEG0R_DCFI_HIGH_TH_40_NRX1_A		0x47CC
#define SEG0R_DCFI_HIGH_TH_40_NRX1_A_M		0xF0000
#define SEG0R_DCFI_HIGH_TH_40_NRX2_A		0x47CC
#define SEG0R_DCFI_HIGH_TH_40_NRX2_A_M		0xF00000
#define SEG0R_DCFI_HIGH_TH_80_NRX1_A		0x47CC
#define SEG0R_DCFI_HIGH_TH_80_NRX1_A_M		0xF000000
#define SEG0R_DCFI_HIGH_TH_80_NRX2_A		0x47CC
#define SEG0R_DCFI_HIGH_TH_80_NRX2_A_M		0xF0000000
#define SEG0R_DCFI_HIGH_TH_80P80_NRX1_A		0x47D0
#define SEG0R_DCFI_HIGH_TH_80P80_NRX1_A_M		0xF
#define SEG0R_DCFI_HIGH_TH_80P80_NRX2_A		0x47D0
#define SEG0R_DCFI_HIGH_TH_80P80_NRX2_A_M		0xF0
#define SEG0R_DCFI_LOW_TH_20_NRX1_A		0x47D0
#define SEG0R_DCFI_LOW_TH_20_NRX1_A_M		0xF00
#define SEG0R_DCFI_LOW_TH_20_NRX2_A		0x47D0
#define SEG0R_DCFI_LOW_TH_20_NRX2_A_M		0xF000
#define SEG0R_DCFI_LOW_TH_40_NRX1_A		0x47D0
#define SEG0R_DCFI_LOW_TH_40_NRX1_A_M		0xF0000
#define SEG0R_DCFI_LOW_TH_40_NRX2_A		0x47D0
#define SEG0R_DCFI_LOW_TH_40_NRX2_A_M		0xF00000
#define SEG0R_DCFI_LOW_TH_80_NRX1_A		0x47D0
#define SEG0R_DCFI_LOW_TH_80_NRX1_A_M		0xF000000
#define SEG0R_DCFI_LOW_TH_80_NRX2_A		0x47D0
#define SEG0R_DCFI_LOW_TH_80_NRX2_A_M		0xF0000000
#define SEG0R_DCFI_LOW_TH_80P80_NRX1_A		0x47D4
#define SEG0R_DCFI_LOW_TH_80P80_NRX1_A_M		0xF
#define SEG0R_DCFI_LOW_TH_80P80_NRX2_A		0x47D4
#define SEG0R_DCFI_LOW_TH_80P80_NRX2_A_M		0xF0
#define SEG0R_DCFI_REF_COUNT_MAX_A		0x47D4
#define SEG0R_DCFI_REF_COUNT_MAX_A_M		0xF00
#define SEG0R_CBW20_LOW_PIN_TH_FINE_TUNE_A		0x47D8
#define SEG0R_CBW20_LOW_PIN_TH_FINE_TUNE_A_M		0x1F
#define SEG0R_CBW40_LOW_PIN_TH_FINE_TUNE_A		0x47D8
#define SEG0R_CBW40_LOW_PIN_TH_FINE_TUNE_A_M		0x3E0
#define SEG0R_CBW80_LOW_PIN_TH_FINE_TUNE_A		0x47D8
#define SEG0R_CBW80_LOW_PIN_TH_FINE_TUNE_A_M		0x7C00
#define SEG0R_CBW80P80_LOW_PIN_TH_FINE_TUNE_A		0x47D8
#define SEG0R_CBW80P80_LOW_PIN_TH_FINE_TUNE_A_M		0xF8000
#define SEG0R_FINE_TUNE_STOP_LMT_A		0x47D8
#define SEG0R_FINE_TUNE_STOP_LMT_A_M		0x1F00000
#define SEG0R_CBW20_DC_MAX_RATIO_A		0x47D8
#define SEG0R_CBW20_DC_MAX_RATIO_A_M		0x1E000000
#define SEG0R_FINE_TUNE_DELTA_A		0x47D8
#define SEG0R_FINE_TUNE_DELTA_A_M		0xE0000000
#define SEG0R_CBW40_DC_MAX_RATIO_A		0x47DC
#define SEG0R_CBW40_DC_MAX_RATIO_A_M		0xF
#define SEG0R_CBW80_DC_MAX_RATIO_A		0x47DC
#define SEG0R_CBW80_DC_MAX_RATIO_A_M		0xF0
#define SEG0R_CBW80P80_DC_MAX_RATIO_A		0x47DC
#define SEG0R_CBW80P80_DC_MAX_RATIO_A_M		0xF00
#define SEG0R_DC_MAX_RATIO_20_NRX1_A		0x47DC
#define SEG0R_DC_MAX_RATIO_20_NRX1_A_M		0xF000
#define SEG0R_DC_MAX_RATIO_20_NRX2_A		0x47DC
#define SEG0R_DC_MAX_RATIO_20_NRX2_A_M		0xF0000
#define SEG0R_DC_MAX_RATIO_40_NRX1_A		0x47DC
#define SEG0R_DC_MAX_RATIO_40_NRX1_A_M		0xF00000
#define SEG0R_DC_MAX_RATIO_40_NRX2_A		0x47DC
#define SEG0R_DC_MAX_RATIO_40_NRX2_A_M		0xF000000
#define SEG0R_DC_MAX_RATIO_80_NRX1_A		0x47DC
#define SEG0R_DC_MAX_RATIO_80_NRX1_A_M		0xF0000000
#define SEG0R_DC_MAX_RATIO_80_NRX2_A		0x47E0
#define SEG0R_DC_MAX_RATIO_80_NRX2_A_M		0xF
#define SEG0R_DC_MAX_RATIO_80P80_NRX1_A		0x47E0
#define SEG0R_DC_MAX_RATIO_80P80_NRX1_A_M		0xF0
#define SEG0R_DC_MAX_RATIO_80P80_NRX2_A		0x47E0
#define SEG0R_DC_MAX_RATIO_80P80_NRX2_A_M		0xF00
#define SEG0R_FINE_TUNE_LMT_A		0x47E0
#define SEG0R_FINE_TUNE_LMT_A_M		0xF000
#define SEG0R_FINE_TUNE_PROCESS_DELAY_A		0x47E0
#define SEG0R_FINE_TUNE_PROCESS_DELAY_A_M		0xF0000
#define SEG0R_FINE_TUNE_STEP_BY_CDD_DETECT_A		0x47E0
#define SEG0R_FINE_TUNE_STEP_BY_CDD_DETECT_A_M		0xF00000
#define SEG0R_FINE_TUNE_TRUNC_HIGH_TH_A		0x47E0
#define SEG0R_FINE_TUNE_TRUNC_HIGH_TH_A_M		0xF000000
#define SEG0R_FINE_TUNE_TRUNC_LOW_TH_A		0x47E0
#define SEG0R_FINE_TUNE_TRUNC_LOW_TH_A_M		0xF0000000
#define SEG0R_FINE_TUNE_OPT_A		0x47E4
#define SEG0R_FINE_TUNE_OPT_A_M		0x3
#define SEG0R_FINE_TUNE_TRUNC_EN_A		0x47E4
#define SEG0R_FINE_TUNE_TRUNC_EN_A_M		0x4
#define SEG0R_FORCE_CDD_REFINE_OFF_A		0x47E4
#define SEG0R_FORCE_CDD_REFINE_OFF_A_M		0x8
#define P20_SEG0R_L1_L2_AVG_START_TIME_A		0x47E8
#define P20_SEG0R_L1_L2_AVG_START_TIME_A_M		0x3
#define P20_SEG0R_L1_L2_ALLOW_AVG_EN_A		0x47E8
#define P20_SEG0R_L1_L2_ALLOW_AVG_EN_A_M		0x4
#define P20_SEG0R_L1_L2_AVG_OPT_A		0x47E8
#define P20_SEG0R_L1_L2_AVG_OPT_A_M		0x8
#define S20_SEG0R_L1_L2_AVG_START_TIME_A		0x47EC
#define S20_SEG0R_L1_L2_AVG_START_TIME_A_M		0x3
#define S20_SEG0R_L1_L2_ALLOW_AVG_EN_A		0x47EC
#define S20_SEG0R_L1_L2_ALLOW_AVG_EN_A_M		0x4
#define S20_SEG0R_L1_L2_AVG_OPT_A		0x47EC
#define S20_SEG0R_L1_L2_AVG_OPT_A_M		0x8
#define PROCSEG0R_ADV_SINR_WGT_20_NRX1_A		0x47F0
#define PROCSEG0R_ADV_SINR_WGT_20_NRX1_A_M		0x7FF
#define PROCSEG0R_ADV_SINR_WGT_20_NRX2_A		0x47F0
#define PROCSEG0R_ADV_SINR_WGT_20_NRX2_A_M		0x3FF800
#define PROCSEG0R_ADV_SINR_TH_A		0x47F0
#define PROCSEG0R_ADV_SINR_TH_A_M		0x3FC00000
#define PROCSEG0R_CH_AVG_SIZE_A		0x47F0
#define PROCSEG0R_CH_AVG_SIZE_A_M		0xC0000000
#define PROCSEG0R_ADV_SINR_WGT_40_NRX1_A		0x47F4
#define PROCSEG0R_ADV_SINR_WGT_40_NRX1_A_M		0x7FF
#define PROCSEG0R_ADV_SINR_WGT_40_NRX2_A		0x47F4
#define PROCSEG0R_ADV_SINR_WGT_40_NRX2_A_M		0x3FF800
#define PROCSEG0R_FS_SQUARE_PK_WGT_20_NRX1_A		0x47F4
#define PROCSEG0R_FS_SQUARE_PK_WGT_20_NRX1_A_M		0x7C00000
#define PROCSEG0R_FS_SQUARE_PK_WGT_20_NRX2_A		0x47F4
#define PROCSEG0R_FS_SQUARE_PK_WGT_20_NRX2_A_M		0xF8000000
#define PROCSEG0R_ADV_SINR_WGT_80_NRX1_A		0x47F8
#define PROCSEG0R_ADV_SINR_WGT_80_NRX1_A_M		0x7FF
#define PROCSEG0R_ADV_SINR_WGT_80_NRX2_A		0x47F8
#define PROCSEG0R_ADV_SINR_WGT_80_NRX2_A_M		0x3FF800
#define PROCSEG0R_FS_SQUARE_PK_WGT_40_NRX1_A		0x47F8
#define PROCSEG0R_FS_SQUARE_PK_WGT_40_NRX1_A_M		0x7C00000
#define PROCSEG0R_FS_SQUARE_PK_WGT_40_NRX2_A		0x47F8
#define PROCSEG0R_FS_SQUARE_PK_WGT_40_NRX2_A_M		0xF8000000
#define PROCSEG0R_ADV_SINR_WGT_80P80_NRX1_A		0x47FC
#define PROCSEG0R_ADV_SINR_WGT_80P80_NRX1_A_M		0x7FF
#define PROCSEG0R_ADV_SINR_WGT_80P80_NRX2_A		0x47FC
#define PROCSEG0R_ADV_SINR_WGT_80P80_NRX2_A_M		0x3FF800
#define PROCSEG0R_FS_SQUARE_PK_WGT_80_NRX1_A		0x47FC
#define PROCSEG0R_FS_SQUARE_PK_WGT_80_NRX1_A_M		0x7C00000
#define PROCSEG0R_FS_SQUARE_PK_WGT_80_NRX2_A		0x47FC
#define PROCSEG0R_FS_SQUARE_PK_WGT_80_NRX2_A_M		0xF8000000
#define PROCSEG0R_INT_SINR_WGT_20_NRX1_A		0x4800
#define PROCSEG0R_INT_SINR_WGT_20_NRX1_A_M		0x7FF
#define PROCSEG0R_INT_SINR_WGT_20_NRX2_A		0x4800
#define PROCSEG0R_INT_SINR_WGT_20_NRX2_A_M		0x3FF800
#define PROCSEG0R_FS_SQUARE_PK_WGT_80P80_NRX1_A		0x4800
#define PROCSEG0R_FS_SQUARE_PK_WGT_80P80_NRX1_A_M		0x7C00000
#define PROCSEG0R_FS_SQUARE_PK_WGT_80P80_NRX2_A		0x4800
#define PROCSEG0R_FS_SQUARE_PK_WGT_80P80_NRX2_A_M		0xF8000000
#define PROCSEG0R_INT_SINR_WGT_40_NRX1_A		0x4804
#define PROCSEG0R_INT_SINR_WGT_40_NRX1_A_M		0x7FF
#define PROCSEG0R_INT_SINR_WGT_40_NRX2_A		0x4804
#define PROCSEG0R_INT_SINR_WGT_40_NRX2_A_M		0x3FF800
#define PROCSEG0R_SBD_FAIL_HALF_SYM_COUNT_A		0x4804
#define PROCSEG0R_SBD_FAIL_HALF_SYM_COUNT_A_M		0x7C00000
#define PROCSEG0R_CBW20_HIGH_PIN_TH_MAX_SINR_A		0x4804
#define PROCSEG0R_CBW20_HIGH_PIN_TH_MAX_SINR_A_M		0xF8000000
#define PROCSEG0R_INT_SINR_WGT_80_NRX1_A		0x4808
#define PROCSEG0R_INT_SINR_WGT_80_NRX1_A_M		0x7FF
#define PROCSEG0R_INT_SINR_WGT_80_NRX2_A		0x4808
#define PROCSEG0R_INT_SINR_WGT_80_NRX2_A_M		0x3FF800
#define PROCSEG0R_CBW40_HIGH_PIN_TH_MAX_SINR_A		0x4808
#define PROCSEG0R_CBW40_HIGH_PIN_TH_MAX_SINR_A_M		0x7C00000
#define PROCSEG0R_CBW80_HIGH_PIN_TH_MAX_SINR_A		0x4808
#define PROCSEG0R_CBW80_HIGH_PIN_TH_MAX_SINR_A_M		0xF8000000
#define PROCSEG0R_INT_SINR_WGT_80P80_NRX1_A		0x480C
#define PROCSEG0R_INT_SINR_WGT_80P80_NRX1_A_M		0x7FF
#define PROCSEG0R_INT_SINR_WGT_80P80_NRX2_A		0x480C
#define PROCSEG0R_INT_SINR_WGT_80P80_NRX2_A_M		0x3FF800
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_20_NRX1_A		0x480C
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_20_NRX1_A_M		0x7C00000
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_20_NRX2_A		0x480C
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_20_NRX2_A_M		0xF8000000
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_40_NRX1_A		0x4810
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_40_NRX1_A_M		0x1F
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_40_NRX2_A		0x4810
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_40_NRX2_A_M		0x3E0
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_80_NRX1_A		0x4810
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_80_NRX1_A_M		0x7C00
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_80_NRX2_A		0x4810
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_80_NRX2_A_M		0xF8000
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_80P80_NRX1_A		0x4810
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_80P80_NRX1_A_M		0x1F00000
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_80P80_NRX2_A		0x4810
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_80P80_NRX2_A_M		0x3E000000
#define PROCSEG0R_CDD0_SUB_TUNE_OPT_A		0x4810
#define PROCSEG0R_CDD0_SUB_TUNE_OPT_A_M		0x40000000
#define PROCSEG0R_CR_SWITCH_BY_ACI_EN_A		0x4810
#define PROCSEG0R_CR_SWITCH_BY_ACI_EN_A_M		0x80000000
#define PROCSEG0R_FS_WGT_OFST_0_A		0x4814
#define PROCSEG0R_FS_WGT_OFST_0_A_M		0xF
#define PROCSEG0R_FS_WGT_OFST_1_A		0x4814
#define PROCSEG0R_FS_WGT_OFST_1_A_M		0xF0
#define PROCSEG0R_L1_L2_PROCESS_DELAY_A		0x4814
#define PROCSEG0R_L1_L2_PROCESS_DELAY_A_M		0xF00
#define PROCSEG0R_SBD_START_HALF_SYM_COUNT_A		0x4814
#define PROCSEG0R_SBD_START_HALF_SYM_COUNT_A_M		0xF000
#define PROCSEG0R_CDD0_JUMP_SUB_TUNE_A		0x4814
#define PROCSEG0R_CDD0_JUMP_SUB_TUNE_A_M		0xF0000
#define PROCSEG0R_CDD0_WGT_OFST_0_A		0x4814
#define PROCSEG0R_CDD0_WGT_OFST_0_A_M		0xF00000
#define PROCSEG0R_CDD0_WGT_OFST_1_A		0x4814
#define PROCSEG0R_CDD0_WGT_OFST_1_A_M		0xF000000
#define PROCSEG0R_CH_BEGIN_COUNT_MAX_A		0x4814
#define PROCSEG0R_CH_BEGIN_COUNT_MAX_A_M		0xF0000000
#define PROCSEG0R_CH_FALLING_COUNT_MAX_A		0x4818
#define PROCSEG0R_CH_FALLING_COUNT_MAX_A_M		0xF
#define PROCSEG0R_INTF_TH_0_A		0x4818
#define PROCSEG0R_INTF_TH_0_A_M		0xF0
#define PROCSEG0R_INTF_TH_1_A		0x4818
#define PROCSEG0R_INTF_TH_1_A_M		0xF00
#define PROCSEG0R_TARGET_COUNT_MAX_A		0x4818
#define PROCSEG0R_TARGET_COUNT_MAX_A_M		0xF000
#define PROCSEG0R_FS_PEAK_WGT_A		0x4818
#define PROCSEG0R_FS_PEAK_WGT_A_M		0x70000
#define PROCSEG0R_CDD0_COUNT_LMT_A		0x4818
#define PROCSEG0R_CDD0_COUNT_LMT_A_M		0x380000
#define PROCSEG0R_CDD0_DELAY_SPREAD_SIZE_A		0x4818
#define PROCSEG0R_CDD0_DELAY_SPREAD_SIZE_A_M		0x1C00000
#define PROCSEG0R_CH_BEGIN_TH_A		0x4818
#define PROCSEG0R_CH_BEGIN_TH_A_M		0xE000000
#define PROCSEG0R_CR_SWITCH_BY_PIN_A		0x4818
#define PROCSEG0R_CR_SWITCH_BY_PIN_A_M		0x70000000
#define SEG0R_PW_TH_A		0x481C
#define SEG0R_PW_TH_A_M		0x3F
#define SEG0R_PD_LOWER_BOUND_A		0x481C
#define SEG0R_PD_LOWER_BOUND_A_M		0x7C0
#define SEG0R_PD_UPPER_BOUND_A		0x481C
#define SEG0R_PD_UPPER_BOUND_A_M		0xF800
#define SEG0R_HIGH_PIN_TH_DCFI_A		0x481C
#define SEG0R_HIGH_PIN_TH_DCFI_A_M		0x1F0000
#define SEG0R_DCFI_FALLING_TH_20_A		0x481C
#define SEG0R_DCFI_FALLING_TH_20_A_M		0x1E00000
#define SEG0R_DCFI_FALLING_TH_40_A		0x481C
#define SEG0R_DCFI_FALLING_TH_40_A_M		0x1E000000
#define SEG0R_PD_SPATIAL_REUSE_EN_A		0x481C
#define SEG0R_PD_SPATIAL_REUSE_EN_A_M		0x20000000
#define SEG0R_DCFI_EN_A		0x481C
#define SEG0R_DCFI_EN_A_M		0x40000000
#define SEG0R_DCPR_EN_A		0x481C
#define SEG0R_DCPR_EN_A_M		0x80000000
#define SEG0R_DCFI_FALLING_TH_80_A		0x4820
#define SEG0R_DCFI_FALLING_TH_80_A_M		0xF
#define SEG0R_DCFI_FALLING_TH_80P80_A		0x4820
#define SEG0R_DCFI_FALLING_TH_80P80_A_M		0xF0
#define SEG0R_DCFI_RISING_TH_20_A		0x4820
#define SEG0R_DCFI_RISING_TH_20_A_M		0xF00
#define SEG0R_DCFI_RISING_TH_40_A		0x4820
#define SEG0R_DCFI_RISING_TH_40_A_M		0xF000
#define SEG0R_DCFI_RISING_TH_80_A		0x4820
#define SEG0R_DCFI_RISING_TH_80_A_M		0xF0000
#define SEG0R_DCFI_RISING_TH_80P80_A		0x4820
#define SEG0R_DCFI_RISING_TH_80P80_A_M		0xF00000
#define SEG0R_FALLING_COUNT_MAX_A		0x4820
#define SEG0R_FALLING_COUNT_MAX_A_M		0xF000000
#define SEG0R_FALLING_TH_A		0x4820
#define SEG0R_FALLING_TH_A_M		0xF0000000
#define SEG0R_RISING_COUNT_MAX_A		0x4824
#define SEG0R_RISING_COUNT_MAX_A_M		0xF
#define SEG0R_WAIT_SETTLE_PERIOD_A		0x4824
#define SEG0R_WAIT_SETTLE_PERIOD_A_M		0xF0
#define SEG0R_DYN_PW_EN_A		0x4824
#define SEG0R_DYN_PW_EN_A_M		0x100
#define SEG0R_FALLING_EDGE_OPT_A		0x4824
#define SEG0R_FALLING_EDGE_OPT_A_M		0x200
#define SEG0R_FORCE_DCFI_EN_A		0x4824
#define SEG0R_FORCE_DCFI_EN_A_M		0x400
#define SEG0R_SB5M_BLK_EN_A		0x4824
#define SEG0R_SB5M_BLK_EN_A_M		0x800
#define P20_SEG0R_PW_DBM_TH_A		0x4828
#define P20_SEG0R_PW_DBM_TH_A_M		0x7F
#define P20_SEG0R_PW_TH_A		0x4828
#define P20_SEG0R_PW_TH_A_M		0x1F80
#define P20_SEG0R_DYN_FALLING_TH_A		0x4828
#define P20_SEG0R_DYN_FALLING_TH_A_M		0x7E000
#define P20_SEG0R_DYN_RISING_TH_A		0x4828
#define P20_SEG0R_DYN_RISING_TH_A_M		0x1F80000
#define P20_SEG0R_DYN_TH_MAX_A		0x4828
#define P20_SEG0R_DYN_TH_MAX_A_M		0x7E000000
#define P20_SEG0R_DYN_TH_EN_A		0x4828
#define P20_SEG0R_DYN_TH_EN_A_M		0x80000000
#define P20_SEG0R_DYN_TH_MIN_A		0x482C
#define P20_SEG0R_DYN_TH_MIN_A_M		0x3F
#define P20_SEG0R_DYN_COVER_FCTR_A		0x482C
#define P20_SEG0R_DYN_COVER_FCTR_A_M		0x3C0
#define P20_SEG0R_DYN_LAMBDA_A		0x482C
#define P20_SEG0R_DYN_LAMBDA_A_M		0x1C00
#define P20_SEG0R_DYN_WAIT_PERIOD_A		0x482C
#define P20_SEG0R_DYN_WAIT_PERIOD_A_M		0xE000
#define P20_SEG0R_VLD_CHK_COUNT_MAX_A		0x482C
#define P20_SEG0R_VLD_CHK_COUNT_MAX_A_M		0x70000
#define P20_SEG0R_DYN_OBSER_SIZE_A		0x482C
#define P20_SEG0R_DYN_OBSER_SIZE_A_M		0x180000
#define P20_SEG0R_DYN_UPD_TO_ZERO_RATIO_A		0x482C
#define P20_SEG0R_DYN_UPD_TO_ZERO_RATIO_A_M		0x600000
#define P20_SEG0R_PATH_SEL_A		0x482C
#define P20_SEG0R_PATH_SEL_A_M		0x1800000
#define P20_SEG0R_PATH_SEL_EN_A		0x482C
#define P20_SEG0R_PATH_SEL_EN_A_M		0x2000000
#define S20_SEG0R_PW_DBM_TH_A		0x4830
#define S20_SEG0R_PW_DBM_TH_A_M		0x7F
#define S20_SEG0R_PW_TH_A		0x4830
#define S20_SEG0R_PW_TH_A_M		0x1F80
#define S20_SEG0R_DYN_FALLING_TH_A		0x4830
#define S20_SEG0R_DYN_FALLING_TH_A_M		0x7E000
#define S20_SEG0R_DYN_RISING_TH_A		0x4830
#define S20_SEG0R_DYN_RISING_TH_A_M		0x1F80000
#define S20_SEG0R_DYN_TH_MAX_A		0x4830
#define S20_SEG0R_DYN_TH_MAX_A_M		0x7E000000
#define S20_SEG0R_DYN_TH_EN_A		0x4830
#define S20_SEG0R_DYN_TH_EN_A_M		0x80000000
#define S20_SEG0R_DYN_TH_MIN_A		0x4834
#define S20_SEG0R_DYN_TH_MIN_A_M		0x3F
#define S20_SEG0R_DYN_COVER_FCTR_A		0x4834
#define S20_SEG0R_DYN_COVER_FCTR_A_M		0x3C0
#define S20_SEG0R_DYN_LAMBDA_A		0x4834
#define S20_SEG0R_DYN_LAMBDA_A_M		0x1C00
#define S20_SEG0R_DYN_WAIT_PERIOD_A		0x4834
#define S20_SEG0R_DYN_WAIT_PERIOD_A_M		0xE000
#define S20_SEG0R_VLD_CHK_COUNT_MAX_A		0x4834
#define S20_SEG0R_VLD_CHK_COUNT_MAX_A_M		0x70000
#define S20_SEG0R_DYN_OBSER_SIZE_A		0x4834
#define S20_SEG0R_DYN_OBSER_SIZE_A_M		0x180000
#define S20_SEG0R_DYN_UPD_TO_ZERO_RATIO_A		0x4834
#define S20_SEG0R_DYN_UPD_TO_ZERO_RATIO_A_M		0x600000
#define S20_SEG0R_PATH_SEL_A		0x4834
#define S20_SEG0R_PATH_SEL_A_M		0x1800000
#define S20_SEG0R_PATH_SEL_EN_A		0x4834
#define S20_SEG0R_PATH_SEL_EN_A_M		0x2000000
#define SMFSEG0R_MF_TH_OFST_0_A		0x4838
#define SMFSEG0R_MF_TH_OFST_0_A_M		0xF
#define SMFSEG0R_MF_TH_OFST_1_A		0x4838
#define SMFSEG0R_MF_TH_OFST_1_A_M		0xF0
#define SMFSEG0R_MF_TH_20_NRX1_A		0x4838
#define SMFSEG0R_MF_TH_20_NRX1_A_M		0xF00
#define SMFSEG0R_MF_TH_20_NRX2_A		0x4838
#define SMFSEG0R_MF_TH_20_NRX2_A_M		0xF000
#define SMFSEG0R_MF_TH_40_NRX1_A		0x4838
#define SMFSEG0R_MF_TH_40_NRX1_A_M		0xF0000
#define SMFSEG0R_MF_TH_40_NRX2_A		0x4838
#define SMFSEG0R_MF_TH_40_NRX2_A_M		0xF00000
#define SMFSEG0R_MF_TH_80_NRX1_A		0x4838
#define SMFSEG0R_MF_TH_80_NRX1_A_M		0xF000000
#define SMFSEG0R_MF_TH_80_NRX2_A		0x4838
#define SMFSEG0R_MF_TH_80_NRX2_A_M		0xF0000000
#define SMFSEG0R_MF_TH_80P80_NRX1_A		0x483C
#define SMFSEG0R_MF_TH_80P80_NRX1_A_M		0xF
#define SMFSEG0R_MF_TH_80P80_NRX2_A		0x483C
#define SMFSEG0R_MF_TH_80P80_NRX2_A_M		0xF0
#define SMFSEG0R_INTF_TH_0_A		0x483C
#define SMFSEG0R_INTF_TH_0_A_M		0xF00
#define SMFSEG0R_INTF_TH_1_A		0x483C
#define SMFSEG0R_INTF_TH_1_A_M		0xF000
#define SMFSEG0R_MF_HOLD_A		0x483C
#define SMFSEG0R_MF_HOLD_A_M		0x70000
#define SMFSEG0R_MF_WIN_L_A		0x483C
#define SMFSEG0R_MF_WIN_L_A_M		0x380000
#define SMFSEG0R_CR_SWITCH_BY_PIN_A		0x483C
#define SMFSEG0R_CR_SWITCH_BY_PIN_A_M		0x1C00000
#define SMFSEG0R_MF_PEAK_OPT_A		0x483C
#define SMFSEG0R_MF_PEAK_OPT_A_M		0x6000000
#define SMFSEG0R_NULL_POINT_IDX_A		0x483C
#define SMFSEG0R_NULL_POINT_IDX_A_M		0x18000000
#define SMFSEG0R_CR_SWITCH_BY_ACI_EN_A		0x483C
#define SMFSEG0R_CR_SWITCH_BY_ACI_EN_A_M		0x20000000
#define SEG0R_EDCCA_LVL_A		0x4840
#define SEG0R_EDCCA_LVL_A_M		0xFF
#define SEG0R_EDCCA_LVL_P_A		0x4840
#define SEG0R_EDCCA_LVL_P_A_M		0xFF00
#define SEG0R_OBSS_LVL_A		0x4840
#define SEG0R_OBSS_LVL_A_M		0xFF0000
#define SEG0R_PPDU_LVL_A		0x4840
#define SEG0R_PPDU_LVL_A_M		0xFF000000
#define SEG0R_PPDU_LVL_P_A		0x4844
#define SEG0R_PPDU_LVL_P_A_M		0xFF
#define SEG0R_DCV_A		0x4844
#define SEG0R_DCV_A_M		0x7F00
#define SEG0R_PWLMT_A		0x4844
#define SEG0R_PWLMT_A_M		0x3F8000
#define SEG0R_WGTHD_A		0x4844
#define SEG0R_WGTHD_A_M		0x1FC00000
#define SEG0R_PATHSEL_A		0x4844
#define SEG0R_PATHSEL_A_M		0x60000000
#define SEG0R_DROP_EN_A		0x4844
#define SEG0R_DROP_EN_A_M		0x80000000
#define SEG0R_ADCPKPW_A		0x4848
#define SEG0R_ADCPKPW_A_M		0x3F
#define SEG0R_LTFTHD_A		0x4848
#define SEG0R_LTFTHD_A_M		0xFC0
#define SEG0R_DWN_LVL_A		0x4848
#define SEG0R_DWN_LVL_A_M		0x1F000
#define SEG0R_PWOFST_A		0x4848
#define SEG0R_PWOFST_A_M		0x3E0000
#define SEG0R_DROP_NC_A		0x4848
#define SEG0R_DROP_NC_A_M		0x3C00000
#define SEG0R_FORCE_EN_A		0x4848
#define SEG0R_FORCE_EN_A_M		0x4000000
#define SEG0R_FORGETTING_A		0x4848
#define SEG0R_FORGETTING_A_M		0x8000000
#define SEG0R_GCRST_A		0x4848
#define SEG0R_GCRST_A_M		0x10000000
#define SEG0R_PWSLOT_A		0x4848
#define SEG0R_PWSLOT_A_M		0x20000000
#define SEG0R_SND_EN_A		0x4848
#define SEG0R_SND_EN_A_M		0x40000000
#define SEG0R_WGTSEL_EN_A		0x4848
#define SEG0R_WGTSEL_EN_A_M		0x80000000
#define SEG0R_SDAGC_CHK_PIN_THD_A		0x484C
#define SEG0R_SDAGC_CHK_PIN_THD_A_M		0x3F
#define SEG0R_ALPHA_STEP_A		0x484C
#define SEG0R_ALPHA_STEP_A_M		0xC0
#define SEG0R_CBW40_RSSI_SHIFT_A		0x484C
#define SEG0R_CBW40_RSSI_SHIFT_A_M		0x300
#define SEG0R_CBW80_RSSI_SHIFT_A		0x484C
#define SEG0R_CBW80_RSSI_SHIFT_A_M		0xC00
#define SEG0R_ALPHA_FILTER_EN_A		0x484C
#define SEG0R_ALPHA_FILTER_EN_A_M		0x1000
#define SEG0R_LTF_RSSI_CMP_EN_A		0x484C
#define SEG0R_LTF_RSSI_CMP_EN_A_M		0x2000
#define SEG0R_PD_RSSI_CMP_EN_A		0x484C
#define SEG0R_PD_RSSI_CMP_EN_A_M		0x4000
#define SEG0R_SDAGC_CHK_PIN_EN_A		0x484C
#define SEG0R_SDAGC_CHK_PIN_EN_A_M		0x8000
#define SEG0R_COMB_WGT_A		0x4850
#define SEG0R_COMB_WGT_A_M		0xF
#define L_NOISE_VAR_PER_RX_R0_A		0x490C
#define L_NOISE_VAR_PER_RX_R0_A_M		0x3FFFF
#define MANUAL_NOISE_RESCAL_FCTR_R0_A		0x490C
#define MANUAL_NOISE_RESCAL_FCTR_R0_A_M		0x7FFC0000
#define FD_ANT_WGT_EN_A		0x490C
#define FD_ANT_WGT_EN_A_M		0x80000000
#define L_NOISE_VAR_PER_RX_R1_A		0x4910
#define L_NOISE_VAR_PER_RX_R1_A_M		0x3FFFF
#define MANUAL_NOISE_RESCAL_FCTR_R1_A		0x4910
#define MANUAL_NOISE_RESCAL_FCTR_R1_A_M		0x7FFC0000
#define FD_PW_NORM_EN_A		0x4910
#define FD_PW_NORM_EN_A_M		0x80000000
#define NOISE_VAR_PER_RX_R0_A		0x4914
#define NOISE_VAR_PER_RX_R0_A_M		0x3FFFF
#define NOISE_VAR_PER_RX_DB_THD_A		0x4914
#define NOISE_VAR_PER_RX_DB_THD_A_M		0x3FFC0000
#define RPL_CAL_EN_A		0x4914
#define RPL_CAL_EN_A_M		0x40000000
#define TB_RSSI_M_CAL_EN_A		0x4914
#define TB_RSSI_M_CAL_EN_A_M		0x80000000
#define NOISE_VAR_PER_RX_R1_A		0x4918
#define NOISE_VAR_PER_RX_R1_A_M		0x3FFFF
#define PER_RX_DIFF_MAX_NOISE_PW_THD_A		0x4918
#define PER_RX_DIFF_MAX_NOISE_PW_THD_A_M		0x3FFC0000
#define ANT_WGT_MANUAL_EN_A		0x4918
#define ANT_WGT_MANUAL_EN_A_M		0x40000000
#define ANT_WGT_NORMALIZE_MODE_EN_A		0x4918
#define ANT_WGT_NORMALIZE_MODE_EN_A_M		0x80000000
#define FD_AMP_WGT_LEG_R0_A		0x491C
#define FD_AMP_WGT_LEG_R0_A_M		0xFFFF
#define FD_AMP_WGT_LEG_R1_A		0x491C
#define FD_AMP_WGT_LEG_R1_A_M		0xFFFF0000
#define FD_AMP_WGT_NON_LEG_R0_A		0x4920
#define FD_AMP_WGT_NON_LEG_R0_A_M		0xFFFF
#define FD_AMP_WGT_NON_LEG_R1_A		0x4920
#define FD_AMP_WGT_NON_LEG_R1_A_M		0xFFFF0000
#define L_SNR_ALL_COMB_A		0x492C
#define L_SNR_ALL_COMB_A_M		0x3FF
#define L_SNR_PER_RX_R0_A		0x492C
#define L_SNR_PER_RX_R0_A_M		0xFFC00
#define L_SNR_PER_RX_R1_A		0x492C
#define L_SNR_PER_RX_R1_A_M		0x3FF00000
#define MANUAL_FD_AMP_WGT_EN_A		0x492C
#define MANUAL_FD_AMP_WGT_EN_A_M		0x40000000
#define MANUAL_SNR_EN_A		0x492C
#define MANUAL_SNR_EN_A_M		0x80000000
#define SNR_ALL_COMB_A		0x4930
#define SNR_ALL_COMB_A_M		0x3FF
#define SNR_PER_RX_STS_R0_S0_A		0x4930
#define SNR_PER_RX_STS_R0_S0_A_M		0xFFC00
#define SNR_PER_RX_STS_R0_S1_A		0x4930
#define SNR_PER_RX_STS_R0_S1_A_M		0x3FF00000
#define MANUAL_NOISE_RESCAL_EN_A		0x4930
#define MANUAL_NOISE_RESCAL_EN_A_M		0x40000000
#define MANUAL_NOISE_VAR_EN_A		0x4930
#define MANUAL_NOISE_VAR_EN_A_M		0x80000000
#define SNR_PER_RX_STS_R1_S0_A		0x4934
#define SNR_PER_RX_STS_R1_S0_A_M		0x3FF
#define SNR_PER_RX_STS_R1_S1_A		0x4934
#define SNR_PER_RX_STS_R1_S1_A_M		0xFFC00
#define SNR_PER_RX_SUB_R0_S0_A		0x4934
#define SNR_PER_RX_SUB_R0_S0_A_M		0x3FF00000
#define NOISE_RESCAL_EN_A		0x4934
#define NOISE_RESCAL_EN_A_M		0x40000000
#define SNR_PER_RX_SUB_R0_S1_A		0x4938
#define SNR_PER_RX_SUB_R0_S1_A_M		0x3FF
#define SNR_PER_RX_SUB_R0_S2_A		0x4938
#define SNR_PER_RX_SUB_R0_S2_A_M		0xFFC00
#define SNR_PER_RX_SUB_R0_S3_A		0x4938
#define SNR_PER_RX_SUB_R0_S3_A_M		0x3FF00000
#define SNR_PER_RX_SUB_R1_S0_A		0x493C
#define SNR_PER_RX_SUB_R1_S0_A_M		0x3FF
#define SNR_PER_RX_SUB_R1_S1_A		0x493C
#define SNR_PER_RX_SUB_R1_S1_A_M		0xFFC00
#define SNR_PER_RX_SUB_R1_S2_A		0x493C
#define SNR_PER_RX_SUB_R1_S2_A_M		0x3FF00000
#define SNR_PER_RX_SUB_R1_S3_A		0x4940
#define SNR_PER_RX_SUB_R1_S3_A_M		0x3FF
#define SNR_PER_STS_S0_A		0x4940
#define SNR_PER_STS_S0_A_M		0xFFC00
#define SNR_PER_STS_S1_A		0x4940
#define SNR_PER_STS_S1_A_M		0x3FF00000
#define SNR_PER_SUB_S0_A		0x4944
#define SNR_PER_SUB_S0_A_M		0x3FF
#define SNR_PER_SUB_S1_A		0x4944
#define SNR_PER_SUB_S1_A_M		0xFFC00
#define SNR_PER_SUB_S2_A		0x4944
#define SNR_PER_SUB_S2_A_M		0x3FF00000
#define SNR_PER_SUB_S3_A		0x4948
#define SNR_PER_SUB_S3_A_M		0x3FF
#define RX_DB_SAME_THD_A		0x4948
#define RX_DB_SAME_THD_A_M		0x7FC00
#define ANT_WGT_MANUAL_RX0_A		0x4948
#define ANT_WGT_MANUAL_RX0_A_M		0xFF80000
#define ANT_WGT_MANUAL_RX1_A		0x494C
#define ANT_WGT_MANUAL_RX1_A_M		0x1FF
#define FORBT_FD_ANT_WGT_OFF_A		0x494C
#define FORBT_FD_ANT_WGT_OFF_A_M		0x3FE00
#define FORBT_FD_ANT_WGT_ON_A		0x494C
#define FORBT_FD_ANT_WGT_ON_A_M		0x7FC0000
#define L_RPL_BIAS_COMP_A		0x494C
#define L_RPL_BIAS_COMP_A_M		0xF8000000
#define DIFF_SAME_THD_A		0x4950
#define DIFF_SAME_THD_A_M		0x7F
#define RX_DB_DISCONNECT_THD_0_A		0x4950
#define RX_DB_DISCONNECT_THD_0_A_M		0x3F80
#define RX_DB_DISCONNECT_THD_1_A		0x4950
#define RX_DB_DISCONNECT_THD_1_A_M		0x1FC000
#define RX_DB_DISCONNECT_THD_2_A		0x4950
#define RX_DB_DISCONNECT_THD_2_A_M		0xFE00000
#define RX_DB_DISCONNECT_THD_3_A		0x4954
#define RX_DB_DISCONNECT_THD_3_A_M		0x7F
#define RX_DB_DISCONNECT_THD_4_A		0x4954
#define RX_DB_DISCONNECT_THD_4_A_M		0x3F80
#define RX_DB_DISCONNECT_THD_5_A		0x4954
#define RX_DB_DISCONNECT_THD_5_A_M		0x1FC000
#define RX_DB_DISCONNECT_THD_6_A		0x4954
#define RX_DB_DISCONNECT_THD_6_A_M		0xFE00000
#define ANT_WGT_NSS2_LOW_BOUND_A		0x4958
#define ANT_WGT_NSS2_LOW_BOUND_A_M		0x7F
#define ANT_WGT_NSS2_LOW_BOUND_THD_A		0x4958
#define ANT_WGT_NSS2_LOW_BOUND_THD_A_M		0x3F80
#define DISCONNECT_ANT_WGT_0_A		0x4958
#define DISCONNECT_ANT_WGT_0_A_M		0x1FC000
#define DISCONNECT_ANT_WGT_1_A		0x4958
#define DISCONNECT_ANT_WGT_1_A_M		0xFE00000
#define DISCONNECT_ANT_WGT_2_A		0x495C
#define DISCONNECT_ANT_WGT_2_A_M		0x7F
#define DISCONNECT_ANT_WGT_3_A		0x495C
#define DISCONNECT_ANT_WGT_3_A_M		0x3F80
#define DISCONNECT_ANT_WGT_4_A		0x495C
#define DISCONNECT_ANT_WGT_4_A_M		0x1FC000
#define DISCONNECT_ANT_WGT_5_A		0x495C
#define DISCONNECT_ANT_WGT_5_A_M		0xFE00000
#define DISCONNECT_ANT_WGT_6_A		0x4960
#define DISCONNECT_ANT_WGT_6_A_M		0x7F
#define DISCONNECT_ANT_WGT_7_A		0x4960
#define DISCONNECT_ANT_WGT_7_A_M		0x3F80
#define L_RPL_BIAS_COMP_BW160_A		0x4960
#define L_RPL_BIAS_COMP_BW160_A_M		0x1FC000
#define L_RPL_BIAS_COMP_BW20_A		0x4960
#define L_RPL_BIAS_COMP_BW20_A_M		0xFE00000
#define L_RPL_BIAS_COMP_BW40_A		0x4964
#define L_RPL_BIAS_COMP_BW40_A_M		0x7F
#define L_RPL_BIAS_COMP_BW80_A		0x4964
#define L_RPL_BIAS_COMP_BW80_A_M		0x3F80
#define L_RPL_BIAS_COMP_BW80P80_A		0x4964
#define L_RPL_BIAS_COMP_BW80P80_A_M		0x1FC000
#define TB_RSSI_M_BIAS_COMP_A		0x4964
#define TB_RSSI_M_BIAS_COMP_A_M		0xFE00000
#define TB_RSSI_M_BIAS_COMP_BW160_A		0x4968
#define TB_RSSI_M_BIAS_COMP_BW160_A_M		0x7F
#define TB_RSSI_M_BIAS_COMP_BW20_A		0x4968
#define TB_RSSI_M_BIAS_COMP_BW20_A_M		0x3F80
#define TB_RSSI_M_BIAS_COMP_BW40_A		0x4968
#define TB_RSSI_M_BIAS_COMP_BW40_A_M		0x1FC000
#define TB_RSSI_M_BIAS_COMP_BW80_A		0x4968
#define TB_RSSI_M_BIAS_COMP_BW80_A_M		0xFE00000
#define TB_RSSI_M_BIAS_COMP_BW80P80_A		0x496C
#define TB_RSSI_M_BIAS_COMP_BW80P80_A_M		0x7F
#define DBCC_A		0x4970
#define DBCC_A_M		0x1
#define DBCC_2P4G_BAND_SEL_A		0x4970
#define DBCC_2P4G_BAND_SEL_A_M		0x2
#define NONCON160_A		0x4970
#define NONCON160_A_M		0x4
#define FC0_INV_A		0x4974
#define FC0_INV_A_M		0x7F
#define FC1_INV_A		0x4974
#define FC1_INV_A_M		0x3F80
#define ANT_RX_1RCCA_SEG0_A		0x4974
#define ANT_RX_1RCCA_SEG0_A_M		0x3C000
#define ANT_RX_1RCCA_SEG1_A		0x4974
#define ANT_RX_1RCCA_SEG1_A_M		0x3C0000
#define ANT_RX_BT_SEG0_A		0x4974
#define ANT_RX_BT_SEG0_A_M		0x3C00000
#define ANT_RX_BT_SEG1_A		0x4974
#define ANT_RX_BT_SEG1_A_M		0x3C000000
#define BW_A		0x4974
#define BW_A_M		0xC0000000
#define ANT_RX_SEG0_A		0x4978
#define ANT_RX_SEG0_A_M		0xF
#define ANT_RX_SEG1_A		0x4978
#define ANT_RX_SEG1_A_M		0xF0
#define PRICH_A		0x4978
#define PRICH_A_M		0xF00
#define SMALL_BW_MODE_A		0x4978
#define SMALL_BW_MODE_A_M		0x3000
#define BT_SHARE_A		0x4978
#define BT_SHARE_A_M		0x4000
#define PROC0_PROCQ_MATRIX_00_IM_A		0x497C
#define PROC0_PROCQ_MATRIX_00_IM_A_M		0xFFFF
#define PROC0_PROCQ_MATRIX_00_RE_A		0x497C
#define PROC0_PROCQ_MATRIX_00_RE_A_M		0xFFFF0000
#define PROC0_PROCQ_MATRIX_01_IM_A		0x4980
#define PROC0_PROCQ_MATRIX_01_IM_A_M		0xFFFF
#define PROC0_PROCQ_MATRIX_01_RE_A		0x4980
#define PROC0_PROCQ_MATRIX_01_RE_A_M		0xFFFF0000
#define PROC0_PROCQ_MATRIX_10_IM_A		0x4984
#define PROC0_PROCQ_MATRIX_10_IM_A_M		0xFFFF
#define PROC0_PROCQ_MATRIX_10_RE_A		0x4984
#define PROC0_PROCQ_MATRIX_10_RE_A_M		0xFFFF0000
#define PROC0_PROCQ_MATRIX_11_IM_A		0x4988
#define PROC0_PROCQ_MATRIX_11_IM_A_M		0xFFFF
#define PROC0_PROCQ_MATRIX_11_RE_A		0x4988
#define PROC0_PROCQ_MATRIX_11_RE_A_M		0xFFFF0000
#define PROC0_PROCCUSTOMIZE_Q_MATRIX_EN_A		0x498C
#define PROC0_PROCCUSTOMIZE_Q_MATRIX_EN_A_M		0x1
#define PRPC1_PROCQ_MATRIX_00_IM_A		0x4990
#define PRPC1_PROCQ_MATRIX_00_IM_A_M		0xFFFF
#define PRPC1_PROCQ_MATRIX_00_RE_A		0x4990
#define PRPC1_PROCQ_MATRIX_00_RE_A_M		0xFFFF0000
#define PRPC1_PROCQ_MATRIX_01_IM_A		0x4994
#define PRPC1_PROCQ_MATRIX_01_IM_A_M		0xFFFF
#define PRPC1_PROCQ_MATRIX_01_RE_A		0x4994
#define PRPC1_PROCQ_MATRIX_01_RE_A_M		0xFFFF0000
#define PRPC1_PROCQ_MATRIX_10_IM_A		0x4998
#define PRPC1_PROCQ_MATRIX_10_IM_A_M		0xFFFF
#define PRPC1_PROCQ_MATRIX_10_RE_A		0x4998
#define PRPC1_PROCQ_MATRIX_10_RE_A_M		0xFFFF0000
#define PRPC1_PROCQ_MATRIX_11_IM_A		0x499C
#define PRPC1_PROCQ_MATRIX_11_IM_A_M		0xFFFF
#define PRPC1_PROCQ_MATRIX_11_RE_A		0x499C
#define PRPC1_PROCQ_MATRIX_11_RE_A_M		0xFFFF0000
#define PRPC1_PROCCUSTOMIZE_Q_MATRIX_EN_A		0x49A0
#define PRPC1_PROCCUSTOMIZE_Q_MATRIX_EN_A_M		0x1
#define PFD_HE_ER_BLOCK_A		0x49A4
#define PFD_HE_ER_BLOCK_A_M		0x1
#define PFD_HE_MU_BLOCK_A		0x49A4
#define PFD_HE_MU_BLOCK_A_M		0x2
#define PFD_HE_SU_BLOCK_A		0x49A4
#define PFD_HE_SU_BLOCK_A_M		0x4
#define PFD_HE_TB_BLOCK_A		0x49A4
#define PFD_HE_TB_BLOCK_A_M		0x8
#define PFD_HT_BLOCK_A		0x49A4
#define PFD_HT_BLOCK_A_M		0x10
#define PFD_LEG_BLOCK_A		0x49A4
#define PFD_LEG_BLOCK_A_M		0x20
#define PFD_VHT_BLOCK_A		0x49A4
#define PFD_VHT_BLOCK_A_M		0x40
#define GAIN_DIFF_TH_1_A		0x49A8
#define GAIN_DIFF_TH_1_A_M		0x1F
#define GAIN_DIFF_TH_2_A		0x49A8
#define GAIN_DIFF_TH_2_A_M		0x3E0
#define GAIN_DIFF_TH_3_A		0x49A8
#define GAIN_DIFF_TH_3_A_M		0x7C00
#define GAIN_DIFF_TH_4_A		0x49A8
#define GAIN_DIFF_TH_4_A_M		0xF8000
#define GAIN_DIFF_TH_5_A		0x49A8
#define GAIN_DIFF_TH_5_A_M		0x1F00000
#define GAIN_DIFF_TH_6_A		0x49A8
#define GAIN_DIFF_TH_6_A_M		0x3E000000
#define FORCE_EQUAL_WGT_A		0x49A8
#define FORCE_EQUAL_WGT_A_M		0x40000000
#define HW_ANTWGT_EN_A		0x49A8
#define HW_ANTWGT_EN_A_M		0x80000000
#define GAIN_DIFF_TH_7_A		0x49AC
#define GAIN_DIFF_TH_7_A_M		0x1F
#define GAIN_DIFF_TH_8_A		0x49AC
#define GAIN_DIFF_TH_8_A_M		0x3E0
#define ANTWGT_PEAK_RATIO_THRESH_OPT_A		0x49AC
#define ANTWGT_PEAK_RATIO_THRESH_OPT_A_M		0x3C00
#define NULL_CONNECT_CHK_ENABLE_A		0x49AC
#define NULL_CONNECT_CHK_ENABLE_A_M		0x4000
#define EDCCA_ENERGY_TH_A		0x49C8
#define EDCCA_ENERGY_TH_A_M		0xFF
#define EDCCA_OFST_A		0x49C8
#define EDCCA_OFST_A_M		0x1F00
#define EDCCA_FORCE_PATH_A		0x49C8
#define EDCCA_FORCE_PATH_A_M		0x6000
#define EDCCA_PERIOD_A		0x49C8
#define EDCCA_PERIOD_A_M		0x18000
#define EDCCA_VLD_TH_A		0x49C8
#define EDCCA_VLD_TH_A_M		0x60000
#define EDCCA_EN_A		0x49C8
#define EDCCA_EN_A_M		0x80000
#define EDCCA_FORCE_PATH_EN_A		0x49C8
#define EDCCA_FORCE_PATH_EN_A_M		0x100000
#define EDCCA_WGTSEL_EN_A		0x49C8
#define EDCCA_WGTSEL_EN_A_M		0x200000
#define RAKE_EN_A		0x49EC
#define RAKE_EN_A_M		0x1
#define TIME2EN_INTP_A		0x49F0
#define TIME2EN_INTP_A_M		0xFF
#define ANT_PW_SAVE_RSSI_TH_A		0x49FC
#define ANT_PW_SAVE_RSSI_TH_A_M		0xFF
#define ANT_PW_SAVE_EN_A		0x49FC
#define ANT_PW_SAVE_EN_A_M		0x100
#define CCK_ABANDON_TH_11M_1R_DB_A		0x4A00
#define CCK_ABANDON_TH_11M_1R_DB_A_M		0x1F
#define CCK_ABANDON_TH_11M_2R_DB_A		0x4A00
#define CCK_ABANDON_TH_11M_2R_DB_A_M		0x3E0
#define CCK_ABANDON_TH_11M_3R_DB_A		0x4A00
#define CCK_ABANDON_TH_11M_3R_DB_A_M		0x7C00
#define CCK_ABANDON_TH_11M_4R_DB_A		0x4A00
#define CCK_ABANDON_TH_11M_4R_DB_A_M		0xF8000
#define CCK_ABANDON_TH_5M_1R_DB_A		0x4A00
#define CCK_ABANDON_TH_5M_1R_DB_A_M		0x1F00000
#define CCK_ABANDON_TH_5M_2R_DB_A		0x4A00
#define CCK_ABANDON_TH_5M_2R_DB_A_M		0x3E000000
#define EVM_DATA_OPT_A		0x4A00
#define EVM_DATA_OPT_A_M		0xC0000000
#define CCK_ABANDON_TH_5M_3R_DB_A		0x4A04
#define CCK_ABANDON_TH_5M_3R_DB_A_M		0x1F
#define CCK_ABANDON_TH_5M_4R_DB_A		0x4A04
#define CCK_ABANDON_TH_5M_4R_DB_A_M		0x3E0
#define EVM_SIG_OPT_A		0x4A04
#define EVM_SIG_OPT_A_M		0xC00
#define CCK_ABANDON_EN_A		0x4A04
#define CCK_ABANDON_EN_A_M		0x1000
#define DC_WIN_EN_A		0x4A10
#define DC_WIN_EN_A_M		0x1
#define SEG0R_DFS_MSKNPW_TH_A		0x4A14
#define SEG0R_DFS_MSKNPW_TH_A_M		0x7F
#define SEG0R_DFS_MSKNPW_EN_A		0x4A14
#define SEG0R_DFS_MSKNPW_EN_A_M		0x80
#define PROCR_POST_RX_PROC_DLY_TIME_A		0x4A18
#define PROCR_POST_RX_PROC_DLY_TIME_A_M		0x7F
#define PATH0_R_TXAGC_MAX_A		0x5800
#define PATH0_R_TXAGC_MAX_A_M		0xFF
#define PATH0_R_TXAGC_MIN_A		0x5800
#define PATH0_R_TXAGC_MIN_A_M		0xFF00
#define PATH0_R_TXAGC_RF_MAX_A		0x5800
#define PATH0_R_TXAGC_RF_MAX_A_M		0x3F0000
#define PATH0_R_TXAGC_RF_MIN_A		0x5800
#define PATH0_R_TXAGC_RF_MIN_A_M		0xFC00000
#define PATH0_R_DPD_OFST_EN_A		0x5800
#define PATH0_R_DPD_OFST_EN_A_M		0x10000000
#define PATH0_R_TXAGCSWING_EN_A		0x5800
#define PATH0_R_TXAGCSWING_EN_A_M		0x20000000
#define PATH0_R_DIS_CCK_SWING_TSSI_OFST_A		0x5800
#define PATH0_R_DIS_CCK_SWING_TSSI_OFST_A_M		0x40000000
#define PATH0_R_DIS_CCK_SWING_TXAGC_A		0x5800
#define PATH0_R_DIS_CCK_SWING_TXAGC_A_M		0x80000000
#define PATH0_R_TXAGC_OFDM_REF_DBM_A		0x5804
#define PATH0_R_TXAGC_OFDM_REF_DBM_A_M		0x1FF
#define PATH0_R_TXAGC_OFDM_REF_CW_A		0x5804
#define PATH0_R_TXAGC_OFDM_REF_CW_A_M		0x3FE00
#define PATH0_R_TSSI_MAP_OFST_OFDM_A		0x5804
#define PATH0_R_TSSI_MAP_OFST_OFDM_A_M		0x7FC0000
#define PATH0_R_DPD_OFST_A		0x5804
#define PATH0_R_DPD_OFST_A_M		0xF8000000
#define PATH0_R_TXAGC_CCK_REF_DBM_A		0x5808
#define PATH0_R_TXAGC_CCK_REF_DBM_A_M		0x1FF
#define PATH0_R_TXAGC_CCK_REF_CW_A		0x5808
#define PATH0_R_TXAGC_CCK_REF_CW_A_M		0x3FE00
#define PATH0_R_TSSI_MAP_OFST_CCK_A		0x5808
#define PATH0_R_TSSI_MAP_OFST_CCK_A_M		0x7FC0000
#define PATH0_R_TSSI_MAP_SLOPE_OFDM_A		0x580C
#define PATH0_R_TSSI_MAP_SLOPE_OFDM_A_M		0x7F
#define PATH0_R_TSSI_MAP_SLOPE_CCK_A		0x580C
#define PATH0_R_TSSI_MAP_SLOPE_CCK_A_M		0x7F00
#define PATH0_R_TXPW_FORCE_RDY_A		0x580C
#define PATH0_R_TXPW_FORCE_RDY_A_M		0x8000
#define PATH0_R_TSSI_ADC_DC_OFST_RE_A		0x580C
#define PATH0_R_TSSI_ADC_DC_OFST_RE_A_M		0xFFF0000
#define PATH0_R_TSSI_PARAM_OFDM_20M_ONLY_A		0x580C
#define PATH0_R_TSSI_PARAM_OFDM_20M_ONLY_A_M		0x10000000
#define PATH0_R_TSSI_SLOPE_CAL_PARAM_OFDM_20M_ONLY_A		0x580C
#define PATH0_R_TSSI_SLOPE_CAL_PARAM_OFDM_20M_ONLY_A_M		0x20000000
#define PATH0_R_TSSI_PARAM_CCK_LONG_PPDU_ONLY_A		0x580C
#define PATH0_R_TSSI_PARAM_CCK_LONG_PPDU_ONLY_A_M		0x40000000
#define PATH0_R_TSSI_SLOPE_CAL_PARAM_CCK_LONG_PPDU_ONLY_A		0x580C
#define PATH0_R_TSSI_SLOPE_CAL_PARAM_CCK_LONG_PPDU_ONLY_A_M		0x80000000
#define PATH0_R_TXAGC_PSEUDO_CW_A		0x5810
#define PATH0_R_TXAGC_PSEUDO_CW_A_M		0x1FF
#define PATH0_R_TXAGC_PSEUDO_CW_EN_A		0x5810
#define PATH0_R_TXAGC_PSEUDO_CW_EN_A_M		0x200
#define PATH0_R_TMETER_T0_A		0x5810
#define PATH0_R_TMETER_T0_A_M		0xFC00
#define PATH0_R_DIS_TSSI_F_A		0x5810
#define PATH0_R_DIS_TSSI_F_A_M		0x10000
#define PATH0_R_TMETER_TBL_RA_A		0x5810
#define PATH0_R_TMETER_TBL_RA_A_M		0x7E0000
#define PATH0_R_TMETER_TBL_RD_A			0x5810
#define PATH0_R_TMETER_TBL_RD_A_M		0x800000
#define PATH0_R_TSSI_THERMAL_PW_TRK_EN_A		0x5810
#define PATH0_R_TSSI_THERMAL_PW_TRK_EN_A_M		0x1000000
#define PATH0_R_TMETER_TBL_FORCE_WEN_A			0x5810
#define PATH0_R_TMETER_TBL_FORCE_WEN_A_M		0x2000000
#define PATH0_R_TMETER_TBL_FORCE_REN_A			0x5810
#define PATH0_R_TMETER_TBL_FORCE_REN_A_M		0x4000000
#define PATH0_R_TSSI_DONT_RST_AT_BEGIN_OF_PKT_A		0x5810
#define PATH0_R_TSSI_DONT_RST_AT_BEGIN_OF_PKT_A_M	0x8000000
#define PATH0_R_TSSI_DONT_USE_UPD_ADC_A			0x5810
#define PATH0_R_TSSI_DONT_USE_UPD_ADC_A_M		0x10000000
#define PATH0_R_TSSI_BYPASS_TSSI_FORCE_OFF_A		0x5810
#define PATH0_R_TSSI_BYPASS_TSSI_FORCE_OFF_A_M		0x20000000
#define PATH0_R_TSSI_DBG_PORT_EN_A			0x5810
#define PATH0_R_TSSI_DBG_PORT_EN_A_M			0x40000000
#define PATH0_R_TSSI_DONT_BND_ALOGK_TO_POS_A		0x5810
#define PATH0_R_TSSI_DONT_BND_ALOGK_TO_POS_A_M		0x80000000
#define PATH0_R_TSSI_RF_GAP_TBL_RA_A			0x5814
#define PATH0_R_TSSI_RF_GAP_TBL_RA_A_M			0x3F
#define PATH0_R_TSSI_RF_GAP_EN_A			0x5814
#define PATH0_R_TSSI_RF_GAP_EN_A_M			0x40
#define PATH0_R_TSSI_RF_GAP_TBL_FORCE_WEN_A		0x5814
#define PATH0_R_TSSI_RF_GAP_TBL_FORCE_WEN_A_M		0x80
#define PATH0_R_TSSI_RF_GAP_TBL_FORCE_REN_A		0x5814
#define PATH0_R_TSSI_RF_GAP_TBL_FORCE_REN_A_M		0x100
#define PATH0_R_TSSI_RF_GAP_TBL_RD_A			0x5814
#define PATH0_R_TSSI_RF_GAP_TBL_RD_A_M			0x200
#define PATH0_R_TSSI_ADC_PREAMBLE_GATING_FORCE_ON_A	0x5814
#define PATH0_R_TSSI_ADC_PREAMBLE_GATING_FORCE_ON_A_M	0x400
#define PATH0_R_TSSI_BYPASS_TSSI_C_A			0x5814
#define PATH0_R_TSSI_BYPASS_TSSI_C_A_M			0x800
#define PATH0_R_TSSI_DCK_AUTO_BYPASS_UPD_A		0x5814
#define PATH0_R_TSSI_DCK_AUTO_BYPASS_UPD_A_M		0x1000
#define PATH0_R_TSSI_DCK_AUTO_EN_A			0x5814
#define PATH0_R_TSSI_DCK_AUTO_EN_A_M			0x2000
#define PATH0_R_TSSI_DCK_AUTO_START_AT_PHYTXON_A	0x5814
#define PATH0_R_TSSI_DCK_AUTO_START_AT_PHYTXON_A_M	0x4000
#define PATH0_R_TSSI_DCK_AUTO_AVG_POINT_A		0x5814
#define PATH0_R_TSSI_DCK_AUTO_AVG_POINT_A_M		0x38000
#define PATH0_R_TSSI_DCK_AUTO_START_DLY_A		0x5814
#define PATH0_R_TSSI_DCK_AUTO_START_DLY_A_M		0x3C0000
#define PATH0_R_TSSI_ADC_AMPLIFY_A			0x5814
#define PATH0_R_TSSI_ADC_AMPLIFY_A_M			0xC00000
#define PATH0_R_TSSI_PW_TRK_USE_025DB_A			0x5814
#define PATH0_R_TSSI_PW_TRK_USE_025DB_A_M		0x1000000
#define PATH0_R_TSSI_DCK_SEL_A				0x5814
#define PATH0_R_TSSI_DCK_SEL_A_M			0x18000000
#define PATH0_R_TSSI_TXADC_PW_SV_EN_A			0x5814
#define PATH0_R_TSSI_TXADC_PW_SV_EN_A_M			0x20000000
#define PATH0_R_TSSI_RF_GAP_DE_CMB_OPT_A		0x5814
#define PATH0_R_TSSI_RF_GAP_DE_CMB_OPT_A_M		0x40000000
#define PATH0_R_TSSI_RF_GAP_DE_OFST_EN_A		0x5814
#define PATH0_R_TSSI_RF_GAP_DE_OFST_EN_A_M		0x80000000
#define PATH0_R_TXAGC_OFST_A				0x5818
#define PATH0_R_TXAGC_OFST_A_M				0xFF
#define PATH0_R_HE_ER_STF_PW_OFST_A			0x5818
#define PATH0_R_HE_ER_STF_PW_OFST_A_M			0x1FF00
#define PATH0_R_HE_STF_PW_OFST_A			0x5818
#define PATH0_R_HE_STF_PW_OFST_A_M			0x3FE0000
#define PATH0_R_TSSI_OSCILLATION_CNT_CLR_A		0x5818
#define PATH0_R_TSSI_OSCILLATION_CNT_CLR_A_M		0x4000000
#define PATH0_R_TSSI_OFST_BY_RFC_A			0x5818
#define PATH0_R_TSSI_OFST_BY_RFC_A_M			0x8000000
#define PATH0_R_TSSI_PW_TRK_AUTO_EN_A			0x5818
#define PATH0_R_TSSI_PW_TRK_AUTO_EN_A_M			0x10000000
#define PATH0_R_TSSI_PW_TRK_DONT_ACC_PRE_PW_A		0x5818
#define PATH0_R_TSSI_PW_TRK_DONT_ACC_PRE_PW_A_M		0x20000000
#define PATH0_R_TSSI_PW_TRK_MANUAL_UPD_EN_A		0x5818
#define PATH0_R_TSSI_PW_TRK_MANUAL_UPD_EN_A_M		0x40000000
#define PATH0_R_TSSI_PW_TRK_MANUAL_UPD_TRIG_A		0x5818
#define PATH0_R_TSSI_PW_TRK_MANUAL_UPD_TRIG_A_M		0x80000000
#define PATH0_R_TSSI_ADC_AVG_POINT_CCK_A		0x581C
#define PATH0_R_TSSI_ADC_AVG_POINT_CCK_A_M		0x3FF
#define PATH0_R_TSSI_ADC_AVG_POINT_OFDM_A		0x581C
#define PATH0_R_TSSI_ADC_AVG_POINT_OFDM_A_M		0xFFC00
#define PATH0_R_TSSI_SLOPE_CAL_EN_A			0x581C
#define PATH0_R_TSSI_SLOPE_CAL_EN_A_M			0x100000
#define PATH0_R_TSSI_ADC_SAMPLING_SHIFT_OFDM_A		0x581C
#define PATH0_R_TSSI_ADC_SAMPLING_SHIFT_OFDM_A_M		0x1E00000
#define PATH0_R_TSSI_ADC_SAMPLING_SHIFT_CCK_A		0x581C
#define PATH0_R_TSSI_ADC_SAMPLING_SHIFT_CCK_A_M		0x1E000000
#define PATH0_R_TSSI_ADC_NON_SQUARE_EN_A		0x581C
#define PATH0_R_TSSI_ADC_NON_SQUARE_EN_A_M		0x20000000
#define PATH0_R_TSSI_PSEUDO_TRK_MOD_EN_A		0x581C
#define PATH0_R_TSSI_PSEUDO_TRK_MOD_EN_A_M		0x80000000
#define PATH0_R_TSSI_SLOPE_A_A			0x5820
#define PATH0_R_TSSI_SLOPE_A_A_M		0xFFF
#define PATH0_R_TSSI_PKT_AVG_NUM_A		0x5820
#define PATH0_R_TSSI_PKT_AVG_NUM_A_M		0xF000
#define PATH0_R_TSSI_PW_TRK_SWING_LIM_A		0x5820
#define PATH0_R_TSSI_PW_TRK_SWING_LIM_A_M		0x1F0000
#define PATH0_R_TSSI_PW_TRK_SW_OFST_A		0x5820
#define PATH0_R_TSSI_PW_TRK_SW_OFST_A_M		0x1FE00000
#define PATH0_R_TSSI_ISEPA_A			0x5820
#define PATH0_R_TSSI_ISEPA_A_M			0x40000000
#define PATH0_R_TSSI_EN_A			0x5820
#define PATH0_R_TSSI_EN_A_M			0x80000000
#define PATH0_R_TSSI_A_OFDM_5M_A		0x5824
#define PATH0_R_TSSI_A_OFDM_5M_A_M		0x3FFFF
#define PATH0_R_TSSI_B_OFDM_5M_A		0x5824
#define PATH0_R_TSSI_B_OFDM_5M_A_M		0x3FFC0000
#define PATH0_R_TSSI_K_OFDM_5M_A		0x5828
#define PATH0_R_TSSI_K_OFDM_5M_A_M		0xFFF
#define PATH0_R_TSSI_DE_OFDM_5M_A		0x5828
#define PATH0_R_TSSI_DE_OFDM_5M_A_M		0x3FF000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_5M_A		0x5828
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_5M_A_M		0x7FC00000
#define PATH0_R_TSSI_A_OFDM_10M_A		0x582C
#define PATH0_R_TSSI_A_OFDM_10M_A_M		0x3FFFF
#define PATH0_R_TSSI_B_OFDM_10M_A		0x582C
#define PATH0_R_TSSI_B_OFDM_10M_A_M		0x3FFC0000
#define PATH0_R_TSSI_K_OFDM_10M_A		0x5830
#define PATH0_R_TSSI_K_OFDM_10M_A_M		0xFFF
#define PATH0_R_TSSI_DE_OFDM_10M_A		0x5830
#define PATH0_R_TSSI_DE_OFDM_10M_A_M		0x3FF000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_10M_A		0x5830
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_10M_A_M		0x7FC00000
#define PATH0_R_TSSI_A_OFDM_20M_A		0x5834
#define PATH0_R_TSSI_A_OFDM_20M_A_M		0x3FFFF
#define PATH0_R_TSSI_B_OFDM_20M_A		0x5834
#define PATH0_R_TSSI_B_OFDM_20M_A_M		0x3FFC0000
#define PATH0_R_TSSI_K_OFDM_20M_A		0x5838
#define PATH0_R_TSSI_K_OFDM_20M_A_M		0xFFF
#define PATH0_R_TSSI_DE_OFDM_20M_A		0x5838
#define PATH0_R_TSSI_DE_OFDM_20M_A_M		0x3FF000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_20M_A	0x5838
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_20M_A_M	0x7FC00000
#define PATH0_R_TSSI_A_OFDM_40M_A			0x583C
#define PATH0_R_TSSI_A_OFDM_40M_A_M			0x3FFFF
#define PATH0_R_TSSI_B_OFDM_40M_A			0x583C
#define PATH0_R_TSSI_B_OFDM_40M_A_M			0x3FFC0000
#define PATH0_R_TSSI_K_OFDM_40M_A			0x5840
#define PATH0_R_TSSI_K_OFDM_40M_A_M			0xFFF
#define PATH0_R_TSSI_DE_OFDM_40M_A			0x5840
#define PATH0_R_TSSI_DE_OFDM_40M_A_M			0x3FF000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_40M_A	0x5840
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_40M_A_M	0x7FC00000
#define PATH0_R_TSSI_A_OFDM_80M_A			0x5844
#define PATH0_R_TSSI_A_OFDM_80M_A_M			0x3FFFF
#define PATH0_R_TSSI_B_OFDM_80M_A			0x5844
#define PATH0_R_TSSI_B_OFDM_80M_A_M			0x3FFC0000
#define PATH0_R_TSSI_K_OFDM_80M_A			0x5848
#define PATH0_R_TSSI_K_OFDM_80M_A_M			0xFFF
#define PATH0_R_TSSI_DE_OFDM_80M_A			0x5848
#define PATH0_R_TSSI_DE_OFDM_80M_A_M			0x3FF000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80M_A	0x5848
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80M_A_M	0x7FC00000
#define PATH0_R_TSSI_A_OFDM_80_80M_A			0x584C
#define PATH0_R_TSSI_A_OFDM_80_80M_A_M			0x3FFFF
#define PATH0_R_TSSI_B_OFDM_80_80M_A			0x584C
#define PATH0_R_TSSI_B_OFDM_80_80M_A_M			0x3FFC0000
#define PATH0_R_TSSI_K_OFDM_80_80M_A			0x5850
#define PATH0_R_TSSI_K_OFDM_80_80M_A_M			0xFFF
#define PATH0_R_TSSI_DE_OFDM_80_80M_A			0x5850
#define PATH0_R_TSSI_DE_OFDM_80_80M_A_M			0x3FF000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80_80M_A	0x5850
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80_80M_A_M	0x7FC00000
#define PATH0_R_TSSI_A_CCK_LONG_A			0x5854
#define PATH0_R_TSSI_A_CCK_LONG_A_M			0x3FFFF
#define PATH0_R_TSSI_B_CCK_LONG_A			0x5854
#define PATH0_R_TSSI_B_CCK_LONG_A_M			0x3FFC0000
#define PATH0_R_TSSI_K_CCK_LONG_A			0x5858
#define PATH0_R_TSSI_K_CCK_LONG_A_M			0xFFF
#define PATH0_R_TSSI_DE_CCK_LONG_A			0x5858
#define PATH0_R_TSSI_DE_CCK_LONG_A_M			0x3FF000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_LONG_A	0x5858
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_LONG_A_M	0x7FC00000
#define PATH0_R_TSSI_A_CCK_SHORT_A			0x585C
#define PATH0_R_TSSI_A_CCK_SHORT_A_M			0x3FFFF
#define PATH0_R_TSSI_B_CCK_SHORT_A			0x585C
#define PATH0_R_TSSI_B_CCK_SHORT_A_M			0x3FFC0000
#define PATH0_R_TSSI_K_CCK_SHORT_A			0x5860
#define PATH0_R_TSSI_K_CCK_SHORT_A_M			0xFFF
#define PATH0_R_TSSI_DE_CCK_SHORT_A			0x5860
#define PATH0_R_TSSI_DE_CCK_SHORT_A_M			0x3FF000
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_SHORT_A	0x5860
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_SHORT_A_M	0x7FC00000
#define PATH0_RSWING_NO_LIM_A				0x5860
#define PATH0_RSWING_NO_LIM_A_M				0x80000000
#define PATH0_R_TSSI_DELTA_CODE_MAX_A			0x5864
#define PATH0_R_TSSI_DELTA_CODE_MAX_A_M			0x3FF
#define PATH0_R_TSSI_DELTA_CODE_MIN_A			0x5864
#define PATH0_R_TSSI_DELTA_CODE_MIN_A_M			0xFFC00
#define PATH0_R_RFC_TMETER_T1_FORCE_VAL_A		0x5864
#define PATH0_R_RFC_TMETER_T1_FORCE_VAL_A_M		0x3F00000
#define PATH0_R_RFC_TMETER_T1_FORCE_ON_A		0x5864
#define PATH0_R_RFC_TMETER_T1_FORCE_ON_A_M		0x4000000
#define PATH0_R_GOTHROUGH_TX_IQKDPK_A			0x5864
#define PATH0_R_GOTHROUGH_TX_IQKDPK_A_M			0x8000000
#define PATH0_R_GOTHROUGH_RX_IQKDPK_A			0x5864
#define PATH0_R_GOTHROUGH_RX_IQKDPK_A_M			0x10000000
#define PATH0_R_IQK_IO_RFC_EN_A				0x5864
#define PATH0_R_IQK_IO_RFC_EN_A_M			0x20000000
#define PATH0_R_TX_IMFIR2_FORCE_RDY_A			0x5864
#define PATH0_R_TX_IMFIR2_FORCE_RDY_A_M			0x40000000
#define PATH0_R_CLK_GATING_TD_PATH_FORCE_ON_A		0x5864
#define PATH0_R_CLK_GATING_TD_PATH_FORCE_ON_A_M		0x80000000
#define PATH0_R_ANT_TRAIN_EN_A				0x5868
#define PATH0_R_ANT_TRAIN_EN_A_M			0x1
#define PATH0_R_TX_ANT_SEL_A				0x5868
#define PATH0_R_TX_ANT_SEL_A_M				0x2
#define PATH0_R_RFE_BUF_EN_A				0x5868
#define PATH0_R_RFE_BUF_EN_A_M				0x4
#define PATH0_R_LNAON_AGC_A				0x5868
#define PATH0_R_LNAON_AGC_A_M				0x8
#define PATH0_R_TRSW_BIT_BT_A				0x5868
#define PATH0_R_TRSW_BIT_BT_A_M				0x10
#define PATH0_R_TRSW_S_A				0x5868
#define PATH0_R_TRSW_S_A_M				0x20
#define PATH0_R_TRSW_O_A				0x5868
#define PATH0_R_TRSW_O_A_M				0x40
#define PATH0_R_TRSWB_O_A				0x5868
#define PATH0_R_TRSWB_O_A_M				0x80
#define PATH0_R_BT_FORCE_ANTIDX_A			0x5868
#define PATH0_R_BT_FORCE_ANTIDX_A_M			0xF00
#define PATH0_R_BT_FORCE_ANTIDX_EN_A			0x5868
#define PATH0_R_BT_FORCE_ANTIDX_EN_A_M			0x1000
#define PATH0_R_ANT_MODULE_RFE_OPT_A			0x5868
#define PATH0_R_ANT_MODULE_RFE_OPT_A_M			0xC000
#define PATH0_R_RFSW_TR_A				0x5868
#define PATH0_R_RFSW_TR_A_M				0xFFFF0000
#define PATH0_R_ANTSEL_A				0x586C
#define PATH0_R_ANTSEL_A_M				0xFFFFFFFF
#define PATH0_R_RFSW_ANT_31_0__A			0x5870
#define PATH0_R_RFSW_ANT_31_0__A_M			0xFFFFFFFF
#define PATH0_R_RFSW_ANT_63_32__A			0x5874
#define PATH0_R_RFSW_ANT_63_32__A_M			0xFFFFFFFF
#define PATH0_R_RFSW_ANT_95_64__A			0x5878
#define PATH0_R_RFSW_ANT_95_64__A_M			0xFFFFFFFF
#define PATH0_R_RFSW_ANT_127_96__A			0x587C
#define PATH0_R_RFSW_ANT_127_96__A_M			0xFFFFFFFF
#define PATH0_R_RFE_SEL_31_0__A				0x5880
#define PATH0_R_RFE_SEL_31_0__A_M			0xFFFFFFFF
#define PATH0_R_RFE_SEL_63_32__A			0x5884
#define PATH0_R_RFE_SEL_63_32__A_M			0xFFFFFFFF
#define PATH0_R_RFE_SEL_95_64__A			0x5888
#define PATH0_R_RFE_SEL_95_64__A_M			0xFFFFFFFF
#define PATH0_R_RFE_SEL_127_96__A			0x588C
#define PATH0_R_RFE_SEL_127_96__A_M			0xFFFFFFFF
#define PATH0_R_RFE_INV_A				0x5890
#define PATH0_R_RFE_INV_A_M				0xFFFFFFFF
#define PATH0_R_RFE_OPT_A				0x5894
#define PATH0_R_RFE_OPT_A_M				0xFFFFFFF
#define PATH0_R_PATH_HW_ANTSW_DIS_BY_GNT_BT_A		0x5894
#define PATH0_R_PATH_HW_ANTSW_DIS_BY_GNT_BT_A_M		0x10000000
#define PATH0_R_PATH_NOTRSW_BT_A			0x5894
#define PATH0_R_PATH_NOTRSW_BT_A_M			0x20000000
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_5M_A	0x5898
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_5M_A_M	0xFF
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_10M_A	0x5898
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_10M_A_M	0xFF00
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_20M_A	0x5898
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_20M_A_M	0xFF0000
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_40M_A	0x5898
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_40M_A_M	0xFF000000
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80M_A	0x589C
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80M_A_M	0xFF
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80_80M_A	0x589C
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80_80M_A_M	0xFF00
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_LONG_A	0x589C
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_LONG_A_M	0xFF0000
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_SHORT_A	0x589C
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_SHORT_A_M	0xFF000000
#define PATH0_R_HE_LSTF_PW_OFST_52_56_A			0x58A0
#define PATH0_R_HE_LSTF_PW_OFST_52_56_A_M		0xFF
#define PATH0_R_HE_LSTF_PW_OFST_52_56_2_A		0x58A0
#define PATH0_R_HE_LSTF_PW_OFST_52_56_2_A_M		0xFF00
#define PATH0_R_HE_LSTF_PW_OFST_52_56_4_A		0x58A0
#define PATH0_R_HE_LSTF_PW_OFST_52_56_4_A_M		0xFF0000
#define PATH0_R_HE_LSTF_PW_OFST_52_56_8_A		0x58A0
#define PATH0_R_HE_LSTF_PW_OFST_52_56_8_A_M		0xFF000000
#define PATH0_R_HE_LSTF_PW_OFST_52_56X2_A		0x58A4
#define PATH0_R_HE_LSTF_PW_OFST_52_56X2_A_M		0xFF
#define PATH0_R_TSSI_GAP_S0_A				0x58A4
#define PATH0_R_TSSI_GAP_S0_A_M				0x1FF00
#define PATH0_R_TSSI_GAP_S1_A				0x58A4
#define PATH0_R_TSSI_GAP_S1_A_M				0x3FE0000
#define PATH0_R_TSSI_GAP_S2_A				0x58A8
#define PATH0_R_TSSI_GAP_S2_A_M				0x1FF
#define PATH0_R_TSSI_GAP_S3_A				0x58A8
#define PATH0_R_TSSI_GAP_S3_A_M				0x3FE00
#define PATH0_R_TSSI_GAP_S4_A				0x58A8
#define PATH0_R_TSSI_GAP_S4_A_M				0x7FC0000
#define PATH0_R_TSSI_GAP_S5_A				0x58AC
#define PATH0_R_TSSI_GAP_S5_A_M				0x1FF
#define PATH0_R_TSSI_GAP_S6_A				0x58AC
#define PATH0_R_TSSI_GAP_S6_A_M				0x3FE00
#define PATH0_R_TSSI_GAP_S7_A				0x58AC
#define PATH0_R_TSSI_GAP_S7_A_M				0x7FC0000
#define PATH0_R_IQK_DPK_PATH_RST_A			0x58AC
#define PATH0_R_IQK_DPK_PATH_RST_A_M			0x8000000
#define PATH0_R_RX_CFIR_TAP_DEC_AT_HT_A			0x58AC
#define PATH0_R_RX_CFIR_TAP_DEC_AT_HT_A_M		0x10000000
#define PATH0_R_RX_CFIR_TAP_DEC_AT_VHT_A		0x58AC
#define PATH0_R_RX_CFIR_TAP_DEC_AT_VHT_A_M		0x20000000
#define PATH0_R_RX_CFIR_TAP_DEC_AT_HE_A			0x58AC
#define PATH0_R_RX_CFIR_TAP_DEC_AT_HE_A_M		0x40000000
#define PATH0_R_RX_CFIR_TAP_DEC_AT_CCK_A		0x58AC
#define PATH0_R_RX_CFIR_TAP_DEC_AT_CCK_A_M		0x80000000
#define PATH0_R_DAC_GAIN_COMP_TBL_RA_A			0x58B0
#define PATH0_R_DAC_GAIN_COMP_TBL_RA_A_M		0x7F
#define PATH0_R_DAC_GAIN_COMP_TBL_RD_A			0x58B0
#define PATH0_R_DAC_GAIN_COMP_TBL_RD_A_M		0x80
#define PATH0_R_DAC_GAIN_COMP_TBL_FORCE_WEN_A		0x58B0
#define PATH0_R_DAC_GAIN_COMP_TBL_FORCE_WEN_A_M		0x100
#define PATH0_R_DAC_GAIN_COMP_TBL_FORCE_REN_A		0x58B0
#define PATH0_R_DAC_GAIN_COMP_TBL_FORCE_REN_A_M		0x200
#define PATH0_R_DAC_GAIN_COMP_EN_A			0x58B0
#define PATH0_R_DAC_GAIN_COMP_EN_A_M			0x400
#define PATH0_R_TSSI_CW_COMP_EN_A			0x58B0
#define PATH0_R_TSSI_CW_COMP_EN_A_M			0x800
#define PATH0_R_TSSI_OSCILLATION_CNT_AUTO_CLR_DIS_A	0x58B0
#define PATH0_R_TSSI_OSCILLATION_CNT_AUTO_CLR_DIS_A_M	0x8000
#define PATH0_R_TSSI_OSCILLATION_HALT_TRK_TH_A		0x58B0
#define PATH0_R_TSSI_OSCILLATION_HALT_TRK_TH_A_M	0xFFFF0000
#define PATH0_R_TSSI_DBG_SEL_A				0x58B4
#define PATH0_R_TSSI_DBG_SEL_A_M			0x1F
#define PATH0_R_GAIN_TX_IPA_FORCE_ON_A			0x58B4
#define PATH0_R_GAIN_TX_IPA_FORCE_ON_A_M		0x20
#define PATH0_R_GAIN_TX_IPA_FORCE_VAL_A			0x58B4
#define PATH0_R_GAIN_TX_IPA_FORCE_VAL_A_M		0x1C0
#define PATH0_R_TXPW_TBL_IOQ_DIS_A			0x58B4
#define PATH0_R_TXPW_TBL_IOQ_DIS_A_M			0x200
#define PATH0_R_RFTXEN_SAMPLING_SHIFT_A			0x58B4
#define PATH0_R_RFTXEN_SAMPLING_SHIFT_A_M		0xF000
#define PATH0_R_TMETER_T0_CW_A				0x58B4
#define PATH0_R_TMETER_T0_CW_A_M			0xFF0000
#define PATH0_R_TSSI_F_WAIT_UPD_OFDM_A			0x58B4
#define PATH0_R_TSSI_F_WAIT_UPD_OFDM_A_M		0x7F000000
#define PATH0_R_TSSI_F_WAIT_UPD_CCK_SHORT_A		0x58B8
#define PATH0_R_TSSI_F_WAIT_UPD_CCK_SHORT_A_M		0x7F
#define PATH0_R_TSSI_F_WAIT_UPD_CCK_LONG_A		0x58B8
#define PATH0_R_TSSI_F_WAIT_UPD_CCK_LONG_A_M		0x7F00
#define PATH0_R_TSSI_CCK_LONG_ADC_SAMPLING_SHIFT_A	0x58B8
#define PATH0_R_TSSI_CCK_LONG_ADC_SAMPLING_SHIFT_A_M	0x7F0000
#define PATH0_R_TSSI_CCK_SHORT_ADC_SAMPLING_SHIFT_A	0x58B8
#define PATH0_R_TSSI_CCK_SHORT_ADC_SAMPLING_SHIFT_A_M	0x7F000000
#define PATH0_R_TXAGC_OFST_MAX_A			0x58BC
#define PATH0_R_TXAGC_OFST_MAX_A_M			0xFF
#define PATH0_R_TXAGC_OFST_MIN_A			0x58BC
#define PATH0_R_TXAGC_OFST_MIN_A_M			0xFF00
#define PATH0_R_TSSI_BYPASS_AT_LTE_RX_EQ_A		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_LTE_RX_EQ_A_M		0x10000
#define PATH0_R_TSSI_BYPASS_AT_LTE_RX_EQ_VAL_A		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_LTE_RX_EQ_VAL_A_M	0x20000
#define PATH0_R_TSSI_BYPASS_AT_GNT_WL_EQ_A		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_GNT_WL_EQ_A_M		0x40000
#define PATH0_R_TSSI_BYPASS_AT_GNT_WL_EQ_VAL_A		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_GNT_WL_EQ_VAL_A_M	0x80000
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_EQ_A		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_EQ_A_M		0x100000
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_EQ_VAL_A		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_EQ_VAL_A_M	0x200000
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_A		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_A_M		0x400000
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_VAL_A	0x58BC
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_VAL_A_M	0x800000
#define PATH0_R_TSSI_BYPASS_AT_FTM_A2A_AFELBK_EQ1_A	0x58BC
#define PATH0_R_TSSI_BYPASS_AT_FTM_A2A_AFELBK_EQ1_A_M	0x1000000
#define PATH0_R_TSSI_BYPASS_AT_FTM_LBK_EQ1_A		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_FTM_LBK_EQ1_A_M		0x2000000
#define PATH0_R_TSSI_BYPASS_AT_FTM_RFLBK_EQ1_A		0x58BC
#define PATH0_R_TSSI_BYPASS_AT_FTM_RFLBK_EQ1_A_M	0x4000000
#define PATH0_R_GAIN_TX_GAPK_FORCE_VAL_A		0x58C0
#define PATH0_R_GAIN_TX_GAPK_FORCE_VAL_A_M		0xF
#define PATH0_R_GAIN_TX_GAPK_FORCE_ON_A			0x58C0
#define PATH0_R_GAIN_TX_GAPK_FORCE_ON_A_M		0x10
#define PATH0_R_GAIN_TX_PAD_FORCE_VAL_A			0x58C0
#define PATH0_R_GAIN_TX_PAD_FORCE_VAL_A_M		0x3E0
#define PATH0_R_GAIN_TX_PAD_FORCE_ON_A			0x58C0
#define PATH0_R_GAIN_TX_PAD_FORCE_ON_A_M		0x400
#define PATH0_R_GAIN_TX_FORCE_VAL_A			0x58C0
#define PATH0_R_GAIN_TX_FORCE_VAL_A_M			0xF800
#define PATH0_R_GAIN_TX_FORCE_ON_A			0x58C0
#define PATH0_R_GAIN_TX_FORCE_ON_A_M			0x10000
#define PATH0_R_TSSISWING_LIM_PEAK_OFDM_A		0x58C0
#define PATH0_R_TSSISWING_LIM_PEAK_OFDM_A_M		0xE0000
#define PATH0_R_TSSISWING_LIM_PEAK_CCK_A		0x58C0
#define PATH0_R_TSSISWING_LIM_PEAK_CCK_A_M		0x700000
#define PATH0_R_CLR_TXAGC_OFST_IF_VAL_CHANGE_EN_A	0x58C0
#define PATH0_R_CLR_TXAGC_OFST_IF_VAL_CHANGE_EN_A_M	0x800000
#define PATH0_R_TSSI_TRACK_AT_SMALL_SWING_A		0x58C0
#define PATH0_R_TSSI_TRACK_AT_SMALL_SWING_A_M		0x1000000
#define PATH0_R_BYPASS_TSSI_CCK_EN_A			0x58C0
#define PATH0_R_BYPASS_TSSI_CCK_EN_A_M			0x2000000
#define PATH0_R_BYPASS_TSSI_LEGACY_EN_A			0x58C0
#define PATH0_R_BYPASS_TSSI_LEGACY_EN_A_M		0x4000000
#define PATH0_R_BYPASS_TSSI_HT_EN_A			0x58C0
#define PATH0_R_BYPASS_TSSI_HT_EN_A_M			0x8000000
#define PATH0_R_BYPASS_TSSI_VHT_EN_A			0x58C0
#define PATH0_R_BYPASS_TSSI_VHT_EN_A_M			0x10000000
#define PATH0_R_BYPASS_TSSI_HE_EN_A			0x58C0
#define PATH0_R_BYPASS_TSSI_HE_EN_A_M			0x20000000
#define PATH0_R_BYPASS_TSSI_HE_ER_SU_EN_A		0x58C0
#define PATH0_R_BYPASS_TSSI_HE_ER_SU_EN_A_M		0x40000000
#define PATH0_R_BYPASS_TSSI_HE_TB_EN_A			0x58C0
#define PATH0_R_BYPASS_TSSI_HE_TB_EN_A_M		0x80000000
#define PATH0_R_RF_GAP_CAL_BND0_A			0x58C4
#define PATH0_R_RF_GAP_CAL_BND0_A_M			0x3F
#define PATH0_R_RF_GAP_CAL_BND1_A			0x58C4
#define PATH0_R_RF_GAP_CAL_BND1_A_M			0xFC0
#define PATH0_R_RF_GAP_CAL_BND2_A			0x58C4
#define PATH0_R_RF_GAP_CAL_BND2_A_M			0x3F000
#define PATH0_R_TSSI_ADC_OFST_BND01_A			0x58C4
#define PATH0_R_TSSI_ADC_OFST_BND01_A_M			0x3FFC0000
#define PATH0_R_TSSI_RF_GAP_BY_RANGE_EN_A		0x58C4
#define PATH0_R_TSSI_RF_GAP_BY_RANGE_EN_A_M		0x40000000
#define PATH0_R_TSSI_RF_GAP_BY_RANGE_DCK_EN_A		0x58C4
#define PATH0_R_TSSI_RF_GAP_BY_RANGE_DCK_EN_A_M		0x80000000
#define PATH0_R_TSSI_ADC_OFST_BND12_A			0x58C8
#define PATH0_R_TSSI_ADC_OFST_BND12_A_M			0xFFF
#define PATH0_R_TSSI_ADC_OFST_BND22_A			0x58C8
#define PATH0_R_TSSI_ADC_OFST_BND22_A_M			0xFFF000
#define PATH0_R_ADC_FIFO_PATH_EN_FORCE_ON_A		0x58C8
#define PATH0_R_ADC_FIFO_PATH_EN_FORCE_ON_A_M		0x1000000
#define PATH0_R_TXINFO_CH_WITH_DATA_DECODE_A		0x58C8
#define PATH0_R_TXINFO_CH_WITH_DATA_DECODE_A_M		0x6000000
#define PATH0_R_BYPASS_TSSI_VHT_MU_EN_A			0x58C8
#define PATH0_R_BYPASS_TSSI_VHT_MU_EN_A_M		0x10000000
#define PATH0_R_BYPASS_TSSI_HE_MU_EN_A			0x58C8
#define PATH0_R_BYPASS_TSSI_HE_MU_EN_A_M		0x20000000
#define PATH0_R_BYPASS_TSSI_HE_RU_EN_A			0x58C8
#define PATH0_R_BYPASS_TSSI_HE_RU_EN_A_M		0x40000000
#define PATH0_R_BYPASS_TSSI_TXBF_EN_A			0x58C8
#define PATH0_R_BYPASS_TSSI_TXBF_EN_A_M			0x80000000
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL0_A		0x58CC
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL0_A_M		0x7
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL1_A		0x58CC
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL1_A_M		0x38
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL2_A		0x58CC
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL2_A_M		0x1C0
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL3_A		0x58CC
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL3_A_M		0xE00
#define PATH0_R_TSSI_SLOPE_CAL_SEL_IPA_A		0x58CC
#define PATH0_R_TSSI_SLOPE_CAL_SEL_IPA_A_M		0x1000
#define PATH0_R_TX_GAIN_CCK_MORE_ADJ_A			0x58CC
#define PATH0_R_TX_GAIN_CCK_MORE_ADJ_A_M		0xFF000000
#define PATH0_R_TX_GAIN_SCALE_FORCE_VAL_A		0x58D0
#define PATH0_R_TX_GAIN_SCALE_FORCE_VAL_A_M		0xFFF
#define PATH0_R_TX_GAIN_SCALE_FORCE_ON_A		0x58D0
#define PATH0_R_TX_GAIN_SCALE_FORCE_ON_A_M		0x1000
#define PATH0_R_TX_LSTF_PW_EST_STARTING_SHIFT_A		0x58D0
#define PATH0_R_TX_LSTF_PW_EST_STARTING_SHIFT_A_M	0x1E000
#define PATH0_R_TX_LSTF_PW_EST_LEN_A			0x58D0
#define PATH0_R_TX_LSTF_PW_EST_LEN_A_M			0x3FE0000
#define PATH0_R_TX_LSTF_PW_EST_SEL_EVEN_A		0x58D0
#define PATH0_R_TX_LSTF_PW_EST_SEL_EVEN_A_M		0x4000000
#define PATH0_R_TSSI_C_MAP_UNFIX_A			0x58D0
#define PATH0_R_TSSI_C_MAP_UNFIX_A_M			0x80000000
#define PATH0_R_BYPASS_TSSI_HE_TB_CH_WITH_DATA_A	0x58D4
#define PATH0_R_BYPASS_TSSI_HE_TB_CH_WITH_DATA_A_M	0xFF
#define PATH0_R_TSSI_BYPASS_TXPW_MAX_A			0x58D4
#define PATH0_R_TSSI_BYPASS_TXPW_MAX_A_M		0x3FE00
#define PATH0_R_TSSI_BYPASS_TXPW_MIN_A			0x58D4
#define PATH0_R_TSSI_BYPASS_TXPW_MIN_A_M		0x7FC0000
#define PATH0_R_DELTA_TSSI_TOP_GCK_FORCE_ON_A		0x58D4
#define PATH0_R_DELTA_TSSI_TOP_GCK_FORCE_ON_A_M		0x8000000
#define PATH0_R_TX_GAIN_SPLIT_FOR_DPD_PRE_A		0x58D4
#define PATH0_R_TX_GAIN_SPLIT_FOR_DPD_PRE_A_M		0x10000000
#define PATH0_R_TX_GAIN_SPLIT_FOR_DPD_POST_A		0x58D4
#define PATH0_R_TX_GAIN_SPLIT_FOR_DPD_POST_A_M		0x20000000
#define PATH0_R_TXPW_SPLIT_FOR_DPD_A			0x58D4
#define PATH0_R_TXPW_SPLIT_FOR_DPD_A_M			0x40000000
#define PATH0_R_TXAGC_TP_MASK_EN_A			0x58D4
#define PATH0_R_TXAGC_TP_MASK_EN_A_M			0x80000000
#define PATH0_R_TSSI_BYPASS_BY_C_MAX_A			0x58D8
#define PATH0_R_TSSI_BYPASS_BY_C_MAX_A_M		0x1FF
#define PATH0_R_TSSI_BYPASS_BY_C_MIN_A			0x58D8
#define PATH0_R_TSSI_BYPASS_BY_C_MIN_A_M		0x3FE00
#define PATH0_R_TSSI_BYPASS_BY_C_SEL_A			0x58D8
#define PATH0_R_TSSI_BYPASS_BY_C_SEL_A_M		0xC0000
#define PATH0_R_TSSI_BYPASS_AVG_R_SMALLER_THAN_TH_A	0x58D8
#define PATH0_R_TSSI_BYPASS_AVG_R_SMALLER_THAN_TH_A_M	0xFFF00000
#define PATH0_R_TXAGC_OFST_FIX_ERR_MAX_A		0x58DC
#define PATH0_R_TXAGC_OFST_FIX_ERR_MAX_A_M		0xFF
#define PATH0_R_TXAGC_OFST_FIX_ERR_MIN_A		0x58DC
#define PATH0_R_TXAGC_OFST_FIX_ERR_MIN_A_M		0xFF00
#define PATH0_R_TXAGC_OFST_FIX_A			0x58DC
#define PATH0_R_TXAGC_OFST_FIX_A_M			0x10000
#define PATH0_R_TSSI_C_FORCE_VAL_A			0x58DC
#define PATH0_R_TSSI_C_FORCE_VAL_A_M			0x1FF00000
#define PATH0_R_TSSI_C_FORCE_ON_A			0x58DC
#define PATH0_R_TSSI_C_FORCE_ON_A_M			0x20000000
#define PATH0_R_TXPW_RSTB_MAN_ON_A			0x58DC
#define PATH0_R_TXPW_RSTB_MAN_ON_A_M			0x40000000
#define PATH0_R_TXPW_RSTB_MAN_A				0x58DC
#define PATH0_R_TXPW_RSTB_MAN_A_M			0x80000000
#define PATH0_R_TXAGC_OFDM_REF_CW_OFST_A		0x58E0
#define PATH0_R_TXAGC_OFDM_REF_CW_OFST_A_M		0x3FF
#define PATH0_R_TXAGC_CCK_REF_CW_OFST_A			0x58E0
#define PATH0_R_TXAGC_CCK_REF_CW_OFST_A_M		0x3FF000
#define PATH0_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_A		0x58E0
#define PATH0_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_A_M	0x7F000000
#define PATH0_R_TXPW_RDY_NO_DLY_A			0x58E0
#define PATH0_R_TXPW_RDY_NO_DLY_A_M			0x80000000
#define PATH0_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_HE_TB_A	0x58E4
#define PATH0_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_HE_TB_A_M	0x7F
#define PATH0_R_FORCE_RFC_PREAMLE_PW_TYPE_ON_A		0x58E4
#define PATH0_R_FORCE_RFC_PREAMLE_PW_TYPE_ON_A_M	0x80
#define PATH0_R_FORCE_RFC_PREAMLE_PW_TYPE_VAL_A		0x58E4
#define PATH0_R_FORCE_RFC_PREAMLE_PW_TYPE_VAL_A_M	0x700
#define PATH0_R_TXAGC_OFST_MOVING_AVG_LEN_A		0x58E4
#define PATH0_R_TXAGC_OFST_MOVING_AVG_LEN_A_M		0x3800
#define PATH0_R_TXAGC_OFST_MOVING_AVG_CLR_A		0x58E4
#define PATH0_R_TXAGC_OFST_MOVING_AVG_CLR_A_M		0x4000
#define PATH0_R_TXAGC_OFST_MOVING_AVG_INI_DIS_A		0x58E4
#define PATH0_R_TXAGC_OFST_MOVING_AVG_INI_DIS_A_M	0x8000
#define PATH0_R_TXAGC_OFST_MOVING_AVG_RPT_SEL_A		0x58E4
#define PATH0_R_TXAGC_OFST_MOVING_AVG_RPT_SEL_A_M	0xF0000
#define PATH0_R_TX_LSTF_PW_EST_STARTING_SHIFT_MORE_A	0x58E4
#define PATH0_R_TX_LSTF_PW_EST_STARTING_SHIFT_MORE_A_M	0x7F00000
#define PATH0_R_TSSI_BYPASS_FINAL_CODE_MAX_A		0x58F0
#define PATH0_R_TSSI_BYPASS_FINAL_CODE_MAX_A_M		0x1FF
#define PATH0_R_TSSI_BYPASS_FINAL_CODE_MIN_A		0x58F0
#define PATH0_R_TSSI_BYPASS_FINAL_CODE_MIN_A_M		0x3FE00
#define PATH0_R_GOTHROUGH_TX_GAIN_POST_DPD_A		0x58F0
#define PATH0_R_GOTHROUGH_TX_GAIN_POST_DPD_A_M		0x40000
#define PATH0_R_TX_GAIN_SCALE_POST_DPD_FORCE_ON_A	0x58F0
#define PATH0_R_TX_GAIN_SCALE_POST_DPD_FORCE_ON_A_M	0x80000
#define PATH0_R_TX_GAIN_SCALE_POST_DPD_FORCE_VAL_A	0x58F0
#define PATH0_R_TX_GAIN_SCALE_POST_DPD_FORCE_VAL_A_M	0xFFF00000
#define PATH0_R_RF_GAP_CAL_OFST_BND00_10BITS_A		0x58F4
#define PATH0_R_RF_GAP_CAL_OFST_BND00_10BITS_A_M	0x3FF
#define PATH0_R_RF_GAP_CAL_OFST_BND01_10BITS_A		0x58F4
#define PATH0_R_RF_GAP_CAL_OFST_BND01_10BITS_A_M	0xFFC00
#define PATH0_R_RF_GAP_CAL_OFST_BND12_10BITS_A		0x58F4
#define PATH0_R_RF_GAP_CAL_OFST_BND12_10BITS_A_M	0x3FF00000
#define PATH0_R_RF_GAP_CAL_OFST_BND22_10BITS_A		0x58F8
#define PATH0_R_RF_GAP_CAL_OFST_BND22_10BITS_A_M	0x3FF
#define PATH0_R_LOG_VAL_OFST_CCK_A		0x58F8
#define PATH0_R_LOG_VAL_OFST_CCK_A_M		0x3FFFFC00
#define PATH0_R_LOG_VAL_OFST_OFDM_A		0x58FC
#define PATH0_R_LOG_VAL_OFST_OFDM_A_M		0xFFFFF
#define PATH0_R_UPD_TXAGC_OFST_LATENCY_A	0x58FC
#define PATH0_R_UPD_TXAGC_OFST_LATENCY_A_M	0x700000
#define PATH0_R_TSSI_UPD_TMETER_EN_A		0x58FC
#define PATH0_R_TSSI_UPD_TMETER_EN_A_M		0x800000
#define PATH1_R_TXAGC_MAX_A			0x7800
#define PATH1_R_TXAGC_MAX_A_M			0xFF
#define PATH1_R_TXAGC_MIN_A			0x7800
#define PATH1_R_TXAGC_MIN_A_M			0xFF00
#define PATH1_R_TXAGC_RF_MAX_A			0x7800
#define PATH1_R_TXAGC_RF_MAX_A_M		0x3F0000
#define PATH1_R_TXAGC_RF_MIN_A			0x7800
#define PATH1_R_TXAGC_RF_MIN_A_M		0xFC00000
#define PATH1_R_DPD_OFST_EN_A			0x7800
#define PATH1_R_DPD_OFST_EN_A_M			0x10000000
#define PATH1_R_TXAGCSWING_EN_A			0x7800
#define PATH1_R_TXAGCSWING_EN_A_M		0x20000000
#define PATH1_R_DIS_CCK_SWING_TSSI_OFST_A	0x7800
#define PATH1_R_DIS_CCK_SWING_TSSI_OFST_A_M	0x40000000
#define PATH1_R_DIS_CCK_SWING_TXAGC_A		0x7800
#define PATH1_R_DIS_CCK_SWING_TXAGC_A_M		0x80000000
#define PATH1_R_TXAGC_OFDM_REF_DBM_A		0x7804
#define PATH1_R_TXAGC_OFDM_REF_DBM_A_M		0x1FF
#define PATH1_R_TXAGC_OFDM_REF_CW_A		0x7804
#define PATH1_R_TXAGC_OFDM_REF_CW_A_M		0x3FE00
#define PATH1_R_TSSI_MAP_OFST_OFDM_A		0x7804
#define PATH1_R_TSSI_MAP_OFST_OFDM_A_M		0x7FC0000
#define PATH1_R_DPD_OFST_A			0x7804
#define PATH1_R_DPD_OFST_A_M			0xF8000000
#define PATH1_R_TXAGC_CCK_REF_DBM_A		0x7808
#define PATH1_R_TXAGC_CCK_REF_DBM_A_M		0x1FF
#define PATH1_R_TXAGC_CCK_REF_CW_A		0x7808
#define PATH1_R_TXAGC_CCK_REF_CW_A_M		0x3FE00
#define PATH1_R_TSSI_MAP_OFST_CCK_A		0x7808
#define PATH1_R_TSSI_MAP_OFST_CCK_A_M		0x7FC0000
#define PATH1_R_TSSI_MAP_SLOPE_OFDM_A		0x780C
#define PATH1_R_TSSI_MAP_SLOPE_OFDM_A_M		0x7F
#define PATH1_R_TSSI_MAP_SLOPE_CCK_A		0x780C
#define PATH1_R_TSSI_MAP_SLOPE_CCK_A_M		0x7F00
#define PATH1_R_TXPW_FORCE_RDY_A		0x780C
#define PATH1_R_TXPW_FORCE_RDY_A_M		0x8000
#define PATH1_R_TSSI_ADC_DC_OFST_RE_A		0x780C
#define PATH1_R_TSSI_ADC_DC_OFST_RE_A_M		0xFFF0000
#define PATH1_R_TSSI_PARAM_OFDM_20M_ONLY_A	0x780C
#define PATH1_R_TSSI_PARAM_OFDM_20M_ONLY_A_M	0x10000000
#define PATH1_R_TSSI_SLOPE_CAL_PARAM_OFDM_20M_ONLY_A		0x780C
#define PATH1_R_TSSI_SLOPE_CAL_PARAM_OFDM_20M_ONLY_A_M		0x20000000
#define PATH1_R_TSSI_PARAM_CCK_LONG_PPDU_ONLY_A			0x780C
#define PATH1_R_TSSI_PARAM_CCK_LONG_PPDU_ONLY_A_M		0x40000000
#define PATH1_R_TSSI_SLOPE_CAL_PARAM_CCK_LONG_PPDU_ONLY_A	0x780C
#define PATH1_R_TSSI_SLOPE_CAL_PARAM_CCK_LONG_PPDU_ONLY_A_M	0x80000000
#define PATH1_R_TXAGC_PSEUDO_CW_A		0x7810
#define PATH1_R_TXAGC_PSEUDO_CW_A_M		0x1FF
#define PATH1_R_TXAGC_PSEUDO_CW_EN_A		0x7810
#define PATH1_R_TXAGC_PSEUDO_CW_EN_A_M		0x200
#define PATH1_R_TMETER_T0_A			0x7810
#define PATH1_R_TMETER_T0_A_M			0xFC00
#define PATH1_R_DIS_TSSI_F_A			0x7810
#define PATH1_R_DIS_TSSI_F_A_M			0x10000
#define PATH1_R_TMETER_TBL_RA_A			0x7810
#define PATH1_R_TMETER_TBL_RA_A_M		0x7E0000
#define PATH1_R_TMETER_TBL_RD_A			0x7810
#define PATH1_R_TMETER_TBL_RD_A_M		0x800000
#define PATH1_R_TSSI_THERMAL_PW_TRK_EN_A	0x7810
#define PATH1_R_TSSI_THERMAL_PW_TRK_EN_A_M	0x1000000
#define PATH1_R_TMETER_TBL_FORCE_WEN_A		0x7810
#define PATH1_R_TMETER_TBL_FORCE_WEN_A_M	0x2000000
#define PATH1_R_TMETER_TBL_FORCE_REN_A		0x7810
#define PATH1_R_TMETER_TBL_FORCE_REN_A_M	0x4000000
#define PATH1_R_TSSI_DONT_RST_AT_BEGIN_OF_PKT_A		0x7810
#define PATH1_R_TSSI_DONT_RST_AT_BEGIN_OF_PKT_A_M	0x8000000
#define PATH1_R_TSSI_DONT_USE_UPD_ADC_A		0x7810
#define PATH1_R_TSSI_DONT_USE_UPD_ADC_A_M	0x10000000
#define PATH1_R_TSSI_BYPASS_TSSI_FORCE_OFF_A	0x7810
#define PATH1_R_TSSI_BYPASS_TSSI_FORCE_OFF_A_M	0x20000000
#define PATH1_R_TSSI_DBG_PORT_EN_A		0x7810
#define PATH1_R_TSSI_DBG_PORT_EN_A_M		0x40000000
#define PATH1_R_TSSI_DONT_BND_ALOGK_TO_POS_A	0x7810
#define PATH1_R_TSSI_DONT_BND_ALOGK_TO_POS_A_M	0x80000000
#define PATH1_R_TSSI_RF_GAP_TBL_RA_A		0x7814
#define PATH1_R_TSSI_RF_GAP_TBL_RA_A_M		0x3F
#define PATH1_R_TSSI_RF_GAP_EN_A		0x7814
#define PATH1_R_TSSI_RF_GAP_EN_A_M		0x40
#define PATH1_R_TSSI_RF_GAP_TBL_FORCE_WEN_A	0x7814
#define PATH1_R_TSSI_RF_GAP_TBL_FORCE_WEN_A_M	0x80
#define PATH1_R_TSSI_RF_GAP_TBL_FORCE_REN_A	0x7814
#define PATH1_R_TSSI_RF_GAP_TBL_FORCE_REN_A_M	0x100
#define PATH1_R_TSSI_RF_GAP_TBL_RD_A		0x7814
#define PATH1_R_TSSI_RF_GAP_TBL_RD_A_M		0x200
#define PATH1_R_TSSI_ADC_PREAMBLE_GATING_FORCE_ON_A	0x7814
#define PATH1_R_TSSI_ADC_PREAMBLE_GATING_FORCE_ON_A_M	0x400
#define PATH1_R_TSSI_BYPASS_TSSI_C_A		0x7814
#define PATH1_R_TSSI_BYPASS_TSSI_C_A_M		0x800
#define PATH1_R_TSSI_DCK_AUTO_BYPASS_UPD_A	0x7814
#define PATH1_R_TSSI_DCK_AUTO_BYPASS_UPD_A_M	0x1000
#define PATH1_R_TSSI_DCK_AUTO_EN_A		0x7814
#define PATH1_R_TSSI_DCK_AUTO_EN_A_M		0x2000
#define PATH1_R_TSSI_DCK_AUTO_START_AT_PHYTXON_A	0x7814
#define PATH1_R_TSSI_DCK_AUTO_START_AT_PHYTXON_A_M	0x4000
#define PATH1_R_TSSI_DCK_AUTO_AVG_POINT_A	0x7814
#define PATH1_R_TSSI_DCK_AUTO_AVG_POINT_A_M	0x38000
#define PATH1_R_TSSI_DCK_AUTO_START_DLY_A	0x7814
#define PATH1_R_TSSI_DCK_AUTO_START_DLY_A_M	0x3C0000
#define PATH1_R_TSSI_ADC_AMPLIFY_A		0x7814
#define PATH1_R_TSSI_ADC_AMPLIFY_A_M		0xC00000
#define PATH1_R_TSSI_PW_TRK_USE_025DB_A		0x7814
#define PATH1_R_TSSI_PW_TRK_USE_025DB_A_M	0x1000000
#define PATH1_R_TSSI_DCK_SEL_A			0x7814
#define PATH1_R_TSSI_DCK_SEL_A_M		0x18000000
#define PATH1_R_TSSI_TXADC_PW_SV_EN_A		0x7814
#define PATH1_R_TSSI_TXADC_PW_SV_EN_A_M		0x20000000
#define PATH1_R_TSSI_RF_GAP_DE_CMB_OPT_A	0x7814
#define PATH1_R_TSSI_RF_GAP_DE_CMB_OPT_A_M	0x40000000
#define PATH1_R_TSSI_RF_GAP_DE_OFST_EN_A	0x7814
#define PATH1_R_TSSI_RF_GAP_DE_OFST_EN_A_M	0x80000000
#define PATH1_R_TXAGC_OFST_A			0x7818
#define PATH1_R_TXAGC_OFST_A_M			0xFF
#define PATH1_R_HE_ER_STF_PW_OFST_A		0x7818
#define PATH1_R_HE_ER_STF_PW_OFST_A_M		0x1FF00
#define PATH1_R_HE_STF_PW_OFST_A		0x7818
#define PATH1_R_HE_STF_PW_OFST_A_M		0x3FE0000
#define PATH1_R_TSSI_OSCILLATION_CNT_CLR_A	0x7818
#define PATH1_R_TSSI_OSCILLATION_CNT_CLR_A_M	0x4000000
#define PATH1_R_TSSI_OFST_BY_RFC_A		0x7818
#define PATH1_R_TSSI_OFST_BY_RFC_A_M		0x8000000
#define PATH1_R_TSSI_PW_TRK_AUTO_EN_A		0x7818
#define PATH1_R_TSSI_PW_TRK_AUTO_EN_A_M		0x10000000
#define PATH1_R_TSSI_PW_TRK_DONT_ACC_PRE_PW_A	0x7818
#define PATH1_R_TSSI_PW_TRK_DONT_ACC_PRE_PW_A_M	0x20000000
#define PATH1_R_TSSI_PW_TRK_MANUAL_UPD_EN_A	0x7818
#define PATH1_R_TSSI_PW_TRK_MANUAL_UPD_EN_A_M	0x40000000
#define PATH1_R_TSSI_PW_TRK_MANUAL_UPD_TRIG_A	0x7818
#define PATH1_R_TSSI_PW_TRK_MANUAL_UPD_TRIG_A_M	0x80000000
#define PATH1_R_TSSI_ADC_AVG_POINT_CCK_A	0x781C
#define PATH1_R_TSSI_ADC_AVG_POINT_CCK_A_M	0x3FF
#define PATH1_R_TSSI_ADC_AVG_POINT_OFDM_A	0x781C
#define PATH1_R_TSSI_ADC_AVG_POINT_OFDM_A_M	0xFFC00
#define PATH1_R_TSSI_SLOPE_CAL_EN_A		0x781C
#define PATH1_R_TSSI_SLOPE_CAL_EN_A_M		0x100000
#define PATH1_R_TSSI_ADC_SAMPLING_SHIFT_OFDM_A	0x781C
#define PATH1_R_TSSI_ADC_SAMPLING_SHIFT_OFDM_A_M	0x1E00000
#define PATH1_R_TSSI_ADC_SAMPLING_SHIFT_CCK_A	0x781C
#define PATH1_R_TSSI_ADC_SAMPLING_SHIFT_CCK_A_M	0x1E000000
#define PATH1_R_TSSI_ADC_NON_SQUARE_EN_A	0x781C
#define PATH1_R_TSSI_ADC_NON_SQUARE_EN_A_M	0x20000000
#define PATH1_R_TSSI_PSEUDO_TRK_MOD_EN_A	0x781C
#define PATH1_R_TSSI_PSEUDO_TRK_MOD_EN_A_M	0x80000000
#define PATH1_R_TSSI_SLOPE_A_A			0x7820
#define PATH1_R_TSSI_SLOPE_A_A_M		0xFFF
#define PATH1_R_TSSI_PKT_AVG_NUM_A		0x7820
#define PATH1_R_TSSI_PKT_AVG_NUM_A_M		0xF000
#define PATH1_R_TSSI_PW_TRK_SWING_LIM_A		0x7820
#define PATH1_R_TSSI_PW_TRK_SWING_LIM_A_M	0x1F0000
#define PATH1_R_TSSI_PW_TRK_SW_OFST_A		0x7820
#define PATH1_R_TSSI_PW_TRK_SW_OFST_A_M		0x1FE00000
#define PATH1_R_TSSI_ISEPA_A			0x7820
#define PATH1_R_TSSI_ISEPA_A_M			0x40000000
#define PATH1_R_TSSI_EN_A			0x7820
#define PATH1_R_TSSI_EN_A_M			0x80000000
#define PATH1_R_TSSI_A_OFDM_5M_A		0x7824
#define PATH1_R_TSSI_A_OFDM_5M_A_M		0x3FFFF
#define PATH1_R_TSSI_B_OFDM_5M_A		0x7824
#define PATH1_R_TSSI_B_OFDM_5M_A_M		0x3FFC0000
#define PATH1_R_TSSI_K_OFDM_5M_A		0x7828
#define PATH1_R_TSSI_K_OFDM_5M_A_M		0xFFF
#define PATH1_R_TSSI_DE_OFDM_5M_A		0x7828
#define PATH1_R_TSSI_DE_OFDM_5M_A_M		0x3FF000
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_5M_A		0x7828
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_5M_A_M		0x7FC00000
#define PATH1_R_TSSI_A_OFDM_10M_A		0x782C
#define PATH1_R_TSSI_A_OFDM_10M_A_M		0x3FFFF
#define PATH1_R_TSSI_B_OFDM_10M_A		0x782C
#define PATH1_R_TSSI_B_OFDM_10M_A_M		0x3FFC0000
#define PATH1_R_TSSI_K_OFDM_10M_A		0x7830
#define PATH1_R_TSSI_K_OFDM_10M_A_M		0xFFF
#define PATH1_R_TSSI_DE_OFDM_10M_A		0x7830
#define PATH1_R_TSSI_DE_OFDM_10M_A_M		0x3FF000
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_10M_A	0x7830
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_10M_A_M	0x7FC00000
#define PATH1_R_TSSI_A_OFDM_20M_A		0x7834
#define PATH1_R_TSSI_A_OFDM_20M_A_M		0x3FFFF
#define PATH1_R_TSSI_B_OFDM_20M_A		0x7834
#define PATH1_R_TSSI_B_OFDM_20M_A_M		0x3FFC0000
#define PATH1_R_TSSI_K_OFDM_20M_A		0x7838
#define PATH1_R_TSSI_K_OFDM_20M_A_M		0xFFF
#define PATH1_R_TSSI_DE_OFDM_20M_A		0x7838
#define PATH1_R_TSSI_DE_OFDM_20M_A_M		0x3FF000
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_20M_A	0x7838
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_20M_A_M	0x7FC00000
#define PATH1_R_TSSI_A_OFDM_40M_A		0x783C
#define PATH1_R_TSSI_A_OFDM_40M_A_M		0x3FFFF
#define PATH1_R_TSSI_B_OFDM_40M_A		0x783C
#define PATH1_R_TSSI_B_OFDM_40M_A_M		0x3FFC0000
#define PATH1_R_TSSI_K_OFDM_40M_A		0x7840
#define PATH1_R_TSSI_K_OFDM_40M_A_M		0xFFF
#define PATH1_R_TSSI_DE_OFDM_40M_A		0x7840
#define PATH1_R_TSSI_DE_OFDM_40M_A_M		0x3FF000
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_40M_A	0x7840
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_40M_A_M	0x7FC00000
#define PATH1_R_TSSI_A_OFDM_80M_A		0x7844
#define PATH1_R_TSSI_A_OFDM_80M_A_M		0x3FFFF
#define PATH1_R_TSSI_B_OFDM_80M_A		0x7844
#define PATH1_R_TSSI_B_OFDM_80M_A_M		0x3FFC0000
#define PATH1_R_TSSI_K_OFDM_80M_A		0x7848
#define PATH1_R_TSSI_K_OFDM_80M_A_M		0xFFF
#define PATH1_R_TSSI_DE_OFDM_80M_A		0x7848
#define PATH1_R_TSSI_DE_OFDM_80M_A_M		0x3FF000
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80M_A	0x7848
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80M_A_M	0x7FC00000
#define PATH1_R_TSSI_A_OFDM_80_80M_A		0x784C
#define PATH1_R_TSSI_A_OFDM_80_80M_A_M		0x3FFFF
#define PATH1_R_TSSI_B_OFDM_80_80M_A		0x784C
#define PATH1_R_TSSI_B_OFDM_80_80M_A_M		0x3FFC0000
#define PATH1_R_TSSI_K_OFDM_80_80M_A		0x7850
#define PATH1_R_TSSI_K_OFDM_80_80M_A_M		0xFFF
#define PATH1_R_TSSI_DE_OFDM_80_80M_A		0x7850
#define PATH1_R_TSSI_DE_OFDM_80_80M_A_M		0x3FF000
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80_80M_A	0x7850
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80_80M_A_M	0x7FC00000
#define PATH1_R_TSSI_A_CCK_LONG_A		0x7854
#define PATH1_R_TSSI_A_CCK_LONG_A_M		0x3FFFF
#define PATH1_R_TSSI_B_CCK_LONG_A		0x7854
#define PATH1_R_TSSI_B_CCK_LONG_A_M		0x3FFC0000
#define PATH1_R_TSSI_K_CCK_LONG_A		0x7858
#define PATH1_R_TSSI_K_CCK_LONG_A_M		0xFFF
#define PATH1_R_TSSI_DE_CCK_LONG_A		0x7858
#define PATH1_R_TSSI_DE_CCK_LONG_A_M		0x3FF000
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_LONG_A		0x7858
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_LONG_A_M		0x7FC00000
#define PATH1_R_TSSI_A_CCK_SHORT_A		0x785C
#define PATH1_R_TSSI_A_CCK_SHORT_A_M		0x3FFFF
#define PATH1_R_TSSI_B_CCK_SHORT_A		0x785C
#define PATH1_R_TSSI_B_CCK_SHORT_A_M		0x3FFC0000
#define PATH1_R_TSSI_K_CCK_SHORT_A		0x7860
#define PATH1_R_TSSI_K_CCK_SHORT_A_M		0xFFF
#define PATH1_R_TSSI_DE_CCK_SHORT_A		0x7860
#define PATH1_R_TSSI_DE_CCK_SHORT_A_M		0x3FF000
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_SHORT_A		0x7860
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_SHORT_A_M		0x7FC00000
#define PATH1_RSWING_NO_LIM_A			0x7860
#define PATH1_RSWING_NO_LIM_A_M			0x80000000
#define PATH1_R_TSSI_DELTA_CODE_MAX_A		0x7864
#define PATH1_R_TSSI_DELTA_CODE_MAX_A_M		0x3FF
#define PATH1_R_TSSI_DELTA_CODE_MIN_A		0x7864
#define PATH1_R_TSSI_DELTA_CODE_MIN_A_M		0xFFC00
#define PATH1_R_RFC_TMETER_T1_FORCE_VAL_A	0x7864
#define PATH1_R_RFC_TMETER_T1_FORCE_VAL_A_M	0x3F00000
#define PATH1_R_RFC_TMETER_T1_FORCE_ON_A	0x7864
#define PATH1_R_RFC_TMETER_T1_FORCE_ON_A_M	0x4000000
#define PATH1_R_GOTHROUGH_TX_IQKDPK_A		0x7864
#define PATH1_R_GOTHROUGH_TX_IQKDPK_A_M		0x8000000
#define PATH1_R_GOTHROUGH_RX_IQKDPK_A		0x7864
#define PATH1_R_GOTHROUGH_RX_IQKDPK_A_M		0x10000000
#define PATH1_R_IQK_IO_RFC_EN_A			0x7864
#define PATH1_R_IQK_IO_RFC_EN_A_M		0x20000000
#define PATH1_R_TX_IMFIR2_FORCE_RDY_A		0x7864
#define PATH1_R_TX_IMFIR2_FORCE_RDY_A_M		0x40000000
#define PATH1_R_CLK_GATING_TD_PATH_FORCE_ON_A	0x7864
#define PATH1_R_CLK_GATING_TD_PATH_FORCE_ON_A_M	0x80000000
#define PATH1_R_ANT_TRAIN_EN_A			0x7868
#define PATH1_R_ANT_TRAIN_EN_A_M		0x1
#define PATH1_R_TX_ANT_SEL_A			0x7868
#define PATH1_R_TX_ANT_SEL_A_M			0x2
#define PATH1_R_RFE_BUF_EN_A			0x7868
#define PATH1_R_RFE_BUF_EN_A_M			0x4
#define PATH1_R_LNAON_AGC_A			0x7868
#define PATH1_R_LNAON_AGC_A_M			0x8
#define PATH1_R_TRSW_BIT_BT_A			0x7868
#define PATH1_R_TRSW_BIT_BT_A_M			0x10
#define PATH1_R_TRSW_S_A			0x7868
#define PATH1_R_TRSW_S_A_M			0x20
#define PATH1_R_TRSW_O_A			0x7868
#define PATH1_R_TRSW_O_A_M			0x40
#define PATH1_R_TRSWB_O_A			0x7868
#define PATH1_R_TRSWB_O_A_M			0x80
#define PATH1_R_BT_FORCE_ANTIDX_A		0x7868
#define PATH1_R_BT_FORCE_ANTIDX_A_M		0xF00
#define PATH1_R_BT_FORCE_ANTIDX_EN_A		0x7868
#define PATH1_R_BT_FORCE_ANTIDX_EN_A_M		0x1000
#define PATH1_R_ANT_MODULE_RFE_OPT_A		0x7868
#define PATH1_R_ANT_MODULE_RFE_OPT_A_M		0xC000
#define PATH1_R_RFSW_TR_A			0x7868
#define PATH1_R_RFSW_TR_A_M			0xFFFF0000
#define PATH1_R_ANTSEL_A			0x786C
#define PATH1_R_ANTSEL_A_M			0xFFFFFFFF
#define PATH1_R_RFSW_ANT_31_0__A		0x7870
#define PATH1_R_RFSW_ANT_31_0__A_M		0xFFFFFFFF
#define PATH1_R_RFSW_ANT_63_32__A		0x7874
#define PATH1_R_RFSW_ANT_63_32__A_M		0xFFFFFFFF
#define PATH1_R_RFSW_ANT_95_64__A		0x7878
#define PATH1_R_RFSW_ANT_95_64__A_M		0xFFFFFFFF
#define PATH1_R_RFSW_ANT_127_96__A		0x787C
#define PATH1_R_RFSW_ANT_127_96__A_M		0xFFFFFFFF
#define PATH1_R_RFE_SEL_31_0__A			0x7880
#define PATH1_R_RFE_SEL_31_0__A_M		0xFFFFFFFF
#define PATH1_R_RFE_SEL_63_32__A		0x7884
#define PATH1_R_RFE_SEL_63_32__A_M		0xFFFFFFFF
#define PATH1_R_RFE_SEL_95_64__A		0x7888
#define PATH1_R_RFE_SEL_95_64__A_M		0xFFFFFFFF
#define PATH1_R_RFE_SEL_127_96__A		0x788C
#define PATH1_R_RFE_SEL_127_96__A_M		0xFFFFFFFF
#define PATH1_R_RFE_INV_A			0x7890
#define PATH1_R_RFE_INV_A_M			0xFFFFFFFF
#define PATH1_R_RFE_OPT_A			0x7894
#define PATH1_R_RFE_OPT_A_M			0xFFFFFFF
#define PATH1_R_PATH_HW_ANTSW_DIS_BY_GNT_BT_A		0x7894
#define PATH1_R_PATH_HW_ANTSW_DIS_BY_GNT_BT_A_M		0x10000000
#define PATH1_R_PATH_NOTRSW_BT_A			0x7894
#define PATH1_R_PATH_NOTRSW_BT_A_M			0x20000000
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_5M_A	0x7898
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_5M_A_M	0xFF
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_10M_A	0x7898
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_10M_A_M	0xFF00
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_20M_A	0x7898
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_20M_A_M	0xFF0000
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_40M_A	0x7898
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_40M_A_M	0xFF000000
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80M_A	0x789C
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80M_A_M	0xFF
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80_80M_A	0x789C
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80_80M_A_M	0xFF00
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_LONG_A	0x789C
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_LONG_A_M	0xFF0000
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_SHORT_A	0x789C
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_SHORT_A_M	0xFF000000
#define PATH1_R_HE_LSTF_PW_OFST_52_56_A			0x78A0
#define PATH1_R_HE_LSTF_PW_OFST_52_56_A_M		0xFF
#define PATH1_R_HE_LSTF_PW_OFST_52_56_2_A		0x78A0
#define PATH1_R_HE_LSTF_PW_OFST_52_56_2_A_M		0xFF00
#define PATH1_R_HE_LSTF_PW_OFST_52_56_4_A		0x78A0
#define PATH1_R_HE_LSTF_PW_OFST_52_56_4_A_M		0xFF0000
#define PATH1_R_HE_LSTF_PW_OFST_52_56_8_A		0x78A0
#define PATH1_R_HE_LSTF_PW_OFST_52_56_8_A_M		0xFF000000
#define PATH1_R_HE_LSTF_PW_OFST_52_56X2_A		0x78A4
#define PATH1_R_HE_LSTF_PW_OFST_52_56X2_A_M		0xFF
#define PATH1_R_TSSI_GAP_S0_A				0x78A4
#define PATH1_R_TSSI_GAP_S0_A_M				0x1FF00
#define PATH1_R_TSSI_GAP_S1_A				0x78A4
#define PATH1_R_TSSI_GAP_S1_A_M				0x3FE0000
#define PATH1_R_TSSI_GAP_S2_A				0x78A8
#define PATH1_R_TSSI_GAP_S2_A_M				0x1FF
#define PATH1_R_TSSI_GAP_S3_A				0x78A8
#define PATH1_R_TSSI_GAP_S3_A_M				0x3FE00
#define PATH1_R_TSSI_GAP_S4_A				0x78A8
#define PATH1_R_TSSI_GAP_S4_A_M				0x7FC0000
#define PATH1_R_TSSI_GAP_S5_A				0x78AC
#define PATH1_R_TSSI_GAP_S5_A_M				0x1FF
#define PATH1_R_TSSI_GAP_S6_A				0x78AC
#define PATH1_R_TSSI_GAP_S6_A_M				0x3FE00
#define PATH1_R_TSSI_GAP_S7_A				0x78AC
#define PATH1_R_TSSI_GAP_S7_A_M				0x7FC0000
#define PATH1_R_IQK_DPK_PATH_RST_A			0x78AC
#define PATH1_R_IQK_DPK_PATH_RST_A_M			0x8000000
#define PATH1_R_RX_CFIR_TAP_DEC_AT_HT_A			0x78AC
#define PATH1_R_RX_CFIR_TAP_DEC_AT_HT_A_M		0x10000000
#define PATH1_R_RX_CFIR_TAP_DEC_AT_VHT_A		0x78AC
#define PATH1_R_RX_CFIR_TAP_DEC_AT_VHT_A_M		0x20000000
#define PATH1_R_RX_CFIR_TAP_DEC_AT_HE_A			0x78AC
#define PATH1_R_RX_CFIR_TAP_DEC_AT_HE_A_M		0x40000000
#define PATH1_R_RX_CFIR_TAP_DEC_AT_CCK_A		0x78AC
#define PATH1_R_RX_CFIR_TAP_DEC_AT_CCK_A_M		0x80000000
#define PATH1_R_DAC_GAIN_COMP_TBL_RA_A			0x78B0
#define PATH1_R_DAC_GAIN_COMP_TBL_RA_A_M		0x7F
#define PATH1_R_DAC_GAIN_COMP_TBL_RD_A			0x78B0
#define PATH1_R_DAC_GAIN_COMP_TBL_RD_A_M		0x80
#define PATH1_R_DAC_GAIN_COMP_TBL_FORCE_WEN_A		0x78B0
#define PATH1_R_DAC_GAIN_COMP_TBL_FORCE_WEN_A_M		0x100
#define PATH1_R_DAC_GAIN_COMP_TBL_FORCE_REN_A		0x78B0
#define PATH1_R_DAC_GAIN_COMP_TBL_FORCE_REN_A_M		0x200
#define PATH1_R_DAC_GAIN_COMP_EN_A			0x78B0
#define PATH1_R_DAC_GAIN_COMP_EN_A_M			0x400
#define PATH1_R_TSSI_CW_COMP_EN_A			0x78B0
#define PATH1_R_TSSI_CW_COMP_EN_A_M			0x800
#define PATH1_R_TSSI_OSCILLATION_CNT_AUTO_CLR_DIS_A	0x78B0
#define PATH1_R_TSSI_OSCILLATION_CNT_AUTO_CLR_DIS_A_M	0x8000
#define PATH1_R_TSSI_OSCILLATION_HALT_TRK_TH_A		0x78B0
#define PATH1_R_TSSI_OSCILLATION_HALT_TRK_TH_A_M	0xFFFF0000
#define PATH1_R_TSSI_DBG_SEL_A				0x78B4
#define PATH1_R_TSSI_DBG_SEL_A_M			0x1F
#define PATH1_R_GAIN_TX_IPA_FORCE_ON_A			0x78B4
#define PATH1_R_GAIN_TX_IPA_FORCE_ON_A_M		0x20
#define PATH1_R_GAIN_TX_IPA_FORCE_VAL_A			0x78B4
#define PATH1_R_GAIN_TX_IPA_FORCE_VAL_A_M		0x1C0
#define PATH1_R_TXPW_TBL_IOQ_DIS_A			0x78B4
#define PATH1_R_TXPW_TBL_IOQ_DIS_A_M			0x200
#define PATH1_R_RFTXEN_SAMPLING_SHIFT_A			0x78B4
#define PATH1_R_RFTXEN_SAMPLING_SHIFT_A_M		0xF000
#define PATH1_R_TMETER_T0_CW_A				0x78B4
#define PATH1_R_TMETER_T0_CW_A_M			0xFF0000
#define PATH1_R_TSSI_F_WAIT_UPD_OFDM_A			0x78B4
#define PATH1_R_TSSI_F_WAIT_UPD_OFDM_A_M		0x7F000000
#define PATH1_R_TSSI_F_WAIT_UPD_CCK_SHORT_A		0x78B8
#define PATH1_R_TSSI_F_WAIT_UPD_CCK_SHORT_A_M		0x7F
#define PATH1_R_TSSI_F_WAIT_UPD_CCK_LONG_A		0x78B8
#define PATH1_R_TSSI_F_WAIT_UPD_CCK_LONG_A_M		0x7F00
#define PATH1_R_TSSI_CCK_LONG_ADC_SAMPLING_SHIFT_A	0x78B8
#define PATH1_R_TSSI_CCK_LONG_ADC_SAMPLING_SHIFT_A_M	0x7F0000
#define PATH1_R_TSSI_CCK_SHORT_ADC_SAMPLING_SHIFT_A	0x78B8
#define PATH1_R_TSSI_CCK_SHORT_ADC_SAMPLING_SHIFT_A_M	0x7F000000
#define PATH1_R_TXAGC_OFST_MAX_A			0x78BC
#define PATH1_R_TXAGC_OFST_MAX_A_M			0xFF
#define PATH1_R_TXAGC_OFST_MIN_A			0x78BC
#define PATH1_R_TXAGC_OFST_MIN_A_M			0xFF00
#define PATH1_R_TSSI_BYPASS_AT_LTE_RX_EQ_A		0x78BC
#define PATH1_R_TSSI_BYPASS_AT_LTE_RX_EQ_A_M		0x10000
#define PATH1_R_TSSI_BYPASS_AT_LTE_RX_EQ_VAL_A		0x78BC
#define PATH1_R_TSSI_BYPASS_AT_LTE_RX_EQ_VAL_A_M	0x20000
#define PATH1_R_TSSI_BYPASS_AT_GNT_WL_EQ_A		0x78BC
#define PATH1_R_TSSI_BYPASS_AT_GNT_WL_EQ_A_M		0x40000
#define PATH1_R_TSSI_BYPASS_AT_GNT_WL_EQ_VAL_A		0x78BC
#define PATH1_R_TSSI_BYPASS_AT_GNT_WL_EQ_VAL_A_M	0x80000
#define PATH1_R_TSSI_BYPASS_AT_GNT_BT_EQ_A		0x78BC
#define PATH1_R_TSSI_BYPASS_AT_GNT_BT_EQ_A_M		0x100000
#define PATH1_R_TSSI_BYPASS_AT_GNT_BT_EQ_VAL_A		0x78BC
#define PATH1_R_TSSI_BYPASS_AT_GNT_BT_EQ_VAL_A_M	0x200000
#define PATH1_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_A		0x78BC
#define PATH1_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_A_M		0x400000
#define PATH1_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_VAL_A	0x78BC
#define PATH1_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_VAL_A_M	0x800000
#define PATH1_R_TSSI_BYPASS_AT_FTM_A2A_AFELBK_EQ1_A	0x78BC
#define PATH1_R_TSSI_BYPASS_AT_FTM_A2A_AFELBK_EQ1_A_M	0x1000000
#define PATH1_R_TSSI_BYPASS_AT_FTM_LBK_EQ1_A		0x78BC
#define PATH1_R_TSSI_BYPASS_AT_FTM_LBK_EQ1_A_M		0x2000000
#define PATH1_R_TSSI_BYPASS_AT_FTM_RFLBK_EQ1_A		0x78BC
#define PATH1_R_TSSI_BYPASS_AT_FTM_RFLBK_EQ1_A_M	0x4000000
#define PATH1_R_GAIN_TX_GAPK_FORCE_VAL_A		0x78C0
#define PATH1_R_GAIN_TX_GAPK_FORCE_VAL_A_M		0xF
#define PATH1_R_GAIN_TX_GAPK_FORCE_ON_A			0x78C0
#define PATH1_R_GAIN_TX_GAPK_FORCE_ON_A_M		0x10
#define PATH1_R_GAIN_TX_PAD_FORCE_VAL_A			0x78C0
#define PATH1_R_GAIN_TX_PAD_FORCE_VAL_A_M		0x3E0
#define PATH1_R_GAIN_TX_PAD_FORCE_ON_A			0x78C0
#define PATH1_R_GAIN_TX_PAD_FORCE_ON_A_M		0x400
#define PATH1_R_GAIN_TX_FORCE_VAL_A			0x78C0
#define PATH1_R_GAIN_TX_FORCE_VAL_A_M			0xF800
#define PATH1_R_GAIN_TX_FORCE_ON_A			0x78C0
#define PATH1_R_GAIN_TX_FORCE_ON_A_M			0x10000
#define PATH1_R_TSSISWING_LIM_PEAK_OFDM_A		0x78C0
#define PATH1_R_TSSISWING_LIM_PEAK_OFDM_A_M		0xE0000
#define PATH1_R_TSSISWING_LIM_PEAK_CCK_A		0x78C0
#define PATH1_R_TSSISWING_LIM_PEAK_CCK_A_M		0x700000
#define PATH1_R_CLR_TXAGC_OFST_IF_VAL_CHANGE_EN_A	0x78C0
#define PATH1_R_CLR_TXAGC_OFST_IF_VAL_CHANGE_EN_A_M	0x800000
#define PATH1_R_TSSI_TRACK_AT_SMALL_SWING_A		0x78C0
#define PATH1_R_TSSI_TRACK_AT_SMALL_SWING_A_M		0x1000000
#define PATH1_R_BYPASS_TSSI_CCK_EN_A			0x78C0
#define PATH1_R_BYPASS_TSSI_CCK_EN_A_M			0x2000000
#define PATH1_R_BYPASS_TSSI_LEGACY_EN_A			0x78C0
#define PATH1_R_BYPASS_TSSI_LEGACY_EN_A_M		0x4000000
#define PATH1_R_BYPASS_TSSI_HT_EN_A			0x78C0
#define PATH1_R_BYPASS_TSSI_HT_EN_A_M			0x8000000
#define PATH1_R_BYPASS_TSSI_VHT_EN_A			0x78C0
#define PATH1_R_BYPASS_TSSI_VHT_EN_A_M			0x10000000
#define PATH1_R_BYPASS_TSSI_HE_EN_A			0x78C0
#define PATH1_R_BYPASS_TSSI_HE_EN_A_M			0x20000000
#define PATH1_R_BYPASS_TSSI_HE_ER_SU_EN_A		0x78C0
#define PATH1_R_BYPASS_TSSI_HE_ER_SU_EN_A_M		0x40000000
#define PATH1_R_BYPASS_TSSI_HE_TB_EN_A			0x78C0
#define PATH1_R_BYPASS_TSSI_HE_TB_EN_A_M		0x80000000
#define PATH1_R_RF_GAP_CAL_BND0_A			0x78C4
#define PATH1_R_RF_GAP_CAL_BND0_A_M			0x3F
#define PATH1_R_RF_GAP_CAL_BND1_A			0x78C4
#define PATH1_R_RF_GAP_CAL_BND1_A_M			0xFC0
#define PATH1_R_RF_GAP_CAL_BND2_A			0x78C4
#define PATH1_R_RF_GAP_CAL_BND2_A_M			0x3F000
#define PATH1_R_TSSI_ADC_OFST_BND01_A			0x78C4
#define PATH1_R_TSSI_ADC_OFST_BND01_A_M			0x3FFC0000
#define PATH1_R_TSSI_RF_GAP_BY_RANGE_EN_A		0x78C4
#define PATH1_R_TSSI_RF_GAP_BY_RANGE_EN_A_M		0x40000000
#define PATH1_R_TSSI_RF_GAP_BY_RANGE_DCK_EN_A		0x78C4
#define PATH1_R_TSSI_RF_GAP_BY_RANGE_DCK_EN_A_M		0x80000000
#define PATH1_R_TSSI_ADC_OFST_BND12_A			0x78C8
#define PATH1_R_TSSI_ADC_OFST_BND12_A_M			0xFFF
#define PATH1_R_TSSI_ADC_OFST_BND22_A			0x78C8
#define PATH1_R_TSSI_ADC_OFST_BND22_A_M			0xFFF000
#define PATH1_R_ADC_FIFO_PATH_EN_FORCE_ON_A		0x78C8
#define PATH1_R_ADC_FIFO_PATH_EN_FORCE_ON_A_M		0x1000000
#define PATH1_R_TXINFO_CH_WITH_DATA_DECODE_A		0x78C8
#define PATH1_R_TXINFO_CH_WITH_DATA_DECODE_A_M		0x6000000
#define PATH1_R_BYPASS_TSSI_VHT_MU_EN_A			0x78C8
#define PATH1_R_BYPASS_TSSI_VHT_MU_EN_A_M		0x10000000
#define PATH1_R_BYPASS_TSSI_HE_MU_EN_A			0x78C8
#define PATH1_R_BYPASS_TSSI_HE_MU_EN_A_M		0x20000000
#define PATH1_R_BYPASS_TSSI_HE_RU_EN_A			0x78C8
#define PATH1_R_BYPASS_TSSI_HE_RU_EN_A_M		0x40000000
#define PATH1_R_BYPASS_TSSI_TXBF_EN_A			0x78C8
#define PATH1_R_BYPASS_TSSI_TXBF_EN_A_M			0x80000000
#define PATH1_R_TSSI_SLOPE_CAL_PA_SEL0_A		0x78CC
#define PATH1_R_TSSI_SLOPE_CAL_PA_SEL0_A_M		0x7
#define PATH1_R_TSSI_SLOPE_CAL_PA_SEL1_A		0x78CC
#define PATH1_R_TSSI_SLOPE_CAL_PA_SEL1_A_M		0x38
#define PATH1_R_TSSI_SLOPE_CAL_PA_SEL2_A		0x78CC
#define PATH1_R_TSSI_SLOPE_CAL_PA_SEL2_A_M		0x1C0
#define PATH1_R_TSSI_SLOPE_CAL_PA_SEL3_A		0x78CC
#define PATH1_R_TSSI_SLOPE_CAL_PA_SEL3_A_M		0xE00
#define PATH1_R_TSSI_SLOPE_CAL_SEL_IPA_A		0x78CC
#define PATH1_R_TSSI_SLOPE_CAL_SEL_IPA_A_M		0x1000
#define PATH1_R_TX_GAIN_CCK_MORE_ADJ_A			0x78CC
#define PATH1_R_TX_GAIN_CCK_MORE_ADJ_A_M		0xFF000000
#define PATH1_R_TX_GAIN_SCALE_FORCE_VAL_A		0x78D0
#define PATH1_R_TX_GAIN_SCALE_FORCE_VAL_A_M		0xFFF
#define PATH1_R_TX_GAIN_SCALE_FORCE_ON_A		0x78D0
#define PATH1_R_TX_GAIN_SCALE_FORCE_ON_A_M		0x1000
#define PATH1_R_TX_LSTF_PW_EST_STARTING_SHIFT_A		0x78D0
#define PATH1_R_TX_LSTF_PW_EST_STARTING_SHIFT_A_M	0x1E000
#define PATH1_R_TX_LSTF_PW_EST_LEN_A			0x78D0
#define PATH1_R_TX_LSTF_PW_EST_LEN_A_M			0x3FE0000
#define PATH1_R_TX_LSTF_PW_EST_SEL_EVEN_A		0x78D0
#define PATH1_R_TX_LSTF_PW_EST_SEL_EVEN_A_M		0x4000000
#define PATH1_R_TSSI_C_MAP_UNFIX_A			0x78D0
#define PATH1_R_TSSI_C_MAP_UNFIX_A_M			0x80000000
#define PATH1_R_BYPASS_TSSI_HE_TB_CH_WITH_DATA_A	0x78D4
#define PATH1_R_BYPASS_TSSI_HE_TB_CH_WITH_DATA_A_M	0xFF
#define PATH1_R_TSSI_BYPASS_TXPW_MAX_A			0x78D4
#define PATH1_R_TSSI_BYPASS_TXPW_MAX_A_M		0x3FE00
#define PATH1_R_TSSI_BYPASS_TXPW_MIN_A			0x78D4
#define PATH1_R_TSSI_BYPASS_TXPW_MIN_A_M		0x7FC0000
#define PATH1_R_DELTA_TSSI_TOP_GCK_FORCE_ON_A		0x78D4
#define PATH1_R_DELTA_TSSI_TOP_GCK_FORCE_ON_A_M		0x8000000
#define PATH1_R_TX_GAIN_SPLIT_FOR_DPD_PRE_A		0x78D4
#define PATH1_R_TX_GAIN_SPLIT_FOR_DPD_PRE_A_M		0x10000000
#define PATH1_R_TX_GAIN_SPLIT_FOR_DPD_POST_A		0x78D4
#define PATH1_R_TX_GAIN_SPLIT_FOR_DPD_POST_A_M		0x20000000
#define PATH1_R_TXPW_SPLIT_FOR_DPD_A			0x78D4
#define PATH1_R_TXPW_SPLIT_FOR_DPD_A_M			0x40000000
#define PATH1_R_TXAGC_TP_MASK_EN_A			0x78D4
#define PATH1_R_TXAGC_TP_MASK_EN_A_M			0x80000000
#define PATH1_R_TSSI_BYPASS_BY_C_MAX_A			0x78D8
#define PATH1_R_TSSI_BYPASS_BY_C_MAX_A_M		0x1FF
#define PATH1_R_TSSI_BYPASS_BY_C_MIN_A			0x78D8
#define PATH1_R_TSSI_BYPASS_BY_C_MIN_A_M		0x3FE00
#define PATH1_R_TSSI_BYPASS_BY_C_SEL_A			0x78D8
#define PATH1_R_TSSI_BYPASS_BY_C_SEL_A_M		0xC0000
#define PATH1_R_TSSI_BYPASS_AVG_R_SMALLER_THAN_TH_A	0x78D8
#define PATH1_R_TSSI_BYPASS_AVG_R_SMALLER_THAN_TH_A_M	0xFFF00000
#define PATH1_R_TXAGC_OFST_FIX_ERR_MAX_A		0x78DC
#define PATH1_R_TXAGC_OFST_FIX_ERR_MAX_A_M		0xFF
#define PATH1_R_TXAGC_OFST_FIX_ERR_MIN_A		0x78DC
#define PATH1_R_TXAGC_OFST_FIX_ERR_MIN_A_M		0xFF00
#define PATH1_R_TXAGC_OFST_FIX_A			0x78DC
#define PATH1_R_TXAGC_OFST_FIX_A_M			0x10000
#define PATH1_R_TSSI_C_FORCE_VAL_A			0x78DC
#define PATH1_R_TSSI_C_FORCE_VAL_A_M			0x1FF00000
#define PATH1_R_TSSI_C_FORCE_ON_A			0x78DC
#define PATH1_R_TSSI_C_FORCE_ON_A_M			0x20000000
#define PATH1_R_TXPW_RSTB_MAN_ON_A			0x78DC
#define PATH1_R_TXPW_RSTB_MAN_ON_A_M			0x40000000
#define PATH1_R_TXPW_RSTB_MAN_A				0x78DC
#define PATH1_R_TXPW_RSTB_MAN_A_M			0x80000000
#define PATH1_R_TXAGC_OFDM_REF_CW_OFST_A		0x78E0
#define PATH1_R_TXAGC_OFDM_REF_CW_OFST_A_M		0x3FF
#define PATH1_R_TXAGC_CCK_REF_CW_OFST_A			0x78E0
#define PATH1_R_TXAGC_CCK_REF_CW_OFST_A_M		0x3FF000
#define PATH1_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_A		0x78E0
#define PATH1_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_A_M	0x7F000000
#define PATH1_R_TXPW_RDY_NO_DLY_A			0x78E0
#define PATH1_R_TXPW_RDY_NO_DLY_A_M			0x80000000
#define PATH1_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_HE_TB_A	0x78E4
#define PATH1_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_HE_TB_A_M	0x7F
#define PATH1_R_FORCE_RFC_PREAMLE_PW_TYPE_ON_A		0x78E4
#define PATH1_R_FORCE_RFC_PREAMLE_PW_TYPE_ON_A_M	0x80
#define PATH1_R_FORCE_RFC_PREAMLE_PW_TYPE_VAL_A		0x78E4
#define PATH1_R_FORCE_RFC_PREAMLE_PW_TYPE_VAL_A_M	0x700
#define PATH1_R_TXAGC_OFST_MOVING_AVG_LEN_A		0x78E4
#define PATH1_R_TXAGC_OFST_MOVING_AVG_LEN_A_M		0x3800
#define PATH1_R_TXAGC_OFST_MOVING_AVG_CLR_A		0x78E4
#define PATH1_R_TXAGC_OFST_MOVING_AVG_CLR_A_M		0x4000
#define PATH1_R_TXAGC_OFST_MOVING_AVG_INI_DIS_A		0x78E4
#define PATH1_R_TXAGC_OFST_MOVING_AVG_INI_DIS_A_M	0x8000
#define PATH1_R_TXAGC_OFST_MOVING_AVG_RPT_SEL_A		0x78E4
#define PATH1_R_TXAGC_OFST_MOVING_AVG_RPT_SEL_A_M	0xF0000
#define PATH1_R_TX_LSTF_PW_EST_STARTING_SHIFT_MORE_A	0x78E4
#define PATH1_R_TX_LSTF_PW_EST_STARTING_SHIFT_MORE_A_M	0x7F00000
#define PATH1_R_TSSI_BYPASS_FINAL_CODE_MAX_A		0x78F0
#define PATH1_R_TSSI_BYPASS_FINAL_CODE_MAX_A_M		0x1FF
#define PATH1_R_TSSI_BYPASS_FINAL_CODE_MIN_A		0x78F0
#define PATH1_R_TSSI_BYPASS_FINAL_CODE_MIN_A_M		0x3FE00
#define PATH1_R_GOTHROUGH_TX_GAIN_POST_DPD_A		0x78F0
#define PATH1_R_GOTHROUGH_TX_GAIN_POST_DPD_A_M		0x40000
#define PATH1_R_TX_GAIN_SCALE_POST_DPD_FORCE_ON_A	0x78F0
#define PATH1_R_TX_GAIN_SCALE_POST_DPD_FORCE_ON_A_M	0x80000
#define PATH1_R_TX_GAIN_SCALE_POST_DPD_FORCE_VAL_A	0x78F0
#define PATH1_R_TX_GAIN_SCALE_POST_DPD_FORCE_VAL_A_M	0xFFF00000
#define PATH1_R_RF_GAP_CAL_OFST_BND00_10BITS_A		0x78F4
#define PATH1_R_RF_GAP_CAL_OFST_BND00_10BITS_A_M	0x3FF
#define PATH1_R_RF_GAP_CAL_OFST_BND01_10BITS_A		0x78F4
#define PATH1_R_RF_GAP_CAL_OFST_BND01_10BITS_A_M	0xFFC00
#define PATH1_R_RF_GAP_CAL_OFST_BND12_10BITS_A		0x78F4
#define PATH1_R_RF_GAP_CAL_OFST_BND12_10BITS_A_M	0x3FF00000
#define PATH1_R_RF_GAP_CAL_OFST_BND22_10BITS_A		0x78F8
#define PATH1_R_RF_GAP_CAL_OFST_BND22_10BITS_A_M	0x3FF
#define PATH1_R_LOG_VAL_OFST_CCK_A		0x78F8
#define PATH1_R_LOG_VAL_OFST_CCK_A_M		0x3FFFFC00
#define PATH1_R_LOG_VAL_OFST_OFDM_A		0x78FC
#define PATH1_R_LOG_VAL_OFST_OFDM_A_M		0xFFFFF
#define PATH1_R_UPD_TXAGC_OFST_LATENCY_A	0x78FC
#define PATH1_R_UPD_TXAGC_OFST_LATENCY_A_M	0x700000
#define PATH1_R_TSSI_UPD_TMETER_EN_A		0x78FC
#define PATH1_R_TSSI_UPD_TMETER_EN_A_M		0x800000
#define FPGA_DC_OFST_0_A		0xC000
#define FPGA_DC_OFST_0_A_M		0xFFFFFFFF
#define FPGA_DC_OFST_1_A		0xC004
#define FPGA_DC_OFST_1_A_M		0xFFFFFFFF
#define FPGA_DC_OFST_2_A		0xC008
#define FPGA_DC_OFST_2_A_M		0xFFFFFFFF
#define FPGA_DC_OFST_3_A		0xC00C
#define FPGA_DC_OFST_3_A_M		0xFFFFFFFF
#define FPGA_DC_OFST_4_A		0xC010
#define FPGA_DC_OFST_4_A_M		0xFFFFFFFF
#define FPGA_DC_OFST_5_A		0xC014
#define FPGA_DC_OFST_5_A_M		0xFFFFFFFF
#define FPGA_DC_OFST_6_A		0xC018
#define FPGA_DC_OFST_6_A_M		0xFFFFFFFF
#define FPGA_DC_OFST_7_A		0xC01C
#define FPGA_DC_OFST_7_A_M		0xFFFFFFFF
#define FPGA_DC_OFST_8_A		0xC020
#define FPGA_DC_OFST_8_A_M		0xFFFFFFFF
#define FPGA_DC_OFST_9_A		0xC024
#define FPGA_DC_OFST_9_A_M		0xFFFFFFFF
#define FPGA_DC_OFST_10_A		0xC028
#define FPGA_DC_OFST_10_A_M		0xFFFFFFFF
#define FPGA_DC_OFST_11_A		0xC02C
#define FPGA_DC_OFST_11_A_M		0xFFFFFFFF
#define FPGA_DC_OFST_12_A		0xC030
#define FPGA_DC_OFST_12_A_M		0xFFFFFFFF
#define FPGA_DC_OFST_13_A		0xC034
#define FPGA_DC_OFST_13_A_M		0xFFFFFFFF
#define INV_TIASHRINK_A			0xC038
#define INV_TIASHRINK_A_M		0x1

#endif