
*** Running vivado
    with args -log top_level_locking_sr_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_locking_sr_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_level_locking_sr_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/james/fpga_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top top_level_locking_sr_0_0 -part xczu29dr-ffvf1760-2-e -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'top_level_locking_sr_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xczu29dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu29dr'
INFO: [Common 17-86] Your Synthesis license expires in 6 day(s)
INFO: [Device 21-403] Loading part xczu29dr-ffvf1760-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9520 
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1455.902 ; gain = 178.289
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level_locking_sr_0_0' [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_locking_sr_0_0/synth/top_level_locking_sr_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'locking_sr' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/new/locking_sr.v:23]
	Parameter sclk bound to: 6 - type: integer 
	Parameter sdata bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_register' [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/new/shift_register.v:23]
	Parameter width bound to: 16 - type: integer 
	Parameter state_wait_sclk bound to: 1'b0 
	Parameter state_cleanup bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/new/shift_register.v:57]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (1#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/new/shift_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'locking_sr' (2#1) [C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/new/locking_sr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_level_locking_sr_0_0' (3#1) [c:/james/fpga_projects/rfsoc_controller/rfsoc_controller.srcs/sources_1/bd/top_level/ip/top_level_locking_sr_0_0/synth/top_level_locking_sr_0_0.v:58]
WARNING: [Synth 8-3331] design locking_sr has unconnected port gpio_in[15]
WARNING: [Synth 8-3331] design locking_sr has unconnected port gpio_in[14]
WARNING: [Synth 8-3331] design locking_sr has unconnected port gpio_in[13]
WARNING: [Synth 8-3331] design locking_sr has unconnected port gpio_in[12]
WARNING: [Synth 8-3331] design locking_sr has unconnected port gpio_in[11]
WARNING: [Synth 8-3331] design locking_sr has unconnected port gpio_in[10]
WARNING: [Synth 8-3331] design locking_sr has unconnected port gpio_in[9]
WARNING: [Synth 8-3331] design locking_sr has unconnected port gpio_in[8]
WARNING: [Synth 8-3331] design locking_sr has unconnected port gpio_in[7]
WARNING: [Synth 8-3331] design locking_sr has unconnected port gpio_in[5]
WARNING: [Synth 8-3331] design locking_sr has unconnected port gpio_in[3]
WARNING: [Synth 8-3331] design locking_sr has unconnected port gpio_in[2]
WARNING: [Synth 8-3331] design locking_sr has unconnected port gpio_in[1]
WARNING: [Synth 8-3331] design locking_sr has unconnected port gpio_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1522.105 ; gain = 244.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1522.105 ; gain = 244.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1522.105 ; gain = 244.492
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1578.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1600.508 ; gain = 21.836
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1600.508 ; gain = 322.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu29dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1600.508 ; gain = 322.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1600.508 ; gain = 322.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1600.508 ; gain = 322.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module shift_register 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top_level_locking_sr_0_0 has unconnected port gpio_in[15]
WARNING: [Synth 8-3331] design top_level_locking_sr_0_0 has unconnected port gpio_in[14]
WARNING: [Synth 8-3331] design top_level_locking_sr_0_0 has unconnected port gpio_in[13]
WARNING: [Synth 8-3331] design top_level_locking_sr_0_0 has unconnected port gpio_in[12]
WARNING: [Synth 8-3331] design top_level_locking_sr_0_0 has unconnected port gpio_in[11]
WARNING: [Synth 8-3331] design top_level_locking_sr_0_0 has unconnected port gpio_in[10]
WARNING: [Synth 8-3331] design top_level_locking_sr_0_0 has unconnected port gpio_in[9]
WARNING: [Synth 8-3331] design top_level_locking_sr_0_0 has unconnected port gpio_in[8]
WARNING: [Synth 8-3331] design top_level_locking_sr_0_0 has unconnected port gpio_in[7]
WARNING: [Synth 8-3331] design top_level_locking_sr_0_0 has unconnected port gpio_in[5]
WARNING: [Synth 8-3331] design top_level_locking_sr_0_0 has unconnected port gpio_in[3]
WARNING: [Synth 8-3331] design top_level_locking_sr_0_0 has unconnected port gpio_in[2]
WARNING: [Synth 8-3331] design top_level_locking_sr_0_0 has unconnected port gpio_in[1]
WARNING: [Synth 8-3331] design top_level_locking_sr_0_0 has unconnected port gpio_in[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1600.508 ; gain = 322.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2050.355 ; gain = 772.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2050.355 ; gain = 772.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2060.410 ; gain = 782.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 2075.211 ; gain = 797.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 2075.211 ; gain = 797.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 2075.211 ; gain = 797.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 2075.211 ; gain = 797.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 2075.211 ; gain = 797.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 2075.211 ; gain = 797.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |FDCE |    17|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |    19|
|2     |  inst   |locking_sr     |    19|
|3     |    sr   |shift_register |    19|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 2075.211 ; gain = 797.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 2075.211 ; gain = 719.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 2075.211 ; gain = 797.598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2131.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:01:06 . Memory (MB): peak = 2131.492 ; gain = 1736.859
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2131.492 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_locking_sr_0_0_synth_1/top_level_locking_sr_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2131.492 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_locking_sr_0_0_synth_1/top_level_locking_sr_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_locking_sr_0_0_utilization_synth.rpt -pb top_level_locking_sr_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 11 15:04:49 2019...
