
*** Running vivado
    with args -log CPU_A_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU_A_top.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source CPU_A_top.tcl -notrace
Command: synth_design -top CPU_A_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8956 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 348.145 ; gain = 82.340
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU_A_top' [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/new/CPU_A_top.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/ALU/ALU.srcs/sources_1/new/ALU.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/ALU/ALU.srcs/sources_1/new/ALU.v:14]
WARNING: [Synth 8-6014] Unused sequential element tempa_reg was removed.  [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/ALU/ALU.srcs/sources_1/new/ALU.v:21]
WARNING: [Synth 8-6014] Unused sequential element tempb_reg was removed.  [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/ALU/ALU.srcs/sources_1/new/ALU.v:21]
WARNING: [Synth 8-6014] Unused sequential element tempS_reg was removed.  [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/ALU/ALU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/ALU/ALU.srcs/sources_1/new/ALU.v:4]
INFO: [Synth 8-638] synthesizing module 'ctrlunit' [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/CtrlUnit/CtrlUnit.srcs/sources_1/new/ctrlunit.v:4]
INFO: [Synth 8-256] done synthesizing module 'ctrlunit' (2#1) [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/CtrlUnit/CtrlUnit.srcs/sources_1/new/ctrlunit.v:4]
INFO: [Synth 8-638] synthesizing module 'Register' [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/Ex1_Register/Ex1_Register.srcs/sources_1/new/Register.v:3]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/Ex1_Register/Ex1_Register.srcs/sources_1/new/Register.v:20]
INFO: [Synth 8-256] done synthesizing module 'Register' (3#1) [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/Ex1_Register/Ex1_Register.srcs/sources_1/new/Register.v:3]
INFO: [Synth 8-638] synthesizing module 'ROM_2' [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/myROM_2.v:1]
INFO: [Synth 8-256] done synthesizing module 'ROM_2' (4#1) [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/myROM_2.v:1]
INFO: [Synth 8-638] synthesizing module 'PC' [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/PC/PC.srcs/sources_1/new/PC.v:4]
INFO: [Synth 8-256] done synthesizing module 'PC' (5#1) [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/PC/PC.srcs/sources_1/new/PC.v:4]
INFO: [Synth 8-638] synthesizing module 'FLAG' [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/FLAG/FLAG.srcs/sources_1/new/FLAG.v:3]
INFO: [Synth 8-256] done synthesizing module 'FLAG' (6#1) [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/FLAG/FLAG.srcs/sources_1/new/FLAG.v:3]
INFO: [Synth 8-638] synthesizing module 'divider' [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/new/divider.v:5]
INFO: [Synth 8-256] done synthesizing module 'divider' (7#1) [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/new/divider.v:5]
INFO: [Synth 8-638] synthesizing module 'IO_2' [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/IO_2.v:3]
WARNING: [Synth 8-567] referenced signal 'W' should be on the sensitivity list [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/IO_2.v:49]
WARNING: [Synth 8-567] referenced signal 'addr' should be on the sensitivity list [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/IO_2.v:49]
WARNING: [Synth 8-567] referenced signal 'Din' should be on the sensitivity list [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/IO_2.v:49]
WARNING: [Synth 8-567] referenced signal 'addr' should be on the sensitivity list [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/IO_2.v:64]
WARNING: [Synth 8-567] referenced signal 'IO0' should be on the sensitivity list [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/IO_2.v:64]
WARNING: [Synth 8-567] referenced signal 'IO1' should be on the sensitivity list [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/IO_2.v:64]
WARNING: [Synth 8-567] referenced signal 'IO2' should be on the sensitivity list [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/IO_2.v:64]
WARNING: [Synth 8-567] referenced signal 'IO3' should be on the sensitivity list [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/IO_2.v:64]
WARNING: [Synth 8-567] referenced signal 'IO4' should be on the sensitivity list [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/IO_2.v:64]
WARNING: [Synth 8-567] referenced signal 'IO5' should be on the sensitivity list [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/IO_2.v:64]
WARNING: [Synth 8-567] referenced signal 'IO6' should be on the sensitivity list [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/IO_2.v:64]
WARNING: [Synth 8-567] referenced signal 'IO7' should be on the sensitivity list [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/IO_2.v:64]
INFO: [Synth 8-256] done synthesizing module 'IO_2' (8#1) [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/IO_2.v:3]
INFO: [Synth 8-638] synthesizing module 'seg' [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/seg.v:3]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
	Parameter S3 bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'result_process' [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/new/result_process.v:7]
INFO: [Synth 8-638] synthesizing module 'Binary2BCD' [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/Binary2BCD.v:4]
INFO: [Synth 8-256] done synthesizing module 'Binary2BCD' (9#1) [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/Binary2BCD.v:4]
INFO: [Synth 8-256] done synthesizing module 'result_process' (10#1) [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/new/result_process.v:7]
WARNING: [Synth 8-567] referenced signal 'data_inL' should be on the sensitivity list [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/seg.v:37]
WARNING: [Synth 8-567] referenced signal 'data_inH' should be on the sensitivity list [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/seg.v:37]
INFO: [Synth 8-256] done synthesizing module 'seg' (11#1) [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/seg.v:3]
WARNING: [Synth 8-689] width (8) of port connection 'addr' does not match port width (1) of module 'seg' [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/new/CPU_A_top.v:55]
WARNING: [Synth 8-3848] Net RE in module/entity CPU_A_top does not have driver. [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/new/CPU_A_top.v:32]
WARNING: [Synth 8-3848] Net ramQ in module/entity CPU_A_top does not have driver. [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/new/CPU_A_top.v:27]
INFO: [Synth 8-256] done synthesizing module 'CPU_A_top' (12#1) [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/new/CPU_A_top.v:3]
WARNING: [Synth 8-3331] design ROM_2 has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 387.469 ; gain = 121.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin myIO_2:RE to constant 0 [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/new/CPU_A_top.v:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 387.469 ; gain = 121.664
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/constrs_1/imports/new/Keyboard_pin.xdc]
Finished Parsing XDC File [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/constrs_1/imports/new/Keyboard_pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/constrs_1/imports/new/Keyboard_pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_A_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_A_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 685.582 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 685.582 ; gain = 419.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 685.582 ; gain = 419.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 685.582 ; gain = 419.777
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "JUMP" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WRITEMEM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MEMTOREG" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/PC/PC.srcs/sources_1/new/PC.v:19]
WARNING: [Synth 8-6014] Unused sequential element cnt_seg_reg was removed.  [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/new/divider.v:14]
WARNING: [Synth 8-6014] Unused sequential element cnt_CPU_reg was removed.  [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/new/divider.v:22]
INFO: [Synth 8-5546] ROM "W_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "W_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Dout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LED_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'S_reg' [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/ALU/ALU.srcs/sources_1/new/ALU.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'carry_out_reg' [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/sources_1/imports/Ex1/ALU/ALU.srcs/sources_1/new/ALU.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'Dout_reg' [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/IO_2.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[0]' [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/IO_2.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[1]' [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/IO_2.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[2]' [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/IO_2.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[3]' [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/IO_2.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[4]' [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/IO_2.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[5]' [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/IO_2.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[6]' [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/IO_2.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[7]' [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/IO_2.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'data_out_ctrl_reg' [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/imports/new/seg.v:42]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 685.582 ; gain = 419.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 25    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 18    
	   4 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CPU_A_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module ctrlunit 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module Register 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module FLAG 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module IO_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
Module Binary2BCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 25    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
Module result_process 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module seg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "myALU/zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "myIO_2/W_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "myIO_2/W_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "myIO_2/W_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "myIO_2/W_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "myIO_2/W_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "myIO_2/W_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "myIO_2/W_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "myIO_2/W_reg[7]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element myDivider/cnt_seg_reg was removed.  [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/new/divider.v:14]
WARNING: [Synth 8-6014] Unused sequential element myDivider/cnt_CPU_reg was removed.  [E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.srcs/sources_1/new/divider.v:22]
WARNING: [Synth 8-3332] Sequential element (myIO_2/Dout_reg[7]) is unused and will be removed from module CPU_A_top.
WARNING: [Synth 8-3332] Sequential element (myIO_2/Dout_reg[6]) is unused and will be removed from module CPU_A_top.
WARNING: [Synth 8-3332] Sequential element (myIO_2/Dout_reg[5]) is unused and will be removed from module CPU_A_top.
WARNING: [Synth 8-3332] Sequential element (myIO_2/Dout_reg[4]) is unused and will be removed from module CPU_A_top.
WARNING: [Synth 8-3332] Sequential element (myIO_2/Dout_reg[3]) is unused and will be removed from module CPU_A_top.
WARNING: [Synth 8-3332] Sequential element (myIO_2/Dout_reg[2]) is unused and will be removed from module CPU_A_top.
WARNING: [Synth 8-3332] Sequential element (myIO_2/Dout_reg[1]) is unused and will be removed from module CPU_A_top.
WARNING: [Synth 8-3332] Sequential element (myIO_2/Dout_reg[0]) is unused and will be removed from module CPU_A_top.
WARNING: [Synth 8-3332] Sequential element (mySeg/data_out_ctrl_reg[4]) is unused and will be removed from module CPU_A_top.
WARNING: [Synth 8-3332] Sequential element (mySeg/data_out_ctrl_reg[3]) is unused and will be removed from module CPU_A_top.
WARNING: [Synth 8-3332] Sequential element (mySeg/data_out_ctrl_reg[2]) is unused and will be removed from module CPU_A_top.
WARNING: [Synth 8-3332] Sequential element (mySeg/data_out_ctrl_reg[1]) is unused and will be removed from module CPU_A_top.
WARNING: [Synth 8-3332] Sequential element (mySeg/data_out_ctrl_reg[0]) is unused and will be removed from module CPU_A_top.
WARNING: [Synth 8-3332] Sequential element (myFLAG/Flagout_reg[7]) is unused and will be removed from module CPU_A_top.
WARNING: [Synth 8-3332] Sequential element (myFLAG/Flagout_reg[6]) is unused and will be removed from module CPU_A_top.
WARNING: [Synth 8-3332] Sequential element (myFLAG/Flagout_reg[5]) is unused and will be removed from module CPU_A_top.
WARNING: [Synth 8-3332] Sequential element (myFLAG/Flagout_reg[4]) is unused and will be removed from module CPU_A_top.
WARNING: [Synth 8-3332] Sequential element (myFLAG/Flagout_reg[3]) is unused and will be removed from module CPU_A_top.
WARNING: [Synth 8-3332] Sequential element (myFLAG/Flagout_reg[2]) is unused and will be removed from module CPU_A_top.
WARNING: [Synth 8-3332] Sequential element (myFLAG/Flagout_reg[1]) is unused and will be removed from module CPU_A_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 699.316 ; gain = 433.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------+---------------+----------------+
|Module Name | RTL Object     | Depth x Width | Implemented As | 
+------------+----------------+---------------+----------------+
|ROM_2       | data           | 256x16        | LUT            | 
|seg         | data_out       | 32x8          | LUT            | 
|CPU_A_top   | myROM_2/data   | 256x16        | LUT            | 
|CPU_A_top   | mySeg/data_out | 32x8          | LUT            | 
+------------+----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 777.277 ; gain = 511.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 778.277 ; gain = 512.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 801.324 ; gain = 535.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 801.324 ; gain = 535.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 801.324 ; gain = 535.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 801.324 ; gain = 535.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 801.324 ; gain = 535.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 801.324 ; gain = 535.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 801.324 ; gain = 535.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    39|
|3     |LUT1   |    80|
|4     |LUT2   |    91|
|5     |LUT3   |    24|
|6     |LUT4   |    30|
|7     |LUT5   |    36|
|8     |LUT6   |   132|
|9     |MUXF7  |     8|
|10    |FDCE   |    49|
|11    |FDRE   |    84|
|12    |LD     |    73|
|13    |IBUF   |     2|
|14    |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   663|
|2     |  myALU      |ALU      |    27|
|3     |  myDivider  |divider  |   192|
|4     |  myFLAG     |FLAG     |     9|
|5     |  myIO_2     |IO_2     |   108|
|6     |  myPC       |PC       |    93|
|7     |  myROM_2    |ROM_2    |    20|
|8     |  myRegister |Register |    85|
|9     |  mySeg      |seg      |   112|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 801.324 ; gain = 535.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 801.324 ; gain = 237.406
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 801.324 ; gain = 535.520
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 73 instances were transformed.
  LD => LDCE: 73 instances

64 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 801.324 ; gain = 539.332
INFO: [Common 17-1381] The checkpoint 'E:/VivadoProjects/Ex1/CPU_BB/CPU_BB.runs/synth_1/CPU_A_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 801.324 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Oct  3 20:46:23 2017...
