Synthesizing design: ahb_slave_cdl.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecegridfs/a/mg173/.synopsys_dv_prefs.tcl
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK { ahb_slave_cdl.sv}
Running PRESTO HDLC
Compiling source file ./source/ahb_slave_cdl.sv
Warning:  ./source/ahb_slave_cdl.sv:59: Using default enum base size of 32. (VER-533)
Warning:  ./source/ahb_slave_cdl.sv:62: Using default enum base size of 32. (VER-533)
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate ahb_slave_cdl -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 78 in file
	'./source/ahb_slave_cdl.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            80            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 105 in file
	'./source/ahb_slave_cdl.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           107            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 132 in file
	'./source/ahb_slave_cdl.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           136            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 173 in file
	'./source/ahb_slave_cdl.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           179            |     no/auto      |
===============================================

Statistics for case statements in always block at line 190 in file
	'./source/ahb_slave_cdl.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           197            |     no/auto      |
===============================================

Statistics for case statements in always block at line 210 in file
	'./source/ahb_slave_cdl.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           217            |     no/auto      |
|           219            |    auto/auto     |
|           227            |    auto/auto     |
===============================================
Warning:  ./source/ahb_slave_cdl.sv:353: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 242 in file
	'./source/ahb_slave_cdl.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           276            |     no/auto      |
|           293            |     no/auto      |
|           304            |     no/auto      |
|           329            |     no/auto      |
|           337            |     no/auto      |
|           339            |    auto/auto     |
|           347            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine ahb_slave_cdl line 359 in file
		'./source/ahb_slave_cdl.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   next_hsize_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    tx_state_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   flush_state_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   data_state_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    slavedata_reg    | Flip-flop |  112  |  Y  | N  | Y  | N  | N  | N  | N  |
|      read_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      write_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      addr_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     hrdata_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   next_haddr_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   next_hwrite_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'ahb_slave_cdl'.
uniquify
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
# Step 3: Compile the design
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 6 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ahb_slave_cdl'
Information: The register 'tx_state_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_state_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'flush_state_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_state_reg[3]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'ahb_slave_cdl' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ahb_slave_cdl_DW01_inc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'ahb_slave_cdl'
  Mapping 'ahb_slave_cdl'
Information: The register 'slavedata_reg[4][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[4][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[4][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[5][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[5][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[5][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[5][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[5][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[6][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[6][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[6][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[6][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[6][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[6][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[6][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[7][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[7][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[7][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[7][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[7][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[7][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[7][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[8][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[9][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[9][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[9][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[9][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[9][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[9][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'slavedata_reg[9][7]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04  438750.0      0.00       0.0       2.6                          
    0:00:04  438750.0      0.00       0.0       2.6                          
    0:00:04  438750.0      0.00       0.0       2.6                          
    0:00:04  438750.0      0.00       0.0       2.6                          
    0:00:04  438750.0      0.00       0.0       2.6                          
    0:00:04  438750.0      0.00       0.0       2.6                          
    0:00:04  438750.0      0.00       0.0       2.6                          
    0:00:04  438750.0      0.00       0.0       2.6                          
    0:00:04  438750.0      0.00       0.0       2.6                          
    0:00:04  439182.0      0.00       0.0       1.1                          
    0:00:04  439830.0      0.00       0.0       0.1                          
    0:00:04  439830.0      0.00       0.0       0.0                          
    0:00:04  439830.0      0.00       0.0       0.0                          
    0:00:04  439830.0      0.00       0.0       0.0                          
    0:00:04  439830.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04  439830.0      0.00       0.0       0.0                          
    0:00:05  439830.0      0.00       0.0       0.0                          
    0:00:05  439830.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05  439830.0      0.00       0.0       0.0                          
    0:00:05  439830.0      0.00       0.0       0.0                          
    0:00:05  437238.0      0.00       0.0       0.0                          
    0:00:05  435942.0      0.00       0.0       0.0                          
    0:00:05  435798.0      0.00       0.0       0.0                          
    0:00:05  435798.0      0.00       0.0       0.0                          
    0:00:05  435798.0      0.00       0.0       0.0                          
    0:00:05  435798.0      0.00       0.0       0.0                          
    0:00:05  435798.0      0.00       0.0       0.0                          
    0:00:05  435798.0      0.00       0.0       0.0                          
    0:00:05  435798.0      0.00       0.0       0.0                          
    0:00:05  435798.0      0.00       0.0       0.0                          
    0:00:05  435798.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/ahb_slave_cdl.rep
report_area >> reports/ahb_slave_cdl.rep
report_power -hier >> reports/ahb_slave_cdl.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/ahb_slave_cdl.v"
Writing verilog file '/home/ecegridfs/a/mg173/ece337/AHB/mapped/ahb_slave_cdl.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Fri Apr 28 12:48:14 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      1
    Feedthrough (LINT-29)                                           1
--------------------------------------------------------------------------------

Warning: In design 'ahb_slave_cdl', input port 'rx_transfer_active' is connected directly to output port 'dmode'. (LINT-29)
quit

Thank you...
Done


