Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 16 12:50:41 2023
| Host         : DESKTOP-6PS40RQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tb_speed_iter_fft_timing_summary_routed.rpt -pb tb_speed_iter_fft_timing_summary_routed.pb -rpx tb_speed_iter_fft_timing_summary_routed.rpx -warn_on_violation
| Design       : tb_speed_iter_fft
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: fft/control_unit_selection/control_unit/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fft/control_unit_selection/control_unit/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fft/control_unit_selection/control_unit/FSM_onehot_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.016        0.000                      0                 1152        0.021        0.000                      0                 1152        1.520        0.000                       0                   409  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.016        0.000                      0                 1152        0.021        0.000                      0                 1152        1.520        0.000                       0                   409  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_11_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_im_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 3.021ns (61.443%)  route 1.896ns (38.557%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 10.043 - 5.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.736     5.498    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/CLK_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_11_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     5.954 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_11_psdsp_1/Q
                         net (fo=2, routed)           0.554     6.508    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_reg_3[0]
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.632 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_11/O
                         net (fo=1, routed)           0.000     6.632    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_11_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.164 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.164    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_3_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.498 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/add_2_out2_carry__0_i_5/O[1]
                         net (fo=4, routed)           0.622     8.120    fft/a_i_reg/sub_2_out2__0_carry__1[1]
    SLICE_X16Y24         LUT4 (Prop_lut4_I3_O)        0.303     8.423 r  fft/a_i_reg/sub_2_out2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.423    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_im_reg[6]_1[1]
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.956 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.965    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry__0_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.082 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.082    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry__1_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.397 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry__2/O[3]
                         net (fo=14, routed)          0.711    10.108    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2[15]
    SLICE_X19Y24         LUT3 (Prop_lut3_I1_O)        0.307    10.415 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_im[6]_i_1/O
                         net (fo=1, routed)           0.000    10.415    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out[6]
    SLICE_X19Y24         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_im_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.560    10.043    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/CLK_IBUF_BUFG
    SLICE_X19Y24         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_im_reg[6]/C
                         clock pessimism              0.394    10.437    
                         clock uncertainty           -0.035    10.402    
    SLICE_X19Y24         FDRE (Setup_fdre_C_D)        0.029    10.431    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_im_reg[6]
  -------------------------------------------------------------------
                         required time                         10.431    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_40/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/add_2_out2_carry__1_i_6_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 4.009ns (83.418%)  route 0.797ns (16.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 10.045 - 5.000 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.828     5.590    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/CLK_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_40/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      4.009     9.599 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_40/P[26]
                         net (fo=1, routed)           0.797    10.396    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/add_2_out2_carry__1_i_6_psdsp_n
    SLICE_X20Y22         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/add_2_out2_carry__1_i_6_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.562    10.045    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/CLK_IBUF_BUFG
    SLICE_X20Y22         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/add_2_out2_carry__1_i_6_psdsp/C
                         clock pessimism              0.430    10.475    
                         clock uncertainty           -0.035    10.440    
    SLICE_X20Y22         FDRE (Setup_fdre_C_D)       -0.028    10.412    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/add_2_out2_carry__1_i_6_psdsp
  -------------------------------------------------------------------
                         required time                         10.412    
                         arrival time                         -10.396    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_11_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_im_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.908ns  (logic 3.043ns (61.999%)  route 1.865ns (38.001%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 10.045 - 5.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.736     5.498    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/CLK_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_11_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     5.954 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_11_psdsp_1/Q
                         net (fo=2, routed)           0.554     6.508    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_reg_3[0]
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.632 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_11/O
                         net (fo=1, routed)           0.000     6.632    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_11_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.164 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.164    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_3_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.498 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/add_2_out2_carry__0_i_5/O[1]
                         net (fo=4, routed)           0.622     8.120    fft/a_i_reg/sub_2_out2__0_carry__1[1]
    SLICE_X16Y24         LUT4 (Prop_lut4_I3_O)        0.303     8.423 r  fft/a_i_reg/sub_2_out2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.423    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_im_reg[6]_1[1]
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.956 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.965    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry__0_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.082 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.082    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry__1_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.199 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.199    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry__2_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.431 f  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry__3/O[0]
                         net (fo=15, routed)          0.680    10.112    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2[16]
    SLICE_X17Y26         LUT3 (Prop_lut3_I2_O)        0.295    10.407 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_im[12]_i_1/O
                         net (fo=1, routed)           0.000    10.407    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out[12]
    SLICE_X17Y26         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_im_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.562    10.045    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/CLK_IBUF_BUFG
    SLICE_X17Y26         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_im_reg[12]/C
                         clock pessimism              0.394    10.439    
                         clock uncertainty           -0.035    10.404    
    SLICE_X17Y26         FDRE (Setup_fdre_C_D)        0.029    10.433    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_im_reg[12]
  -------------------------------------------------------------------
                         required time                         10.433    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_10/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__2_i_11_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 4.009ns (83.869%)  route 0.771ns (16.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 10.047 - 5.000 ) 
    Source Clock Delay      (SCD):    5.588ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.826     5.588    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/CLK_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_10/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      4.009     9.597 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_10/P[28]
                         net (fo=1, routed)           0.771    10.368    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__2_i_11_psdsp_n
    SLICE_X10Y27         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__2_i_11_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.564    10.047    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/CLK_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__2_i_11_psdsp/C
                         clock pessimism              0.430    10.477    
                         clock uncertainty           -0.035    10.442    
    SLICE_X10Y27         FDRE (Setup_fdre_C_D)       -0.045    10.397    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__2_i_11_psdsp
  -------------------------------------------------------------------
                         required time                         10.397    
                         arrival time                         -10.368    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_11_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_im_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 3.021ns (61.565%)  route 1.886ns (38.435%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 10.045 - 5.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.736     5.498    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/CLK_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_11_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     5.954 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_11_psdsp_1/Q
                         net (fo=2, routed)           0.554     6.508    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_reg_3[0]
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.632 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_11/O
                         net (fo=1, routed)           0.000     6.632    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_11_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.164 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.164    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_3_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.498 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/add_2_out2_carry__0_i_5/O[1]
                         net (fo=4, routed)           0.622     8.120    fft/a_i_reg/sub_2_out2__0_carry__1[1]
    SLICE_X16Y24         LUT4 (Prop_lut4_I3_O)        0.303     8.423 r  fft/a_i_reg/sub_2_out2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.423    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_im_reg[6]_1[1]
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.956 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.965    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry__0_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.082 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.082    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry__1_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.397 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry__2/O[3]
                         net (fo=14, routed)          0.701    10.098    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2[15]
    SLICE_X17Y26         LUT3 (Prop_lut3_I1_O)        0.307    10.405 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_im[11]_i_1/O
                         net (fo=1, routed)           0.000    10.405    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out[11]
    SLICE_X17Y26         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_im_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.562    10.045    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/CLK_IBUF_BUFG
    SLICE_X17Y26         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_im_reg[11]/C
                         clock pessimism              0.394    10.439    
                         clock uncertainty           -0.035    10.404    
    SLICE_X17Y26         FDRE (Setup_fdre_C_D)        0.031    10.435    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_im_reg[11]
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                         -10.405    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__2_i_9_psdsp_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 2.019ns (43.740%)  route 2.597ns (56.260%))
  Logic Levels:           6  (CARRY4=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 10.047 - 5.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.742     5.504    fft/w_address_gen/addr_reg/CLK_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     5.960 r  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep[3]/Q
                         net (fo=103, routed)         1.389     7.349    fft/w_address_gen/addr_reg/addr[3]
    SLICE_X11Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.473 f  fft/w_address_gen/addr_reg/g6_b1/O
                         net (fo=1, routed)           0.000     7.473    fft/w_address_gen/addr_reg/g6_b1_n_0
    SLICE_X11Y17         MUXF7 (Prop_muxf7_I0_O)      0.238     7.711 f  fft/w_address_gen/addr_reg/mult_out_20_i_77/O
                         net (fo=1, routed)           0.644     8.355    fft/w_address_gen_n_30
    SLICE_X11Y19         LUT6 (Prop_lut6_I5_O)        0.298     8.653 r  fft/mult_out_20_i_32/O
                         net (fo=1, routed)           0.000     8.653    fft/mult_out_20_i_32_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.203 r  fft/mult_out_20_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.203    fft/mult_out_20_i_19_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.317 r  fft/mult_out_20_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.317    fft/mult_out_20_i_18_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.556 r  fft/mult_out_20_i_17/O[2]
                         net (fo=2, routed)           0.564    10.120    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/w_value_i[10]
    SLICE_X11Y22         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__2_i_9_psdsp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.564    10.047    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/CLK_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__2_i_9_psdsp_5/C
                         clock pessimism              0.394    10.441    
                         clock uncertainty           -0.035    10.406    
    SLICE_X11Y22         FDRE (Setup_fdre_C_D)       -0.253    10.153    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_1_out2__0_carry__2_i_9_psdsp_5
  -------------------------------------------------------------------
                         required time                         10.153    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_40/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/add_2_out2_carry__1_i_9_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 4.009ns (85.182%)  route 0.697ns (14.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 10.045 - 5.000 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.828     5.590    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/CLK_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_40/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     9.599 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_40/P[23]
                         net (fo=1, routed)           0.697    10.296    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/add_2_out2_carry__1_i_9_psdsp_n
    SLICE_X19Y23         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/add_2_out2_carry__1_i_9_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.562    10.045    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/CLK_IBUF_BUFG
    SLICE_X19Y23         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/add_2_out2_carry__1_i_9_psdsp/C
                         clock pessimism              0.394    10.439    
                         clock uncertainty           -0.035    10.404    
    SLICE_X19Y23         FDRE (Setup_fdre_C_D)       -0.067    10.337    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/add_2_out2_carry__1_i_9_psdsp
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_30/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/add_2_out2_carry__0_i_9_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 4.009ns (84.569%)  route 0.732ns (15.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 10.043 - 5.000 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.830     5.592    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/CLK_IBUF_BUFG
    DSP48_X0Y8           DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_30/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      4.009     9.601 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_30/P[19]
                         net (fo=1, routed)           0.732    10.332    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/add_2_out2_carry__0_i_9_psdsp_n_1
    SLICE_X12Y24         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/add_2_out2_carry__0_i_9_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.560    10.043    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/CLK_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/add_2_out2_carry__0_i_9_psdsp_1/C
                         clock pessimism              0.394    10.437    
                         clock uncertainty           -0.035    10.402    
    SLICE_X12Y24         FDRE (Setup_fdre_C_D)       -0.028    10.374    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/add_2_out2_carry__0_i_9_psdsp_1
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_40/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_10_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 4.009ns (85.257%)  route 0.693ns (14.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 10.045 - 5.000 ) 
    Source Clock Delay      (SCD):    5.590ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.828     5.590    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/CLK_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_40/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     9.599 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_40/P[16]
                         net (fo=1, routed)           0.693    10.292    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_10_psdsp_n
    SLICE_X17Y23         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_10_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.562    10.045    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/CLK_IBUF_BUFG
    SLICE_X17Y23         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_10_psdsp/C
                         clock pessimism              0.394    10.439    
                         clock uncertainty           -0.035    10.404    
    SLICE_X17Y23         FDRE (Setup_fdre_C_D)       -0.067    10.337    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_10_psdsp
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                         -10.292    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_11_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_im_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 3.043ns (62.241%)  route 1.846ns (37.759%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 10.043 - 5.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.736     5.498    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/CLK_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_11_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     5.954 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_11_psdsp_1/Q
                         net (fo=2, routed)           0.554     6.508    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_reg_3[0]
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.124     6.632 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_11/O
                         net (fo=1, routed)           0.000     6.632    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_11_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.164 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.164    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry_i_3_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.498 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/add_2_out2_carry__0_i_5/O[1]
                         net (fo=4, routed)           0.622     8.120    fft/a_i_reg/sub_2_out2__0_carry__1[1]
    SLICE_X16Y24         LUT4 (Prop_lut4_I3_O)        0.303     8.423 r  fft/a_i_reg/sub_2_out2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.423    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_im_reg[6]_1[1]
    SLICE_X16Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.956 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     8.965    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry__0_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.082 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.082    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry__1_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.199 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.199    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry__2_n_0
    SLICE_X16Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.431 f  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2__0_carry__3/O[0]
                         net (fo=15, routed)          0.661    10.092    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out2[16]
    SLICE_X17Y25         LUT3 (Prop_lut3_I2_O)        0.295    10.387 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_im[9]_i_1/O
                         net (fo=1, routed)           0.000    10.387    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/sub_2_out[9]
    SLICE_X17Y25         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_im_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.560    10.043    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/CLK_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_im_reg[9]/C
                         clock pessimism              0.394    10.437    
                         clock uncertainty           -0.035    10.402    
    SLICE_X17Y25         FDRE (Setup_fdre_C_D)        0.031    10.433    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_im_reg[9]
  -------------------------------------------------------------------
                         required time                         10.433    
                         arrival time                         -10.387    
  -------------------------------------------------------------------
                         slack                                  0.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 i_DATA_I_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/in_fifo/ram_unit_i/RAM_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.566%)  route 0.170ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.584     1.531    CLK_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  i_DATA_I_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.148     1.679 r  i_DATA_I_reg[4]/Q
                         net (fo=1, routed)           0.170     1.849    fft/in_fifo/ram_unit_i/RAM_reg_0[4]
    RAMB18_X0Y8          RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.890     2.085    fft/in_fifo/ram_unit_i/CLK_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.584    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.243     1.827    fft/in_fifo/ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 i_DATA_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/in_fifo/ram_unit_i/RAM_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.484%)  route 0.170ns (53.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.584     1.531    CLK_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  i_DATA_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.148     1.679 r  i_DATA_I_reg[5]/Q
                         net (fo=1, routed)           0.170     1.849    fft/in_fifo/ram_unit_i/RAM_reg_0[5]
    RAMB18_X0Y8          RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.890     2.085    fft/in_fifo/ram_unit_i/CLK_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.584    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.242     1.826    fft/in_fifo/ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_re_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.058%)  route 0.267ns (61.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.586     1.533    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/CLK_IBUF_BUFG
    SLICE_X14Y30         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_re_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_re_reg[4]/Q
                         net (fo=2, routed)           0.267     1.964    fft/workt_ram_unit_r/i_DATA_B[4]
    RAMB18_X0Y11         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.890     2.085    fft/workt_ram_unit_r/CLK_B
    RAMB18_X0Y11         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.604    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     1.900    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_re_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.839%)  route 0.269ns (62.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.586     1.533    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/CLK_IBUF_BUFG
    SLICE_X14Y30         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_re_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_re_reg[3]/Q
                         net (fo=2, routed)           0.269     1.966    fft/workt_ram_unit_r/i_DATA_B[3]
    RAMB18_X0Y11         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.890     2.085    fft/workt_ram_unit_r/CLK_B
    RAMB18_X0Y11         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.604    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     1.900    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout1_im_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/out_fifo/ram_unit_i/RAM_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.738%)  route 0.282ns (63.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.582     1.529    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/CLK_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout1_im_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout1_im_reg[4]/Q
                         net (fo=2, routed)           0.282     1.975    fft/out_fifo/ram_unit_i/RAM_reg_0[4]
    RAMB18_X0Y12         RAMB18E1                                     r  fft/out_fifo/ram_unit_i/RAM_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.898     2.093    fft/out_fifo/ram_unit_i/CLK_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  fft/out_fifo/ram_unit_i/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.612    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.908    fft/out_fifo/ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_re_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/out_fifo/ram_unit_r/RAM_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.050%)  route 0.279ns (62.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.585     1.532    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/CLK_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_re_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_re_reg[5]/Q
                         net (fo=2, routed)           0.279     1.974    fft/out_fifo/ram_unit_r/RAM_reg_1[5]
    RAMB18_X0Y13         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.896     2.091    fft/out_fifo/ram_unit_r/CLK_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.610    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.296     1.906    fft/out_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 i_DATA_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/in_fifo/ram_unit_i/RAM_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.436%)  route 0.218ns (59.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.584     1.531    CLK_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  i_DATA_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.148     1.679 r  i_DATA_I_reg[6]/Q
                         net (fo=1, routed)           0.218     1.897    fft/in_fifo/ram_unit_i/RAM_reg_0[6]
    RAMB18_X0Y8          RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.890     2.085    fft/in_fifo/ram_unit_i/CLK_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.584    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.243     1.827    fft/in_fifo/ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_re_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/out_fifo/ram_unit_r/RAM_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.866%)  route 0.301ns (68.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.587     1.534    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/CLK_IBUF_BUFG
    SLICE_X15Y31         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_re_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_re_reg[2]/Q
                         net (fo=2, routed)           0.301     1.976    fft/out_fifo/ram_unit_r/RAM_reg_1[2]
    RAMB18_X0Y13         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.896     2.091    fft/out_fifo/ram_unit_r/CLK_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.610    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     1.906    fft/out_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_re_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/out_fifo/ram_unit_r/RAM_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.963%)  route 0.280ns (63.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.586     1.533    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/CLK_IBUF_BUFG
    SLICE_X14Y30         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_re_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_re_reg[3]/Q
                         net (fo=2, routed)           0.280     1.977    fft/out_fifo/ram_unit_r/RAM_reg_1[3]
    RAMB18_X0Y13         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.896     2.091    fft/out_fifo/ram_unit_r/CLK_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.610    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     1.906    fft/out_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_re_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/out_fifo/ram_unit_r/RAM_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.460%)  route 0.286ns (63.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.585     1.532    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/CLK_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_re_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/dout2_re_reg[1]/Q
                         net (fo=2, routed)           0.286     1.982    fft/out_fifo/ram_unit_r/RAM_reg_1[1]
    RAMB18_X0Y13         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.896     2.091    fft/out_fifo/ram_unit_r/CLK_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.610    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     1.906    fft/out_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y8   fft/in_fifo/ram_unit_i/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y8   fft/in_fifo/ram_unit_i/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y9   fft/in_fifo/ram_unit_r/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y9   fft/in_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y12  fft/out_fifo/ram_unit_i/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y12  fft/out_fifo/ram_unit_i/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y13  fft/out_fifo/ram_unit_r/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y13  fft/out_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y8   fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y10  fft/workt_ram_unit_i/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X6Y26   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X6Y26   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X6Y26   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X6Y26   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X6Y26   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X6Y26   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X6Y26   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[6]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X6Y26   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[7]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X6Y27   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[8]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X6Y27   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[9]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X6Y26   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X6Y26   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X6Y26   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X6Y26   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X6Y26   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X6Y26   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X6Y26   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[6]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X6Y26   fft/delay_address_A/genblk1[1].param/param_register.o_DATA_reg[7]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X6Y25   fft/delay_address_B/genblk1[1].param/param_register.o_DATA_reg[8]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X6Y25   fft/delay_address_B/genblk1[1].param/param_register.o_DATA_reg[8]_srl2/CLK



