 
****************************************
Report : qor
Design : pix_bin_comp
Version: K-2015.06
Date   : Mon Jul 24 10:59:35 2017
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              46.00
  Critical Path Length:          2.37
  Critical Path Slack:          -0.71
  Critical Path Clk Period:      2.00
  Total Negative Slack:        -20.35
  No. of Violating Paths:       34.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.10
  Critical Path Slack:           1.60
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               2337
  Buf/Inv Cell Count:             500
  Buf Cell Count:                  80
  Inv Cell Count:                 420
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2295
  Sequential Cell Count:           42
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2625.153992
  Noncombinational Area:   223.440007
  Buf/Inv Area:            300.048001
  Total Buffer Area:            73.68
  Total Inverter Area:         226.37
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              2848.593999
  Design Area:            2848.593999


  Design Rules
  -----------------------------------
  Total Number of Nets:          2499
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: sislab.net

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                7.71
  Overall Compile Wall Clock Time:   155.61

  --------------------------------------------------------------------

  Design  WNS: 0.71  TNS: 20.35  Number of Violating Paths: 34


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
