{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683746849890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683746849899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 20:27:29 2023 " "Processing started: Wed May 10 20:27:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683746849899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746849899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decode_unit -c decode_unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off decode_unit -c decode_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746849899 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683746850616 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683746850616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/risc-v/rv32_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /fpga/risc-v/rv32_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32_pkg " "Found design unit 1: rv32_pkg" {  } { { "../rv32_pkg.vhd" "" { Text "C:/FPGA/risc-v/rv32_pkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746866718 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rv32_pkg-body " "Found design unit 2: rv32_pkg-body" {  } { { "../rv32_pkg.vhd" "" { Text "C:/FPGA/risc-v/rv32_pkg.vhd" 168 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746866718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746866718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/risc-v/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/risc-v/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-arc " "Found design unit 1: register_file-arc" {  } { { "../register_file.vhd" "" { Text "C:/FPGA/risc-v/register_file.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746866726 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../register_file.vhd" "" { Text "C:/FPGA/risc-v/register_file.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746866726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746866726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/risc-v/pc_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/risc-v/pc_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_unit-arc " "Found design unit 1: pc_unit-arc" {  } { { "../pc_unit.vhd" "" { Text "C:/FPGA/risc-v/pc_unit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746866731 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_unit " "Found entity 1: pc_unit" {  } { { "../pc_unit.vhd" "" { Text "C:/FPGA/risc-v/pc_unit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746866731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746866731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/risc-v/mux8_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/risc-v/mux8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8_1-arc " "Found design unit 1: mux8_1-arc" {  } { { "../mux8_1.vhd" "" { Text "C:/FPGA/risc-v/mux8_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746866736 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "../mux8_1.vhd" "" { Text "C:/FPGA/risc-v/mux8_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746866736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746866736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/risc-v/mem_bus_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/risc-v/mem_bus_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_bus_ctrl-arc " "Found design unit 1: mem_bus_ctrl-arc" {  } { { "../mem_bus_ctrl.vhd" "" { Text "C:/FPGA/risc-v/mem_bus_ctrl.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746866741 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_bus_ctrl " "Found entity 1: mem_bus_ctrl" {  } { { "../mem_bus_ctrl.vhd" "" { Text "C:/FPGA/risc-v/mem_bus_ctrl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746866741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746866741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/risc-v/dmem_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/risc-v/dmem_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem_32-arc " "Found design unit 1: dmem_32-arc" {  } { { "../dmem_32.vhd" "" { Text "C:/FPGA/risc-v/dmem_32.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746866746 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem_32 " "Found entity 1: dmem_32" {  } { { "../dmem_32.vhd" "" { Text "C:/FPGA/risc-v/dmem_32.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746866746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746866746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/risc-v/cpu_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/risc-v/cpu_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_core-arc " "Found design unit 1: cpu_core-arc" {  } { { "../cpu_core.vhd" "" { Text "C:/FPGA/risc-v/cpu_core.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746866751 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_core " "Found entity 1: cpu_core" {  } { { "../cpu_core.vhd" "" { Text "C:/FPGA/risc-v/cpu_core.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746866751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746866751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/risc-v/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/risc-v/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arc " "Found design unit 1: alu-arc" {  } { { "../alu.vhd" "" { Text "C:/FPGA/risc-v/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746866756 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu.vhd" "" { Text "C:/FPGA/risc-v/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746866756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746866756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_unit-arc " "Found design unit 1: decode_unit-arc" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746866761 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_unit " "Found entity 1: decode_unit" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746866761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746866761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p_control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_control_unit-arc " "Found design unit 1: p_control_unit-arc" {  } { { "p_control_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/p_control_unit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746866767 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_control_unit " "Found entity 1: p_control_unit" {  } { { "p_control_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/p_control_unit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746866767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746866767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_generation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file immediate_generation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate_generation-arc " "Found design unit 1: immediate_generation-arc" {  } { { "immediate_generation.vhd" "" { Text "C:/FPGA/risc-v/pipelined/immediate_generation.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746866772 ""} { "Info" "ISGN_ENTITY_NAME" "1 immediate_generation " "Found entity 1: immediate_generation" {  } { { "immediate_generation.vhd" "" { Text "C:/FPGA/risc-v/pipelined/immediate_generation.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746866772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746866772 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decode_unit " "Elaborating entity \"decode_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683746866828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_control_unit p_control_unit:p_control_unit_inst " "Elaborating entity \"p_control_unit\" for hierarchy \"p_control_unit:p_control_unit_inst\"" {  } { { "decode_unit.vhd" "p_control_unit_inst" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683746866839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_generation immediate_generation:imm_gen " "Elaborating entity \"immediate_generation\" for hierarchy \"immediate_generation:imm_gen\"" {  } { { "decode_unit.vhd" "imm_gen" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683746866867 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm20 immediate_generation.vhd(35) " "VHDL Process Statement warning at immediate_generation.vhd(35): signal \"imm20\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "immediate_generation.vhd" "" { Text "C:/FPGA/risc-v/pipelined/immediate_generation.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683746866869 "|decode_unit|immediate_generation:imm_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm_mem immediate_generation.vhd(37) " "VHDL Process Statement warning at immediate_generation.vhd(37): signal \"imm_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "immediate_generation.vhd" "" { Text "C:/FPGA/risc-v/pipelined/immediate_generation.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683746866869 "|decode_unit|immediate_generation:imm_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm12 immediate_generation.vhd(39) " "VHDL Process Statement warning at immediate_generation.vhd(39): signal \"imm12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "immediate_generation.vhd" "" { Text "C:/FPGA/risc-v/pipelined/immediate_generation.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683746866869 "|decode_unit|immediate_generation:imm_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:rf_inst " "Elaborating entity \"register_file\" for hierarchy \"register_file:rf_inst\"" {  } { { "decode_unit.vhd" "rf_inst" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683746866887 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regx1_x31 register_file.vhd(56) " "VHDL Process Statement warning at register_file.vhd(56): signal \"regx1_x31\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../register_file.vhd" "" { Text "C:/FPGA/risc-v/register_file.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683746866931 "|decode_unit|register_file:rf_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regx1_x31 register_file.vhd(63) " "VHDL Process Statement warning at register_file.vhd(63): signal \"regx1_x31\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../register_file.vhd" "" { Text "C:/FPGA/risc-v/register_file.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683746866932 "|decode_unit|register_file:rf_inst"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683746871366 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683746871366 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.p_rf_ctrl.rd_ena " "No output dependent on input pin \"RWB_DEC_ctrl_i.p_rf_ctrl.rd_ena\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.p_rf_ctrl.rd_ena"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.p_rf_ctrl.in_sel\[0\] " "No output dependent on input pin \"RWB_DEC_ctrl_i.p_rf_ctrl.in_sel\[0\]\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.p_rf_ctrl.in_sel[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.p_rf_ctrl.in_sel\[1\] " "No output dependent on input pin \"RWB_DEC_ctrl_i.p_rf_ctrl.in_sel\[1\]\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.p_rf_ctrl.in_sel[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.alu_ctrl.funct\[0\] " "No output dependent on input pin \"RWB_DEC_ctrl_i.alu_ctrl.funct\[0\]\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.alu_ctrl.funct[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.alu_ctrl.funct\[1\] " "No output dependent on input pin \"RWB_DEC_ctrl_i.alu_ctrl.funct\[1\]\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.alu_ctrl.funct[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.alu_ctrl.funct\[2\] " "No output dependent on input pin \"RWB_DEC_ctrl_i.alu_ctrl.funct\[2\]\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.alu_ctrl.funct[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.alu_ctrl.funct\[3\] " "No output dependent on input pin \"RWB_DEC_ctrl_i.alu_ctrl.funct\[3\]\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.alu_ctrl.funct[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.alu_ctrl.funct\[4\] " "No output dependent on input pin \"RWB_DEC_ctrl_i.alu_ctrl.funct\[4\]\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.alu_ctrl.funct[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.alu_ctrl.funct\[5\] " "No output dependent on input pin \"RWB_DEC_ctrl_i.alu_ctrl.funct\[5\]\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.alu_ctrl.funct[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.alu_ctrl.funct\[6\] " "No output dependent on input pin \"RWB_DEC_ctrl_i.alu_ctrl.funct\[6\]\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.alu_ctrl.funct[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.alu_ctrl.funct\[7\] " "No output dependent on input pin \"RWB_DEC_ctrl_i.alu_ctrl.funct\[7\]\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.alu_ctrl.funct[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.alu_ctrl.funct\[8\] " "No output dependent on input pin \"RWB_DEC_ctrl_i.alu_ctrl.funct\[8\]\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.alu_ctrl.funct[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.alu_ctrl.funct\[9\] " "No output dependent on input pin \"RWB_DEC_ctrl_i.alu_ctrl.funct\[9\]\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.alu_ctrl.funct[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.alu_ctrl.op2_sel\[0\] " "No output dependent on input pin \"RWB_DEC_ctrl_i.alu_ctrl.op2_sel\[0\]\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.alu_ctrl.op2_sel[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.alu_ctrl.op2_sel\[1\] " "No output dependent on input pin \"RWB_DEC_ctrl_i.alu_ctrl.op2_sel\[1\]\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.alu_ctrl.op2_sel[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.alu_ctrl.op1_sel\[0\] " "No output dependent on input pin \"RWB_DEC_ctrl_i.alu_ctrl.op1_sel\[0\]\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.alu_ctrl.op1_sel[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.alu_ctrl.op1_sel\[1\] " "No output dependent on input pin \"RWB_DEC_ctrl_i.alu_ctrl.op1_sel\[1\]\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.alu_ctrl.op1_sel[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.cpu_dbus_ctrl.bmux_sel\[0\] " "No output dependent on input pin \"RWB_DEC_ctrl_i.cpu_dbus_ctrl.bmux_sel\[0\]\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.cpu_dbus_ctrl.bmux_sel[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.cpu_dbus_ctrl.bmux_sel\[1\] " "No output dependent on input pin \"RWB_DEC_ctrl_i.cpu_dbus_ctrl.bmux_sel\[1\]\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.cpu_dbus_ctrl.bmux_sel[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.cpu_dbus_ctrl.bmux_sel\[2\] " "No output dependent on input pin \"RWB_DEC_ctrl_i.cpu_dbus_ctrl.bmux_sel\[2\]\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.cpu_dbus_ctrl.bmux_sel[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.cpu_dbus_ctrl.pc_sel_msb " "No output dependent on input pin \"RWB_DEC_ctrl_i.cpu_dbus_ctrl.pc_sel_msb\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.cpu_dbus_ctrl.pc_sel_msb"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.dmem_bus_ctrl.signext " "No output dependent on input pin \"RWB_DEC_ctrl_i.dmem_bus_ctrl.signext\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.dmem_bus_ctrl.signext"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.dmem_bus_ctrl.wr_ctrl\[0\] " "No output dependent on input pin \"RWB_DEC_ctrl_i.dmem_bus_ctrl.wr_ctrl\[0\]\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.dmem_bus_ctrl.wr_ctrl[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.dmem_bus_ctrl.wr_ctrl\[1\] " "No output dependent on input pin \"RWB_DEC_ctrl_i.dmem_bus_ctrl.wr_ctrl\[1\]\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.dmem_bus_ctrl.wr_ctrl[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.dmem_bus_ctrl.rd_ctrl\[0\] " "No output dependent on input pin \"RWB_DEC_ctrl_i.dmem_bus_ctrl.rd_ctrl\[0\]\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.dmem_bus_ctrl.rd_ctrl[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.dmem_bus_ctrl.rd_ctrl\[1\] " "No output dependent on input pin \"RWB_DEC_ctrl_i.dmem_bus_ctrl.rd_ctrl\[1\]\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.dmem_bus_ctrl.rd_ctrl[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.dmem_bus_ctrl.wr_ena " "No output dependent on input pin \"RWB_DEC_ctrl_i.dmem_bus_ctrl.wr_ena\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.dmem_bus_ctrl.wr_ena"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.dmem_bus_ctrl.rd_ena " "No output dependent on input pin \"RWB_DEC_ctrl_i.dmem_bus_ctrl.rd_ena\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.dmem_bus_ctrl.rd_ena"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RWB_DEC_ctrl_i.dmem_bus_ctrl.acc_ena " "No output dependent on input pin \"RWB_DEC_ctrl_i.dmem_bus_ctrl.acc_ena\"" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683746871731 "|decode_unit|RWB_DEC_ctrl_i.dmem_bus_ctrl.acc_ena"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683746871731 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2177 " "Implemented 2177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "166 " "Implemented 166 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683746871741 ""} { "Info" "ICUT_CUT_TM_OPINS" "195 " "Implemented 195 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683746871741 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1816 " "Implemented 1816 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683746871741 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683746871741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683746871767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 10 20:27:51 2023 " "Processing ended: Wed May 10 20:27:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683746871767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683746871767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683746871767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746871767 ""}
