
---------- Begin Simulation Statistics ----------
final_tick                                19623265000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    304                       # Simulator instruction rate (inst/s)
host_mem_usage                                9483632                       # Number of bytes of host memory used
host_op_rate                                      312                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 46442.24                       # Real time elapsed on the host
host_tick_rate                                 268014                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14134687                       # Number of instructions simulated
sim_ops                                      14492760                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012447                       # Number of seconds simulated
sim_ticks                                 12447151875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.555813                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  413676                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               428432                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                714                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6825                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            437857                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6537                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7558                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1021                       # Number of indirect misses.
system.cpu.branchPred.lookups                  495481                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   21361                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          833                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3021344                       # Number of instructions committed
system.cpu.committedOps                       3081938                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.073346                       # CPI: cycles per instruction
system.cpu.discardedOps                         16327                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1716587                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            147626                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           764571                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3047018                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.325378                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      608                       # number of quiesce instructions executed
system.cpu.numCycles                          9285637                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       608                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2132559     69.20%     69.20% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2532      0.08%     69.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                 155501      5.05%     74.32% # Class of committed instruction
system.cpu.op_class_0::MemWrite                791346     25.68%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3081938                       # Class of committed instruction
system.cpu.quiesceCycles                     10629806                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6238619                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6449                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        702226                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              256890                       # Transaction distribution
system.membus.trans_dist::ReadResp             263181                       # Transaction distribution
system.membus.trans_dist::WriteReq              94101                       # Transaction distribution
system.membus.trans_dist::WriteResp             94101                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          619                       # Transaction distribution
system.membus.trans_dist::WriteClean                6                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5804                       # Transaction distribution
system.membus.trans_dist::ReadExReq               324                       # Transaction distribution
system.membus.trans_dist::ReadExResp              324                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5620                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           672                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       344589                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        344589                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        16666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        16666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           61                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       692111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       704976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       689178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       689178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1410820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       359616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       359616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       102080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       122368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22053552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22053552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22535536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1046945                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001390                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037254                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1045490     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                    1455      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1046945                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1655175135                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13124999                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            16202046                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2561375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12715590                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1501031845                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           29169750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       184320                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       184320                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       525377                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       525377                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4634                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1355776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1355776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1419394                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7282                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21692416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21692416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22558728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2456379375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             19.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2015464089                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1079105000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5265140                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3948855                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9213995                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5265140                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3948855                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9213995                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5265140                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9213995                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      3948855                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     18427991                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3948855                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9213995                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13162851                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3948855                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1357740                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5306595                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3948855                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13162851                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1357740                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18469446                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       256269                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       256269                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        88320                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        88320                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       677888                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       689178                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21692416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22053552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       405351                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       405351    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       405351                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    848605875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1369659000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    445919842                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15795421                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    461715263                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     15795421                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     10544099                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     26339520                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    461715263                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     26339520                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    488054782                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5439488                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     36372480                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16252928                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     33882112                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       169984                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7888896                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       507904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4915200                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      5265140                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2479881045                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    437006639                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2922152824                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1416322720                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1305754775                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2722077495                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      5265140                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3896203765                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1742761414                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5644230319                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     15632170                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1316285                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     16948456                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      6581425                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      5265140                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     11846566                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     22213596                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      6581425                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     28795021                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     20407560                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      5265140                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     25672700                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      5265140                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     10530280                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     15795421                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     25672700                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     10530280                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      5265140                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     41468121                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       359680                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       361344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       359680                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       359680                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5620                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5646                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     28896570                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       133685                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       29030256                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     28896570                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     28896570                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     28896570                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       133685                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      29030256                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16252928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16463152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5439488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5692480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       253952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              257239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          625                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        84992                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              88945                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      5265140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      5278959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1305754775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1357740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4987486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1322644101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3213587                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15795421                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1316285                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    437006639                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            457331931                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3213587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      5265140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     21074379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1316285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1742761414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1357740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4987486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1779976032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    338719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001507506000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          110                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          110                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              462281                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              94945                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      257239                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      88945                       # Number of write requests accepted
system.mem_ctrls.readBursts                    257239                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    88945                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    242                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5544                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8271096640                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1284985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15017267890                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32183.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58433.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       151                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   239574                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82509                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                257238                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                88945                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  226153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    321                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23865                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.733166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   835.722326                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.378409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          787      3.30%      3.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          702      2.94%      6.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          366      1.53%      7.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          381      1.60%      9.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          460      1.93%     11.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          298      1.25%     12.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          339      1.42%     13.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          399      1.67%     15.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20133     84.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23865                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2336.454545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1968.327160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            29     26.36%     26.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.91%     27.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           17     15.45%     42.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.91%     43.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      2.73%     46.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.91%     47.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      2.73%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           33     30.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.91%     80.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.91%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            6      5.45%     87.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      6.36%     93.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      6.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           110                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     808.654545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    490.096021                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    403.850105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             15     13.64%     13.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             1      0.91%     14.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      3.64%     18.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.91%     19.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.91%     20.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      1.82%     21.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.91%     22.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.91%     23.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.91%     24.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      2.73%     27.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           80     72.73%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           110                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16447808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5692928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16463152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5692480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1321.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       457.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1322.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    457.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12446971875                       # Total gap between requests
system.mem_ctrls.avgGap                      35954.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16238528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41472                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5439488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 5177730.668607271276                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 5278958.645308568142                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1304597884.164565086365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1357740.322422152618                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4987486.344140072353                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3331846.547425533179                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15795420.669276600704                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1234017.239787234459                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 437006638.516652643681                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       253952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          970                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          625                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        84992                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59162370                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     61903550                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14836443685                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19449160                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40309125                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  44789122440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4005273500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     47120250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 204430405000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57775.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     60217.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58422.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     73393.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41555.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  71662595.90                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1303799.97                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    184063.48                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2405289.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7197691315                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    673260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4578149685                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1216                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           608                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10927418.996711                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    18181066.024192                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          608    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       421625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    398142875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             608                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12979394250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6643870750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1420081                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1420081                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1420081                       # number of overall hits
system.cpu.icache.overall_hits::total         1420081                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5620                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5620                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5620                       # number of overall misses
system.cpu.icache.overall_misses::total          5620                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    245695000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    245695000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    245695000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    245695000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1425701                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1425701                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1425701                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1425701                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003942                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003942                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003942                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003942                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43717.971530                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43717.971530                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43717.971530                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43717.971530                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5620                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5620                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5620                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5620                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    237141125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    237141125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    237141125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    237141125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003942                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003942                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003942                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003942                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42195.929715                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42195.929715                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42195.929715                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42195.929715                       # average overall mshr miss latency
system.cpu.icache.replacements                   5427                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1420081                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1420081                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5620                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5620                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    245695000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    245695000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1425701                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1425701                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003942                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003942                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43717.971530                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43717.971530                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5620                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5620                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    237141125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    237141125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003942                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003942                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42195.929715                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42195.929715                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           450.923646                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2944783                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5427                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            542.617100                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   450.923646                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.880710                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.880710                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2857021                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2857021                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       252774                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           252774                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       252774                       # number of overall hits
system.cpu.dcache.overall_hits::total          252774                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1302                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1302                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1302                       # number of overall misses
system.cpu.dcache.overall_misses::total          1302                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     97505250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     97505250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     97505250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     97505250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       254076                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       254076                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       254076                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       254076                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005124                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005124                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005124                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005124                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74888.824885                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74888.824885                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74888.824885                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74888.824885                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          619                       # number of writebacks
system.cpu.dcache.writebacks::total               619                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          306                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          306                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          306                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          306                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          996                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          996                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          996                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          996                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6402                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6402                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     73257375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     73257375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     73257375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     73257375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13547250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13547250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003920                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003920                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003920                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003920                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73551.581325                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73551.581325                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73551.581325                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73551.581325                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2116.096532                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2116.096532                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    996                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       157453                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          157453                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     55484625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     55484625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       158181                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       158181                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004602                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004602                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76215.144231                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76215.144231                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           56                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          621                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          621                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     50398750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     50398750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13547250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13547250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004248                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004248                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74998.139881                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74998.139881                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21815.217391                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21815.217391                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        95321                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          95321                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          574                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          574                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     42020625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42020625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        95895                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        95895                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005986                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005986                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73206.663763                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73206.663763                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          250                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          250                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5781                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5781                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22858625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22858625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003379                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003379                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70551.311728                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70551.311728                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       344589                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       344589                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3574044375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3574044375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10371.905009                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10371.905009                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       105146                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       105146                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       239443                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       239443                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3485392260                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3485392260                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14556.250381                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14556.250381                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.042421                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               22960                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1002                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.914172                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.042421                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998130                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998130                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3774012                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3774012                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19623265000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                19623455625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    304                       # Simulator instruction rate (inst/s)
host_mem_usage                                9483632                       # Number of bytes of host memory used
host_op_rate                                      312                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 46442.34                       # Real time elapsed on the host
host_tick_rate                                 268017                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14134696                       # Number of instructions simulated
sim_ops                                      14492775                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012447                       # Number of seconds simulated
sim_ticks                                 12447342500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.555145                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  413677                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               428436                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                715                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6827                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            437858                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6537                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7559                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1022                       # Number of indirect misses.
system.cpu.branchPred.lookups                  495488                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   21364                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          833                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3021353                       # Number of instructions committed
system.cpu.committedOps                       3081953                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.073438                       # CPI: cycles per instruction
system.cpu.discardedOps                         16332                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1716603                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            147627                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           764573                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3047266                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.325368                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      608                       # number of quiesce instructions executed
system.cpu.numCycles                          9285942                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       608                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2132567     69.20%     69.20% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2532      0.08%     69.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                 155507      5.05%     74.32% # Class of committed instruction
system.cpu.op_class_0::MemWrite                791346     25.68%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3081953                       # Class of committed instruction
system.cpu.quiesceCycles                     10629806                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6238676                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6452                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        702231                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              256890                       # Transaction distribution
system.membus.trans_dist::ReadResp             263184                       # Transaction distribution
system.membus.trans_dist::WriteReq              94101                       # Transaction distribution
system.membus.trans_dist::WriteResp             94101                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          621                       # Transaction distribution
system.membus.trans_dist::WriteClean                6                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5805                       # Transaction distribution
system.membus.trans_dist::ReadExReq               324                       # Transaction distribution
system.membus.trans_dist::ReadExResp              324                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5620                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           674                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       344589                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        344589                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        16668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        16668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           61                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       692117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       704982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       689178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       689178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1410828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       359680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       359680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       102336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       122624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22053552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22053552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22535856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1046947                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001390                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037254                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1045492     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                    1455      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1046947                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1655189135                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13124999                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            16203421                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2561375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12727090                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1501031845                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           29174750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       184320                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       184320                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       525377                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       525377                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5380                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4634                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1355776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1355776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1419394                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5918                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7282                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     21692416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     21692416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22558728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2456379375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             19.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2015464089                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1079105000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5265060                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3948795                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9213854                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5265060                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3948795                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9213854                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5265060                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9213854                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      3948795                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     18427709                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3948795                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9213854                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13162649                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3948795                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1357720                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5306514                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3948795                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13162649                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1357720                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      18469163                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       256269                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       256269                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        88320                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        88320                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       677888                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       689178                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21692416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22053552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       405351                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       405351    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       405351                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    848605875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1369659000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    445913013                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15795179                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    461708192                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     15795179                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     10543937                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     26339116                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    461708192                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     26339116                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    488047308                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30867456                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5439488                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     36372480                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17629184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16252928                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     33882112                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7716864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       169984                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7888896                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4407296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       507904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4915200                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      5265060                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2479843067                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    436999946                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2922108072                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1416301030                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1305734778                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2722035808                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      5265060                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3896144097                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1742734724                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5644143881                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     15631931                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1316265                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     16948196                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      6581324                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      5265060                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     11846384                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     22213256                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      6581324                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     28794580                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     20407248                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      5265060                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     25672307                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      5265060                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     10530119                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     15795179                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     25672307                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     10530119                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      5265060                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     41467486                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       359680                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       361344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       359680                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       359680                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5620                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5646                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     28896128                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       133683                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       29029811                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     28896128                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     28896128                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     28896128                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       133683                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      29029811                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16252928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16463280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5439488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5692608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       253952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              257241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          627                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        84992                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              88947                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      5265060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      5278878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1305734778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1357720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4997693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1322634129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3223821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15795179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1316265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    436999946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            457335210                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3223821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      5265060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     21074057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1316265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1742734724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1357720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4997693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1779969339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    338719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001507506000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          110                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          110                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              462287                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              94945                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      257241                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      88947                       # Number of write requests accepted
system.mem_ctrls.readBursts                    257241                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    88947                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    242                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5544                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8271096640                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1284995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15017320390                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32183.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58433.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       151                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   239576                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82509                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                257240                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                88947                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  226153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    321                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23865                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.733166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   835.722326                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.378409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          787      3.30%      3.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          702      2.94%      6.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          366      1.53%      7.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          381      1.60%      9.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          460      1.93%     11.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          298      1.25%     12.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          339      1.42%     13.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          399      1.67%     15.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20133     84.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23865                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2336.454545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1968.327160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            29     26.36%     26.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.91%     27.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           17     15.45%     42.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.91%     43.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      2.73%     46.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.91%     47.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      2.73%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           33     30.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.91%     80.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.91%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            6      5.45%     87.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      6.36%     93.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      6.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           110                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     808.654545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    490.096021                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    403.850105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             15     13.64%     13.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             1      0.91%     14.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      3.64%     18.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.91%     19.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.91%     20.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      1.82%     21.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.91%     22.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.91%     23.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.91%     24.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      2.73%     27.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           80     72.73%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           110                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16447936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5692928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16463280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5692608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1321.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       457.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1322.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    457.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12447382500                       # Total gap between requests
system.mem_ctrls.avgGap                      35955.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16238528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62208                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        41472                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5439488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 5177651.374178865924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 5278877.800622903742                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1304577904.882106304169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1357719.529289083323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4997693.282722798176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3331795.521815198939                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15795178.770086867735                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1233998.341413036687                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 436999945.972403347492                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       253952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          972                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          627                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        84992                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59162370                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     61903550                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14836443685                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19449160                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40361625                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  44789122440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4005273500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     47120250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 204430405000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57775.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     60217.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58422.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     73393.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41524.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  71434007.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1303799.97                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    184063.48                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2405289.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7197691315                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    673260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4578340310                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1216                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           608                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10927418.996711                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    18181066.024192                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          608    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       421625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    398142875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             608                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12979584875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6643870750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1420095                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1420095                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1420095                       # number of overall hits
system.cpu.icache.overall_hits::total         1420095                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5620                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5620                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5620                       # number of overall misses
system.cpu.icache.overall_misses::total          5620                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    245738125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    245738125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    245738125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    245738125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1425715                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1425715                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1425715                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1425715                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003942                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003942                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003942                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003942                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43725.645018                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43725.645018                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43725.645018                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43725.645018                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5620                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5620                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5620                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5620                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    237182625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    237182625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    237182625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    237182625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003942                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003942                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003942                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003942                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42203.314057                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42203.314057                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42203.314057                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42203.314057                       # average overall mshr miss latency
system.cpu.icache.replacements                   5428                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1420095                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1420095                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5620                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5620                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    245738125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    245738125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1425715                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1425715                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003942                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003942                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43725.645018                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43725.645018                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5620                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5620                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    237182625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    237182625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003942                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003942                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42203.314057                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42203.314057                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           450.923739                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4582302                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5885                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            778.640952                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   450.923739                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.880710                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.880710                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2857050                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2857050                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       252779                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           252779                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       252779                       # number of overall hits
system.cpu.dcache.overall_hits::total          252779                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1304                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1304                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1304                       # number of overall misses
system.cpu.dcache.overall_misses::total          1304                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     97625250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     97625250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     97625250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     97625250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       254083                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       254083                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       254083                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       254083                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005132                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005132                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005132                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005132                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74865.989264                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74865.989264                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74865.989264                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74865.989264                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          621                       # number of writebacks
system.cpu.dcache.writebacks::total               621                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          306                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          306                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          306                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          306                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          998                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          998                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6402                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6402                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     73374625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     73374625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     73374625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     73374625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13547250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13547250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003928                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003928                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003928                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003928                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73521.668337                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73521.668337                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73521.668337                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73521.668337                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2116.096532                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2116.096532                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    998                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       157458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          157458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          730                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           730                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     55604625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     55604625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       158188                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       158188                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004615                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004615                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76170.719178                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76170.719178                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           56                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          674                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          674                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          621                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          621                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     50516000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     50516000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13547250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13547250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74949.554896                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74949.554896                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21815.217391                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21815.217391                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        95321                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          95321                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          574                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          574                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     42020625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42020625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        95895                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        95895                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005986                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005986                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73206.663763                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73206.663763                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          250                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          250                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          324                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5781                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5781                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22858625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22858625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003379                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003379                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70551.311728                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70551.311728                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       344589                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       344589                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3574044375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3574044375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10371.905009                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10371.905009                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       105146                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       105146                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       239443                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       239443                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3485392260                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3485392260                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14556.250381                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14556.250381                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.042344                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              257149                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1510                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            170.297351                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.042344                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998130                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998130                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          386                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3774042                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3774042                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19623455625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
