
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//taskset_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401698 <.init>:
  401698:	stp	x29, x30, [sp, #-16]!
  40169c:	mov	x29, sp
  4016a0:	bl	401b90 <ferror@plt+0x60>
  4016a4:	ldp	x29, x30, [sp], #16
  4016a8:	ret

Disassembly of section .plt:

00000000004016b0 <memcpy@plt-0x20>:
  4016b0:	stp	x16, x30, [sp, #-16]!
  4016b4:	adrp	x16, 415000 <ferror@plt+0x134d0>
  4016b8:	ldr	x17, [x16, #4088]
  4016bc:	add	x16, x16, #0xff8
  4016c0:	br	x17
  4016c4:	nop
  4016c8:	nop
  4016cc:	nop

00000000004016d0 <memcpy@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x144d0>
  4016d4:	ldr	x17, [x16]
  4016d8:	add	x16, x16, #0x0
  4016dc:	br	x17

00000000004016e0 <_exit@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x144d0>
  4016e4:	ldr	x17, [x16, #8]
  4016e8:	add	x16, x16, #0x8
  4016ec:	br	x17

00000000004016f0 <strtoul@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x144d0>
  4016f4:	ldr	x17, [x16, #16]
  4016f8:	add	x16, x16, #0x10
  4016fc:	br	x17

0000000000401700 <strlen@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401704:	ldr	x17, [x16, #24]
  401708:	add	x16, x16, #0x18
  40170c:	br	x17

0000000000401710 <__sched_cpufree@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401714:	ldr	x17, [x16, #32]
  401718:	add	x16, x16, #0x20
  40171c:	br	x17

0000000000401720 <fputs@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401724:	ldr	x17, [x16, #40]
  401728:	add	x16, x16, #0x28
  40172c:	br	x17

0000000000401730 <exit@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401734:	ldr	x17, [x16, #48]
  401738:	add	x16, x16, #0x30
  40173c:	br	x17

0000000000401740 <dup@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401744:	ldr	x17, [x16, #56]
  401748:	add	x16, x16, #0x38
  40174c:	br	x17

0000000000401750 <strtoimax@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401754:	ldr	x17, [x16, #64]
  401758:	add	x16, x16, #0x40
  40175c:	br	x17

0000000000401760 <strtod@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401764:	ldr	x17, [x16, #72]
  401768:	add	x16, x16, #0x48
  40176c:	br	x17

0000000000401770 <sprintf@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401774:	ldr	x17, [x16, #80]
  401778:	add	x16, x16, #0x50
  40177c:	br	x17

0000000000401780 <opendir@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401784:	ldr	x17, [x16, #88]
  401788:	add	x16, x16, #0x58
  40178c:	br	x17

0000000000401790 <__cxa_atexit@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401794:	ldr	x17, [x16, #96]
  401798:	add	x16, x16, #0x60
  40179c:	br	x17

00000000004017a0 <fputc@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x144d0>
  4017a4:	ldr	x17, [x16, #104]
  4017a8:	add	x16, x16, #0x68
  4017ac:	br	x17

00000000004017b0 <snprintf@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x144d0>
  4017b4:	ldr	x17, [x16, #112]
  4017b8:	add	x16, x16, #0x70
  4017bc:	br	x17

00000000004017c0 <localeconv@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x144d0>
  4017c4:	ldr	x17, [x16, #120]
  4017c8:	add	x16, x16, #0x78
  4017cc:	br	x17

00000000004017d0 <fileno@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x144d0>
  4017d4:	ldr	x17, [x16, #128]
  4017d8:	add	x16, x16, #0x80
  4017dc:	br	x17

00000000004017e0 <fclose@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x144d0>
  4017e4:	ldr	x17, [x16, #136]
  4017e8:	add	x16, x16, #0x88
  4017ec:	br	x17

00000000004017f0 <getpid@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x144d0>
  4017f4:	ldr	x17, [x16, #144]
  4017f8:	add	x16, x16, #0x90
  4017fc:	br	x17

0000000000401800 <malloc@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401804:	ldr	x17, [x16, #152]
  401808:	add	x16, x16, #0x98
  40180c:	br	x17

0000000000401810 <open@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401814:	ldr	x17, [x16, #160]
  401818:	add	x16, x16, #0xa0
  40181c:	br	x17

0000000000401820 <strncmp@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401824:	ldr	x17, [x16, #168]
  401828:	add	x16, x16, #0xa8
  40182c:	br	x17

0000000000401830 <bindtextdomain@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401834:	ldr	x17, [x16, #176]
  401838:	add	x16, x16, #0xb0
  40183c:	br	x17

0000000000401840 <__libc_start_main@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401844:	ldr	x17, [x16, #184]
  401848:	add	x16, x16, #0xb8
  40184c:	br	x17

0000000000401850 <fgetc@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401854:	ldr	x17, [x16, #192]
  401858:	add	x16, x16, #0xc0
  40185c:	br	x17

0000000000401860 <memset@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401864:	ldr	x17, [x16, #200]
  401868:	add	x16, x16, #0xc8
  40186c:	br	x17

0000000000401870 <fdopen@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401874:	ldr	x17, [x16, #208]
  401878:	add	x16, x16, #0xd0
  40187c:	br	x17

0000000000401880 <calloc@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401884:	ldr	x17, [x16, #216]
  401888:	add	x16, x16, #0xd8
  40188c:	br	x17

0000000000401890 <readdir@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401894:	ldr	x17, [x16, #224]
  401898:	add	x16, x16, #0xe0
  40189c:	br	x17

00000000004018a0 <strdup@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x144d0>
  4018a4:	ldr	x17, [x16, #232]
  4018a8:	add	x16, x16, #0xe8
  4018ac:	br	x17

00000000004018b0 <closedir@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x144d0>
  4018b4:	ldr	x17, [x16, #240]
  4018b8:	add	x16, x16, #0xf0
  4018bc:	br	x17

00000000004018c0 <close@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x144d0>
  4018c4:	ldr	x17, [x16, #248]
  4018c8:	add	x16, x16, #0xf8
  4018cc:	br	x17

00000000004018d0 <__sched_cpualloc@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x144d0>
  4018d4:	ldr	x17, [x16, #256]
  4018d8:	add	x16, x16, #0x100
  4018dc:	br	x17

00000000004018e0 <__gmon_start__@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x144d0>
  4018e4:	ldr	x17, [x16, #264]
  4018e8:	add	x16, x16, #0x108
  4018ec:	br	x17

00000000004018f0 <strtoumax@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x144d0>
  4018f4:	ldr	x17, [x16, #272]
  4018f8:	add	x16, x16, #0x110
  4018fc:	br	x17

0000000000401900 <abort@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401904:	ldr	x17, [x16, #280]
  401908:	add	x16, x16, #0x118
  40190c:	br	x17

0000000000401910 <sched_getaffinity@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401914:	ldr	x17, [x16, #288]
  401918:	add	x16, x16, #0x120
  40191c:	br	x17

0000000000401920 <textdomain@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401924:	ldr	x17, [x16, #296]
  401928:	add	x16, x16, #0x128
  40192c:	br	x17

0000000000401930 <getopt_long@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401934:	ldr	x17, [x16, #304]
  401938:	add	x16, x16, #0x130
  40193c:	br	x17

0000000000401940 <execvp@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401944:	ldr	x17, [x16, #312]
  401948:	add	x16, x16, #0x138
  40194c:	br	x17

0000000000401950 <strcmp@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401954:	ldr	x17, [x16, #320]
  401958:	add	x16, x16, #0x140
  40195c:	br	x17

0000000000401960 <warn@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401964:	ldr	x17, [x16, #328]
  401968:	add	x16, x16, #0x148
  40196c:	br	x17

0000000000401970 <__ctype_b_loc@plt>:
  401970:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401974:	ldr	x17, [x16, #336]
  401978:	add	x16, x16, #0x150
  40197c:	br	x17

0000000000401980 <strtol@plt>:
  401980:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401984:	ldr	x17, [x16, #344]
  401988:	add	x16, x16, #0x158
  40198c:	br	x17

0000000000401990 <sched_setaffinity@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401994:	ldr	x17, [x16, #352]
  401998:	add	x16, x16, #0x160
  40199c:	br	x17

00000000004019a0 <free@plt>:
  4019a0:	adrp	x16, 416000 <ferror@plt+0x144d0>
  4019a4:	ldr	x17, [x16, #360]
  4019a8:	add	x16, x16, #0x168
  4019ac:	br	x17

00000000004019b0 <nanosleep@plt>:
  4019b0:	adrp	x16, 416000 <ferror@plt+0x144d0>
  4019b4:	ldr	x17, [x16, #368]
  4019b8:	add	x16, x16, #0x170
  4019bc:	br	x17

00000000004019c0 <vasprintf@plt>:
  4019c0:	adrp	x16, 416000 <ferror@plt+0x144d0>
  4019c4:	ldr	x17, [x16, #376]
  4019c8:	add	x16, x16, #0x178
  4019cc:	br	x17

00000000004019d0 <strndup@plt>:
  4019d0:	adrp	x16, 416000 <ferror@plt+0x144d0>
  4019d4:	ldr	x17, [x16, #384]
  4019d8:	add	x16, x16, #0x180
  4019dc:	br	x17

00000000004019e0 <strspn@plt>:
  4019e0:	adrp	x16, 416000 <ferror@plt+0x144d0>
  4019e4:	ldr	x17, [x16, #392]
  4019e8:	add	x16, x16, #0x188
  4019ec:	br	x17

00000000004019f0 <strchr@plt>:
  4019f0:	adrp	x16, 416000 <ferror@plt+0x144d0>
  4019f4:	ldr	x17, [x16, #400]
  4019f8:	add	x16, x16, #0x190
  4019fc:	br	x17

0000000000401a00 <fflush@plt>:
  401a00:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401a04:	ldr	x17, [x16, #408]
  401a08:	add	x16, x16, #0x198
  401a0c:	br	x17

0000000000401a10 <dirfd@plt>:
  401a10:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401a14:	ldr	x17, [x16, #416]
  401a18:	add	x16, x16, #0x1a0
  401a1c:	br	x17

0000000000401a20 <warnx@plt>:
  401a20:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401a24:	ldr	x17, [x16, #424]
  401a28:	add	x16, x16, #0x1a8
  401a2c:	br	x17

0000000000401a30 <read@plt>:
  401a30:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401a34:	ldr	x17, [x16, #432]
  401a38:	add	x16, x16, #0x1b0
  401a3c:	br	x17

0000000000401a40 <memchr@plt>:
  401a40:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401a44:	ldr	x17, [x16, #440]
  401a48:	add	x16, x16, #0x1b8
  401a4c:	br	x17

0000000000401a50 <dcgettext@plt>:
  401a50:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401a54:	ldr	x17, [x16, #448]
  401a58:	add	x16, x16, #0x1c0
  401a5c:	br	x17

0000000000401a60 <__isoc99_sscanf@plt>:
  401a60:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401a64:	ldr	x17, [x16, #456]
  401a68:	add	x16, x16, #0x1c8
  401a6c:	br	x17

0000000000401a70 <errx@plt>:
  401a70:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401a74:	ldr	x17, [x16, #464]
  401a78:	add	x16, x16, #0x1d0
  401a7c:	br	x17

0000000000401a80 <strcspn@plt>:
  401a80:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401a84:	ldr	x17, [x16, #472]
  401a88:	add	x16, x16, #0x1d8
  401a8c:	br	x17

0000000000401a90 <openat@plt>:
  401a90:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401a94:	ldr	x17, [x16, #480]
  401a98:	add	x16, x16, #0x1e0
  401a9c:	br	x17

0000000000401aa0 <printf@plt>:
  401aa0:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401aa4:	ldr	x17, [x16, #488]
  401aa8:	add	x16, x16, #0x1e8
  401aac:	br	x17

0000000000401ab0 <__errno_location@plt>:
  401ab0:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401ab4:	ldr	x17, [x16, #496]
  401ab8:	add	x16, x16, #0x1f0
  401abc:	br	x17

0000000000401ac0 <tolower@plt>:
  401ac0:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401ac4:	ldr	x17, [x16, #504]
  401ac8:	add	x16, x16, #0x1f8
  401acc:	br	x17

0000000000401ad0 <syscall@plt>:
  401ad0:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401ad4:	ldr	x17, [x16, #512]
  401ad8:	add	x16, x16, #0x200
  401adc:	br	x17

0000000000401ae0 <fprintf@plt>:
  401ae0:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401ae4:	ldr	x17, [x16, #520]
  401ae8:	add	x16, x16, #0x208
  401aec:	br	x17

0000000000401af0 <fgets@plt>:
  401af0:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401af4:	ldr	x17, [x16, #528]
  401af8:	add	x16, x16, #0x210
  401afc:	br	x17

0000000000401b00 <err@plt>:
  401b00:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401b04:	ldr	x17, [x16, #536]
  401b08:	add	x16, x16, #0x218
  401b0c:	br	x17

0000000000401b10 <setlocale@plt>:
  401b10:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401b14:	ldr	x17, [x16, #544]
  401b18:	add	x16, x16, #0x220
  401b1c:	br	x17

0000000000401b20 <__fxstatat@plt>:
  401b20:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401b24:	ldr	x17, [x16, #552]
  401b28:	add	x16, x16, #0x228
  401b2c:	br	x17

0000000000401b30 <ferror@plt>:
  401b30:	adrp	x16, 416000 <ferror@plt+0x144d0>
  401b34:	ldr	x17, [x16, #560]
  401b38:	add	x16, x16, #0x230
  401b3c:	br	x17

Disassembly of section .text:

0000000000401b40 <.text>:
  401b40:	mov	x29, #0x0                   	// #0
  401b44:	mov	x30, #0x0                   	// #0
  401b48:	mov	x5, x0
  401b4c:	ldr	x1, [sp]
  401b50:	add	x2, sp, #0x8
  401b54:	mov	x6, sp
  401b58:	movz	x0, #0x0, lsl #48
  401b5c:	movk	x0, #0x0, lsl #32
  401b60:	movk	x0, #0x40, lsl #16
  401b64:	movk	x0, #0x1c90
  401b68:	movz	x3, #0x0, lsl #48
  401b6c:	movk	x3, #0x0, lsl #32
  401b70:	movk	x3, #0x40, lsl #16
  401b74:	movk	x3, #0x4d80
  401b78:	movz	x4, #0x0, lsl #48
  401b7c:	movk	x4, #0x0, lsl #32
  401b80:	movk	x4, #0x40, lsl #16
  401b84:	movk	x4, #0x4e00
  401b88:	bl	401840 <__libc_start_main@plt>
  401b8c:	bl	401900 <abort@plt>
  401b90:	adrp	x0, 415000 <ferror@plt+0x134d0>
  401b94:	ldr	x0, [x0, #4064]
  401b98:	cbz	x0, 401ba0 <ferror@plt+0x70>
  401b9c:	b	4018e0 <__gmon_start__@plt>
  401ba0:	ret
  401ba4:	adrp	x0, 416000 <ferror@plt+0x144d0>
  401ba8:	add	x0, x0, #0x250
  401bac:	adrp	x1, 416000 <ferror@plt+0x144d0>
  401bb0:	add	x1, x1, #0x250
  401bb4:	cmp	x0, x1
  401bb8:	b.eq	401bec <ferror@plt+0xbc>  // b.none
  401bbc:	stp	x29, x30, [sp, #-32]!
  401bc0:	mov	x29, sp
  401bc4:	adrp	x0, 404000 <ferror@plt+0x24d0>
  401bc8:	ldr	x0, [x0, #3664]
  401bcc:	str	x0, [sp, #24]
  401bd0:	mov	x1, x0
  401bd4:	cbz	x1, 401be4 <ferror@plt+0xb4>
  401bd8:	adrp	x0, 416000 <ferror@plt+0x144d0>
  401bdc:	add	x0, x0, #0x250
  401be0:	blr	x1
  401be4:	ldp	x29, x30, [sp], #32
  401be8:	ret
  401bec:	ret
  401bf0:	adrp	x0, 416000 <ferror@plt+0x144d0>
  401bf4:	add	x0, x0, #0x250
  401bf8:	adrp	x1, 416000 <ferror@plt+0x144d0>
  401bfc:	add	x1, x1, #0x250
  401c00:	sub	x0, x0, x1
  401c04:	lsr	x1, x0, #63
  401c08:	add	x0, x1, x0, asr #3
  401c0c:	cmp	xzr, x0, asr #1
  401c10:	b.eq	401c48 <ferror@plt+0x118>  // b.none
  401c14:	stp	x29, x30, [sp, #-32]!
  401c18:	mov	x29, sp
  401c1c:	asr	x1, x0, #1
  401c20:	adrp	x0, 404000 <ferror@plt+0x24d0>
  401c24:	ldr	x0, [x0, #3672]
  401c28:	str	x0, [sp, #24]
  401c2c:	mov	x2, x0
  401c30:	cbz	x2, 401c40 <ferror@plt+0x110>
  401c34:	adrp	x0, 416000 <ferror@plt+0x144d0>
  401c38:	add	x0, x0, #0x250
  401c3c:	blr	x2
  401c40:	ldp	x29, x30, [sp], #32
  401c44:	ret
  401c48:	ret
  401c4c:	adrp	x0, 416000 <ferror@plt+0x144d0>
  401c50:	ldrb	w0, [x0, #624]
  401c54:	cbnz	w0, 401c78 <ferror@plt+0x148>
  401c58:	stp	x29, x30, [sp, #-16]!
  401c5c:	mov	x29, sp
  401c60:	bl	401ba4 <ferror@plt+0x74>
  401c64:	adrp	x0, 416000 <ferror@plt+0x144d0>
  401c68:	mov	w1, #0x1                   	// #1
  401c6c:	strb	w1, [x0, #624]
  401c70:	ldp	x29, x30, [sp], #16
  401c74:	ret
  401c78:	ret
  401c7c:	stp	x29, x30, [sp, #-16]!
  401c80:	mov	x29, sp
  401c84:	bl	401bf0 <ferror@plt+0xc0>
  401c88:	ldp	x29, x30, [sp], #16
  401c8c:	ret
  401c90:	sub	sp, sp, #0xa0
  401c94:	stp	x20, x19, [sp, #144]
  401c98:	mov	x19, x1
  401c9c:	adrp	x1, 405000 <ferror@plt+0x34d0>
  401ca0:	stp	x22, x21, [sp, #128]
  401ca4:	mov	w21, w0
  401ca8:	add	x1, x1, #0xac
  401cac:	mov	w0, #0x6                   	// #6
  401cb0:	stp	x29, x30, [sp, #64]
  401cb4:	str	x27, [sp, #80]
  401cb8:	stp	x26, x25, [sp, #96]
  401cbc:	stp	x24, x23, [sp, #112]
  401cc0:	add	x29, sp, #0x40
  401cc4:	bl	401b10 <setlocale@plt>
  401cc8:	adrp	x20, 404000 <ferror@plt+0x24d0>
  401ccc:	add	x20, x20, #0xf57
  401cd0:	adrp	x1, 404000 <ferror@plt+0x24d0>
  401cd4:	add	x1, x1, #0xf62
  401cd8:	mov	x0, x20
  401cdc:	bl	401830 <bindtextdomain@plt>
  401ce0:	mov	x0, x20
  401ce4:	bl	401920 <textdomain@plt>
  401ce8:	bl	402044 <ferror@plt+0x514>
  401cec:	movi	v0.2d, #0x0
  401cf0:	sub	w8, w21, #0x1
  401cf4:	adrp	x22, 404000 <ferror@plt+0x24d0>
  401cf8:	adrp	x23, 404000 <ferror@plt+0x24d0>
  401cfc:	adrp	x26, 404000 <ferror@plt+0x24d0>
  401d00:	adrp	x24, 404000 <ferror@plt+0x24d0>
  401d04:	mov	w25, wzr
  401d08:	mov	w20, wzr
  401d0c:	add	x22, x22, #0xf74
  401d10:	add	x23, x23, #0xe80
  401d14:	add	x26, x26, #0xe60
  401d18:	stp	q0, q0, [sp, #16]
  401d1c:	str	q0, [sp]
  401d20:	sxtw	x27, w8
  401d24:	add	x24, x24, #0xf7b
  401d28:	mov	w0, w21
  401d2c:	mov	x1, x19
  401d30:	mov	x2, x22
  401d34:	mov	x3, x23
  401d38:	mov	x4, xzr
  401d3c:	bl	401930 <getopt_long@plt>
  401d40:	sub	w8, w0, #0x56
  401d44:	cmp	w8, #0x1a
  401d48:	b.hi	401d9c <ferror@plt+0x26c>  // b.pmore
  401d4c:	adr	x9, 401d5c <ferror@plt+0x22c>
  401d50:	ldrb	w10, [x26, x8]
  401d54:	add	x9, x9, x10, lsl #2
  401d58:	br	x9
  401d5c:	mov	w25, #0x1                   	// #1
  401d60:	b	401d28 <ferror@plt+0x1f8>
  401d64:	ldrb	w8, [sp, #40]
  401d68:	orr	w8, w8, #0x1
  401d6c:	strb	w8, [sp, #40]
  401d70:	b	401d28 <ferror@plt+0x1f8>
  401d74:	ldr	x20, [x19, x27, lsl #3]
  401d78:	mov	w2, #0x5                   	// #5
  401d7c:	mov	x0, xzr
  401d80:	mov	x1, x24
  401d84:	bl	401a50 <dcgettext@plt>
  401d88:	mov	x1, x0
  401d8c:	mov	x0, x20
  401d90:	bl	402b78 <ferror@plt+0x1048>
  401d94:	mov	w20, w0
  401d98:	b	401d28 <ferror@plt+0x1f8>
  401d9c:	cmn	w0, #0x1
  401da0:	b.ne	401e7c <ferror@plt+0x34c>  // b.any
  401da4:	adrp	x23, 416000 <ferror@plt+0x144d0>
  401da8:	ldr	w8, [x23, #600]
  401dac:	sub	w8, w21, w8
  401db0:	cbz	w20, 401e5c <ferror@plt+0x32c>
  401db4:	sub	w8, w8, #0x1
  401db8:	cmp	w8, #0x2
  401dbc:	b.cs	401e64 <ferror@plt+0x334>  // b.hs, b.nlast
  401dc0:	bl	403e40 <ferror@plt+0x2310>
  401dc4:	cmp	w0, #0x0
  401dc8:	b.le	401fb0 <ferror@plt+0x480>
  401dcc:	mov	x8, sp
  401dd0:	add	x1, x8, #0x10
  401dd4:	sub	x2, x29, #0x8
  401dd8:	mov	w22, w0
  401ddc:	bl	403ef8 <ferror@plt+0x23c8>
  401de0:	str	x0, [sp, #8]
  401de4:	cbz	x0, 401f94 <ferror@plt+0x464>
  401de8:	ldur	x8, [x29, #-8]
  401dec:	lsl	x9, x8, #3
  401df0:	sub	x0, x9, x8
  401df4:	str	x0, [sp, #32]
  401df8:	bl	40219c <ferror@plt+0x66c>
  401dfc:	str	x0, [sp, #24]
  401e00:	add	x1, x29, #0x18
  401e04:	mov	w0, w22
  401e08:	mov	x2, xzr
  401e0c:	bl	403ef8 <ferror@plt+0x23c8>
  401e10:	cbz	x0, 401f94 <ferror@plt+0x464>
  401e14:	ldrsw	x9, [x23, #600]
  401e18:	ldrb	w8, [sp, #40]
  401e1c:	mov	x22, x0
  401e20:	sub	w10, w21, w9
  401e24:	cmp	w10, #0x1
  401e28:	b.ne	401e38 <ferror@plt+0x308>  // b.any
  401e2c:	orr	w8, w8, #0x2
  401e30:	strb	w8, [sp, #40]
  401e34:	b	401ec0 <ferror@plt+0x390>
  401e38:	ldr	x0, [x19, x9, lsl #3]
  401e3c:	ldr	x2, [x29, #24]
  401e40:	mov	x1, x22
  401e44:	tbnz	w8, #0, 401eb4 <ferror@plt+0x384>
  401e48:	bl	4042c4 <ferror@plt+0x2794>
  401e4c:	cbz	w0, 401ec0 <ferror@plt+0x390>
  401e50:	adrp	x1, 405000 <ferror@plt+0x34d0>
  401e54:	add	x1, x1, #0x33
  401e58:	b	402024 <ferror@plt+0x4f4>
  401e5c:	cmp	w8, #0x2
  401e60:	b.ge	401dc0 <ferror@plt+0x290>  // b.tcont
  401e64:	adrp	x1, 404000 <ferror@plt+0x24d0>
  401e68:	add	x1, x1, #0xfd5
  401e6c:	mov	w2, #0x5                   	// #5
  401e70:	mov	x0, xzr
  401e74:	bl	401a50 <dcgettext@plt>
  401e78:	bl	401a20 <warnx@plt>
  401e7c:	adrp	x8, 416000 <ferror@plt+0x144d0>
  401e80:	ldr	x19, [x8, #592]
  401e84:	adrp	x1, 404000 <ferror@plt+0x24d0>
  401e88:	add	x1, x1, #0xfae
  401e8c:	mov	w2, #0x5                   	// #5
  401e90:	mov	x0, xzr
  401e94:	bl	401a50 <dcgettext@plt>
  401e98:	adrp	x8, 416000 <ferror@plt+0x144d0>
  401e9c:	ldr	x2, [x8, #616]
  401ea0:	mov	x1, x0
  401ea4:	mov	x0, x19
  401ea8:	bl	401ae0 <fprintf@plt>
  401eac:	mov	w0, #0x1                   	// #1
  401eb0:	bl	401730 <exit@plt>
  401eb4:	mov	w3, wzr
  401eb8:	bl	404478 <ferror@plt+0x2948>
  401ebc:	cbnz	w0, 40201c <ferror@plt+0x4ec>
  401ec0:	cbz	w25, 401f0c <ferror@plt+0x3dc>
  401ec4:	cbz	w20, 401f0c <ferror@plt+0x3dc>
  401ec8:	mov	w0, w20
  401ecc:	bl	404734 <ferror@plt+0x2c04>
  401ed0:	mov	x21, x0
  401ed4:	mov	x1, sp
  401ed8:	bl	4047cc <ferror@plt+0x2c9c>
  401edc:	cbnz	w0, 401f00 <ferror@plt+0x3d0>
  401ee0:	ldr	x1, [x29, #24]
  401ee4:	mov	x0, sp
  401ee8:	mov	x2, x22
  401eec:	bl	4021d8 <ferror@plt+0x6a8>
  401ef0:	mov	x1, sp
  401ef4:	mov	x0, x21
  401ef8:	bl	4047cc <ferror@plt+0x2c9c>
  401efc:	cbz	w0, 401ee0 <ferror@plt+0x3b0>
  401f00:	mov	x0, x21
  401f04:	bl	404798 <ferror@plt+0x2c68>
  401f08:	b	401f20 <ferror@plt+0x3f0>
  401f0c:	ldr	x1, [x29, #24]
  401f10:	mov	x0, sp
  401f14:	mov	x2, x22
  401f18:	str	w20, [sp]
  401f1c:	bl	4021d8 <ferror@plt+0x6a8>
  401f20:	ldr	x0, [sp, #24]
  401f24:	bl	4019a0 <free@plt>
  401f28:	ldr	x0, [sp, #8]
  401f2c:	bl	403f54 <ferror@plt+0x2424>
  401f30:	mov	x0, x22
  401f34:	bl	403f54 <ferror@plt+0x2424>
  401f38:	cbz	w20, 401fd0 <ferror@plt+0x4a0>
  401f3c:	ldp	x20, x19, [sp, #144]
  401f40:	ldp	x22, x21, [sp, #128]
  401f44:	ldp	x24, x23, [sp, #112]
  401f48:	ldp	x26, x25, [sp, #96]
  401f4c:	ldr	x27, [sp, #80]
  401f50:	ldp	x29, x30, [sp, #64]
  401f54:	mov	w0, wzr
  401f58:	add	sp, sp, #0xa0
  401f5c:	ret
  401f60:	adrp	x1, 404000 <ferror@plt+0x24d0>
  401f64:	add	x1, x1, #0xf90
  401f68:	mov	w2, #0x5                   	// #5
  401f6c:	mov	x0, xzr
  401f70:	bl	401a50 <dcgettext@plt>
  401f74:	adrp	x8, 416000 <ferror@plt+0x144d0>
  401f78:	ldr	x1, [x8, #616]
  401f7c:	adrp	x2, 404000 <ferror@plt+0x24d0>
  401f80:	add	x2, x2, #0xf9c
  401f84:	bl	401aa0 <printf@plt>
  401f88:	mov	w0, wzr
  401f8c:	bl	401730 <exit@plt>
  401f90:	bl	402060 <ferror@plt+0x530>
  401f94:	adrp	x1, 405000 <ferror@plt+0x34d0>
  401f98:	add	x1, x1, #0x2
  401f9c:	mov	w2, #0x5                   	// #5
  401fa0:	bl	401a50 <dcgettext@plt>
  401fa4:	mov	x1, x0
  401fa8:	mov	w0, #0x1                   	// #1
  401fac:	bl	401b00 <err@plt>
  401fb0:	adrp	x1, 404000 <ferror@plt+0x24d0>
  401fb4:	add	x1, x1, #0xfdf
  401fb8:	mov	w2, #0x5                   	// #5
  401fbc:	mov	x0, xzr
  401fc0:	bl	401a50 <dcgettext@plt>
  401fc4:	mov	x1, x0
  401fc8:	mov	w0, #0x1                   	// #1
  401fcc:	bl	401a70 <errx@plt>
  401fd0:	ldrsw	x8, [x23, #600]
  401fd4:	add	x19, x19, x8, lsl #3
  401fd8:	ldr	x0, [x19, #8]!
  401fdc:	mov	x1, x19
  401fe0:	bl	401940 <execvp@plt>
  401fe4:	bl	401ab0 <__errno_location@plt>
  401fe8:	ldr	w8, [x0]
  401fec:	adrp	x1, 405000 <ferror@plt+0x34d0>
  401ff0:	add	x1, x1, #0x50
  401ff4:	mov	w2, #0x5                   	// #5
  401ff8:	cmp	w8, #0x2
  401ffc:	mov	w8, #0x7e                  	// #126
  402000:	mov	x0, xzr
  402004:	cinc	w20, w8, eq  // eq = none
  402008:	bl	401a50 <dcgettext@plt>
  40200c:	ldr	x2, [x19]
  402010:	mov	x1, x0
  402014:	mov	w0, w20
  402018:	bl	401b00 <err@plt>
  40201c:	adrp	x1, 405000 <ferror@plt+0x34d0>
  402020:	add	x1, x1, #0x16
  402024:	mov	w2, #0x5                   	// #5
  402028:	mov	x0, xzr
  40202c:	bl	401a50 <dcgettext@plt>
  402030:	ldrsw	x8, [x23, #600]
  402034:	mov	x1, x0
  402038:	mov	w0, #0x1                   	// #1
  40203c:	ldr	x2, [x19, x8, lsl #3]
  402040:	bl	401a70 <errx@plt>
  402044:	stp	x29, x30, [sp, #-16]!
  402048:	adrp	x0, 402000 <ferror@plt+0x4d0>
  40204c:	add	x0, x0, #0x288
  402050:	mov	x29, sp
  402054:	bl	404e08 <ferror@plt+0x32d8>
  402058:	ldp	x29, x30, [sp], #16
  40205c:	ret
  402060:	stp	x29, x30, [sp, #-48]!
  402064:	adrp	x8, 416000 <ferror@plt+0x144d0>
  402068:	stp	x20, x19, [sp, #32]
  40206c:	ldr	x19, [x8, #608]
  402070:	adrp	x1, 405000 <ferror@plt+0x34d0>
  402074:	add	x1, x1, #0x71
  402078:	mov	w2, #0x5                   	// #5
  40207c:	mov	x0, xzr
  402080:	str	x21, [sp, #16]
  402084:	mov	x29, sp
  402088:	bl	401a50 <dcgettext@plt>
  40208c:	adrp	x21, 416000 <ferror@plt+0x144d0>
  402090:	ldr	x2, [x21, #616]
  402094:	mov	x1, x0
  402098:	mov	x0, x19
  40209c:	bl	401ae0 <fprintf@plt>
  4020a0:	mov	w0, #0xa                   	// #10
  4020a4:	mov	x1, x19
  4020a8:	bl	4017a0 <fputc@plt>
  4020ac:	adrp	x1, 405000 <ferror@plt+0x34d0>
  4020b0:	add	x1, x1, #0xad
  4020b4:	mov	w2, #0x5                   	// #5
  4020b8:	mov	x0, xzr
  4020bc:	bl	401a50 <dcgettext@plt>
  4020c0:	mov	x1, x19
  4020c4:	bl	401720 <fputs@plt>
  4020c8:	mov	w0, #0xa                   	// #10
  4020cc:	mov	x1, x19
  4020d0:	bl	4017a0 <fputc@plt>
  4020d4:	adrp	x1, 405000 <ferror@plt+0x34d0>
  4020d8:	add	x1, x1, #0xdc
  4020dc:	mov	w2, #0x5                   	// #5
  4020e0:	mov	x0, xzr
  4020e4:	bl	401a50 <dcgettext@plt>
  4020e8:	mov	x1, x0
  4020ec:	mov	x0, x19
  4020f0:	bl	401ae0 <fprintf@plt>
  4020f4:	adrp	x1, 405000 <ferror@plt+0x34d0>
  4020f8:	add	x1, x1, #0x1c7
  4020fc:	mov	w2, #0x5                   	// #5
  402100:	mov	x0, xzr
  402104:	bl	401a50 <dcgettext@plt>
  402108:	adrp	x1, 405000 <ferror@plt+0x34d0>
  40210c:	mov	x20, x0
  402110:	add	x1, x1, #0x1e8
  402114:	mov	w2, #0x5                   	// #5
  402118:	mov	x0, xzr
  40211c:	bl	401a50 <dcgettext@plt>
  402120:	mov	x4, x0
  402124:	adrp	x0, 405000 <ferror@plt+0x34d0>
  402128:	adrp	x1, 405000 <ferror@plt+0x34d0>
  40212c:	adrp	x3, 405000 <ferror@plt+0x34d0>
  402130:	add	x0, x0, #0x1aa
  402134:	add	x1, x1, #0x1bb
  402138:	add	x3, x3, #0x1d9
  40213c:	mov	x2, x20
  402140:	bl	401aa0 <printf@plt>
  402144:	mov	w0, #0xa                   	// #10
  402148:	mov	x1, x19
  40214c:	bl	4017a0 <fputc@plt>
  402150:	adrp	x1, 405000 <ferror@plt+0x34d0>
  402154:	add	x1, x1, #0x1f8
  402158:	mov	w2, #0x5                   	// #5
  40215c:	mov	x0, xzr
  402160:	bl	401a50 <dcgettext@plt>
  402164:	ldr	x2, [x21, #616]
  402168:	mov	x1, x0
  40216c:	mov	x0, x19
  402170:	bl	401ae0 <fprintf@plt>
  402174:	adrp	x1, 405000 <ferror@plt+0x34d0>
  402178:	add	x1, x1, #0x355
  40217c:	mov	w2, #0x5                   	// #5
  402180:	mov	x0, xzr
  402184:	bl	401a50 <dcgettext@plt>
  402188:	adrp	x1, 405000 <ferror@plt+0x34d0>
  40218c:	add	x1, x1, #0x370
  402190:	bl	401aa0 <printf@plt>
  402194:	mov	w0, wzr
  402198:	bl	401730 <exit@plt>
  40219c:	stp	x29, x30, [sp, #-32]!
  4021a0:	str	x19, [sp, #16]
  4021a4:	mov	x29, sp
  4021a8:	mov	x19, x0
  4021ac:	bl	401800 <malloc@plt>
  4021b0:	cbz	x19, 4021b8 <ferror@plt+0x688>
  4021b4:	cbz	x0, 4021c4 <ferror@plt+0x694>
  4021b8:	ldr	x19, [sp, #16]
  4021bc:	ldp	x29, x30, [sp], #32
  4021c0:	ret
  4021c4:	adrp	x1, 405000 <ferror@plt+0x34d0>
  4021c8:	add	x1, x1, #0x37b
  4021cc:	mov	w0, #0x1                   	// #1
  4021d0:	mov	x2, x19
  4021d4:	bl	401b00 <err@plt>
  4021d8:	stp	x29, x30, [sp, #-48]!
  4021dc:	stp	x20, x19, [sp, #32]
  4021e0:	mov	x19, x0
  4021e4:	ldr	w0, [x0]
  4021e8:	str	x21, [sp, #16]
  4021ec:	mov	x20, x2
  4021f0:	mov	x21, x1
  4021f4:	mov	x29, sp
  4021f8:	cbz	w0, 402214 <ferror@plt+0x6e4>
  4021fc:	ldp	x2, x1, [x19, #8]
  402200:	bl	401910 <sched_getaffinity@plt>
  402204:	tbnz	w0, #31, 402264 <ferror@plt+0x734>
  402208:	mov	x0, x19
  40220c:	mov	w1, wzr
  402210:	bl	4023c4 <ferror@plt+0x894>
  402214:	ldrb	w8, [x19, #40]
  402218:	tbnz	w8, #1, 402254 <ferror@plt+0x724>
  40221c:	ldr	w0, [x19]
  402220:	mov	x1, x21
  402224:	mov	x2, x20
  402228:	bl	401990 <sched_setaffinity@plt>
  40222c:	ldr	w8, [x19]
  402230:	tbnz	w0, #31, 402270 <ferror@plt+0x740>
  402234:	cbz	w8, 402254 <ferror@plt+0x724>
  402238:	ldp	x2, x1, [x19, #8]
  40223c:	mov	w0, w8
  402240:	bl	401910 <sched_getaffinity@plt>
  402244:	tbnz	w0, #31, 40227c <ferror@plt+0x74c>
  402248:	mov	w1, #0x1                   	// #1
  40224c:	mov	x0, x19
  402250:	bl	4023c4 <ferror@plt+0x894>
  402254:	ldp	x20, x19, [sp, #32]
  402258:	ldr	x21, [sp, #16]
  40225c:	ldp	x29, x30, [sp], #48
  402260:	ret
  402264:	ldr	w0, [x19]
  402268:	mov	w1, #0x1                   	// #1
  40226c:	bl	402370 <ferror@plt+0x840>
  402270:	mov	w1, #0x1                   	// #1
  402274:	mov	w0, w8
  402278:	bl	402370 <ferror@plt+0x840>
  40227c:	ldr	w0, [x19]
  402280:	mov	w1, wzr
  402284:	bl	402370 <ferror@plt+0x840>
  402288:	stp	x29, x30, [sp, #-32]!
  40228c:	adrp	x8, 416000 <ferror@plt+0x144d0>
  402290:	ldr	x0, [x8, #608]
  402294:	str	x19, [sp, #16]
  402298:	mov	x29, sp
  40229c:	bl	402304 <ferror@plt+0x7d4>
  4022a0:	cbz	w0, 4022b4 <ferror@plt+0x784>
  4022a4:	bl	401ab0 <__errno_location@plt>
  4022a8:	ldr	w8, [x0]
  4022ac:	cmp	w8, #0x20
  4022b0:	b.ne	4022d0 <ferror@plt+0x7a0>  // b.any
  4022b4:	adrp	x8, 416000 <ferror@plt+0x144d0>
  4022b8:	ldr	x0, [x8, #592]
  4022bc:	bl	402304 <ferror@plt+0x7d4>
  4022c0:	cbnz	w0, 4022f0 <ferror@plt+0x7c0>
  4022c4:	ldr	x19, [sp, #16]
  4022c8:	ldp	x29, x30, [sp], #32
  4022cc:	ret
  4022d0:	adrp	x1, 405000 <ferror@plt+0x34d0>
  4022d4:	add	x1, x1, #0x65
  4022d8:	mov	w2, #0x5                   	// #5
  4022dc:	mov	x0, xzr
  4022e0:	mov	w19, w8
  4022e4:	bl	401a50 <dcgettext@plt>
  4022e8:	cbnz	w19, 4022f8 <ferror@plt+0x7c8>
  4022ec:	bl	401a20 <warnx@plt>
  4022f0:	mov	w0, #0x1                   	// #1
  4022f4:	bl	4016e0 <_exit@plt>
  4022f8:	bl	401960 <warn@plt>
  4022fc:	mov	w0, #0x1                   	// #1
  402300:	bl	4016e0 <_exit@plt>
  402304:	stp	x29, x30, [sp, #-32]!
  402308:	stp	x20, x19, [sp, #16]
  40230c:	mov	x29, sp
  402310:	mov	x20, x0
  402314:	bl	401ab0 <__errno_location@plt>
  402318:	mov	x19, x0
  40231c:	str	wzr, [x0]
  402320:	mov	x0, x20
  402324:	bl	401b30 <ferror@plt>
  402328:	cbnz	w0, 402338 <ferror@plt+0x808>
  40232c:	mov	x0, x20
  402330:	bl	401a00 <fflush@plt>
  402334:	cbz	w0, 402350 <ferror@plt+0x820>
  402338:	ldr	w8, [x19]
  40233c:	cmp	w8, #0x9
  402340:	csetm	w0, ne  // ne = any
  402344:	ldp	x20, x19, [sp, #16]
  402348:	ldp	x29, x30, [sp], #32
  40234c:	ret
  402350:	mov	x0, x20
  402354:	bl	4017d0 <fileno@plt>
  402358:	tbnz	w0, #31, 402338 <ferror@plt+0x808>
  40235c:	bl	401740 <dup@plt>
  402360:	tbnz	w0, #31, 402338 <ferror@plt+0x808>
  402364:	bl	4018c0 <close@plt>
  402368:	cbnz	w0, 402338 <ferror@plt+0x808>
  40236c:	b	402344 <ferror@plt+0x814>
  402370:	stp	x29, x30, [sp, #-32]!
  402374:	adrp	x8, 405000 <ferror@plt+0x34d0>
  402378:	adrp	x9, 405000 <ferror@plt+0x34d0>
  40237c:	add	x8, x8, #0x395
  402380:	add	x9, x9, #0x3b5
  402384:	cmp	w1, #0x0
  402388:	stp	x20, x19, [sp, #16]
  40238c:	mov	w19, w0
  402390:	csel	x1, x9, x8, eq  // eq = none
  402394:	mov	w2, #0x5                   	// #5
  402398:	mov	x0, xzr
  40239c:	mov	x29, sp
  4023a0:	bl	401a50 <dcgettext@plt>
  4023a4:	mov	x20, x0
  4023a8:	cbnz	w19, 4023b4 <ferror@plt+0x884>
  4023ac:	bl	4017f0 <getpid@plt>
  4023b0:	mov	w19, w0
  4023b4:	mov	w0, #0x1                   	// #1
  4023b8:	mov	x1, x20
  4023bc:	mov	w2, w19
  4023c0:	bl	401b00 <err@plt>
  4023c4:	stp	x29, x30, [sp, #-48]!
  4023c8:	stp	x20, x19, [sp, #32]
  4023cc:	mov	x19, x0
  4023d0:	str	x21, [sp, #16]
  4023d4:	ldr	x8, [x19, #32]
  4023d8:	ldrb	w9, [x0, #40]
  4023dc:	ldr	x0, [x0, #24]
  4023e0:	ldp	x2, x3, [x19, #8]
  4023e4:	mov	w21, w1
  4023e8:	mov	x1, x8
  4023ec:	mov	x29, sp
  4023f0:	tbnz	w9, #0, 402410 <ferror@plt+0x8e0>
  4023f4:	bl	404128 <ferror@plt+0x25f8>
  4023f8:	adrp	x8, 405000 <ferror@plt+0x34d0>
  4023fc:	adrp	x9, 405000 <ferror@plt+0x34d0>
  402400:	mov	x20, x0
  402404:	add	x8, x8, #0x419
  402408:	add	x9, x9, #0x439
  40240c:	b	402428 <ferror@plt+0x8f8>
  402410:	bl	403f68 <ferror@plt+0x2438>
  402414:	adrp	x8, 405000 <ferror@plt+0x34d0>
  402418:	adrp	x9, 405000 <ferror@plt+0x34d0>
  40241c:	mov	x20, x0
  402420:	add	x8, x8, #0x3d5
  402424:	add	x9, x9, #0x3f5
  402428:	cmp	w21, #0x0
  40242c:	csel	x1, x9, x8, eq  // eq = none
  402430:	mov	w2, #0x5                   	// #5
  402434:	mov	x0, xzr
  402438:	bl	401a50 <dcgettext@plt>
  40243c:	cbz	x20, 402470 <ferror@plt+0x940>
  402440:	ldr	w1, [x19]
  402444:	mov	x21, x0
  402448:	cbnz	w1, 402454 <ferror@plt+0x924>
  40244c:	bl	4017f0 <getpid@plt>
  402450:	mov	w1, w0
  402454:	mov	x0, x21
  402458:	mov	x2, x20
  40245c:	bl	401aa0 <printf@plt>
  402460:	ldp	x20, x19, [sp, #32]
  402464:	ldr	x21, [sp, #16]
  402468:	ldp	x29, x30, [sp], #48
  40246c:	ret
  402470:	adrp	x1, 405000 <ferror@plt+0x34d0>
  402474:	add	x1, x1, #0x45d
  402478:	mov	w2, #0x5                   	// #5
  40247c:	mov	x0, xzr
  402480:	bl	401a50 <dcgettext@plt>
  402484:	mov	x1, x0
  402488:	mov	w0, #0x1                   	// #1
  40248c:	bl	401a70 <errx@plt>
  402490:	adrp	x8, 416000 <ferror@plt+0x144d0>
  402494:	str	w0, [x8, #584]
  402498:	ret
  40249c:	sub	sp, sp, #0x80
  4024a0:	stp	x29, x30, [sp, #32]
  4024a4:	stp	x28, x27, [sp, #48]
  4024a8:	stp	x26, x25, [sp, #64]
  4024ac:	stp	x24, x23, [sp, #80]
  4024b0:	stp	x22, x21, [sp, #96]
  4024b4:	stp	x20, x19, [sp, #112]
  4024b8:	add	x29, sp, #0x20
  4024bc:	str	xzr, [x1]
  4024c0:	cbz	x0, 4024fc <ferror@plt+0x9cc>
  4024c4:	ldrb	w8, [x0]
  4024c8:	mov	x21, x0
  4024cc:	cbz	w8, 4024fc <ferror@plt+0x9cc>
  4024d0:	mov	x20, x2
  4024d4:	mov	x19, x1
  4024d8:	bl	401970 <__ctype_b_loc@plt>
  4024dc:	ldr	x8, [x0]
  4024e0:	mov	x23, x0
  4024e4:	mov	x9, x21
  4024e8:	ldrb	w10, [x9], #1
  4024ec:	ldrh	w11, [x8, x10, lsl #1]
  4024f0:	tbnz	w11, #13, 4024e8 <ferror@plt+0x9b8>
  4024f4:	cmp	w10, #0x2d
  4024f8:	b.ne	402514 <ferror@plt+0x9e4>  // b.any
  4024fc:	mov	w21, #0xffffffea            	// #-22
  402500:	tbz	w21, #31, 402740 <ferror@plt+0xc10>
  402504:	neg	w19, w21
  402508:	bl	401ab0 <__errno_location@plt>
  40250c:	str	w19, [x0]
  402510:	b	402740 <ferror@plt+0xc10>
  402514:	bl	401ab0 <__errno_location@plt>
  402518:	mov	x25, x0
  40251c:	str	wzr, [x0]
  402520:	sub	x1, x29, #0x8
  402524:	mov	x0, x21
  402528:	mov	w2, wzr
  40252c:	stur	xzr, [x29, #-8]
  402530:	bl	4018f0 <strtoumax@plt>
  402534:	ldur	x24, [x29, #-8]
  402538:	str	x0, [sp, #16]
  40253c:	cmp	x24, x21
  402540:	b.eq	402558 <ferror@plt+0xa28>  // b.none
  402544:	add	x8, x0, #0x1
  402548:	cmp	x8, #0x1
  40254c:	b.hi	402570 <ferror@plt+0xa40>  // b.pmore
  402550:	ldr	w8, [x25]
  402554:	cbz	w8, 402570 <ferror@plt+0xa40>
  402558:	ldr	w8, [x25]
  40255c:	mov	w9, #0xffffffea            	// #-22
  402560:	cmp	w8, #0x0
  402564:	csneg	w21, w9, w8, eq  // eq = none
  402568:	tbz	w21, #31, 402740 <ferror@plt+0xc10>
  40256c:	b	402504 <ferror@plt+0x9d4>
  402570:	cbz	x24, 402730 <ferror@plt+0xc00>
  402574:	ldrb	w8, [x24]
  402578:	cbz	w8, 402730 <ferror@plt+0xc00>
  40257c:	mov	w28, wzr
  402580:	mov	w21, wzr
  402584:	mov	x22, xzr
  402588:	b	4025a0 <ferror@plt+0xa70>
  40258c:	mov	x27, xzr
  402590:	cbz	x22, 402628 <ferror@plt+0xaf8>
  402594:	mov	w21, #0xffffffea            	// #-22
  402598:	mov	w8, wzr
  40259c:	tbz	wzr, #0, 40273c <ferror@plt+0xc0c>
  4025a0:	ldrb	w8, [x24, #1]
  4025a4:	cmp	w8, #0x61
  4025a8:	b.le	4025e8 <ferror@plt+0xab8>
  4025ac:	cmp	w8, #0x62
  4025b0:	b.eq	4025f0 <ferror@plt+0xac0>  // b.none
  4025b4:	cmp	w8, #0x69
  4025b8:	b.ne	4025fc <ferror@plt+0xacc>  // b.any
  4025bc:	ldrb	w9, [x24, #2]
  4025c0:	orr	w9, w9, #0x20
  4025c4:	cmp	w9, #0x62
  4025c8:	b.ne	4025d4 <ferror@plt+0xaa4>  // b.any
  4025cc:	ldrb	w9, [x24, #3]
  4025d0:	cbz	w9, 402764 <ferror@plt+0xc34>
  4025d4:	cmp	w8, #0x42
  4025d8:	b.eq	4025f0 <ferror@plt+0xac0>  // b.none
  4025dc:	cmp	w8, #0x62
  4025e0:	b.ne	4025f8 <ferror@plt+0xac8>  // b.any
  4025e4:	b	4025f0 <ferror@plt+0xac0>
  4025e8:	cmp	w8, #0x42
  4025ec:	b.ne	4025f8 <ferror@plt+0xac8>  // b.any
  4025f0:	ldrb	w9, [x24, #2]
  4025f4:	cbz	w9, 40276c <ferror@plt+0xc3c>
  4025f8:	cbz	w8, 402764 <ferror@plt+0xc34>
  4025fc:	bl	4017c0 <localeconv@plt>
  402600:	cbz	x0, 402610 <ferror@plt+0xae0>
  402604:	ldr	x26, [x0]
  402608:	cbnz	x26, 402618 <ferror@plt+0xae8>
  40260c:	b	40258c <ferror@plt+0xa5c>
  402610:	mov	x26, xzr
  402614:	cbz	x26, 40258c <ferror@plt+0xa5c>
  402618:	mov	x0, x26
  40261c:	bl	401700 <strlen@plt>
  402620:	mov	x27, x0
  402624:	cbnz	x22, 402594 <ferror@plt+0xa64>
  402628:	mov	w8, wzr
  40262c:	cbz	x26, 4026a8 <ferror@plt+0xb78>
  402630:	ldrb	w9, [x24]
  402634:	cbz	w9, 4026b4 <ferror@plt+0xb84>
  402638:	mov	x0, x26
  40263c:	mov	x1, x24
  402640:	mov	x2, x27
  402644:	bl	401820 <strncmp@plt>
  402648:	cbnz	w0, 402594 <ferror@plt+0xa64>
  40264c:	add	x24, x24, x27
  402650:	ldrb	w8, [x24]
  402654:	cmp	w8, #0x30
  402658:	b.ne	40266c <ferror@plt+0xb3c>  // b.any
  40265c:	ldrb	w8, [x24, #1]!
  402660:	add	w28, w28, #0x1
  402664:	cmp	w8, #0x30
  402668:	b.eq	40265c <ferror@plt+0xb2c>  // b.none
  40266c:	ldr	x9, [x23]
  402670:	sxtb	x8, w8
  402674:	ldrh	w8, [x9, x8, lsl #1]
  402678:	tbnz	w8, #11, 4026c0 <ferror@plt+0xb90>
  40267c:	mov	x22, xzr
  402680:	stur	x24, [x29, #-8]
  402684:	cbz	x22, 402698 <ferror@plt+0xb68>
  402688:	ldur	x8, [x29, #-8]
  40268c:	cbz	x8, 402718 <ferror@plt+0xbe8>
  402690:	ldrb	w8, [x8]
  402694:	cbz	w8, 402724 <ferror@plt+0xbf4>
  402698:	ldur	x24, [x29, #-8]
  40269c:	mov	w8, #0x1                   	// #1
  4026a0:	tbnz	w8, #0, 4025a0 <ferror@plt+0xa70>
  4026a4:	b	40273c <ferror@plt+0xc0c>
  4026a8:	mov	w21, #0xffffffea            	// #-22
  4026ac:	tbnz	w8, #0, 4025a0 <ferror@plt+0xa70>
  4026b0:	b	40273c <ferror@plt+0xc0c>
  4026b4:	mov	w21, #0xffffffea            	// #-22
  4026b8:	tbnz	w8, #0, 4025a0 <ferror@plt+0xa70>
  4026bc:	b	40273c <ferror@plt+0xc0c>
  4026c0:	sub	x1, x29, #0x8
  4026c4:	mov	x0, x24
  4026c8:	mov	w2, wzr
  4026cc:	str	wzr, [x25]
  4026d0:	stur	xzr, [x29, #-8]
  4026d4:	bl	4018f0 <strtoumax@plt>
  4026d8:	ldur	x8, [x29, #-8]
  4026dc:	mov	x22, x0
  4026e0:	cmp	x8, x24
  4026e4:	b.eq	4026fc <ferror@plt+0xbcc>  // b.none
  4026e8:	add	x8, x22, #0x1
  4026ec:	cmp	x8, #0x1
  4026f0:	b.hi	402684 <ferror@plt+0xb54>  // b.pmore
  4026f4:	ldr	w8, [x25]
  4026f8:	cbz	w8, 402684 <ferror@plt+0xb54>
  4026fc:	ldr	w9, [x25]
  402700:	mov	w10, #0xffffffea            	// #-22
  402704:	mov	w8, wzr
  402708:	cmp	w9, #0x0
  40270c:	csneg	w21, w10, w9, eq  // eq = none
  402710:	tbnz	w8, #0, 4025a0 <ferror@plt+0xa70>
  402714:	b	40273c <ferror@plt+0xc0c>
  402718:	mov	w21, #0xffffffea            	// #-22
  40271c:	tbnz	w8, #0, 4025a0 <ferror@plt+0xa70>
  402720:	b	40273c <ferror@plt+0xc0c>
  402724:	mov	w21, #0xffffffea            	// #-22
  402728:	tbnz	w8, #0, 4025a0 <ferror@plt+0xa70>
  40272c:	b	40273c <ferror@plt+0xc0c>
  402730:	mov	w21, wzr
  402734:	ldr	x8, [sp, #16]
  402738:	str	x8, [x19]
  40273c:	tbnz	w21, #31, 402504 <ferror@plt+0x9d4>
  402740:	mov	w0, w21
  402744:	ldp	x20, x19, [sp, #112]
  402748:	ldp	x22, x21, [sp, #96]
  40274c:	ldp	x24, x23, [sp, #80]
  402750:	ldp	x26, x25, [sp, #64]
  402754:	ldp	x28, x27, [sp, #48]
  402758:	ldp	x29, x30, [sp, #32]
  40275c:	add	sp, sp, #0x80
  402760:	ret
  402764:	mov	w23, #0x400                 	// #1024
  402768:	b	402770 <ferror@plt+0xc40>
  40276c:	mov	w23, #0x3e8                 	// #1000
  402770:	ldrsb	w24, [x24]
  402774:	adrp	x21, 405000 <ferror@plt+0x34d0>
  402778:	add	x21, x21, #0x4a1
  40277c:	mov	w2, #0x9                   	// #9
  402780:	mov	x0, x21
  402784:	mov	w1, w24
  402788:	bl	401a40 <memchr@plt>
  40278c:	cbnz	x0, 4027ac <ferror@plt+0xc7c>
  402790:	adrp	x21, 405000 <ferror@plt+0x34d0>
  402794:	add	x21, x21, #0x4aa
  402798:	mov	w2, #0x9                   	// #9
  40279c:	mov	x0, x21
  4027a0:	mov	w1, w24
  4027a4:	bl	401a40 <memchr@plt>
  4027a8:	cbz	x0, 4024fc <ferror@plt+0x9cc>
  4027ac:	sub	w8, w0, w21
  4027b0:	add	w24, w8, #0x1
  4027b4:	add	x0, sp, #0x10
  4027b8:	mov	w1, w23
  4027bc:	mov	w2, w24
  4027c0:	bl	402880 <ferror@plt+0xd50>
  4027c4:	mov	w21, w0
  4027c8:	cbz	x20, 4027d0 <ferror@plt+0xca0>
  4027cc:	str	w24, [x20]
  4027d0:	cbz	x22, 402734 <ferror@plt+0xc04>
  4027d4:	cbz	w24, 402734 <ferror@plt+0xc04>
  4027d8:	mov	w8, #0x1                   	// #1
  4027dc:	add	x0, sp, #0x8
  4027e0:	mov	w1, w23
  4027e4:	mov	w2, w24
  4027e8:	str	x8, [sp, #8]
  4027ec:	bl	402880 <ferror@plt+0xd50>
  4027f0:	mov	w8, #0xa                   	// #10
  4027f4:	cmp	x22, #0xb
  4027f8:	b.cc	40280c <ferror@plt+0xcdc>  // b.lo, b.ul, b.last
  4027fc:	add	x8, x8, x8, lsl #2
  402800:	lsl	x8, x8, #1
  402804:	cmp	x8, x22
  402808:	b.cc	4027fc <ferror@plt+0xccc>  // b.lo, b.ul, b.last
  40280c:	cmp	w28, #0x1
  402810:	b.lt	402824 <ferror@plt+0xcf4>  // b.tstop
  402814:	add	x8, x8, x8, lsl #2
  402818:	subs	w28, w28, #0x1
  40281c:	lsl	x8, x8, #1
  402820:	b.ne	402814 <ferror@plt+0xce4>  // b.any
  402824:	ldp	x10, x9, [sp, #8]
  402828:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  40282c:	mov	w13, #0x1                   	// #1
  402830:	movk	x11, #0xcccd
  402834:	mov	w12, #0xa                   	// #10
  402838:	b	40284c <ferror@plt+0xd1c>
  40283c:	cmp	x22, #0x9
  402840:	mov	x22, x14
  402844:	mov	x13, x15
  402848:	b.ls	402878 <ferror@plt+0xd48>  // b.plast
  40284c:	umulh	x14, x22, x11
  402850:	lsr	x14, x14, #3
  402854:	add	x15, x13, x13, lsl #2
  402858:	msub	x16, x14, x12, x22
  40285c:	lsl	x15, x15, #1
  402860:	cbz	x16, 40283c <ferror@plt+0xd0c>
  402864:	udiv	x13, x8, x13
  402868:	udiv	x13, x13, x16
  40286c:	udiv	x13, x10, x13
  402870:	add	x9, x9, x13
  402874:	b	40283c <ferror@plt+0xd0c>
  402878:	str	x9, [sp, #16]
  40287c:	b	402734 <ferror@plt+0xc04>
  402880:	cbz	w2, 4028a8 <ferror@plt+0xd78>
  402884:	sxtw	x8, w1
  402888:	ldr	x9, [x0]
  40288c:	umulh	x10, x8, x9
  402890:	cmp	xzr, x10
  402894:	b.ne	4028b0 <ferror@plt+0xd80>  // b.any
  402898:	sub	w2, w2, #0x1
  40289c:	mul	x9, x9, x8
  4028a0:	str	x9, [x0]
  4028a4:	cbnz	w2, 402888 <ferror@plt+0xd58>
  4028a8:	mov	w0, wzr
  4028ac:	ret
  4028b0:	mov	w0, #0xffffffde            	// #-34
  4028b4:	ret
  4028b8:	stp	x29, x30, [sp, #-16]!
  4028bc:	mov	x2, xzr
  4028c0:	mov	x29, sp
  4028c4:	bl	40249c <ferror@plt+0x96c>
  4028c8:	ldp	x29, x30, [sp], #16
  4028cc:	ret
  4028d0:	stp	x29, x30, [sp, #-48]!
  4028d4:	stp	x22, x21, [sp, #16]
  4028d8:	stp	x20, x19, [sp, #32]
  4028dc:	mov	x20, x1
  4028e0:	mov	x19, x0
  4028e4:	mov	x21, x0
  4028e8:	mov	x29, sp
  4028ec:	cbz	x0, 40291c <ferror@plt+0xdec>
  4028f0:	ldrb	w22, [x19]
  4028f4:	mov	x21, x19
  4028f8:	cbz	w22, 40291c <ferror@plt+0xdec>
  4028fc:	mov	x21, x19
  402900:	bl	401970 <__ctype_b_loc@plt>
  402904:	ldr	x8, [x0]
  402908:	and	x9, x22, #0xff
  40290c:	ldrh	w8, [x8, x9, lsl #1]
  402910:	tbz	w8, #11, 40291c <ferror@plt+0xdec>
  402914:	ldrb	w22, [x21, #1]!
  402918:	cbnz	w22, 402900 <ferror@plt+0xdd0>
  40291c:	cbz	x20, 402924 <ferror@plt+0xdf4>
  402920:	str	x21, [x20]
  402924:	cmp	x21, x19
  402928:	b.ls	40293c <ferror@plt+0xe0c>  // b.plast
  40292c:	ldrb	w8, [x21]
  402930:	cmp	w8, #0x0
  402934:	cset	w0, eq  // eq = none
  402938:	b	402940 <ferror@plt+0xe10>
  40293c:	mov	w0, wzr
  402940:	ldp	x20, x19, [sp, #32]
  402944:	ldp	x22, x21, [sp, #16]
  402948:	ldp	x29, x30, [sp], #48
  40294c:	ret
  402950:	stp	x29, x30, [sp, #-48]!
  402954:	stp	x22, x21, [sp, #16]
  402958:	stp	x20, x19, [sp, #32]
  40295c:	mov	x20, x1
  402960:	mov	x19, x0
  402964:	mov	x21, x0
  402968:	mov	x29, sp
  40296c:	cbz	x0, 40299c <ferror@plt+0xe6c>
  402970:	ldrb	w22, [x19]
  402974:	mov	x21, x19
  402978:	cbz	w22, 40299c <ferror@plt+0xe6c>
  40297c:	mov	x21, x19
  402980:	bl	401970 <__ctype_b_loc@plt>
  402984:	ldr	x8, [x0]
  402988:	and	x9, x22, #0xff
  40298c:	ldrh	w8, [x8, x9, lsl #1]
  402990:	tbz	w8, #12, 40299c <ferror@plt+0xe6c>
  402994:	ldrb	w22, [x21, #1]!
  402998:	cbnz	w22, 402980 <ferror@plt+0xe50>
  40299c:	cbz	x20, 4029a4 <ferror@plt+0xe74>
  4029a0:	str	x21, [x20]
  4029a4:	cmp	x21, x19
  4029a8:	b.ls	4029bc <ferror@plt+0xe8c>  // b.plast
  4029ac:	ldrb	w8, [x21]
  4029b0:	cmp	w8, #0x0
  4029b4:	cset	w0, eq  // eq = none
  4029b8:	b	4029c0 <ferror@plt+0xe90>
  4029bc:	mov	w0, wzr
  4029c0:	ldp	x20, x19, [sp, #32]
  4029c4:	ldp	x22, x21, [sp, #16]
  4029c8:	ldp	x29, x30, [sp], #48
  4029cc:	ret
  4029d0:	sub	sp, sp, #0x100
  4029d4:	stp	x29, x30, [sp, #208]
  4029d8:	add	x29, sp, #0xd0
  4029dc:	mov	x8, #0xffffffffffffffd0    	// #-48
  4029e0:	mov	x9, sp
  4029e4:	sub	x10, x29, #0x50
  4029e8:	stp	x22, x21, [sp, #224]
  4029ec:	stp	x20, x19, [sp, #240]
  4029f0:	mov	x20, x1
  4029f4:	mov	x19, x0
  4029f8:	movk	x8, #0xff80, lsl #32
  4029fc:	add	x11, x29, #0x30
  402a00:	add	x9, x9, #0x80
  402a04:	add	x22, x10, #0x30
  402a08:	stp	x2, x3, [x29, #-80]
  402a0c:	stp	x4, x5, [x29, #-64]
  402a10:	stp	x6, x7, [x29, #-48]
  402a14:	stp	q1, q2, [sp, #16]
  402a18:	stp	q3, q4, [sp, #48]
  402a1c:	str	q0, [sp]
  402a20:	stp	q5, q6, [sp, #80]
  402a24:	str	q7, [sp, #112]
  402a28:	stp	x9, x8, [x29, #-16]
  402a2c:	stp	x11, x22, [x29, #-32]
  402a30:	ldursw	x8, [x29, #-8]
  402a34:	tbz	w8, #31, 402a48 <ferror@plt+0xf18>
  402a38:	add	w9, w8, #0x8
  402a3c:	cmp	w9, #0x0
  402a40:	stur	w9, [x29, #-8]
  402a44:	b.le	402aa8 <ferror@plt+0xf78>
  402a48:	ldur	x8, [x29, #-32]
  402a4c:	add	x9, x8, #0x8
  402a50:	stur	x9, [x29, #-32]
  402a54:	ldr	x1, [x8]
  402a58:	cbz	x1, 402ac4 <ferror@plt+0xf94>
  402a5c:	ldursw	x8, [x29, #-8]
  402a60:	tbz	w8, #31, 402a74 <ferror@plt+0xf44>
  402a64:	add	w9, w8, #0x8
  402a68:	cmp	w9, #0x0
  402a6c:	stur	w9, [x29, #-8]
  402a70:	b.le	402ab8 <ferror@plt+0xf88>
  402a74:	ldur	x8, [x29, #-32]
  402a78:	add	x9, x8, #0x8
  402a7c:	stur	x9, [x29, #-32]
  402a80:	ldr	x21, [x8]
  402a84:	cbz	x21, 402ac4 <ferror@plt+0xf94>
  402a88:	mov	x0, x19
  402a8c:	bl	401950 <strcmp@plt>
  402a90:	cbz	w0, 402ae0 <ferror@plt+0xfb0>
  402a94:	mov	x0, x19
  402a98:	mov	x1, x21
  402a9c:	bl	401950 <strcmp@plt>
  402aa0:	cbnz	w0, 402a30 <ferror@plt+0xf00>
  402aa4:	b	402ae4 <ferror@plt+0xfb4>
  402aa8:	add	x8, x22, x8
  402aac:	ldr	x1, [x8]
  402ab0:	cbnz	x1, 402a5c <ferror@plt+0xf2c>
  402ab4:	b	402ac4 <ferror@plt+0xf94>
  402ab8:	add	x8, x22, x8
  402abc:	ldr	x21, [x8]
  402ac0:	cbnz	x21, 402a88 <ferror@plt+0xf58>
  402ac4:	adrp	x8, 416000 <ferror@plt+0x144d0>
  402ac8:	ldr	w0, [x8, #584]
  402acc:	adrp	x1, 405000 <ferror@plt+0x34d0>
  402ad0:	add	x1, x1, #0x4b3
  402ad4:	mov	x2, x20
  402ad8:	mov	x3, x19
  402adc:	bl	401a70 <errx@plt>
  402ae0:	mov	w0, #0x1                   	// #1
  402ae4:	ldp	x20, x19, [sp, #240]
  402ae8:	ldp	x22, x21, [sp, #224]
  402aec:	ldp	x29, x30, [sp, #208]
  402af0:	add	sp, sp, #0x100
  402af4:	ret
  402af8:	cbz	x1, 402b1c <ferror@plt+0xfec>
  402afc:	sxtb	w8, w2
  402b00:	ldrsb	w9, [x0]
  402b04:	cbz	w9, 402b1c <ferror@plt+0xfec>
  402b08:	cmp	w8, w9
  402b0c:	b.eq	402b20 <ferror@plt+0xff0>  // b.none
  402b10:	sub	x1, x1, #0x1
  402b14:	add	x0, x0, #0x1
  402b18:	cbnz	x1, 402b00 <ferror@plt+0xfd0>
  402b1c:	mov	x0, xzr
  402b20:	ret
  402b24:	stp	x29, x30, [sp, #-32]!
  402b28:	stp	x20, x19, [sp, #16]
  402b2c:	mov	x29, sp
  402b30:	mov	x20, x1
  402b34:	mov	x19, x0
  402b38:	bl	402b78 <ferror@plt+0x1048>
  402b3c:	cmp	w0, w0, sxth
  402b40:	b.ne	402b50 <ferror@plt+0x1020>  // b.any
  402b44:	ldp	x20, x19, [sp, #16]
  402b48:	ldp	x29, x30, [sp], #32
  402b4c:	ret
  402b50:	bl	401ab0 <__errno_location@plt>
  402b54:	mov	w8, #0x22                  	// #34
  402b58:	str	w8, [x0]
  402b5c:	adrp	x8, 416000 <ferror@plt+0x144d0>
  402b60:	ldr	w0, [x8, #584]
  402b64:	adrp	x1, 405000 <ferror@plt+0x34d0>
  402b68:	add	x1, x1, #0x4b3
  402b6c:	mov	x2, x20
  402b70:	mov	x3, x19
  402b74:	bl	401b00 <err@plt>
  402b78:	stp	x29, x30, [sp, #-32]!
  402b7c:	stp	x20, x19, [sp, #16]
  402b80:	mov	x29, sp
  402b84:	mov	x20, x1
  402b88:	mov	x19, x0
  402b8c:	bl	402c50 <ferror@plt+0x1120>
  402b90:	cmp	x0, w0, sxtw
  402b94:	b.ne	402ba4 <ferror@plt+0x1074>  // b.any
  402b98:	ldp	x20, x19, [sp, #16]
  402b9c:	ldp	x29, x30, [sp], #32
  402ba0:	ret
  402ba4:	bl	401ab0 <__errno_location@plt>
  402ba8:	mov	w8, #0x22                  	// #34
  402bac:	str	w8, [x0]
  402bb0:	adrp	x8, 416000 <ferror@plt+0x144d0>
  402bb4:	ldr	w0, [x8, #584]
  402bb8:	adrp	x1, 405000 <ferror@plt+0x34d0>
  402bbc:	add	x1, x1, #0x4b3
  402bc0:	mov	x2, x20
  402bc4:	mov	x3, x19
  402bc8:	bl	401b00 <err@plt>
  402bcc:	stp	x29, x30, [sp, #-16]!
  402bd0:	mov	w2, #0xa                   	// #10
  402bd4:	mov	x29, sp
  402bd8:	bl	402be4 <ferror@plt+0x10b4>
  402bdc:	ldp	x29, x30, [sp], #16
  402be0:	ret
  402be4:	stp	x29, x30, [sp, #-32]!
  402be8:	stp	x20, x19, [sp, #16]
  402bec:	mov	x29, sp
  402bf0:	mov	x20, x1
  402bf4:	mov	x19, x0
  402bf8:	bl	402d08 <ferror@plt+0x11d8>
  402bfc:	cmp	w0, #0x10, lsl #12
  402c00:	b.cs	402c10 <ferror@plt+0x10e0>  // b.hs, b.nlast
  402c04:	ldp	x20, x19, [sp, #16]
  402c08:	ldp	x29, x30, [sp], #32
  402c0c:	ret
  402c10:	bl	401ab0 <__errno_location@plt>
  402c14:	mov	w8, #0x22                  	// #34
  402c18:	str	w8, [x0]
  402c1c:	adrp	x8, 416000 <ferror@plt+0x144d0>
  402c20:	ldr	w0, [x8, #584]
  402c24:	adrp	x1, 405000 <ferror@plt+0x34d0>
  402c28:	add	x1, x1, #0x4b3
  402c2c:	mov	x2, x20
  402c30:	mov	x3, x19
  402c34:	bl	401b00 <err@plt>
  402c38:	stp	x29, x30, [sp, #-16]!
  402c3c:	mov	w2, #0x10                  	// #16
  402c40:	mov	x29, sp
  402c44:	bl	402be4 <ferror@plt+0x10b4>
  402c48:	ldp	x29, x30, [sp], #16
  402c4c:	ret
  402c50:	stp	x29, x30, [sp, #-48]!
  402c54:	mov	x29, sp
  402c58:	str	x21, [sp, #16]
  402c5c:	stp	x20, x19, [sp, #32]
  402c60:	mov	x20, x1
  402c64:	mov	x19, x0
  402c68:	str	xzr, [x29, #24]
  402c6c:	bl	401ab0 <__errno_location@plt>
  402c70:	mov	x21, x0
  402c74:	str	wzr, [x0]
  402c78:	cbz	x19, 402cc4 <ferror@plt+0x1194>
  402c7c:	ldrb	w8, [x19]
  402c80:	cbz	w8, 402cc4 <ferror@plt+0x1194>
  402c84:	add	x1, x29, #0x18
  402c88:	mov	w2, #0xa                   	// #10
  402c8c:	mov	x0, x19
  402c90:	bl	401750 <strtoimax@plt>
  402c94:	ldr	w8, [x21]
  402c98:	cbnz	w8, 402cc4 <ferror@plt+0x1194>
  402c9c:	ldr	x8, [x29, #24]
  402ca0:	cmp	x8, x19
  402ca4:	b.eq	402cc4 <ferror@plt+0x1194>  // b.none
  402ca8:	cbz	x8, 402cb4 <ferror@plt+0x1184>
  402cac:	ldrb	w8, [x8]
  402cb0:	cbnz	w8, 402cc4 <ferror@plt+0x1194>
  402cb4:	ldp	x20, x19, [sp, #32]
  402cb8:	ldr	x21, [sp, #16]
  402cbc:	ldp	x29, x30, [sp], #48
  402cc0:	ret
  402cc4:	ldr	w8, [x21]
  402cc8:	adrp	x9, 416000 <ferror@plt+0x144d0>
  402ccc:	ldr	w0, [x9, #584]
  402cd0:	adrp	x1, 405000 <ferror@plt+0x34d0>
  402cd4:	add	x1, x1, #0x4b3
  402cd8:	mov	x2, x20
  402cdc:	mov	x3, x19
  402ce0:	cmp	w8, #0x22
  402ce4:	b.ne	402cec <ferror@plt+0x11bc>  // b.any
  402ce8:	bl	401b00 <err@plt>
  402cec:	bl	401a70 <errx@plt>
  402cf0:	stp	x29, x30, [sp, #-16]!
  402cf4:	mov	w2, #0xa                   	// #10
  402cf8:	mov	x29, sp
  402cfc:	bl	402d08 <ferror@plt+0x11d8>
  402d00:	ldp	x29, x30, [sp], #16
  402d04:	ret
  402d08:	stp	x29, x30, [sp, #-32]!
  402d0c:	stp	x20, x19, [sp, #16]
  402d10:	mov	x29, sp
  402d14:	mov	x20, x1
  402d18:	mov	x19, x0
  402d1c:	bl	402d8c <ferror@plt+0x125c>
  402d20:	lsr	x8, x0, #32
  402d24:	cbnz	x8, 402d34 <ferror@plt+0x1204>
  402d28:	ldp	x20, x19, [sp, #16]
  402d2c:	ldp	x29, x30, [sp], #32
  402d30:	ret
  402d34:	bl	401ab0 <__errno_location@plt>
  402d38:	mov	w8, #0x22                  	// #34
  402d3c:	str	w8, [x0]
  402d40:	adrp	x8, 416000 <ferror@plt+0x144d0>
  402d44:	ldr	w0, [x8, #584]
  402d48:	adrp	x1, 405000 <ferror@plt+0x34d0>
  402d4c:	add	x1, x1, #0x4b3
  402d50:	mov	x2, x20
  402d54:	mov	x3, x19
  402d58:	bl	401b00 <err@plt>
  402d5c:	stp	x29, x30, [sp, #-16]!
  402d60:	mov	w2, #0x10                  	// #16
  402d64:	mov	x29, sp
  402d68:	bl	402d08 <ferror@plt+0x11d8>
  402d6c:	ldp	x29, x30, [sp], #16
  402d70:	ret
  402d74:	stp	x29, x30, [sp, #-16]!
  402d78:	mov	w2, #0xa                   	// #10
  402d7c:	mov	x29, sp
  402d80:	bl	402d8c <ferror@plt+0x125c>
  402d84:	ldp	x29, x30, [sp], #16
  402d88:	ret
  402d8c:	sub	sp, sp, #0x40
  402d90:	stp	x29, x30, [sp, #16]
  402d94:	stp	x22, x21, [sp, #32]
  402d98:	stp	x20, x19, [sp, #48]
  402d9c:	add	x29, sp, #0x10
  402da0:	mov	w22, w2
  402da4:	mov	x20, x1
  402da8:	mov	x19, x0
  402dac:	str	xzr, [sp, #8]
  402db0:	bl	401ab0 <__errno_location@plt>
  402db4:	mov	x21, x0
  402db8:	str	wzr, [x0]
  402dbc:	cbz	x19, 402e0c <ferror@plt+0x12dc>
  402dc0:	ldrb	w8, [x19]
  402dc4:	cbz	w8, 402e0c <ferror@plt+0x12dc>
  402dc8:	add	x1, sp, #0x8
  402dcc:	mov	x0, x19
  402dd0:	mov	w2, w22
  402dd4:	bl	4018f0 <strtoumax@plt>
  402dd8:	ldr	w8, [x21]
  402ddc:	cbnz	w8, 402e0c <ferror@plt+0x12dc>
  402de0:	ldr	x8, [sp, #8]
  402de4:	cmp	x8, x19
  402de8:	b.eq	402e0c <ferror@plt+0x12dc>  // b.none
  402dec:	cbz	x8, 402df8 <ferror@plt+0x12c8>
  402df0:	ldrb	w8, [x8]
  402df4:	cbnz	w8, 402e0c <ferror@plt+0x12dc>
  402df8:	ldp	x20, x19, [sp, #48]
  402dfc:	ldp	x22, x21, [sp, #32]
  402e00:	ldp	x29, x30, [sp, #16]
  402e04:	add	sp, sp, #0x40
  402e08:	ret
  402e0c:	ldr	w8, [x21]
  402e10:	adrp	x9, 416000 <ferror@plt+0x144d0>
  402e14:	ldr	w0, [x9, #584]
  402e18:	adrp	x1, 405000 <ferror@plt+0x34d0>
  402e1c:	add	x1, x1, #0x4b3
  402e20:	mov	x2, x20
  402e24:	mov	x3, x19
  402e28:	cmp	w8, #0x22
  402e2c:	b.ne	402e34 <ferror@plt+0x1304>  // b.any
  402e30:	bl	401b00 <err@plt>
  402e34:	bl	401a70 <errx@plt>
  402e38:	stp	x29, x30, [sp, #-16]!
  402e3c:	mov	w2, #0x10                  	// #16
  402e40:	mov	x29, sp
  402e44:	bl	402d8c <ferror@plt+0x125c>
  402e48:	ldp	x29, x30, [sp], #16
  402e4c:	ret
  402e50:	stp	x29, x30, [sp, #-48]!
  402e54:	mov	x29, sp
  402e58:	str	x21, [sp, #16]
  402e5c:	stp	x20, x19, [sp, #32]
  402e60:	mov	x20, x1
  402e64:	mov	x19, x0
  402e68:	str	xzr, [x29, #24]
  402e6c:	bl	401ab0 <__errno_location@plt>
  402e70:	mov	x21, x0
  402e74:	str	wzr, [x0]
  402e78:	cbz	x19, 402ec0 <ferror@plt+0x1390>
  402e7c:	ldrb	w8, [x19]
  402e80:	cbz	w8, 402ec0 <ferror@plt+0x1390>
  402e84:	add	x1, x29, #0x18
  402e88:	mov	x0, x19
  402e8c:	bl	401760 <strtod@plt>
  402e90:	ldr	w8, [x21]
  402e94:	cbnz	w8, 402ec0 <ferror@plt+0x1390>
  402e98:	ldr	x8, [x29, #24]
  402e9c:	cmp	x8, x19
  402ea0:	b.eq	402ec0 <ferror@plt+0x1390>  // b.none
  402ea4:	cbz	x8, 402eb0 <ferror@plt+0x1380>
  402ea8:	ldrb	w8, [x8]
  402eac:	cbnz	w8, 402ec0 <ferror@plt+0x1390>
  402eb0:	ldp	x20, x19, [sp, #32]
  402eb4:	ldr	x21, [sp, #16]
  402eb8:	ldp	x29, x30, [sp], #48
  402ebc:	ret
  402ec0:	ldr	w8, [x21]
  402ec4:	adrp	x9, 416000 <ferror@plt+0x144d0>
  402ec8:	ldr	w0, [x9, #584]
  402ecc:	adrp	x1, 405000 <ferror@plt+0x34d0>
  402ed0:	add	x1, x1, #0x4b3
  402ed4:	mov	x2, x20
  402ed8:	mov	x3, x19
  402edc:	cmp	w8, #0x22
  402ee0:	b.ne	402ee8 <ferror@plt+0x13b8>  // b.any
  402ee4:	bl	401b00 <err@plt>
  402ee8:	bl	401a70 <errx@plt>
  402eec:	stp	x29, x30, [sp, #-48]!
  402ef0:	mov	x29, sp
  402ef4:	str	x21, [sp, #16]
  402ef8:	stp	x20, x19, [sp, #32]
  402efc:	mov	x20, x1
  402f00:	mov	x19, x0
  402f04:	str	xzr, [x29, #24]
  402f08:	bl	401ab0 <__errno_location@plt>
  402f0c:	mov	x21, x0
  402f10:	str	wzr, [x0]
  402f14:	cbz	x19, 402f60 <ferror@plt+0x1430>
  402f18:	ldrb	w8, [x19]
  402f1c:	cbz	w8, 402f60 <ferror@plt+0x1430>
  402f20:	add	x1, x29, #0x18
  402f24:	mov	w2, #0xa                   	// #10
  402f28:	mov	x0, x19
  402f2c:	bl	401980 <strtol@plt>
  402f30:	ldr	w8, [x21]
  402f34:	cbnz	w8, 402f60 <ferror@plt+0x1430>
  402f38:	ldr	x8, [x29, #24]
  402f3c:	cmp	x8, x19
  402f40:	b.eq	402f60 <ferror@plt+0x1430>  // b.none
  402f44:	cbz	x8, 402f50 <ferror@plt+0x1420>
  402f48:	ldrb	w8, [x8]
  402f4c:	cbnz	w8, 402f60 <ferror@plt+0x1430>
  402f50:	ldp	x20, x19, [sp, #32]
  402f54:	ldr	x21, [sp, #16]
  402f58:	ldp	x29, x30, [sp], #48
  402f5c:	ret
  402f60:	ldr	w8, [x21]
  402f64:	adrp	x9, 416000 <ferror@plt+0x144d0>
  402f68:	ldr	w0, [x9, #584]
  402f6c:	adrp	x1, 405000 <ferror@plt+0x34d0>
  402f70:	add	x1, x1, #0x4b3
  402f74:	mov	x2, x20
  402f78:	mov	x3, x19
  402f7c:	cmp	w8, #0x22
  402f80:	b.ne	402f88 <ferror@plt+0x1458>  // b.any
  402f84:	bl	401b00 <err@plt>
  402f88:	bl	401a70 <errx@plt>
  402f8c:	stp	x29, x30, [sp, #-48]!
  402f90:	mov	x29, sp
  402f94:	str	x21, [sp, #16]
  402f98:	stp	x20, x19, [sp, #32]
  402f9c:	mov	x20, x1
  402fa0:	mov	x19, x0
  402fa4:	str	xzr, [x29, #24]
  402fa8:	bl	401ab0 <__errno_location@plt>
  402fac:	mov	x21, x0
  402fb0:	str	wzr, [x0]
  402fb4:	cbz	x19, 403000 <ferror@plt+0x14d0>
  402fb8:	ldrb	w8, [x19]
  402fbc:	cbz	w8, 403000 <ferror@plt+0x14d0>
  402fc0:	add	x1, x29, #0x18
  402fc4:	mov	w2, #0xa                   	// #10
  402fc8:	mov	x0, x19
  402fcc:	bl	4016f0 <strtoul@plt>
  402fd0:	ldr	w8, [x21]
  402fd4:	cbnz	w8, 403000 <ferror@plt+0x14d0>
  402fd8:	ldr	x8, [x29, #24]
  402fdc:	cmp	x8, x19
  402fe0:	b.eq	403000 <ferror@plt+0x14d0>  // b.none
  402fe4:	cbz	x8, 402ff0 <ferror@plt+0x14c0>
  402fe8:	ldrb	w8, [x8]
  402fec:	cbnz	w8, 403000 <ferror@plt+0x14d0>
  402ff0:	ldp	x20, x19, [sp, #32]
  402ff4:	ldr	x21, [sp, #16]
  402ff8:	ldp	x29, x30, [sp], #48
  402ffc:	ret
  403000:	ldr	w8, [x21]
  403004:	adrp	x9, 416000 <ferror@plt+0x144d0>
  403008:	ldr	w0, [x9, #584]
  40300c:	adrp	x1, 405000 <ferror@plt+0x34d0>
  403010:	add	x1, x1, #0x4b3
  403014:	mov	x2, x20
  403018:	mov	x3, x19
  40301c:	cmp	w8, #0x22
  403020:	b.ne	403028 <ferror@plt+0x14f8>  // b.any
  403024:	bl	401b00 <err@plt>
  403028:	bl	401a70 <errx@plt>
  40302c:	sub	sp, sp, #0x30
  403030:	stp	x20, x19, [sp, #32]
  403034:	mov	x20, x1
  403038:	add	x1, sp, #0x8
  40303c:	stp	x29, x30, [sp, #16]
  403040:	add	x29, sp, #0x10
  403044:	mov	x19, x0
  403048:	bl	4028b8 <ferror@plt+0xd88>
  40304c:	cbnz	w0, 403064 <ferror@plt+0x1534>
  403050:	ldr	x0, [sp, #8]
  403054:	ldp	x20, x19, [sp, #32]
  403058:	ldp	x29, x30, [sp, #16]
  40305c:	add	sp, sp, #0x30
  403060:	ret
  403064:	bl	401ab0 <__errno_location@plt>
  403068:	adrp	x9, 416000 <ferror@plt+0x144d0>
  40306c:	ldr	w8, [x0]
  403070:	ldr	w0, [x9, #584]
  403074:	adrp	x1, 405000 <ferror@plt+0x34d0>
  403078:	add	x1, x1, #0x4b3
  40307c:	mov	x2, x20
  403080:	mov	x3, x19
  403084:	cbnz	w8, 40308c <ferror@plt+0x155c>
  403088:	bl	401a70 <errx@plt>
  40308c:	bl	401b00 <err@plt>
  403090:	stp	x29, x30, [sp, #-32]!
  403094:	str	x19, [sp, #16]
  403098:	mov	x19, x1
  40309c:	mov	x1, x2
  4030a0:	mov	x29, sp
  4030a4:	bl	402e50 <ferror@plt+0x1320>
  4030a8:	fcvtzs	x8, d0
  4030ac:	mov	x9, #0x848000000000        	// #145685290680320
  4030b0:	movk	x9, #0x412e, lsl #48
  4030b4:	scvtf	d1, x8
  4030b8:	fmov	d2, x9
  4030bc:	fsub	d0, d0, d1
  4030c0:	fmul	d0, d0, d2
  4030c4:	fcvtzs	x9, d0
  4030c8:	stp	x8, x9, [x19]
  4030cc:	ldr	x19, [sp, #16]
  4030d0:	ldp	x29, x30, [sp], #32
  4030d4:	ret
  4030d8:	and	w8, w0, #0xf000
  4030dc:	sub	w8, w8, #0x1, lsl #12
  4030e0:	lsr	w9, w8, #12
  4030e4:	cmp	w9, #0xb
  4030e8:	mov	w8, wzr
  4030ec:	b.hi	403140 <ferror@plt+0x1610>  // b.pmore
  4030f0:	adrp	x10, 405000 <ferror@plt+0x34d0>
  4030f4:	add	x10, x10, #0x495
  4030f8:	adr	x11, 40310c <ferror@plt+0x15dc>
  4030fc:	ldrb	w12, [x10, x9]
  403100:	add	x11, x11, x12, lsl #2
  403104:	mov	w9, #0x64                  	// #100
  403108:	br	x11
  40310c:	mov	w9, #0x70                  	// #112
  403110:	b	403138 <ferror@plt+0x1608>
  403114:	mov	w9, #0x63                  	// #99
  403118:	b	403138 <ferror@plt+0x1608>
  40311c:	mov	w9, #0x62                  	// #98
  403120:	b	403138 <ferror@plt+0x1608>
  403124:	mov	w9, #0x6c                  	// #108
  403128:	b	403138 <ferror@plt+0x1608>
  40312c:	mov	w9, #0x73                  	// #115
  403130:	b	403138 <ferror@plt+0x1608>
  403134:	mov	w9, #0x2d                  	// #45
  403138:	mov	w8, #0x1                   	// #1
  40313c:	strb	w9, [x1]
  403140:	tst	w0, #0x100
  403144:	mov	w9, #0x72                  	// #114
  403148:	mov	w10, #0x2d                  	// #45
  40314c:	add	x11, x1, x8
  403150:	mov	w12, #0x77                  	// #119
  403154:	csel	w17, w10, w9, eq  // eq = none
  403158:	tst	w0, #0x80
  40315c:	mov	w14, #0x53                  	// #83
  403160:	mov	w15, #0x73                  	// #115
  403164:	mov	w16, #0x78                  	// #120
  403168:	strb	w17, [x11]
  40316c:	csel	w17, w10, w12, eq  // eq = none
  403170:	tst	w0, #0x40
  403174:	orr	x13, x8, #0x2
  403178:	strb	w17, [x11, #1]
  40317c:	csel	w11, w15, w14, ne  // ne = any
  403180:	csel	w17, w16, w10, ne  // ne = any
  403184:	tst	w0, #0x800
  403188:	csel	w11, w17, w11, eq  // eq = none
  40318c:	add	x13, x13, x1
  403190:	tst	w0, #0x20
  403194:	strb	w11, [x13]
  403198:	csel	w11, w10, w9, eq  // eq = none
  40319c:	tst	w0, #0x10
  4031a0:	strb	w11, [x13, #1]
  4031a4:	csel	w11, w10, w12, eq  // eq = none
  4031a8:	tst	w0, #0x8
  4031ac:	csel	w14, w15, w14, ne  // ne = any
  4031b0:	csel	w15, w16, w10, ne  // ne = any
  4031b4:	tst	w0, #0x400
  4031b8:	orr	x8, x8, #0x6
  4031bc:	csel	w14, w15, w14, eq  // eq = none
  4031c0:	tst	w0, #0x4
  4031c4:	add	x8, x8, x1
  4031c8:	csel	w9, w10, w9, eq  // eq = none
  4031cc:	tst	w0, #0x2
  4031d0:	mov	w17, #0x54                  	// #84
  4031d4:	strb	w11, [x13, #2]
  4031d8:	mov	w11, #0x74                  	// #116
  4031dc:	strb	w14, [x13, #3]
  4031e0:	strb	w9, [x8]
  4031e4:	csel	w9, w10, w12, eq  // eq = none
  4031e8:	tst	w0, #0x1
  4031ec:	strb	w9, [x8, #1]
  4031f0:	csel	w9, w11, w17, ne  // ne = any
  4031f4:	csel	w10, w16, w10, ne  // ne = any
  4031f8:	tst	w0, #0x200
  4031fc:	csel	w9, w10, w9, eq  // eq = none
  403200:	mov	x0, x1
  403204:	strb	w9, [x8, #2]
  403208:	strb	wzr, [x8, #3]
  40320c:	ret
  403210:	sub	sp, sp, #0x60
  403214:	stp	x22, x21, [sp, #64]
  403218:	stp	x20, x19, [sp, #80]
  40321c:	mov	x21, x1
  403220:	mov	w20, w0
  403224:	add	x22, sp, #0x8
  403228:	stp	x29, x30, [sp, #48]
  40322c:	add	x29, sp, #0x30
  403230:	tbz	w0, #1, 403240 <ferror@plt+0x1710>
  403234:	orr	x22, x22, #0x1
  403238:	mov	w8, #0x20                  	// #32
  40323c:	strb	w8, [sp, #8]
  403240:	mov	x0, x21
  403244:	bl	4033e0 <ferror@plt+0x18b0>
  403248:	cbz	w0, 40326c <ferror@plt+0x173c>
  40324c:	mov	w8, #0x6667                	// #26215
  403250:	movk	w8, #0x6666, lsl #16
  403254:	smull	x8, w0, w8
  403258:	lsr	x9, x8, #63
  40325c:	asr	x8, x8, #34
  403260:	add	w8, w8, w9
  403264:	sxtw	x9, w8
  403268:	b	403270 <ferror@plt+0x1740>
  40326c:	mov	x9, xzr
  403270:	adrp	x8, 405000 <ferror@plt+0x34d0>
  403274:	add	x8, x8, #0x4bc
  403278:	ldrb	w11, [x8, x9]
  40327c:	mov	x10, #0xffffffffffffffff    	// #-1
  403280:	lsl	x8, x10, x0
  403284:	bic	x8, x21, x8
  403288:	cmp	w0, #0x0
  40328c:	mov	x10, x22
  403290:	lsr	x19, x21, x0
  403294:	csel	x8, x8, xzr, ne  // ne = any
  403298:	strb	w11, [x10], #1
  40329c:	tbz	w20, #0, 4032b0 <ferror@plt+0x1780>
  4032a0:	cbz	x9, 4032b0 <ferror@plt+0x1780>
  4032a4:	mov	w9, #0x4269                	// #17001
  4032a8:	add	x10, x22, #0x3
  4032ac:	sturh	w9, [x22, #1]
  4032b0:	strb	wzr, [x10]
  4032b4:	cbz	x8, 4032fc <ferror@plt+0x17cc>
  4032b8:	sub	w9, w0, #0xa
  4032bc:	lsr	x8, x8, x9
  4032c0:	tbnz	w20, #2, 403308 <ferror@plt+0x17d8>
  4032c4:	mov	x10, #0xf5c3                	// #62915
  4032c8:	movk	x10, #0x5c28, lsl #16
  4032cc:	add	x9, x8, #0x32
  4032d0:	movk	x10, #0xc28f, lsl #32
  4032d4:	movk	x10, #0x28f5, lsl #48
  4032d8:	sub	x8, x8, #0x3b6
  4032dc:	lsr	x9, x9, #2
  4032e0:	cmp	x8, #0x64
  4032e4:	umulh	x8, x9, x10
  4032e8:	lsr	x8, x8, #2
  4032ec:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  4032f0:	cinc	w19, w19, cc  // cc = lo, ul, last
  4032f4:	cbnz	x20, 403338 <ferror@plt+0x1808>
  4032f8:	b	4033a8 <ferror@plt+0x1878>
  4032fc:	mov	x20, xzr
  403300:	cbnz	x20, 403338 <ferror@plt+0x1808>
  403304:	b	4033a8 <ferror@plt+0x1878>
  403308:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  40330c:	add	x8, x8, #0x5
  403310:	movk	x9, #0xcccd
  403314:	umulh	x10, x8, x9
  403318:	lsr	x20, x10, #3
  40331c:	mul	x9, x20, x9
  403320:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403324:	ror	x9, x9, #1
  403328:	movk	x10, #0x1999, lsl #48
  40332c:	cmp	x9, x10
  403330:	b.ls	403388 <ferror@plt+0x1858>  // b.plast
  403334:	cbz	x20, 4033a8 <ferror@plt+0x1878>
  403338:	bl	4017c0 <localeconv@plt>
  40333c:	cbz	x0, 40334c <ferror@plt+0x181c>
  403340:	ldr	x4, [x0]
  403344:	cbnz	x4, 403354 <ferror@plt+0x1824>
  403348:	b	40335c <ferror@plt+0x182c>
  40334c:	mov	x4, xzr
  403350:	cbz	x4, 40335c <ferror@plt+0x182c>
  403354:	ldrb	w8, [x4]
  403358:	cbnz	w8, 403364 <ferror@plt+0x1834>
  40335c:	adrp	x4, 405000 <ferror@plt+0x34d0>
  403360:	add	x4, x4, #0x4c4
  403364:	adrp	x2, 405000 <ferror@plt+0x34d0>
  403368:	add	x2, x2, #0x4c6
  40336c:	add	x0, sp, #0x10
  403370:	add	x6, sp, #0x8
  403374:	mov	w1, #0x20                  	// #32
  403378:	mov	w3, w19
  40337c:	mov	x5, x20
  403380:	bl	4017b0 <snprintf@plt>
  403384:	b	4033c4 <ferror@plt+0x1894>
  403388:	mov	x9, #0xf5c3                	// #62915
  40338c:	movk	x9, #0x5c28, lsl #16
  403390:	movk	x9, #0xc28f, lsl #32
  403394:	lsr	x8, x8, #2
  403398:	movk	x9, #0x28f5, lsl #48
  40339c:	umulh	x8, x8, x9
  4033a0:	lsr	x20, x8, #2
  4033a4:	cbnz	x20, 403338 <ferror@plt+0x1808>
  4033a8:	adrp	x2, 405000 <ferror@plt+0x34d0>
  4033ac:	add	x2, x2, #0x4d0
  4033b0:	add	x0, sp, #0x10
  4033b4:	add	x4, sp, #0x8
  4033b8:	mov	w1, #0x20                  	// #32
  4033bc:	mov	w3, w19
  4033c0:	bl	4017b0 <snprintf@plt>
  4033c4:	add	x0, sp, #0x10
  4033c8:	bl	4018a0 <strdup@plt>
  4033cc:	ldp	x20, x19, [sp, #80]
  4033d0:	ldp	x22, x21, [sp, #64]
  4033d4:	ldp	x29, x30, [sp, #48]
  4033d8:	add	sp, sp, #0x60
  4033dc:	ret
  4033e0:	mov	w8, #0xa                   	// #10
  4033e4:	lsr	x9, x0, x8
  4033e8:	cbz	x9, 4033fc <ferror@plt+0x18cc>
  4033ec:	cmp	x8, #0x33
  4033f0:	add	x8, x8, #0xa
  4033f4:	b.cc	4033e4 <ferror@plt+0x18b4>  // b.lo, b.ul, b.last
  4033f8:	mov	w8, #0x46                  	// #70
  4033fc:	sub	w0, w8, #0xa
  403400:	ret
  403404:	stp	x29, x30, [sp, #-80]!
  403408:	stp	x26, x25, [sp, #16]
  40340c:	stp	x24, x23, [sp, #32]
  403410:	stp	x22, x21, [sp, #48]
  403414:	stp	x20, x19, [sp, #64]
  403418:	mov	x29, sp
  40341c:	cbz	x0, 403500 <ferror@plt+0x19d0>
  403420:	mov	x20, x3
  403424:	mov	w19, #0xffffffff            	// #-1
  403428:	cbz	x3, 40351c <ferror@plt+0x19ec>
  40342c:	mov	x21, x2
  403430:	cbz	x2, 40351c <ferror@plt+0x19ec>
  403434:	mov	x22, x1
  403438:	cbz	x1, 40351c <ferror@plt+0x19ec>
  40343c:	ldrb	w8, [x0]
  403440:	cbz	w8, 40351c <ferror@plt+0x19ec>
  403444:	ldrb	w8, [x0]
  403448:	cbz	w8, 403508 <ferror@plt+0x19d8>
  40344c:	mov	x24, xzr
  403450:	mov	x23, xzr
  403454:	add	x25, x0, #0x1
  403458:	b	403464 <ferror@plt+0x1934>
  40345c:	ldrb	w8, [x25], #1
  403460:	cbz	w8, 403518 <ferror@plt+0x19e8>
  403464:	cmp	x24, x21
  403468:	b.cs	4034d8 <ferror@plt+0x19a8>  // b.hs, b.nlast
  40346c:	ldrb	w10, [x25]
  403470:	sub	x9, x25, #0x1
  403474:	cmp	x23, #0x0
  403478:	and	w8, w8, #0xff
  40347c:	csel	x23, x9, x23, eq  // eq = none
  403480:	cmp	w8, #0x2c
  403484:	csel	x8, x9, xzr, eq  // eq = none
  403488:	cmp	w10, #0x0
  40348c:	csel	x26, x25, x8, eq  // eq = none
  403490:	mov	w8, #0x4                   	// #4
  403494:	cbz	x23, 4034e0 <ferror@plt+0x19b0>
  403498:	cbz	x26, 4034e0 <ferror@plt+0x19b0>
  40349c:	subs	x1, x26, x23
  4034a0:	b.ls	4034f0 <ferror@plt+0x19c0>  // b.plast
  4034a4:	mov	x0, x23
  4034a8:	blr	x20
  4034ac:	cmn	w0, #0x1
  4034b0:	b.eq	4034f0 <ferror@plt+0x19c0>  // b.none
  4034b4:	str	w0, [x22, x24, lsl #2]
  4034b8:	ldrb	w8, [x26]
  4034bc:	mov	x23, xzr
  4034c0:	add	x24, x24, #0x1
  4034c4:	cmp	w8, #0x0
  4034c8:	cset	w8, eq  // eq = none
  4034cc:	lsl	w8, w8, #1
  4034d0:	cbnz	w8, 4034e4 <ferror@plt+0x19b4>
  4034d4:	b	40345c <ferror@plt+0x192c>
  4034d8:	mov	w19, #0xfffffffe            	// #-2
  4034dc:	mov	w8, #0x1                   	// #1
  4034e0:	cbz	w8, 40345c <ferror@plt+0x192c>
  4034e4:	cmp	w8, #0x4
  4034e8:	b.eq	40345c <ferror@plt+0x192c>  // b.none
  4034ec:	b	403510 <ferror@plt+0x19e0>
  4034f0:	mov	w19, #0xffffffff            	// #-1
  4034f4:	mov	w8, #0x1                   	// #1
  4034f8:	cbnz	w8, 4034e4 <ferror@plt+0x19b4>
  4034fc:	b	40345c <ferror@plt+0x192c>
  403500:	mov	w19, #0xffffffff            	// #-1
  403504:	b	40351c <ferror@plt+0x19ec>
  403508:	mov	x24, xzr
  40350c:	b	403518 <ferror@plt+0x19e8>
  403510:	cmp	w8, #0x2
  403514:	b.ne	40351c <ferror@plt+0x19ec>  // b.any
  403518:	mov	w19, w24
  40351c:	mov	w0, w19
  403520:	ldp	x20, x19, [sp, #64]
  403524:	ldp	x22, x21, [sp, #48]
  403528:	ldp	x24, x23, [sp, #32]
  40352c:	ldp	x26, x25, [sp, #16]
  403530:	ldp	x29, x30, [sp], #80
  403534:	ret
  403538:	stp	x29, x30, [sp, #-32]!
  40353c:	str	x19, [sp, #16]
  403540:	mov	x29, sp
  403544:	cbz	x0, 403568 <ferror@plt+0x1a38>
  403548:	mov	x19, x3
  40354c:	mov	w8, #0xffffffff            	// #-1
  403550:	cbz	x3, 40356c <ferror@plt+0x1a3c>
  403554:	ldrb	w9, [x0]
  403558:	cbz	w9, 40356c <ferror@plt+0x1a3c>
  40355c:	ldr	x8, [x19]
  403560:	cmp	x8, x2
  403564:	b.ls	40357c <ferror@plt+0x1a4c>  // b.plast
  403568:	mov	w8, #0xffffffff            	// #-1
  40356c:	ldr	x19, [sp, #16]
  403570:	mov	w0, w8
  403574:	ldp	x29, x30, [sp], #32
  403578:	ret
  40357c:	cmp	w9, #0x2b
  403580:	b.ne	40358c <ferror@plt+0x1a5c>  // b.any
  403584:	add	x0, x0, #0x1
  403588:	b	403590 <ferror@plt+0x1a60>
  40358c:	str	xzr, [x19]
  403590:	ldr	x8, [x19]
  403594:	mov	x3, x4
  403598:	add	x1, x1, x8, lsl #2
  40359c:	sub	x2, x2, x8
  4035a0:	bl	403404 <ferror@plt+0x18d4>
  4035a4:	mov	w8, w0
  4035a8:	cmp	w0, #0x1
  4035ac:	b.lt	40356c <ferror@plt+0x1a3c>  // b.tstop
  4035b0:	ldr	x9, [x19]
  4035b4:	add	x9, x9, w8, sxtw
  4035b8:	str	x9, [x19]
  4035bc:	b	40356c <ferror@plt+0x1a3c>
  4035c0:	stp	x29, x30, [sp, #-80]!
  4035c4:	stp	x22, x21, [sp, #48]
  4035c8:	mov	w21, #0xffffffea            	// #-22
  4035cc:	str	x25, [sp, #16]
  4035d0:	stp	x24, x23, [sp, #32]
  4035d4:	stp	x20, x19, [sp, #64]
  4035d8:	mov	x29, sp
  4035dc:	cbz	x1, 4036c8 <ferror@plt+0x1b98>
  4035e0:	cbz	x0, 4036c8 <ferror@plt+0x1b98>
  4035e4:	mov	x19, x2
  4035e8:	cbz	x2, 4036c8 <ferror@plt+0x1b98>
  4035ec:	ldrb	w8, [x0]
  4035f0:	cbz	w8, 4036c4 <ferror@plt+0x1b94>
  4035f4:	mov	x20, x1
  4035f8:	mov	x22, xzr
  4035fc:	add	x23, x0, #0x1
  403600:	mov	w24, #0x1                   	// #1
  403604:	b	403610 <ferror@plt+0x1ae0>
  403608:	ldrb	w8, [x23], #1
  40360c:	cbz	w8, 4036c4 <ferror@plt+0x1b94>
  403610:	mov	x9, x23
  403614:	ldrb	w10, [x9], #-1
  403618:	cmp	x22, #0x0
  40361c:	and	w8, w8, #0xff
  403620:	csel	x22, x9, x22, eq  // eq = none
  403624:	cmp	w8, #0x2c
  403628:	csel	x8, x9, xzr, eq  // eq = none
  40362c:	cmp	w10, #0x0
  403630:	csel	x25, x23, x8, eq  // eq = none
  403634:	mov	w8, #0x4                   	// #4
  403638:	cbz	x22, 40369c <ferror@plt+0x1b6c>
  40363c:	cbz	x25, 40369c <ferror@plt+0x1b6c>
  403640:	subs	x1, x25, x22
  403644:	b.ls	403694 <ferror@plt+0x1b64>  // b.plast
  403648:	mov	x0, x22
  40364c:	blr	x19
  403650:	tbnz	w0, #31, 4036ac <ferror@plt+0x1b7c>
  403654:	add	w8, w0, #0x7
  403658:	cmp	w0, #0x0
  40365c:	csel	w8, w8, w0, lt  // lt = tstop
  403660:	sbfx	x8, x8, #3, #29
  403664:	ldrb	w9, [x20, x8]
  403668:	and	w10, w0, #0x7
  40366c:	lsl	w10, w24, w10
  403670:	mov	x22, xzr
  403674:	orr	w9, w9, w10
  403678:	strb	w9, [x20, x8]
  40367c:	ldrb	w8, [x25]
  403680:	cmp	w8, #0x0
  403684:	cset	w8, eq  // eq = none
  403688:	lsl	w8, w8, #1
  40368c:	cbnz	w8, 4036a0 <ferror@plt+0x1b70>
  403690:	b	403608 <ferror@plt+0x1ad8>
  403694:	mov	w21, #0xffffffff            	// #-1
  403698:	mov	w8, #0x1                   	// #1
  40369c:	cbz	w8, 403608 <ferror@plt+0x1ad8>
  4036a0:	cmp	w8, #0x4
  4036a4:	b.eq	403608 <ferror@plt+0x1ad8>  // b.none
  4036a8:	b	4036bc <ferror@plt+0x1b8c>
  4036ac:	mov	w8, #0x1                   	// #1
  4036b0:	mov	w21, w0
  4036b4:	cbnz	w8, 4036a0 <ferror@plt+0x1b70>
  4036b8:	b	403608 <ferror@plt+0x1ad8>
  4036bc:	cmp	w8, #0x2
  4036c0:	b.ne	4036c8 <ferror@plt+0x1b98>  // b.any
  4036c4:	mov	w21, wzr
  4036c8:	mov	w0, w21
  4036cc:	ldp	x20, x19, [sp, #64]
  4036d0:	ldp	x22, x21, [sp, #48]
  4036d4:	ldp	x24, x23, [sp, #32]
  4036d8:	ldr	x25, [sp, #16]
  4036dc:	ldp	x29, x30, [sp], #80
  4036e0:	ret
  4036e4:	stp	x29, x30, [sp, #-64]!
  4036e8:	stp	x22, x21, [sp, #32]
  4036ec:	mov	w21, #0xffffffea            	// #-22
  4036f0:	stp	x24, x23, [sp, #16]
  4036f4:	stp	x20, x19, [sp, #48]
  4036f8:	mov	x29, sp
  4036fc:	cbz	x1, 4037cc <ferror@plt+0x1c9c>
  403700:	cbz	x0, 4037cc <ferror@plt+0x1c9c>
  403704:	mov	x19, x2
  403708:	cbz	x2, 4037cc <ferror@plt+0x1c9c>
  40370c:	ldrb	w8, [x0]
  403710:	cbz	w8, 4037c8 <ferror@plt+0x1c98>
  403714:	mov	x20, x1
  403718:	mov	x22, xzr
  40371c:	add	x23, x0, #0x1
  403720:	b	40372c <ferror@plt+0x1bfc>
  403724:	ldrb	w8, [x23], #1
  403728:	cbz	w8, 4037c8 <ferror@plt+0x1c98>
  40372c:	mov	x9, x23
  403730:	ldrb	w10, [x9], #-1
  403734:	cmp	x22, #0x0
  403738:	and	w8, w8, #0xff
  40373c:	csel	x22, x9, x22, eq  // eq = none
  403740:	cmp	w8, #0x2c
  403744:	csel	x8, x9, xzr, eq  // eq = none
  403748:	cmp	w10, #0x0
  40374c:	csel	x24, x23, x8, eq  // eq = none
  403750:	mov	w8, #0x4                   	// #4
  403754:	cbz	x22, 4037a0 <ferror@plt+0x1c70>
  403758:	cbz	x24, 4037a0 <ferror@plt+0x1c70>
  40375c:	subs	x1, x24, x22
  403760:	b.ls	403798 <ferror@plt+0x1c68>  // b.plast
  403764:	mov	x0, x22
  403768:	blr	x19
  40376c:	tbnz	x0, #63, 4037b0 <ferror@plt+0x1c80>
  403770:	ldr	x8, [x20]
  403774:	mov	x22, xzr
  403778:	orr	x8, x8, x0
  40377c:	str	x8, [x20]
  403780:	ldrb	w8, [x24]
  403784:	cmp	w8, #0x0
  403788:	cset	w8, eq  // eq = none
  40378c:	lsl	w8, w8, #1
  403790:	cbnz	w8, 4037a4 <ferror@plt+0x1c74>
  403794:	b	403724 <ferror@plt+0x1bf4>
  403798:	mov	w21, #0xffffffff            	// #-1
  40379c:	mov	w8, #0x1                   	// #1
  4037a0:	cbz	w8, 403724 <ferror@plt+0x1bf4>
  4037a4:	cmp	w8, #0x4
  4037a8:	b.eq	403724 <ferror@plt+0x1bf4>  // b.none
  4037ac:	b	4037c0 <ferror@plt+0x1c90>
  4037b0:	mov	w8, #0x1                   	// #1
  4037b4:	mov	w21, w0
  4037b8:	cbnz	w8, 4037a4 <ferror@plt+0x1c74>
  4037bc:	b	403724 <ferror@plt+0x1bf4>
  4037c0:	cmp	w8, #0x2
  4037c4:	b.ne	4037cc <ferror@plt+0x1c9c>  // b.any
  4037c8:	mov	w21, wzr
  4037cc:	mov	w0, w21
  4037d0:	ldp	x20, x19, [sp, #48]
  4037d4:	ldp	x22, x21, [sp, #32]
  4037d8:	ldp	x24, x23, [sp, #16]
  4037dc:	ldp	x29, x30, [sp], #64
  4037e0:	ret
  4037e4:	stp	x29, x30, [sp, #-64]!
  4037e8:	mov	x29, sp
  4037ec:	str	x23, [sp, #16]
  4037f0:	stp	x22, x21, [sp, #32]
  4037f4:	stp	x20, x19, [sp, #48]
  4037f8:	str	xzr, [x29, #24]
  4037fc:	cbz	x0, 4038ec <ferror@plt+0x1dbc>
  403800:	mov	w21, w3
  403804:	mov	x19, x2
  403808:	mov	x23, x1
  40380c:	mov	x22, x0
  403810:	str	w3, [x1]
  403814:	str	w3, [x2]
  403818:	bl	401ab0 <__errno_location@plt>
  40381c:	str	wzr, [x0]
  403820:	ldrb	w8, [x22]
  403824:	mov	x20, x0
  403828:	cmp	w8, #0x3a
  40382c:	b.ne	403874 <ferror@plt+0x1d44>  // b.any
  403830:	add	x21, x22, #0x1
  403834:	add	x1, x29, #0x18
  403838:	mov	w2, #0xa                   	// #10
  40383c:	mov	x0, x21
  403840:	bl	401980 <strtol@plt>
  403844:	str	w0, [x19]
  403848:	ldr	w8, [x20]
  40384c:	mov	w0, #0xffffffff            	// #-1
  403850:	cbnz	w8, 4038ec <ferror@plt+0x1dbc>
  403854:	ldr	x8, [x29, #24]
  403858:	cbz	x8, 4038ec <ferror@plt+0x1dbc>
  40385c:	cmp	x8, x21
  403860:	mov	w0, #0xffffffff            	// #-1
  403864:	b.eq	4038ec <ferror@plt+0x1dbc>  // b.none
  403868:	ldrb	w8, [x8]
  40386c:	cbz	w8, 4038e8 <ferror@plt+0x1db8>
  403870:	b	4038ec <ferror@plt+0x1dbc>
  403874:	add	x1, x29, #0x18
  403878:	mov	w2, #0xa                   	// #10
  40387c:	mov	x0, x22
  403880:	bl	401980 <strtol@plt>
  403884:	str	w0, [x23]
  403888:	str	w0, [x19]
  40388c:	ldr	x8, [x29, #24]
  403890:	mov	w0, #0xffffffff            	// #-1
  403894:	cmp	x8, x22
  403898:	b.eq	4038ec <ferror@plt+0x1dbc>  // b.none
  40389c:	ldr	w9, [x20]
  4038a0:	cbnz	w9, 4038ec <ferror@plt+0x1dbc>
  4038a4:	cbz	x8, 4038ec <ferror@plt+0x1dbc>
  4038a8:	ldrb	w9, [x8]
  4038ac:	cmp	w9, #0x2d
  4038b0:	b.eq	4038d4 <ferror@plt+0x1da4>  // b.none
  4038b4:	cmp	w9, #0x3a
  4038b8:	b.ne	4038e8 <ferror@plt+0x1db8>  // b.any
  4038bc:	ldrb	w10, [x8, #1]
  4038c0:	cbz	w10, 4038e4 <ferror@plt+0x1db4>
  4038c4:	cmp	w9, #0x3a
  4038c8:	b.eq	4038d4 <ferror@plt+0x1da4>  // b.none
  4038cc:	cmp	w9, #0x2d
  4038d0:	b.ne	4038e8 <ferror@plt+0x1db8>  // b.any
  4038d4:	add	x21, x8, #0x1
  4038d8:	str	xzr, [x29, #24]
  4038dc:	str	wzr, [x20]
  4038e0:	b	403834 <ferror@plt+0x1d04>
  4038e4:	str	w21, [x19]
  4038e8:	mov	w0, wzr
  4038ec:	ldp	x20, x19, [sp, #48]
  4038f0:	ldp	x22, x21, [sp, #32]
  4038f4:	ldr	x23, [sp, #16]
  4038f8:	ldp	x29, x30, [sp], #64
  4038fc:	ret
  403900:	sub	sp, sp, #0x50
  403904:	stp	x20, x19, [sp, #64]
  403908:	mov	x20, x1
  40390c:	mov	x19, x0
  403910:	stp	x29, x30, [sp, #16]
  403914:	stp	x24, x23, [sp, #32]
  403918:	stp	x22, x21, [sp, #48]
  40391c:	add	x29, sp, #0x10
  403920:	mov	w0, wzr
  403924:	cbz	x20, 4039f0 <ferror@plt+0x1ec0>
  403928:	cbz	x19, 4039f0 <ferror@plt+0x1ec0>
  40392c:	add	x1, sp, #0x8
  403930:	mov	x0, x19
  403934:	bl	403a08 <ferror@plt+0x1ed8>
  403938:	mov	x21, x0
  40393c:	mov	x1, sp
  403940:	mov	x0, x20
  403944:	bl	403a08 <ferror@plt+0x1ed8>
  403948:	ldp	x24, x22, [sp]
  40394c:	adds	x8, x24, x22
  403950:	b.eq	40397c <ferror@plt+0x1e4c>  // b.none
  403954:	mov	x23, x0
  403958:	cmp	x8, #0x1
  40395c:	b.ne	4039a4 <ferror@plt+0x1e74>  // b.any
  403960:	cbz	x21, 403988 <ferror@plt+0x1e58>
  403964:	ldrb	w8, [x21]
  403968:	cmp	w8, #0x2f
  40396c:	b.ne	403988 <ferror@plt+0x1e58>  // b.any
  403970:	mov	w0, #0x1                   	// #1
  403974:	cbnz	w0, 4039e4 <ferror@plt+0x1eb4>
  403978:	b	403920 <ferror@plt+0x1df0>
  40397c:	mov	w0, #0x1                   	// #1
  403980:	cbnz	w0, 4039e4 <ferror@plt+0x1eb4>
  403984:	b	403920 <ferror@plt+0x1df0>
  403988:	cbz	x23, 4039a4 <ferror@plt+0x1e74>
  40398c:	ldrb	w8, [x23]
  403990:	cmp	w8, #0x2f
  403994:	b.ne	4039a4 <ferror@plt+0x1e74>  // b.any
  403998:	mov	w0, #0x1                   	// #1
  40399c:	cbnz	w0, 4039e4 <ferror@plt+0x1eb4>
  4039a0:	b	403920 <ferror@plt+0x1df0>
  4039a4:	mov	w0, #0x3                   	// #3
  4039a8:	cbz	x21, 4039d0 <ferror@plt+0x1ea0>
  4039ac:	cbz	x23, 4039d0 <ferror@plt+0x1ea0>
  4039b0:	cmp	x22, x24
  4039b4:	b.ne	4039d0 <ferror@plt+0x1ea0>  // b.any
  4039b8:	mov	x0, x21
  4039bc:	mov	x1, x23
  4039c0:	mov	x2, x22
  4039c4:	bl	401820 <strncmp@plt>
  4039c8:	cbz	w0, 4039d8 <ferror@plt+0x1ea8>
  4039cc:	mov	w0, #0x3                   	// #3
  4039d0:	cbnz	w0, 4039e4 <ferror@plt+0x1eb4>
  4039d4:	b	403920 <ferror@plt+0x1df0>
  4039d8:	add	x19, x21, x22
  4039dc:	add	x20, x23, x24
  4039e0:	cbz	w0, 403920 <ferror@plt+0x1df0>
  4039e4:	cmp	w0, #0x3
  4039e8:	b.ne	4039f0 <ferror@plt+0x1ec0>  // b.any
  4039ec:	mov	w0, wzr
  4039f0:	ldp	x20, x19, [sp, #64]
  4039f4:	ldp	x22, x21, [sp, #48]
  4039f8:	ldp	x24, x23, [sp, #32]
  4039fc:	ldp	x29, x30, [sp, #16]
  403a00:	add	sp, sp, #0x50
  403a04:	ret
  403a08:	mov	x8, x0
  403a0c:	str	xzr, [x1]
  403a10:	mov	x0, x8
  403a14:	cbz	x8, 403a5c <ferror@plt+0x1f2c>
  403a18:	ldrb	w9, [x0]
  403a1c:	cmp	w9, #0x2f
  403a20:	b.ne	403a34 <ferror@plt+0x1f04>  // b.any
  403a24:	mov	x8, x0
  403a28:	ldrb	w10, [x8, #1]!
  403a2c:	cmp	w10, #0x2f
  403a30:	b.eq	403a10 <ferror@plt+0x1ee0>  // b.none
  403a34:	cbz	w9, 403a58 <ferror@plt+0x1f28>
  403a38:	mov	w8, #0x1                   	// #1
  403a3c:	str	x8, [x1]
  403a40:	ldrb	w9, [x0, x8]
  403a44:	cbz	w9, 403a5c <ferror@plt+0x1f2c>
  403a48:	cmp	w9, #0x2f
  403a4c:	b.eq	403a5c <ferror@plt+0x1f2c>  // b.none
  403a50:	add	x8, x8, #0x1
  403a54:	b	403a3c <ferror@plt+0x1f0c>
  403a58:	mov	x0, xzr
  403a5c:	ret
  403a60:	stp	x29, x30, [sp, #-64]!
  403a64:	orr	x8, x0, x1
  403a68:	stp	x24, x23, [sp, #16]
  403a6c:	stp	x22, x21, [sp, #32]
  403a70:	stp	x20, x19, [sp, #48]
  403a74:	mov	x29, sp
  403a78:	cbz	x8, 403aac <ferror@plt+0x1f7c>
  403a7c:	mov	x19, x1
  403a80:	mov	x22, x0
  403a84:	mov	x20, x2
  403a88:	cbz	x0, 403ac0 <ferror@plt+0x1f90>
  403a8c:	cbz	x19, 403ad4 <ferror@plt+0x1fa4>
  403a90:	mov	x0, x22
  403a94:	bl	401700 <strlen@plt>
  403a98:	mvn	x8, x0
  403a9c:	cmp	x8, x20
  403aa0:	b.cs	403adc <ferror@plt+0x1fac>  // b.hs, b.nlast
  403aa4:	mov	x21, xzr
  403aa8:	b	403b18 <ferror@plt+0x1fe8>
  403aac:	adrp	x0, 405000 <ferror@plt+0x34d0>
  403ab0:	add	x0, x0, #0xac
  403ab4:	bl	4018a0 <strdup@plt>
  403ab8:	mov	x21, x0
  403abc:	b	403b18 <ferror@plt+0x1fe8>
  403ac0:	mov	x0, x19
  403ac4:	mov	x1, x20
  403ac8:	bl	4019d0 <strndup@plt>
  403acc:	mov	x21, x0
  403ad0:	b	403b18 <ferror@plt+0x1fe8>
  403ad4:	mov	x0, x22
  403ad8:	b	403ab4 <ferror@plt+0x1f84>
  403adc:	add	x24, x0, x20
  403ae0:	mov	x23, x0
  403ae4:	add	x0, x24, #0x1
  403ae8:	bl	401800 <malloc@plt>
  403aec:	mov	x21, x0
  403af0:	cbz	x0, 403b18 <ferror@plt+0x1fe8>
  403af4:	mov	x0, x21
  403af8:	mov	x1, x22
  403afc:	mov	x2, x23
  403b00:	bl	4016d0 <memcpy@plt>
  403b04:	add	x0, x21, x23
  403b08:	mov	x1, x19
  403b0c:	mov	x2, x20
  403b10:	bl	4016d0 <memcpy@plt>
  403b14:	strb	wzr, [x21, x24]
  403b18:	mov	x0, x21
  403b1c:	ldp	x20, x19, [sp, #48]
  403b20:	ldp	x22, x21, [sp, #32]
  403b24:	ldp	x24, x23, [sp, #16]
  403b28:	ldp	x29, x30, [sp], #64
  403b2c:	ret
  403b30:	stp	x29, x30, [sp, #-32]!
  403b34:	stp	x20, x19, [sp, #16]
  403b38:	mov	x19, x1
  403b3c:	mov	x20, x0
  403b40:	mov	x29, sp
  403b44:	cbz	x1, 403b58 <ferror@plt+0x2028>
  403b48:	mov	x0, x19
  403b4c:	bl	401700 <strlen@plt>
  403b50:	mov	x2, x0
  403b54:	b	403b5c <ferror@plt+0x202c>
  403b58:	mov	x2, xzr
  403b5c:	mov	x0, x20
  403b60:	mov	x1, x19
  403b64:	bl	403a60 <ferror@plt+0x1f30>
  403b68:	ldp	x20, x19, [sp, #16]
  403b6c:	ldp	x29, x30, [sp], #32
  403b70:	ret
  403b74:	sub	sp, sp, #0x120
  403b78:	stp	x29, x30, [sp, #256]
  403b7c:	add	x29, sp, #0x100
  403b80:	add	x9, sp, #0x80
  403b84:	mov	x10, sp
  403b88:	mov	x11, #0xffffffffffffffd0    	// #-48
  403b8c:	add	x8, x29, #0x20
  403b90:	movk	x11, #0xff80, lsl #32
  403b94:	add	x9, x9, #0x30
  403b98:	add	x10, x10, #0x80
  403b9c:	stp	x8, x9, [x29, #-32]
  403ba0:	stp	x10, x11, [x29, #-16]
  403ba4:	stp	q1, q2, [sp, #16]
  403ba8:	str	q0, [sp]
  403bac:	ldp	q0, q1, [x29, #-32]
  403bb0:	stp	x28, x19, [sp, #272]
  403bb4:	mov	x19, x0
  403bb8:	stp	x2, x3, [sp, #128]
  403bbc:	sub	x0, x29, #0x28
  403bc0:	sub	x2, x29, #0x50
  403bc4:	stp	x4, x5, [sp, #144]
  403bc8:	stp	x6, x7, [sp, #160]
  403bcc:	stp	q3, q4, [sp, #48]
  403bd0:	stp	q5, q6, [sp, #80]
  403bd4:	str	q7, [sp, #112]
  403bd8:	stp	q0, q1, [x29, #-80]
  403bdc:	bl	4019c0 <vasprintf@plt>
  403be0:	tbnz	w0, #31, 403c08 <ferror@plt+0x20d8>
  403be4:	ldur	x1, [x29, #-40]
  403be8:	sxtw	x2, w0
  403bec:	mov	x0, x19
  403bf0:	bl	403a60 <ferror@plt+0x1f30>
  403bf4:	ldur	x8, [x29, #-40]
  403bf8:	mov	x19, x0
  403bfc:	mov	x0, x8
  403c00:	bl	4019a0 <free@plt>
  403c04:	b	403c0c <ferror@plt+0x20dc>
  403c08:	mov	x19, xzr
  403c0c:	mov	x0, x19
  403c10:	ldp	x28, x19, [sp, #272]
  403c14:	ldp	x29, x30, [sp, #256]
  403c18:	add	sp, sp, #0x120
  403c1c:	ret
  403c20:	stp	x29, x30, [sp, #-80]!
  403c24:	stp	x24, x23, [sp, #32]
  403c28:	stp	x22, x21, [sp, #48]
  403c2c:	stp	x20, x19, [sp, #64]
  403c30:	ldr	x19, [x0]
  403c34:	str	x25, [sp, #16]
  403c38:	mov	x29, sp
  403c3c:	ldrb	w8, [x19]
  403c40:	cbz	w8, 403d40 <ferror@plt+0x2210>
  403c44:	mov	x20, x0
  403c48:	mov	x22, x1
  403c4c:	mov	x0, x19
  403c50:	mov	x1, x2
  403c54:	mov	w23, w3
  403c58:	mov	x21, x2
  403c5c:	bl	4019e0 <strspn@plt>
  403c60:	add	x19, x19, x0
  403c64:	ldrb	w8, [x19]
  403c68:	cbz	x8, 403d3c <ferror@plt+0x220c>
  403c6c:	cbz	w23, 403cf4 <ferror@plt+0x21c4>
  403c70:	cmp	w8, #0x3f
  403c74:	b.hi	403d0c <ferror@plt+0x21dc>  // b.pmore
  403c78:	mov	w9, #0x1                   	// #1
  403c7c:	lsl	x8, x9, x8
  403c80:	mov	x9, #0x1                   	// #1
  403c84:	movk	x9, #0x84, lsl #32
  403c88:	and	x8, x8, x9
  403c8c:	cbz	x8, 403d0c <ferror@plt+0x21dc>
  403c90:	mov	x23, x19
  403c94:	ldrb	w25, [x23], #1
  403c98:	add	x1, x29, #0x1c
  403c9c:	strb	wzr, [x29, #29]
  403ca0:	mov	x0, x23
  403ca4:	strb	w25, [x29, #28]
  403ca8:	bl	403d78 <ferror@plt+0x2248>
  403cac:	str	x0, [x22]
  403cb0:	add	x8, x0, x19
  403cb4:	ldrb	w9, [x8, #1]
  403cb8:	mov	w8, wzr
  403cbc:	cbz	w9, 403d64 <ferror@plt+0x2234>
  403cc0:	cmp	w9, w25
  403cc4:	b.ne	403d64 <ferror@plt+0x2234>  // b.any
  403cc8:	add	x8, x0, x19
  403ccc:	ldrsb	w1, [x8, #2]
  403cd0:	mov	x24, x0
  403cd4:	cbz	w1, 403ce4 <ferror@plt+0x21b4>
  403cd8:	mov	x0, x21
  403cdc:	bl	4019f0 <strchr@plt>
  403ce0:	cbz	x0, 403d60 <ferror@plt+0x2230>
  403ce4:	add	x8, x19, x24
  403ce8:	add	x19, x8, #0x2
  403cec:	mov	w8, #0x1                   	// #1
  403cf0:	b	403d68 <ferror@plt+0x2238>
  403cf4:	mov	x0, x19
  403cf8:	mov	x1, x21
  403cfc:	bl	401a80 <strcspn@plt>
  403d00:	str	x0, [x22]
  403d04:	add	x22, x19, x0
  403d08:	b	403d34 <ferror@plt+0x2204>
  403d0c:	mov	x0, x19
  403d10:	mov	x1, x21
  403d14:	bl	403d78 <ferror@plt+0x2248>
  403d18:	str	x0, [x22]
  403d1c:	add	x22, x19, x0
  403d20:	ldrsb	w1, [x22]
  403d24:	cbz	w1, 403d34 <ferror@plt+0x2204>
  403d28:	mov	x0, x21
  403d2c:	bl	4019f0 <strchr@plt>
  403d30:	cbz	x0, 403d3c <ferror@plt+0x220c>
  403d34:	str	x22, [x20]
  403d38:	b	403d44 <ferror@plt+0x2214>
  403d3c:	str	x19, [x20]
  403d40:	mov	x19, xzr
  403d44:	mov	x0, x19
  403d48:	ldp	x20, x19, [sp, #64]
  403d4c:	ldp	x22, x21, [sp, #48]
  403d50:	ldp	x24, x23, [sp, #32]
  403d54:	ldr	x25, [sp, #16]
  403d58:	ldp	x29, x30, [sp], #80
  403d5c:	ret
  403d60:	mov	w8, wzr
  403d64:	mov	x23, x19
  403d68:	str	x19, [x20]
  403d6c:	mov	x19, x23
  403d70:	tbz	w8, #0, 403d40 <ferror@plt+0x2210>
  403d74:	b	403d44 <ferror@plt+0x2214>
  403d78:	stp	x29, x30, [sp, #-48]!
  403d7c:	stp	x22, x21, [sp, #16]
  403d80:	stp	x20, x19, [sp, #32]
  403d84:	ldrb	w8, [x0]
  403d88:	mov	x29, sp
  403d8c:	cbz	w8, 403ddc <ferror@plt+0x22ac>
  403d90:	mov	x19, x1
  403d94:	mov	x22, xzr
  403d98:	mov	w20, wzr
  403d9c:	add	x21, x0, #0x1
  403da0:	b	403dc4 <ferror@plt+0x2294>
  403da4:	sxtb	w1, w8
  403da8:	mov	x0, x19
  403dac:	bl	4019f0 <strchr@plt>
  403db0:	cbnz	x0, 403de8 <ferror@plt+0x22b8>
  403db4:	mov	w20, wzr
  403db8:	ldrb	w8, [x21, x22]
  403dbc:	add	x22, x22, #0x1
  403dc0:	cbz	w8, 403de8 <ferror@plt+0x22b8>
  403dc4:	cbnz	w20, 403db4 <ferror@plt+0x2284>
  403dc8:	and	w9, w8, #0xff
  403dcc:	cmp	w9, #0x5c
  403dd0:	b.ne	403da4 <ferror@plt+0x2274>  // b.any
  403dd4:	mov	w20, #0x1                   	// #1
  403dd8:	b	403db8 <ferror@plt+0x2288>
  403ddc:	mov	w20, wzr
  403de0:	mov	w22, wzr
  403de4:	b	403de8 <ferror@plt+0x22b8>
  403de8:	sub	w8, w22, w20
  403dec:	ldp	x20, x19, [sp, #32]
  403df0:	ldp	x22, x21, [sp, #16]
  403df4:	sxtw	x0, w8
  403df8:	ldp	x29, x30, [sp], #48
  403dfc:	ret
  403e00:	stp	x29, x30, [sp, #-32]!
  403e04:	str	x19, [sp, #16]
  403e08:	mov	x19, x0
  403e0c:	mov	x29, sp
  403e10:	mov	x0, x19
  403e14:	bl	401850 <fgetc@plt>
  403e18:	cmn	w0, #0x1
  403e1c:	b.eq	403e30 <ferror@plt+0x2300>  // b.none
  403e20:	cmp	w0, #0xa
  403e24:	b.ne	403e10 <ferror@plt+0x22e0>  // b.any
  403e28:	mov	w0, wzr
  403e2c:	b	403e34 <ferror@plt+0x2304>
  403e30:	mov	w0, #0x1                   	// #1
  403e34:	ldr	x19, [sp, #16]
  403e38:	ldp	x29, x30, [sp], #32
  403e3c:	ret
  403e40:	stp	x29, x30, [sp, #-48]!
  403e44:	mov	x29, sp
  403e48:	add	x1, x29, #0x18
  403e4c:	mov	w0, #0x800                 	// #2048
  403e50:	mov	x2, xzr
  403e54:	str	x21, [sp, #16]
  403e58:	stp	x20, x19, [sp, #32]
  403e5c:	bl	403ef8 <ferror@plt+0x23c8>
  403e60:	cbz	x0, 403ed4 <ferror@plt+0x23a4>
  403e64:	mov	x20, x0
  403e68:	mov	w19, #0x800                 	// #2048
  403e6c:	ldr	x2, [x29, #24]
  403e70:	mov	x0, x20
  403e74:	mov	w1, wzr
  403e78:	bl	401860 <memset@plt>
  403e7c:	ldr	x2, [x29, #24]
  403e80:	mov	w0, #0x7b                  	// #123
  403e84:	mov	w1, wzr
  403e88:	mov	x3, x20
  403e8c:	bl	401ad0 <syscall@plt>
  403e90:	mov	x21, x0
  403e94:	tbz	w21, #31, 403edc <ferror@plt+0x23ac>
  403e98:	bl	401ab0 <__errno_location@plt>
  403e9c:	lsr	w8, w19, #20
  403ea0:	cbnz	w8, 403edc <ferror@plt+0x23ac>
  403ea4:	ldr	w8, [x0]
  403ea8:	cmp	w8, #0x16
  403eac:	b.ne	403edc <ferror@plt+0x23ac>  // b.any
  403eb0:	mov	x0, x20
  403eb4:	bl	403f54 <ferror@plt+0x2424>
  403eb8:	lsl	w19, w19, #1
  403ebc:	add	x1, x29, #0x18
  403ec0:	mov	w0, w19
  403ec4:	mov	x2, xzr
  403ec8:	bl	403ef8 <ferror@plt+0x23c8>
  403ecc:	mov	x20, x0
  403ed0:	cbnz	x0, 403e6c <ferror@plt+0x233c>
  403ed4:	mov	w0, #0xffffffff            	// #-1
  403ed8:	b	403ee8 <ferror@plt+0x23b8>
  403edc:	mov	x0, x20
  403ee0:	bl	403f54 <ferror@plt+0x2424>
  403ee4:	lsl	w0, w21, #3
  403ee8:	ldp	x20, x19, [sp, #32]
  403eec:	ldr	x21, [sp, #16]
  403ef0:	ldp	x29, x30, [sp], #48
  403ef4:	ret
  403ef8:	stp	x29, x30, [sp, #-48]!
  403efc:	stp	x20, x19, [sp, #32]
  403f00:	sxtw	x20, w0
  403f04:	mov	x0, x20
  403f08:	str	x21, [sp, #16]
  403f0c:	mov	x29, sp
  403f10:	mov	x19, x2
  403f14:	mov	x21, x1
  403f18:	bl	4018d0 <__sched_cpualloc@plt>
  403f1c:	cbz	x0, 403f44 <ferror@plt+0x2414>
  403f20:	cbz	x21, 403f34 <ferror@plt+0x2404>
  403f24:	add	x8, x20, #0x3f
  403f28:	lsr	x8, x8, #3
  403f2c:	and	x8, x8, #0x1ffffffffffffff8
  403f30:	str	x8, [x21]
  403f34:	cbz	x19, 403f44 <ferror@plt+0x2414>
  403f38:	add	x8, x20, #0x3f
  403f3c:	and	x8, x8, #0xffffffffffffffc0
  403f40:	str	x8, [x19]
  403f44:	ldp	x20, x19, [sp, #32]
  403f48:	ldr	x21, [sp, #16]
  403f4c:	ldp	x29, x30, [sp], #48
  403f50:	ret
  403f54:	stp	x29, x30, [sp, #-16]!
  403f58:	mov	x29, sp
  403f5c:	bl	401710 <__sched_cpufree@plt>
  403f60:	ldp	x29, x30, [sp], #16
  403f64:	ret
  403f68:	stp	x29, x30, [sp, #-96]!
  403f6c:	stp	x24, x23, [sp, #48]
  403f70:	stp	x20, x19, [sp, #80]
  403f74:	lsl	x24, x3, #3
  403f78:	mov	x19, x0
  403f7c:	stp	x28, x27, [sp, #16]
  403f80:	stp	x26, x25, [sp, #32]
  403f84:	stp	x22, x21, [sp, #64]
  403f88:	mov	x29, sp
  403f8c:	cbz	x24, 4040f0 <ferror@plt+0x25c0>
  403f90:	adrp	x25, 405000 <ferror@plt+0x34d0>
  403f94:	adrp	x26, 405000 <ferror@plt+0x34d0>
  403f98:	mov	x20, x3
  403f9c:	mov	x21, x2
  403fa0:	mov	x22, x1
  403fa4:	mov	x27, xzr
  403fa8:	mov	w8, wzr
  403fac:	add	x25, x25, #0x4d9
  403fb0:	add	x26, x26, #0x4de
  403fb4:	mov	x23, x19
  403fb8:	b	403fd4 <ferror@plt+0x24a4>
  403fbc:	mov	w8, wzr
  403fc0:	cbz	w8, 404104 <ferror@plt+0x25d4>
  403fc4:	mov	w8, #0x1                   	// #1
  403fc8:	add	x27, x27, #0x1
  403fcc:	cmp	x27, x24
  403fd0:	b.cs	4040f8 <ferror@plt+0x25c8>  // b.hs, b.nlast
  403fd4:	cmp	x20, x27, lsr #3
  403fd8:	b.ls	403ff8 <ferror@plt+0x24c8>  // b.plast
  403fdc:	lsr	x9, x27, #3
  403fe0:	and	x9, x9, #0x1ffffffffffffff8
  403fe4:	ldr	x9, [x21, x9]
  403fe8:	lsr	x9, x9, x27
  403fec:	and	w9, w9, #0x1
  403ff0:	cbnz	w9, 404000 <ferror@plt+0x24d0>
  403ff4:	b	403fc8 <ferror@plt+0x2498>
  403ff8:	mov	w9, wzr
  403ffc:	cbz	w9, 403fc8 <ferror@plt+0x2498>
  404000:	add	x28, x27, #0x1
  404004:	cmp	x28, x24
  404008:	b.cs	40407c <ferror@plt+0x254c>  // b.hs, b.nlast
  40400c:	mvn	x9, x27
  404010:	mov	x8, xzr
  404014:	add	x9, x24, x9
  404018:	b	404030 <ferror@plt+0x2500>
  40401c:	mov	w10, wzr
  404020:	cbz	w10, 404054 <ferror@plt+0x2524>
  404024:	add	x8, x8, #0x1
  404028:	cmp	x9, x8
  40402c:	b.eq	4040e0 <ferror@plt+0x25b0>  // b.none
  404030:	add	x10, x28, x8
  404034:	cmp	x20, x10, lsr #3
  404038:	b.ls	40401c <ferror@plt+0x24ec>  // b.plast
  40403c:	lsr	x11, x10, #3
  404040:	and	x11, x11, #0x1ffffffffffffff8
  404044:	ldr	x11, [x21, x11]
  404048:	lsr	x10, x11, x10
  40404c:	and	w10, w10, #0x1
  404050:	cbnz	w10, 404024 <ferror@plt+0x24f4>
  404054:	cmp	x8, #0x1
  404058:	b.eq	404088 <ferror@plt+0x2558>  // b.none
  40405c:	cbnz	x8, 40409c <ferror@plt+0x256c>
  404060:	mov	x0, x23
  404064:	mov	x1, x22
  404068:	mov	x2, x25
  40406c:	mov	x3, x27
  404070:	bl	4017b0 <snprintf@plt>
  404074:	tbz	w0, #31, 4040c0 <ferror@plt+0x2590>
  404078:	b	403fbc <ferror@plt+0x248c>
  40407c:	mov	x8, xzr
  404080:	cmp	x8, #0x1
  404084:	b.ne	40405c <ferror@plt+0x252c>  // b.any
  404088:	adrp	x2, 405000 <ferror@plt+0x34d0>
  40408c:	mov	x0, x23
  404090:	mov	x1, x22
  404094:	add	x2, x2, #0x4d5
  404098:	b	4040ac <ferror@plt+0x257c>
  40409c:	add	x28, x8, x27
  4040a0:	mov	x0, x23
  4040a4:	mov	x1, x22
  4040a8:	mov	x2, x26
  4040ac:	mov	x3, x27
  4040b0:	mov	x4, x28
  4040b4:	bl	4017b0 <snprintf@plt>
  4040b8:	mov	x27, x28
  4040bc:	tbnz	w0, #31, 403fbc <ferror@plt+0x248c>
  4040c0:	sxtw	x8, w0
  4040c4:	subs	x9, x22, x8
  4040c8:	b.ls	403fbc <ferror@plt+0x248c>  // b.plast
  4040cc:	add	x23, x23, x8
  4040d0:	mov	w8, #0x1                   	// #1
  4040d4:	mov	x22, x9
  4040d8:	cbnz	w8, 403fc4 <ferror@plt+0x2494>
  4040dc:	b	404104 <ferror@plt+0x25d4>
  4040e0:	mov	x8, x9
  4040e4:	cmp	x8, #0x1
  4040e8:	b.ne	40405c <ferror@plt+0x252c>  // b.any
  4040ec:	b	404088 <ferror@plt+0x2558>
  4040f0:	mov	w8, wzr
  4040f4:	mov	x23, x19
  4040f8:	sub	x8, x23, w8, sxtw
  4040fc:	strb	wzr, [x8]
  404100:	b	404108 <ferror@plt+0x25d8>
  404104:	mov	x19, xzr
  404108:	mov	x0, x19
  40410c:	ldp	x20, x19, [sp, #80]
  404110:	ldp	x22, x21, [sp, #64]
  404114:	ldp	x24, x23, [sp, #48]
  404118:	ldp	x26, x25, [sp, #32]
  40411c:	ldp	x28, x27, [sp, #16]
  404120:	ldp	x29, x30, [sp], #96
  404124:	ret
  404128:	stp	x29, x30, [sp, #-80]!
  40412c:	stp	x20, x19, [sp, #64]
  404130:	mov	x19, x3
  404134:	lsl	w8, w19, #3
  404138:	sub	w8, w8, #0x8
  40413c:	sxtw	x8, w8
  404140:	stp	x26, x25, [sp, #16]
  404144:	stp	x24, x23, [sp, #32]
  404148:	stp	x22, x21, [sp, #48]
  40414c:	mov	x20, x2
  404150:	mov	x21, x1
  404154:	mov	x22, x0
  404158:	mov	x23, xzr
  40415c:	orr	x25, x8, #0x4
  404160:	mov	w26, #0x3d                  	// #61
  404164:	mov	x24, x0
  404168:	mov	x29, sp
  40416c:	b	40417c <ferror@plt+0x264c>
  404170:	mov	w8, wzr
  404174:	sub	x25, x25, #0x4
  404178:	tbz	w8, #0, 40427c <ferror@plt+0x274c>
  40417c:	tbnz	w25, #31, 40427c <ferror@plt+0x274c>
  404180:	sub	x8, x24, x22
  404184:	cmp	x8, x21
  404188:	b.eq	404170 <ferror@plt+0x2640>  // b.none
  40418c:	cmp	x19, x25, lsr #3
  404190:	b.ls	4041b0 <ferror@plt+0x2680>  // b.plast
  404194:	lsr	x8, x25, #3
  404198:	and	x8, x8, #0x1ffffffffffffff8
  40419c:	ldr	x8, [x20, x8]
  4041a0:	and	x9, x25, #0x3c
  4041a4:	lsr	x8, x8, x9
  4041a8:	and	w8, w8, #0x1
  4041ac:	b	4041b4 <ferror@plt+0x2684>
  4041b0:	mov	w8, wzr
  4041b4:	add	x9, x25, #0x1
  4041b8:	cmp	x19, x9, lsr #3
  4041bc:	b.ls	4041dc <ferror@plt+0x26ac>  // b.plast
  4041c0:	lsr	x10, x9, #3
  4041c4:	and	x10, x10, #0x1ffffffffffffff8
  4041c8:	ldr	x10, [x20, x10]
  4041cc:	and	x9, x9, x26
  4041d0:	lsr	x9, x10, x9
  4041d4:	and	w9, w9, #0x1
  4041d8:	b	4041e0 <ferror@plt+0x26b0>
  4041dc:	mov	w9, wzr
  4041e0:	orr	w10, w8, #0x2
  4041e4:	cmp	w9, #0x0
  4041e8:	add	x9, x25, #0x2
  4041ec:	csel	w8, w8, w10, eq  // eq = none
  4041f0:	cmp	x19, x9, lsr #3
  4041f4:	b.ls	404214 <ferror@plt+0x26e4>  // b.plast
  4041f8:	lsr	x10, x9, #3
  4041fc:	and	x10, x10, #0x1ffffffffffffff8
  404200:	ldr	x10, [x20, x10]
  404204:	and	x9, x9, #0x3e
  404208:	lsr	x9, x10, x9
  40420c:	and	w9, w9, #0x1
  404210:	b	404218 <ferror@plt+0x26e8>
  404214:	mov	w9, wzr
  404218:	orr	w10, w8, #0x4
  40421c:	cmp	w9, #0x0
  404220:	add	x9, x25, #0x3
  404224:	csel	w8, w8, w10, eq  // eq = none
  404228:	cmp	x19, x9, lsr #3
  40422c:	b.ls	404248 <ferror@plt+0x2718>  // b.plast
  404230:	lsr	x10, x9, #3
  404234:	and	x10, x10, #0x1ffffffffffffff8
  404238:	ldr	x10, [x20, x10]
  40423c:	lsr	x9, x10, x9
  404240:	and	w9, w9, #0x1
  404244:	b	40424c <ferror@plt+0x271c>
  404248:	mov	w9, wzr
  40424c:	orr	w10, w8, #0x8
  404250:	cmp	w9, #0x0
  404254:	csel	w0, w8, w10, eq  // eq = none
  404258:	cmp	w0, #0x0
  40425c:	csel	x8, xzr, x24, eq  // eq = none
  404260:	cmp	x23, #0x0
  404264:	csel	x23, x8, x23, eq  // eq = none
  404268:	bl	4042a0 <ferror@plt+0x2770>
  40426c:	strb	w0, [x24], #1
  404270:	mov	w8, #0x1                   	// #1
  404274:	sub	x25, x25, #0x4
  404278:	tbnz	w8, #0, 40417c <ferror@plt+0x264c>
  40427c:	strb	wzr, [x24], #-1
  404280:	cmp	x23, #0x0
  404284:	csel	x0, x24, x23, eq  // eq = none
  404288:	ldp	x20, x19, [sp, #64]
  40428c:	ldp	x22, x21, [sp, #48]
  404290:	ldp	x24, x23, [sp, #32]
  404294:	ldp	x26, x25, [sp, #16]
  404298:	ldp	x29, x30, [sp], #80
  40429c:	ret
  4042a0:	cmp	w0, #0x9
  4042a4:	b.hi	4042b0 <ferror@plt+0x2780>  // b.pmore
  4042a8:	add	w0, w0, #0x30
  4042ac:	ret
  4042b0:	sub	w8, w0, #0xa
  4042b4:	add	w9, w0, #0x57
  4042b8:	cmp	w8, #0x6
  4042bc:	csinv	w0, w9, wzr, cc  // cc = lo, ul, last
  4042c0:	ret
  4042c4:	stp	x29, x30, [sp, #-64]!
  4042c8:	stp	x24, x23, [sp, #16]
  4042cc:	stp	x22, x21, [sp, #32]
  4042d0:	stp	x20, x19, [sp, #48]
  4042d4:	mov	x29, sp
  4042d8:	mov	x19, x2
  4042dc:	mov	x20, x1
  4042e0:	mov	x21, x0
  4042e4:	bl	401700 <strlen@plt>
  4042e8:	add	x8, x21, w0, sxtw
  4042ec:	cmp	w0, #0x2
  4042f0:	sub	x22, x8, #0x1
  4042f4:	b.lt	40430c <ferror@plt+0x27dc>  // b.tstop
  4042f8:	mov	x8, x21
  4042fc:	ldrh	w9, [x8], #2
  404300:	mov	w10, #0x7830                	// #30768
  404304:	cmp	w9, w10
  404308:	csel	x21, x8, x21, eq  // eq = none
  40430c:	mov	x0, x20
  404310:	mov	w1, wzr
  404314:	mov	x2, x19
  404318:	bl	401860 <memset@plt>
  40431c:	mov	w23, wzr
  404320:	mov	w24, #0x1                   	// #1
  404324:	b	404338 <ferror@plt+0x2808>
  404328:	sub	x22, x22, #0x1
  40432c:	add	w23, w23, #0x4
  404330:	mov	w8, #0x1                   	// #1
  404334:	tbz	w8, #0, 404428 <ferror@plt+0x28f8>
  404338:	cmp	x22, x21
  40433c:	b.cc	404420 <ferror@plt+0x28f0>  // b.lo, b.ul, b.last
  404340:	mov	x8, x22
  404344:	ldrb	w9, [x8], #-1
  404348:	cmp	w9, #0x2c
  40434c:	csel	x22, x8, x22, eq  // eq = none
  404350:	ldrsb	w0, [x22]
  404354:	bl	404440 <ferror@plt+0x2910>
  404358:	mvn	w8, w0
  40435c:	tst	w8, #0xff
  404360:	b.ne	404370 <ferror@plt+0x2840>  // b.any
  404364:	mov	w8, wzr
  404368:	tbnz	w8, #0, 404338 <ferror@plt+0x2808>
  40436c:	b	404428 <ferror@plt+0x28f8>
  404370:	tbz	w0, #0, 404398 <ferror@plt+0x2868>
  404374:	sxtw	x8, w23
  404378:	cmp	x19, x8, lsr #3
  40437c:	b.ls	404398 <ferror@plt+0x2868>  // b.plast
  404380:	lsr	x9, x8, #3
  404384:	and	x9, x9, #0x1ffffffffffffff8
  404388:	ldr	x10, [x20, x9]
  40438c:	lsl	x8, x24, x8
  404390:	orr	x8, x10, x8
  404394:	str	x8, [x20, x9]
  404398:	tbz	w0, #1, 4043c4 <ferror@plt+0x2894>
  40439c:	add	w8, w23, #0x1
  4043a0:	sxtw	x8, w8
  4043a4:	cmp	x19, x8, lsr #3
  4043a8:	b.ls	4043c4 <ferror@plt+0x2894>  // b.plast
  4043ac:	lsr	x9, x8, #3
  4043b0:	and	x9, x9, #0x1ffffffffffffff8
  4043b4:	ldr	x10, [x20, x9]
  4043b8:	lsl	x8, x24, x8
  4043bc:	orr	x8, x10, x8
  4043c0:	str	x8, [x20, x9]
  4043c4:	tbz	w0, #2, 4043f0 <ferror@plt+0x28c0>
  4043c8:	add	w8, w23, #0x2
  4043cc:	sxtw	x8, w8
  4043d0:	cmp	x19, x8, lsr #3
  4043d4:	b.ls	4043f0 <ferror@plt+0x28c0>  // b.plast
  4043d8:	lsr	x9, x8, #3
  4043dc:	and	x9, x9, #0x1ffffffffffffff8
  4043e0:	ldr	x10, [x20, x9]
  4043e4:	lsl	x8, x24, x8
  4043e8:	orr	x8, x10, x8
  4043ec:	str	x8, [x20, x9]
  4043f0:	tbz	w0, #3, 404328 <ferror@plt+0x27f8>
  4043f4:	add	w8, w23, #0x3
  4043f8:	sxtw	x8, w8
  4043fc:	cmp	x19, x8, lsr #3
  404400:	b.ls	404328 <ferror@plt+0x27f8>  // b.plast
  404404:	lsr	x9, x8, #3
  404408:	and	x9, x9, #0x1ffffffffffffff8
  40440c:	ldr	x10, [x20, x9]
  404410:	lsl	x8, x24, x8
  404414:	orr	x8, x10, x8
  404418:	str	x8, [x20, x9]
  40441c:	b	404328 <ferror@plt+0x27f8>
  404420:	mov	w0, wzr
  404424:	b	40442c <ferror@plt+0x28fc>
  404428:	mov	w0, #0xffffffff            	// #-1
  40442c:	ldp	x20, x19, [sp, #48]
  404430:	ldp	x22, x21, [sp, #32]
  404434:	ldp	x24, x23, [sp, #16]
  404438:	ldp	x29, x30, [sp], #64
  40443c:	ret
  404440:	sub	w8, w0, #0x30
  404444:	cmp	w8, #0x9
  404448:	b.hi	404454 <ferror@plt+0x2924>  // b.pmore
  40444c:	mov	w0, w8
  404450:	ret
  404454:	stp	x29, x30, [sp, #-16]!
  404458:	mov	x29, sp
  40445c:	bl	401ac0 <tolower@plt>
  404460:	sub	w8, w0, #0x61
  404464:	sub	w9, w0, #0x57
  404468:	cmp	w8, #0x6
  40446c:	csinv	w0, w9, wzr, cc  // cc = lo, ul, last
  404470:	ldp	x29, x30, [sp], #16
  404474:	ret
  404478:	sub	sp, sp, #0x80
  40447c:	stp	x29, x30, [sp, #32]
  404480:	stp	x24, x23, [sp, #80]
  404484:	stp	x22, x21, [sp, #96]
  404488:	add	x29, sp, #0x20
  40448c:	mov	x21, x1
  404490:	mov	x23, x0
  404494:	mov	x0, x1
  404498:	mov	w1, wzr
  40449c:	stp	x28, x27, [sp, #48]
  4044a0:	stp	x26, x25, [sp, #64]
  4044a4:	stp	x20, x19, [sp, #112]
  4044a8:	mov	w19, w3
  4044ac:	mov	x20, x2
  4044b0:	lsl	x25, x2, #3
  4044b4:	stur	xzr, [x29, #-8]
  4044b8:	bl	401860 <memset@plt>
  4044bc:	mov	w26, #0x1                   	// #1
  4044c0:	b	4044ec <ferror@plt+0x29bc>
  4044c4:	sub	x1, x29, #0x8
  4044c8:	add	x2, sp, #0x10
  4044cc:	mov	x0, x24
  4044d0:	bl	40469c <ferror@plt+0x2b6c>
  4044d4:	cbz	w0, 4045cc <ferror@plt+0x2a9c>
  4044d8:	mov	w9, wzr
  4044dc:	mov	w0, #0x1                   	// #1
  4044e0:	mov	x23, x22
  4044e4:	mov	w27, w0
  4044e8:	tbz	w9, #0, 40465c <ferror@plt+0x2b2c>
  4044ec:	mov	w1, #0x2c                  	// #44
  4044f0:	mov	x0, x23
  4044f4:	bl	40467c <ferror@plt+0x2b4c>
  4044f8:	cbz	x23, 404640 <ferror@plt+0x2b10>
  4044fc:	mov	x22, x0
  404500:	sub	x1, x29, #0x8
  404504:	sub	x2, x29, #0xc
  404508:	mov	x0, x23
  40450c:	bl	40469c <ferror@plt+0x2b6c>
  404510:	cbnz	w0, 4044d8 <ferror@plt+0x29a8>
  404514:	ldur	x23, [x29, #-8]
  404518:	ldur	w28, [x29, #-12]
  40451c:	mov	w1, #0x2d                  	// #45
  404520:	mov	x0, x23
  404524:	stp	w26, w28, [sp, #12]
  404528:	bl	40467c <ferror@plt+0x2b4c>
  40452c:	mov	x24, x0
  404530:	mov	w1, #0x2c                  	// #44
  404534:	mov	x0, x23
  404538:	bl	40467c <ferror@plt+0x2b4c>
  40453c:	cbz	x24, 404550 <ferror@plt+0x2a20>
  404540:	mov	x23, x0
  404544:	cbz	x0, 4044c4 <ferror@plt+0x2994>
  404548:	cmp	x24, x23
  40454c:	b.cc	4044c4 <ferror@plt+0x2994>  // b.lo, b.ul, b.last
  404550:	ldr	w8, [sp, #16]
  404554:	cmp	w28, w8
  404558:	b.hi	4044d8 <ferror@plt+0x29a8>  // b.pmore
  40455c:	ldur	w10, [x29, #-12]
  404560:	cmp	w10, w8
  404564:	b.hi	4045ec <ferror@plt+0x2abc>  // b.pmore
  404568:	ldr	w9, [sp, #12]
  40456c:	cbz	w19, 404580 <ferror@plt+0x2a50>
  404570:	cmp	x25, x10
  404574:	b.hi	404580 <ferror@plt+0x2a50>  // b.pmore
  404578:	ldur	w11, [x29, #-12]
  40457c:	b	4045bc <ferror@plt+0x2a8c>
  404580:	cmp	x20, x10, lsr #3
  404584:	b.ls	4045a0 <ferror@plt+0x2a70>  // b.plast
  404588:	lsr	x11, x10, #3
  40458c:	and	x11, x11, #0x1ffffffffffffff8
  404590:	ldr	x12, [x21, x11]
  404594:	lsl	x13, x26, x10
  404598:	orr	x12, x12, x13
  40459c:	str	x12, [x21, x11]
  4045a0:	add	w11, w9, w10
  4045a4:	cmp	w11, w8
  4045a8:	b.hi	4045e8 <ferror@plt+0x2ab8>  // b.pmore
  4045ac:	mov	w10, w11
  4045b0:	cbz	w19, 404580 <ferror@plt+0x2a50>
  4045b4:	cmp	x25, x10
  4045b8:	b.hi	404580 <ferror@plt+0x2a50>  // b.pmore
  4045bc:	mov	w9, wzr
  4045c0:	stur	w11, [x29, #-12]
  4045c4:	mov	w0, #0x2                   	// #2
  4045c8:	b	4044e0 <ferror@plt+0x29b0>
  4045cc:	ldur	x0, [x29, #-8]
  4045d0:	cbz	x0, 4045fc <ferror@plt+0x2acc>
  4045d4:	ldrb	w8, [x0]
  4045d8:	cbz	w8, 4045f8 <ferror@plt+0x2ac8>
  4045dc:	mov	w1, #0x3a                  	// #58
  4045e0:	bl	40467c <ferror@plt+0x2b4c>
  4045e4:	b	4045fc <ferror@plt+0x2acc>
  4045e8:	stur	w11, [x29, #-12]
  4045ec:	mov	w9, #0x1                   	// #1
  4045f0:	mov	w0, w27
  4045f4:	b	4044e0 <ferror@plt+0x29b0>
  4045f8:	mov	x0, xzr
  4045fc:	cmp	x23, #0x0
  404600:	cset	w8, eq  // eq = none
  404604:	cmp	x0, x23
  404608:	cset	w9, cc  // cc = lo, ul, last
  40460c:	cbz	x0, 404550 <ferror@plt+0x2a20>
  404610:	orr	w8, w8, w9
  404614:	cbz	w8, 404550 <ferror@plt+0x2a20>
  404618:	sub	x1, x29, #0x8
  40461c:	add	x2, sp, #0xc
  404620:	bl	40469c <ferror@plt+0x2b6c>
  404624:	mov	w8, w0
  404628:	mov	w9, wzr
  40462c:	mov	w0, #0x1                   	// #1
  404630:	cbnz	w8, 4044e0 <ferror@plt+0x29b0>
  404634:	ldr	w8, [sp, #12]
  404638:	cbnz	w8, 404550 <ferror@plt+0x2a20>
  40463c:	b	4044e0 <ferror@plt+0x29b0>
  404640:	ldur	x8, [x29, #-8]
  404644:	cbz	x8, 404658 <ferror@plt+0x2b28>
  404648:	ldrb	w8, [x8]
  40464c:	cbz	w8, 404658 <ferror@plt+0x2b28>
  404650:	mov	w0, #0x1                   	// #1
  404654:	b	40465c <ferror@plt+0x2b2c>
  404658:	mov	w0, wzr
  40465c:	ldp	x20, x19, [sp, #112]
  404660:	ldp	x22, x21, [sp, #96]
  404664:	ldp	x24, x23, [sp, #80]
  404668:	ldp	x26, x25, [sp, #64]
  40466c:	ldp	x28, x27, [sp, #48]
  404670:	ldp	x29, x30, [sp, #32]
  404674:	add	sp, sp, #0x80
  404678:	ret
  40467c:	cbz	x0, 404690 <ferror@plt+0x2b60>
  404680:	stp	x29, x30, [sp, #-16]!
  404684:	mov	x29, sp
  404688:	bl	4019f0 <strchr@plt>
  40468c:	ldp	x29, x30, [sp], #16
  404690:	cmp	x0, #0x0
  404694:	csinc	x0, xzr, x0, eq  // eq = none
  404698:	ret
  40469c:	stp	x29, x30, [sp, #-64]!
  4046a0:	str	x23, [sp, #16]
  4046a4:	stp	x22, x21, [sp, #32]
  4046a8:	stp	x20, x19, [sp, #48]
  4046ac:	mov	x29, sp
  4046b0:	mov	x21, x2
  4046b4:	mov	x20, x1
  4046b8:	mov	x19, x0
  4046bc:	bl	401ab0 <__errno_location@plt>
  4046c0:	str	wzr, [x0]
  4046c4:	cbz	x19, 4046e4 <ferror@plt+0x2bb4>
  4046c8:	ldrsb	x23, [x19]
  4046cc:	cbz	x23, 4046e4 <ferror@plt+0x2bb4>
  4046d0:	mov	x22, x0
  4046d4:	bl	401970 <__ctype_b_loc@plt>
  4046d8:	ldr	x8, [x0]
  4046dc:	ldrh	w8, [x8, x23, lsl #1]
  4046e0:	tbnz	w8, #11, 4046fc <ferror@plt+0x2bcc>
  4046e4:	mov	w0, #0xffffffea            	// #-22
  4046e8:	ldp	x20, x19, [sp, #48]
  4046ec:	ldp	x22, x21, [sp, #32]
  4046f0:	ldr	x23, [sp, #16]
  4046f4:	ldp	x29, x30, [sp], #64
  4046f8:	ret
  4046fc:	mov	w2, #0xa                   	// #10
  404700:	mov	x0, x19
  404704:	mov	x1, x20
  404708:	bl	4016f0 <strtoul@plt>
  40470c:	str	w0, [x21]
  404710:	ldr	w8, [x22]
  404714:	cbz	w8, 404720 <ferror@plt+0x2bf0>
  404718:	neg	w0, w8
  40471c:	b	4046e8 <ferror@plt+0x2bb8>
  404720:	ldr	x8, [x20]
  404724:	cmp	x8, x19
  404728:	mov	w8, #0xffffffea            	// #-22
  40472c:	csel	w0, w8, wzr, eq  // eq = none
  404730:	b	4046e8 <ferror@plt+0x2bb8>
  404734:	stp	x29, x30, [sp, #-32]!
  404738:	stp	x28, x19, [sp, #16]
  40473c:	mov	x29, sp
  404740:	sub	sp, sp, #0x1, lsl #12
  404744:	adrp	x1, 405000 <ferror@plt+0x34d0>
  404748:	mov	w2, w0
  40474c:	add	x1, x1, #0x4ea
  404750:	mov	x0, sp
  404754:	bl	401770 <sprintf@plt>
  404758:	mov	w0, #0x8                   	// #8
  40475c:	bl	401800 <malloc@plt>
  404760:	mov	x19, x0
  404764:	cbz	x0, 404778 <ferror@plt+0x2c48>
  404768:	mov	x0, sp
  40476c:	bl	401780 <opendir@plt>
  404770:	str	x0, [x19]
  404774:	cbnz	x0, 404784 <ferror@plt+0x2c54>
  404778:	mov	x0, x19
  40477c:	bl	4019a0 <free@plt>
  404780:	mov	x19, xzr
  404784:	mov	x0, x19
  404788:	add	sp, sp, #0x1, lsl #12
  40478c:	ldp	x28, x19, [sp, #16]
  404790:	ldp	x29, x30, [sp], #32
  404794:	ret
  404798:	stp	x29, x30, [sp, #-32]!
  40479c:	str	x19, [sp, #16]
  4047a0:	mov	x19, x0
  4047a4:	mov	x29, sp
  4047a8:	cbz	x0, 4047b8 <ferror@plt+0x2c88>
  4047ac:	ldr	x0, [x19]
  4047b0:	cbz	x0, 4047b8 <ferror@plt+0x2c88>
  4047b4:	bl	4018b0 <closedir@plt>
  4047b8:	mov	x0, x19
  4047bc:	bl	4019a0 <free@plt>
  4047c0:	ldr	x19, [sp, #16]
  4047c4:	ldp	x29, x30, [sp], #32
  4047c8:	ret
  4047cc:	sub	sp, sp, #0x40
  4047d0:	stp	x20, x19, [sp, #48]
  4047d4:	mov	x20, x0
  4047d8:	mov	w0, #0xffffffea            	// #-22
  4047dc:	stp	x29, x30, [sp, #16]
  4047e0:	stp	x22, x21, [sp, #32]
  4047e4:	add	x29, sp, #0x10
  4047e8:	cbz	x20, 40488c <ferror@plt+0x2d5c>
  4047ec:	mov	x19, x1
  4047f0:	cbz	x1, 40488c <ferror@plt+0x2d5c>
  4047f4:	str	wzr, [x19]
  4047f8:	bl	401ab0 <__errno_location@plt>
  4047fc:	mov	x21, x0
  404800:	str	wzr, [x0]
  404804:	b	404810 <ferror@plt+0x2ce0>
  404808:	ldr	w8, [x19]
  40480c:	cbnz	w8, 404888 <ferror@plt+0x2d58>
  404810:	ldr	x0, [x20]
  404814:	bl	401890 <readdir@plt>
  404818:	cbz	x0, 404874 <ferror@plt+0x2d44>
  40481c:	mov	x22, x0
  404820:	bl	401970 <__ctype_b_loc@plt>
  404824:	ldr	x8, [x0]
  404828:	ldrb	w9, [x22, #19]!
  40482c:	ldrh	w8, [x8, x9, lsl #1]
  404830:	tbz	w8, #11, 404808 <ferror@plt+0x2cd8>
  404834:	add	x1, sp, #0x8
  404838:	mov	w2, #0xa                   	// #10
  40483c:	mov	x0, x22
  404840:	str	wzr, [x21]
  404844:	bl	401980 <strtol@plt>
  404848:	str	w0, [x19]
  40484c:	ldr	w8, [x21]
  404850:	cbnz	w8, 40486c <ferror@plt+0x2d3c>
  404854:	ldr	x8, [sp, #8]
  404858:	cmp	x22, x8
  40485c:	b.eq	40486c <ferror@plt+0x2d3c>  // b.none
  404860:	cbz	x8, 404808 <ferror@plt+0x2cd8>
  404864:	ldrb	w8, [x8]
  404868:	cbz	w8, 404808 <ferror@plt+0x2cd8>
  40486c:	mov	w0, #0xffffffff            	// #-1
  404870:	b	40488c <ferror@plt+0x2d5c>
  404874:	ldr	w8, [x21]
  404878:	cmp	w8, #0x0
  40487c:	mov	w8, #0x1                   	// #1
  404880:	cneg	w0, w8, ne  // ne = any
  404884:	b	40488c <ferror@plt+0x2d5c>
  404888:	mov	w0, wzr
  40488c:	ldp	x20, x19, [sp, #48]
  404890:	ldp	x22, x21, [sp, #32]
  404894:	ldp	x29, x30, [sp, #16]
  404898:	add	sp, sp, #0x40
  40489c:	ret
  4048a0:	stp	x29, x30, [sp, #-16]!
  4048a4:	adrp	x1, 405000 <ferror@plt+0x34d0>
  4048a8:	add	x1, x1, #0x4f9
  4048ac:	mov	x29, sp
  4048b0:	bl	4048bc <ferror@plt+0x2d8c>
  4048b4:	ldp	x29, x30, [sp], #16
  4048b8:	ret
  4048bc:	stp	x29, x30, [sp, #-48]!
  4048c0:	str	x28, [sp, #16]
  4048c4:	stp	x20, x19, [sp, #32]
  4048c8:	mov	x29, sp
  4048cc:	sub	sp, sp, #0x2, lsl #12
  4048d0:	adrp	x2, 405000 <ferror@plt+0x34d0>
  4048d4:	mov	x4, x1
  4048d8:	mov	w3, w0
  4048dc:	add	x2, x2, #0x523
  4048e0:	mov	x0, sp
  4048e4:	mov	w1, #0x2000                	// #8192
  4048e8:	bl	4017b0 <snprintf@plt>
  4048ec:	mov	x0, sp
  4048f0:	mov	w1, wzr
  4048f4:	bl	401810 <open@plt>
  4048f8:	mov	w19, w0
  4048fc:	tbnz	w0, #31, 404940 <ferror@plt+0x2e10>
  404900:	mov	x1, sp
  404904:	mov	w0, w19
  404908:	bl	404c90 <ferror@plt+0x3160>
  40490c:	cmp	x0, #0x1
  404910:	b.lt	404940 <ferror@plt+0x2e10>  // b.tstop
  404914:	mov	x8, sp
  404918:	mov	w9, #0x20                  	// #32
  40491c:	mov	x10, x0
  404920:	b	404930 <ferror@plt+0x2e00>
  404924:	subs	x10, x10, #0x1
  404928:	add	x8, x8, #0x1
  40492c:	b.eq	404968 <ferror@plt+0x2e38>  // b.none
  404930:	ldrb	w11, [x8]
  404934:	cbnz	w11, 404924 <ferror@plt+0x2df4>
  404938:	strb	w9, [x8]
  40493c:	b	404924 <ferror@plt+0x2df4>
  404940:	mov	x20, xzr
  404944:	tbnz	w19, #31, 404950 <ferror@plt+0x2e20>
  404948:	mov	w0, w19
  40494c:	bl	4018c0 <close@plt>
  404950:	mov	x0, x20
  404954:	add	sp, sp, #0x2, lsl #12
  404958:	ldp	x20, x19, [sp, #32]
  40495c:	ldr	x28, [sp, #16]
  404960:	ldp	x29, x30, [sp], #48
  404964:	ret
  404968:	mov	x8, sp
  40496c:	add	x8, x0, x8
  404970:	mov	x0, sp
  404974:	sturb	wzr, [x8, #-1]
  404978:	bl	4018a0 <strdup@plt>
  40497c:	mov	x20, x0
  404980:	tbz	w19, #31, 404948 <ferror@plt+0x2e18>
  404984:	b	404950 <ferror@plt+0x2e20>
  404988:	stp	x29, x30, [sp, #-16]!
  40498c:	adrp	x1, 405000 <ferror@plt+0x34d0>
  404990:	add	x1, x1, #0x501
  404994:	mov	x29, sp
  404998:	bl	4048bc <ferror@plt+0x2d8c>
  40499c:	ldp	x29, x30, [sp], #16
  4049a0:	ret
  4049a4:	stp	x29, x30, [sp, #-32]!
  4049a8:	mov	w0, #0x1                   	// #1
  4049ac:	mov	w1, #0x18                  	// #24
  4049b0:	str	x19, [sp, #16]
  4049b4:	mov	x29, sp
  4049b8:	bl	401880 <calloc@plt>
  4049bc:	mov	x19, x0
  4049c0:	cbz	x0, 4049d8 <ferror@plt+0x2ea8>
  4049c4:	adrp	x0, 405000 <ferror@plt+0x34d0>
  4049c8:	add	x0, x0, #0x506
  4049cc:	bl	401780 <opendir@plt>
  4049d0:	str	x0, [x19]
  4049d4:	cbnz	x0, 4049e4 <ferror@plt+0x2eb4>
  4049d8:	mov	x0, x19
  4049dc:	bl	4019a0 <free@plt>
  4049e0:	mov	x19, xzr
  4049e4:	mov	x0, x19
  4049e8:	ldr	x19, [sp, #16]
  4049ec:	ldp	x29, x30, [sp], #32
  4049f0:	ret
  4049f4:	stp	x29, x30, [sp, #-32]!
  4049f8:	str	x19, [sp, #16]
  4049fc:	mov	x19, x0
  404a00:	mov	x29, sp
  404a04:	cbz	x0, 404a14 <ferror@plt+0x2ee4>
  404a08:	ldr	x0, [x19]
  404a0c:	cbz	x0, 404a14 <ferror@plt+0x2ee4>
  404a10:	bl	4018b0 <closedir@plt>
  404a14:	mov	x0, x19
  404a18:	bl	4019a0 <free@plt>
  404a1c:	ldr	x19, [sp, #16]
  404a20:	ldp	x29, x30, [sp], #32
  404a24:	ret
  404a28:	ldrb	w8, [x0, #20]
  404a2c:	cmp	x1, #0x0
  404a30:	cset	w9, ne  // ne = any
  404a34:	str	x1, [x0, #8]
  404a38:	and	w8, w8, #0xfe
  404a3c:	orr	w8, w8, w9
  404a40:	strb	w8, [x0, #20]
  404a44:	ret
  404a48:	ldrb	w8, [x0, #20]
  404a4c:	str	w1, [x0, #16]
  404a50:	orr	w8, w8, #0x2
  404a54:	strb	w8, [x0, #20]
  404a58:	ret
  404a5c:	stp	x29, x30, [sp, #-96]!
  404a60:	stp	x28, x27, [sp, #16]
  404a64:	stp	x26, x25, [sp, #32]
  404a68:	stp	x24, x23, [sp, #48]
  404a6c:	stp	x22, x21, [sp, #64]
  404a70:	stp	x20, x19, [sp, #80]
  404a74:	mov	x29, sp
  404a78:	sub	sp, sp, #0x2, lsl #12
  404a7c:	sub	sp, sp, #0x110
  404a80:	mov	w24, #0xffffffea            	// #-22
  404a84:	cbz	x0, 404c34 <ferror@plt+0x3104>
  404a88:	mov	x19, x1
  404a8c:	cbz	x1, 404c34 <ferror@plt+0x3104>
  404a90:	mov	x20, x0
  404a94:	str	wzr, [x19]
  404a98:	bl	401ab0 <__errno_location@plt>
  404a9c:	adrp	x22, 405000 <ferror@plt+0x34d0>
  404aa0:	mov	x21, x0
  404aa4:	mov	w28, #0xffffffff            	// #-1
  404aa8:	add	x22, x22, #0x50c
  404aac:	mov	w23, #0x3                   	// #3
  404ab0:	str	wzr, [x0]
  404ab4:	b	404ad0 <ferror@plt+0x2fa0>
  404ab8:	ldr	w8, [x21]
  404abc:	cmp	w8, #0x0
  404ac0:	mov	w8, #0x1                   	// #1
  404ac4:	cneg	w24, w8, ne  // ne = any
  404ac8:	cmp	w8, #0x3
  404acc:	b.ne	404c34 <ferror@plt+0x3104>  // b.any
  404ad0:	str	wzr, [x21]
  404ad4:	ldr	x0, [x20]
  404ad8:	bl	401890 <readdir@plt>
  404adc:	cbz	x0, 404ab8 <ferror@plt+0x2f88>
  404ae0:	mov	x25, x0
  404ae4:	bl	401970 <__ctype_b_loc@plt>
  404ae8:	ldr	x8, [x0]
  404aec:	ldrb	w9, [x25, #19]!
  404af0:	ldrh	w8, [x8, x9, lsl #1]
  404af4:	tbnz	w8, #11, 404b00 <ferror@plt+0x2fd0>
  404af8:	mov	w8, #0x3                   	// #3
  404afc:	b	404ac8 <ferror@plt+0x2f98>
  404b00:	ldrb	w8, [x20, #20]
  404b04:	tbnz	w8, #1, 404b98 <ferror@plt+0x3068>
  404b08:	ldrb	w8, [x20, #20]
  404b0c:	tbz	w8, #0, 404bc8 <ferror@plt+0x3098>
  404b10:	add	x0, sp, #0x108
  404b14:	mov	w1, #0x2000                	// #8192
  404b18:	mov	x2, x22
  404b1c:	mov	x3, x25
  404b20:	bl	4017b0 <snprintf@plt>
  404b24:	ldr	x0, [x20]
  404b28:	bl	401a10 <dirfd@plt>
  404b2c:	add	x1, sp, #0x108
  404b30:	bl	404c5c <ferror@plt+0x312c>
  404b34:	cbz	x0, 404bc0 <ferror@plt+0x3090>
  404b38:	mov	x26, x0
  404b3c:	add	x0, sp, #0x108
  404b40:	mov	w1, #0x2000                	// #8192
  404b44:	mov	x2, x26
  404b48:	bl	401af0 <fgets@plt>
  404b4c:	mov	x27, x0
  404b50:	str	x0, [sp, #256]
  404b54:	mov	x0, x26
  404b58:	bl	4017e0 <fclose@plt>
  404b5c:	cbz	x27, 404bc0 <ferror@plt+0x3090>
  404b60:	adrp	x1, 405000 <ferror@plt+0x34d0>
  404b64:	add	x0, sp, #0x108
  404b68:	mov	x2, sp
  404b6c:	add	x1, x1, #0x514
  404b70:	bl	401a60 <__isoc99_sscanf@plt>
  404b74:	cmp	w0, #0x1
  404b78:	b.ne	404bc0 <ferror@plt+0x3090>  // b.any
  404b7c:	ldr	x1, [x20, #8]
  404b80:	mov	x0, sp
  404b84:	bl	401950 <strcmp@plt>
  404b88:	cmp	w0, #0x0
  404b8c:	csel	w8, wzr, w23, eq  // eq = none
  404b90:	cbnz	w8, 404ac8 <ferror@plt+0x2f98>
  404b94:	b	404bc8 <ferror@plt+0x3098>
  404b98:	ldr	x0, [x20]
  404b9c:	bl	401a10 <dirfd@plt>
  404ba0:	add	x2, sp, #0x108
  404ba4:	mov	x1, x25
  404ba8:	mov	w3, wzr
  404bac:	bl	404e18 <ferror@plt+0x32e8>
  404bb0:	cbz	w0, 404bfc <ferror@plt+0x30cc>
  404bb4:	mov	w8, #0x3                   	// #3
  404bb8:	cbnz	w8, 404ac8 <ferror@plt+0x2f98>
  404bbc:	b	404b08 <ferror@plt+0x2fd8>
  404bc0:	mov	w8, #0x3                   	// #3
  404bc4:	cbnz	w8, 404ac8 <ferror@plt+0x2f98>
  404bc8:	add	x1, sp, #0x100
  404bcc:	mov	w2, #0xa                   	// #10
  404bd0:	mov	x0, x25
  404bd4:	str	xzr, [sp, #256]
  404bd8:	str	wzr, [x21]
  404bdc:	bl	401980 <strtol@plt>
  404be0:	str	w0, [x19]
  404be4:	ldr	w8, [x21]
  404be8:	cbz	w8, 404c14 <ferror@plt+0x30e4>
  404bec:	cmp	w8, #0x0
  404bf0:	csneg	w24, w28, w8, eq  // eq = none
  404bf4:	mov	w8, #0x1                   	// #1
  404bf8:	b	404ac8 <ferror@plt+0x2f98>
  404bfc:	ldr	w8, [x20, #16]
  404c00:	ldr	w9, [sp, #288]
  404c04:	cmp	w8, w9
  404c08:	csel	w8, wzr, w23, eq  // eq = none
  404c0c:	cbnz	w8, 404ac8 <ferror@plt+0x2f98>
  404c10:	b	404b08 <ferror@plt+0x2fd8>
  404c14:	ldr	x9, [sp, #256]
  404c18:	cmp	x25, x9
  404c1c:	b.eq	404bec <ferror@plt+0x30bc>  // b.none
  404c20:	cbz	x9, 404c2c <ferror@plt+0x30fc>
  404c24:	ldrb	w9, [x9]
  404c28:	cbnz	w9, 404bec <ferror@plt+0x30bc>
  404c2c:	mov	w24, wzr
  404c30:	b	404bf4 <ferror@plt+0x30c4>
  404c34:	mov	w0, w24
  404c38:	add	sp, sp, #0x2, lsl #12
  404c3c:	add	sp, sp, #0x110
  404c40:	ldp	x20, x19, [sp, #80]
  404c44:	ldp	x22, x21, [sp, #64]
  404c48:	ldp	x24, x23, [sp, #48]
  404c4c:	ldp	x26, x25, [sp, #32]
  404c50:	ldp	x28, x27, [sp, #16]
  404c54:	ldp	x29, x30, [sp], #96
  404c58:	ret
  404c5c:	stp	x29, x30, [sp, #-16]!
  404c60:	mov	w2, #0x80000               	// #524288
  404c64:	mov	x29, sp
  404c68:	bl	401a90 <openat@plt>
  404c6c:	tbnz	w0, #31, 404c84 <ferror@plt+0x3154>
  404c70:	adrp	x1, 405000 <ferror@plt+0x34d0>
  404c74:	add	x1, x1, #0x6f
  404c78:	bl	401870 <fdopen@plt>
  404c7c:	ldp	x29, x30, [sp], #16
  404c80:	ret
  404c84:	mov	x0, xzr
  404c88:	ldp	x29, x30, [sp], #16
  404c8c:	ret
  404c90:	stp	x29, x30, [sp, #-64]!
  404c94:	stp	x20, x19, [sp, #48]
  404c98:	mov	x19, x1
  404c9c:	mov	w20, w0
  404ca0:	mov	w2, #0x2000                	// #8192
  404ca4:	mov	x0, x1
  404ca8:	mov	w1, wzr
  404cac:	stp	x24, x23, [sp, #16]
  404cb0:	stp	x22, x21, [sp, #32]
  404cb4:	mov	x29, sp
  404cb8:	mov	w22, #0x2000                	// #8192
  404cbc:	bl	401860 <memset@plt>
  404cc0:	mov	w23, wzr
  404cc4:	mov	x21, xzr
  404cc8:	mov	w24, #0x6                   	// #6
  404ccc:	mov	w0, w20
  404cd0:	mov	x1, x19
  404cd4:	mov	x2, x22
  404cd8:	bl	401a30 <read@plt>
  404cdc:	cmp	x0, #0x0
  404ce0:	b.gt	404d14 <ferror@plt+0x31e4>
  404ce4:	tbz	x0, #63, 404d2c <ferror@plt+0x31fc>
  404ce8:	bl	401ab0 <__errno_location@plt>
  404cec:	ldr	w8, [x0]
  404cf0:	cmp	w8, #0xb
  404cf4:	b.eq	404d00 <ferror@plt+0x31d0>  // b.none
  404cf8:	cmp	w8, #0x4
  404cfc:	b.ne	404d2c <ferror@plt+0x31fc>  // b.any
  404d00:	subs	w24, w24, #0x1
  404d04:	b.eq	404d2c <ferror@plt+0x31fc>  // b.none
  404d08:	bl	404d4c <ferror@plt+0x321c>
  404d0c:	tbz	w23, #0, 404ccc <ferror@plt+0x319c>
  404d10:	b	404d34 <ferror@plt+0x3204>
  404d14:	subs	x22, x22, x0
  404d18:	add	x19, x19, x0
  404d1c:	add	x21, x0, x21
  404d20:	cset	w23, eq  // eq = none
  404d24:	cbnz	x22, 404cc8 <ferror@plt+0x3198>
  404d28:	b	404d34 <ferror@plt+0x3204>
  404d2c:	cmp	x21, #0x0
  404d30:	csinv	x21, x21, xzr, ne  // ne = any
  404d34:	mov	x0, x21
  404d38:	ldp	x20, x19, [sp, #48]
  404d3c:	ldp	x22, x21, [sp, #32]
  404d40:	ldp	x24, x23, [sp, #16]
  404d44:	ldp	x29, x30, [sp], #64
  404d48:	ret
  404d4c:	sub	sp, sp, #0x20
  404d50:	mov	w8, #0xb280                	// #45696
  404d54:	movk	w8, #0xee6, lsl #16
  404d58:	mov	x0, sp
  404d5c:	mov	x1, xzr
  404d60:	stp	x29, x30, [sp, #16]
  404d64:	add	x29, sp, #0x10
  404d68:	stp	xzr, x8, [sp]
  404d6c:	bl	4019b0 <nanosleep@plt>
  404d70:	ldp	x29, x30, [sp, #16]
  404d74:	add	sp, sp, #0x20
  404d78:	ret
  404d7c:	nop
  404d80:	stp	x29, x30, [sp, #-64]!
  404d84:	mov	x29, sp
  404d88:	stp	x19, x20, [sp, #16]
  404d8c:	adrp	x20, 415000 <ferror@plt+0x134d0>
  404d90:	add	x20, x20, #0xdf0
  404d94:	stp	x21, x22, [sp, #32]
  404d98:	adrp	x21, 415000 <ferror@plt+0x134d0>
  404d9c:	add	x21, x21, #0xde8
  404da0:	sub	x20, x20, x21
  404da4:	mov	w22, w0
  404da8:	stp	x23, x24, [sp, #48]
  404dac:	mov	x23, x1
  404db0:	mov	x24, x2
  404db4:	bl	401698 <memcpy@plt-0x38>
  404db8:	cmp	xzr, x20, asr #3
  404dbc:	b.eq	404de8 <ferror@plt+0x32b8>  // b.none
  404dc0:	asr	x20, x20, #3
  404dc4:	mov	x19, #0x0                   	// #0
  404dc8:	ldr	x3, [x21, x19, lsl #3]
  404dcc:	mov	x2, x24
  404dd0:	add	x19, x19, #0x1
  404dd4:	mov	x1, x23
  404dd8:	mov	w0, w22
  404ddc:	blr	x3
  404de0:	cmp	x20, x19
  404de4:	b.ne	404dc8 <ferror@plt+0x3298>  // b.any
  404de8:	ldp	x19, x20, [sp, #16]
  404dec:	ldp	x21, x22, [sp, #32]
  404df0:	ldp	x23, x24, [sp, #48]
  404df4:	ldp	x29, x30, [sp], #64
  404df8:	ret
  404dfc:	nop
  404e00:	ret
  404e04:	nop
  404e08:	adrp	x2, 416000 <ferror@plt+0x144d0>
  404e0c:	mov	x1, #0x0                   	// #0
  404e10:	ldr	x2, [x2, #576]
  404e14:	b	401790 <__cxa_atexit@plt>
  404e18:	mov	x4, x1
  404e1c:	mov	x5, x2
  404e20:	mov	w1, w0
  404e24:	mov	x2, x4
  404e28:	mov	w0, #0x0                   	// #0
  404e2c:	mov	w4, w3
  404e30:	mov	x3, x5
  404e34:	b	401b20 <__fxstatat@plt>

Disassembly of section .fini:

0000000000404e38 <.fini>:
  404e38:	stp	x29, x30, [sp, #-16]!
  404e3c:	mov	x29, sp
  404e40:	ldp	x29, x30, [sp], #16
  404e44:	ret
