# do ripple_carry_adder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/aditi/Eyantra/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/aditi/Eyantra/TASKS/Task0 {/home/aditi/Eyantra/TASKS/Task0/full_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:01 on Sep 20,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aditi/Eyantra/TASKS/Task0" /home/aditi/Eyantra/TASKS/Task0/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 14:24:01 on Sep 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aditi/Eyantra/TASKS/Task0 {/home/aditi/Eyantra/TASKS/Task0/ripple_carry_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:01 on Sep 20,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aditi/Eyantra/TASKS/Task0" /home/aditi/Eyantra/TASKS/Task0/ripple_carry_adder.v 
# -- Compiling module ripple_carry_adder
# 
# Top level modules:
# 	ripple_carry_adder
# End time: 14:24:01 on Sep 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/aditi/Eyantra/TASKS/Task0 {/home/aditi/Eyantra/TASKS/Task0/tb_ripple_carry_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:24:01 on Sep 20,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aditi/Eyantra/TASKS/Task0" /home/aditi/Eyantra/TASKS/Task0/tb_ripple_carry_adder.v 
# -- Compiling module tb_ripple_carry_adder
# 
# Top level modules:
# 	tb_ripple_carry_adder
# End time: 14:24:01 on Sep 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_ripple_carry_adder.v
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_ripple_carry_adder.v 
# Start time: 14:24:01 on Sep 20,2023
# ** Error (suppressible): (vsim-19) Failed to access library 'tb_ripple_carry_adder' at "tb_ripple_carry_adder".
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./ripple_carry_adder_run_msim_rtl_verilog.do PAUSED at line 13
vsim work.tb_ripple_carry_adder
# vsim work.tb_ripple_carry_adder 
# Start time: 14:24:01 on Sep 20,2023
# Loading work.tb_ripple_carry_adder
# Loading work.ripple_carry_adder
# Loading work.full_adder
add wave  \
sim:/tb_ripple_carry_adder/a
add wave  \
sim:/tb_ripple_carry_adder/b
add wave  \
sim:/tb_ripple_carry_adder/cin
add wave  \
sim:/tb_ripple_carry_adder/sum
add wave  \
sim:/tb_ripple_carry_adder/c_out
run -all
# End time: 14:30:10 on Sep 20,2023, Elapsed time: 0:06:09
# Errors: 1, Warnings: 0
