// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition"

// DATE "02/26/2019 12:28:55"

// 
// Device: Altera 5CEFA5F23I7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ram_delay (
	clk,
	rst,
	n,
	wr,
	d,
	addr_en,
	addr,
	qo,
	qn,
	valid);
input 	clk;
input 	rst;
input 	[7:0] n;
input 	wr;
input 	[13:0] d;
input 	addr_en;
input 	[7:0] addr;
output 	[13:0] qo;
output 	[13:0] qn;
output 	valid;

// Design Ports Information
// qo[0]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qo[1]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qo[2]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qo[3]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qo[4]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qo[5]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qo[6]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qo[7]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qo[8]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qo[9]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qo[10]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qo[11]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qo[12]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qo[13]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qn[0]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qn[1]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qn[2]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qn[3]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qn[4]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qn[5]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qn[6]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qn[7]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qn[8]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qn[9]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qn[10]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qn[11]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qn[12]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// qn[13]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// valid	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_en	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[0]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[1]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[2]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[3]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[4]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[5]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[6]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[7]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[0]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[1]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[2]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[3]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[4]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[5]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[6]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[7]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[8]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[9]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[10]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[11]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[12]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d[13]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n[6]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n[7]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n[3]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n[4]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n[5]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n[0]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n[1]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n[2]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \d[0]~input_o ;
wire \i_d_0[0]~feeder_combout ;
wire \wr~input_o ;
wire \i_d_1[0]~feeder_combout ;
wire \d[1]~input_o ;
wire \i_d_0[1]~feeder_combout ;
wire \i_d_1[1]~feeder_combout ;
wire \d[2]~input_o ;
wire \i_d_1[2]~feeder_combout ;
wire \d[3]~input_o ;
wire \d[4]~input_o ;
wire \i_d_0[4]~feeder_combout ;
wire \i_d_1[4]~feeder_combout ;
wire \d[5]~input_o ;
wire \i_d_0[5]~feeder_combout ;
wire \i_d_1[5]~feeder_combout ;
wire \d[6]~input_o ;
wire \i_d_1[6]~feeder_combout ;
wire \d[7]~input_o ;
wire \i_d_0[7]~feeder_combout ;
wire \i_d_1[7]~feeder_combout ;
wire \d[8]~input_o ;
wire \i_d_0[8]~feeder_combout ;
wire \i_d_1[8]~feeder_combout ;
wire \d[9]~input_o ;
wire \i_d_0[9]~feeder_combout ;
wire \i_d_1[9]~feeder_combout ;
wire \d[10]~input_o ;
wire \i_d_1[10]~feeder_combout ;
wire \d[11]~input_o ;
wire \i_d_1[11]~feeder_combout ;
wire \d[12]~input_o ;
wire \i_d_0[12]~feeder_combout ;
wire \i_d_1[12]~feeder_combout ;
wire \d[13]~input_o ;
wire \i_d_0[13]~feeder_combout ;
wire \i_d_1[13]~feeder_combout ;
wire \i_wr_0~feeder_combout ;
wire \i_wr_0~q ;
wire \i_wr_1~q ;
wire \i_wr_2~q ;
wire \i_d_2[0]~feeder_combout ;
wire \addr_en~input_o ;
wire \addr[0]~input_o ;
wire \Add1~1_sumout ;
wire \n[7]~input_o ;
wire \n[6]~input_o ;
wire \n[5]~input_o ;
wire \n[4]~input_o ;
wire \n[3]~input_o ;
wire \n[2]~input_o ;
wire \n[1]~input_o ;
wire \n[0]~input_o ;
wire \Add3~26 ;
wire \Add3~30 ;
wire \Add3~34 ;
wire \Add3~14 ;
wire \Add3~18 ;
wire \Add3~22 ;
wire \Add3~2 ;
wire \Add3~5_sumout ;
wire \Add3~6 ;
wire \Add3~9_sumout ;
wire \addr[6]~input_o ;
wire \Add3~1_sumout ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \Add1~6 ;
wire \Add1~9_sumout ;
wire \Add1~10 ;
wire \Add1~13_sumout ;
wire \Add1~14 ;
wire \Add1~17_sumout ;
wire \Add1~18 ;
wire \Add1~21_sumout ;
wire \Add1~22 ;
wire \Add1~25_sumout ;
wire \Equal2~0_combout ;
wire \addr[7]~input_o ;
wire \Add1~26 ;
wire \Add1~29_sumout ;
wire \i_addr_in_0[7]~7_combout ;
wire \Add3~21_sumout ;
wire \Add3~13_sumout ;
wire \addr[3]~input_o ;
wire \i_addr_in_0[3]~3_combout ;
wire \Add3~17_sumout ;
wire \addr[5]~input_o ;
wire \i_addr_in_0[5]~5_combout ;
wire \addr[4]~input_o ;
wire \i_addr_in_0[4]~4_combout ;
wire \Equal2~1_combout ;
wire \Add3~25_sumout ;
wire \Add3~33_sumout ;
wire \addr[2]~input_o ;
wire \i_addr_in_0[2]~2_combout ;
wire \Add3~29_sumout ;
wire \addr[1]~input_o ;
wire \i_addr_in_0[1]~1_combout ;
wire \Equal2~2_combout ;
wire \Equal2~3_combout ;
wire \i_addr_in_0[0]~0_combout ;
wire \i_addr_in_0[6]~6_combout ;
wire \Equal2~4_combout ;
wire \Add2~2 ;
wire \Add2~6 ;
wire \Add2~9_sumout ;
wire \i_addr_out~2_combout ;
wire \Add2~10 ;
wire \Add2~13_sumout ;
wire \i_addr_out~3_combout ;
wire \Add2~14 ;
wire \Add2~17_sumout ;
wire \i_addr_out~4_combout ;
wire \Add2~18 ;
wire \Add2~21_sumout ;
wire \i_addr_out~5_combout ;
wire \Equal3~0_combout ;
wire \Add2~5_sumout ;
wire \i_addr_out~1_combout ;
wire \Equal3~1_combout ;
wire \Add2~22 ;
wire \Add2~25_sumout ;
wire \i_addr_out~6_combout ;
wire \Add2~26 ;
wire \Add2~29_sumout ;
wire \i_addr_out~7_combout ;
wire \Equal3~2_combout ;
wire \Add2~1_sumout ;
wire \i_addr_out~0_combout ;
wire \i_addr_out[1]~_wirecell_combout ;
wire \i_d_2[1]~feeder_combout ;
wire \i_d_2[2]~feeder_combout ;
wire \i_d_2[4]~feeder_combout ;
wire \i_d_2[5]~feeder_combout ;
wire \i_d_2[6]~feeder_combout ;
wire \i_d_2[7]~feeder_combout ;
wire \i_d_2[9]~feeder_combout ;
wire \i_d_2[10]~feeder_combout ;
wire \i_d_2[11]~feeder_combout ;
wire \i_d_2[12]~feeder_combout ;
wire \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a8 ;
wire \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a9 ;
wire \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a10 ;
wire \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a11 ;
wire \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a12 ;
wire \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a13 ;
wire \Add0~13_sumout ;
wire \rst~input_o ;
wire \prime_cnt[6]~0_combout ;
wire \state~1_combout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \state~2_combout ;
wire \Add0~30 ;
wire \Add0~1_sumout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \state~0_combout ;
wire \prime_cnt[6]~1_combout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \state~5_combout ;
wire \state~4_combout ;
wire \state~3_combout ;
wire \state~6_combout ;
wire \state~q ;
wire \i_state~q ;
wire \valid~0_combout ;
wire \valid~reg0_q ;
wire [7:0] i_addr_out;
wire [13:0] i_d_2;
wire [13:0] i_d_0;
wire [13:0] i_d_1;
wire [7:0] prime_cnt;
wire [7:0] i_addr_in;

wire [39:0] \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a1  = \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a2  = \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a3  = \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a4  = \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a5  = \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a6  = \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a7  = \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a8  = \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a9  = \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a10  = \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a11  = \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a12  = \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a13  = \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \qo[0]~output (
	.i(i_d_1[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qo[0]),
	.obar());
// synopsys translate_off
defparam \qo[0]~output .bus_hold = "false";
defparam \qo[0]~output .open_drain_output = "false";
defparam \qo[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y61_N19
cyclonev_io_obuf \qo[1]~output (
	.i(i_d_1[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qo[1]),
	.obar());
// synopsys translate_off
defparam \qo[1]~output .bus_hold = "false";
defparam \qo[1]~output .open_drain_output = "false";
defparam \qo[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \qo[2]~output (
	.i(i_d_1[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qo[2]),
	.obar());
// synopsys translate_off
defparam \qo[2]~output .bus_hold = "false";
defparam \qo[2]~output .open_drain_output = "false";
defparam \qo[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cyclonev_io_obuf \qo[3]~output (
	.i(i_d_1[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qo[3]),
	.obar());
// synopsys translate_off
defparam \qo[3]~output .bus_hold = "false";
defparam \qo[3]~output .open_drain_output = "false";
defparam \qo[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N19
cyclonev_io_obuf \qo[4]~output (
	.i(i_d_1[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qo[4]),
	.obar());
// synopsys translate_off
defparam \qo[4]~output .bus_hold = "false";
defparam \qo[4]~output .open_drain_output = "false";
defparam \qo[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \qo[5]~output (
	.i(i_d_1[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qo[5]),
	.obar());
// synopsys translate_off
defparam \qo[5]~output .bus_hold = "false";
defparam \qo[5]~output .open_drain_output = "false";
defparam \qo[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \qo[6]~output (
	.i(i_d_1[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qo[6]),
	.obar());
// synopsys translate_off
defparam \qo[6]~output .bus_hold = "false";
defparam \qo[6]~output .open_drain_output = "false";
defparam \qo[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \qo[7]~output (
	.i(i_d_1[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qo[7]),
	.obar());
// synopsys translate_off
defparam \qo[7]~output .bus_hold = "false";
defparam \qo[7]~output .open_drain_output = "false";
defparam \qo[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \qo[8]~output (
	.i(i_d_1[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qo[8]),
	.obar());
// synopsys translate_off
defparam \qo[8]~output .bus_hold = "false";
defparam \qo[8]~output .open_drain_output = "false";
defparam \qo[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \qo[9]~output (
	.i(i_d_1[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qo[9]),
	.obar());
// synopsys translate_off
defparam \qo[9]~output .bus_hold = "false";
defparam \qo[9]~output .open_drain_output = "false";
defparam \qo[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \qo[10]~output (
	.i(i_d_1[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qo[10]),
	.obar());
// synopsys translate_off
defparam \qo[10]~output .bus_hold = "false";
defparam \qo[10]~output .open_drain_output = "false";
defparam \qo[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \qo[11]~output (
	.i(i_d_1[11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qo[11]),
	.obar());
// synopsys translate_off
defparam \qo[11]~output .bus_hold = "false";
defparam \qo[11]~output .open_drain_output = "false";
defparam \qo[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N36
cyclonev_io_obuf \qo[12]~output (
	.i(i_d_1[12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qo[12]),
	.obar());
// synopsys translate_off
defparam \qo[12]~output .bus_hold = "false";
defparam \qo[12]~output .open_drain_output = "false";
defparam \qo[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \qo[13]~output (
	.i(i_d_1[13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qo[13]),
	.obar());
// synopsys translate_off
defparam \qo[13]~output .bus_hold = "false";
defparam \qo[13]~output .open_drain_output = "false";
defparam \qo[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \qn[0]~output (
	.i(\TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qn[0]),
	.obar());
// synopsys translate_off
defparam \qn[0]~output .bus_hold = "false";
defparam \qn[0]~output .open_drain_output = "false";
defparam \qn[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cyclonev_io_obuf \qn[1]~output (
	.i(\TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qn[1]),
	.obar());
// synopsys translate_off
defparam \qn[1]~output .bus_hold = "false";
defparam \qn[1]~output .open_drain_output = "false";
defparam \qn[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \qn[2]~output (
	.i(\TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qn[2]),
	.obar());
// synopsys translate_off
defparam \qn[2]~output .bus_hold = "false";
defparam \qn[2]~output .open_drain_output = "false";
defparam \qn[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y61_N19
cyclonev_io_obuf \qn[3]~output (
	.i(\TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qn[3]),
	.obar());
// synopsys translate_off
defparam \qn[3]~output .bus_hold = "false";
defparam \qn[3]~output .open_drain_output = "false";
defparam \qn[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y61_N2
cyclonev_io_obuf \qn[4]~output (
	.i(\TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qn[4]),
	.obar());
// synopsys translate_off
defparam \qn[4]~output .bus_hold = "false";
defparam \qn[4]~output .open_drain_output = "false";
defparam \qn[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \qn[5]~output (
	.i(\TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qn[5]),
	.obar());
// synopsys translate_off
defparam \qn[5]~output .bus_hold = "false";
defparam \qn[5]~output .open_drain_output = "false";
defparam \qn[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y61_N53
cyclonev_io_obuf \qn[6]~output (
	.i(\TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qn[6]),
	.obar());
// synopsys translate_off
defparam \qn[6]~output .bus_hold = "false";
defparam \qn[6]~output .open_drain_output = "false";
defparam \qn[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N53
cyclonev_io_obuf \qn[7]~output (
	.i(\TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qn[7]),
	.obar());
// synopsys translate_off
defparam \qn[7]~output .bus_hold = "false";
defparam \qn[7]~output .open_drain_output = "false";
defparam \qn[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \qn[8]~output (
	.i(\TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a8 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qn[8]),
	.obar());
// synopsys translate_off
defparam \qn[8]~output .bus_hold = "false";
defparam \qn[8]~output .open_drain_output = "false";
defparam \qn[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N36
cyclonev_io_obuf \qn[9]~output (
	.i(\TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a9 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qn[9]),
	.obar());
// synopsys translate_off
defparam \qn[9]~output .bus_hold = "false";
defparam \qn[9]~output .open_drain_output = "false";
defparam \qn[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N19
cyclonev_io_obuf \qn[10]~output (
	.i(\TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a10 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qn[10]),
	.obar());
// synopsys translate_off
defparam \qn[10]~output .bus_hold = "false";
defparam \qn[10]~output .open_drain_output = "false";
defparam \qn[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N76
cyclonev_io_obuf \qn[11]~output (
	.i(\TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a11 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qn[11]),
	.obar());
// synopsys translate_off
defparam \qn[11]~output .bus_hold = "false";
defparam \qn[11]~output .open_drain_output = "false";
defparam \qn[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N2
cyclonev_io_obuf \qn[12]~output (
	.i(\TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a12 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qn[12]),
	.obar());
// synopsys translate_off
defparam \qn[12]~output .bus_hold = "false";
defparam \qn[12]~output .open_drain_output = "false";
defparam \qn[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \qn[13]~output (
	.i(\TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a13 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(qn[13]),
	.obar());
// synopsys translate_off
defparam \qn[13]~output .bus_hold = "false";
defparam \qn[13]~output .open_drain_output = "false";
defparam \qn[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N19
cyclonev_io_obuf \valid~output (
	.i(\valid~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(valid),
	.obar());
// synopsys translate_off
defparam \valid~output .bus_hold = "false";
defparam \valid~output .open_drain_output = "false";
defparam \valid~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X68_Y22_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \d[0]~input (
	.i(d[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d[0]~input_o ));
// synopsys translate_off
defparam \d[0]~input .bus_hold = "false";
defparam \d[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N30
cyclonev_lcell_comb \i_d_0[0]~feeder (
// Equation(s):
// \i_d_0[0]~feeder_combout  = ( \d[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_0[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_0[0]~feeder .extended_lut = "off";
defparam \i_d_0[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_0[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N35
cyclonev_io_ibuf \wr~input (
	.i(wr),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wr~input_o ));
// synopsys translate_off
defparam \wr~input .bus_hold = "false";
defparam \wr~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y2_N32
dffeas \i_d_0[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_0[0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_0[0] .is_wysiwyg = "true";
defparam \i_d_0[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N39
cyclonev_lcell_comb \i_d_1[0]~feeder (
// Equation(s):
// \i_d_1[0]~feeder_combout  = ( i_d_0[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_d_0[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_1[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_1[0]~feeder .extended_lut = "off";
defparam \i_d_1[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_1[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N41
dffeas \i_d_1[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_1[0] .is_wysiwyg = "true";
defparam \i_d_1[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N92
cyclonev_io_ibuf \d[1]~input (
	.i(d[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d[1]~input_o ));
// synopsys translate_off
defparam \d[1]~input .bus_hold = "false";
defparam \d[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X14_Y3_N27
cyclonev_lcell_comb \i_d_0[1]~feeder (
// Equation(s):
// \i_d_0[1]~feeder_combout  = ( \d[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_0[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_0[1]~feeder .extended_lut = "off";
defparam \i_d_0[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_0[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N28
dffeas \i_d_0[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_0[1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_0[1] .is_wysiwyg = "true";
defparam \i_d_0[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y3_N24
cyclonev_lcell_comb \i_d_1[1]~feeder (
// Equation(s):
// \i_d_1[1]~feeder_combout  = ( i_d_0[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_d_0[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_1[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_1[1]~feeder .extended_lut = "off";
defparam \i_d_1[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_1[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N26
dffeas \i_d_1[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_1[1] .is_wysiwyg = "true";
defparam \i_d_1[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \d[2]~input (
	.i(d[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d[2]~input_o ));
// synopsys translate_off
defparam \d[2]~input .bus_hold = "false";
defparam \d[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y2_N50
dffeas \i_d_0[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_0[2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_0[2] .is_wysiwyg = "true";
defparam \i_d_0[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N42
cyclonev_lcell_comb \i_d_1[2]~feeder (
// Equation(s):
// \i_d_1[2]~feeder_combout  = ( i_d_0[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_d_0[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_1[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_1[2]~feeder .extended_lut = "off";
defparam \i_d_1[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_1[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N44
dffeas \i_d_1[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_1[2] .is_wysiwyg = "true";
defparam \i_d_1[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N52
cyclonev_io_ibuf \d[3]~input (
	.i(d[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d[3]~input_o ));
// synopsys translate_off
defparam \d[3]~input .bus_hold = "false";
defparam \d[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y2_N23
dffeas \i_d_0[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_0[3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_0[3] .is_wysiwyg = "true";
defparam \i_d_0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N29
dffeas \i_d_1[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(i_d_0[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_1[3] .is_wysiwyg = "true";
defparam \i_d_1[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \d[4]~input (
	.i(d[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d[4]~input_o ));
// synopsys translate_off
defparam \d[4]~input .bus_hold = "false";
defparam \d[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N18
cyclonev_lcell_comb \i_d_0[4]~feeder (
// Equation(s):
// \i_d_0[4]~feeder_combout  = ( \d[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_0[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_0[4]~feeder .extended_lut = "off";
defparam \i_d_0[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_0[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N20
dffeas \i_d_0[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_0[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_0[4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_0[4] .is_wysiwyg = "true";
defparam \i_d_0[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N6
cyclonev_lcell_comb \i_d_1[4]~feeder (
// Equation(s):
// \i_d_1[4]~feeder_combout  = ( i_d_0[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_d_0[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_1[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_1[4]~feeder .extended_lut = "off";
defparam \i_d_1[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_1[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N8
dffeas \i_d_1[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_1[4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_1[4] .is_wysiwyg = "true";
defparam \i_d_1[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y61_N35
cyclonev_io_ibuf \d[5]~input (
	.i(d[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d[5]~input_o ));
// synopsys translate_off
defparam \d[5]~input .bus_hold = "false";
defparam \d[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N24
cyclonev_lcell_comb \i_d_0[5]~feeder (
// Equation(s):
// \i_d_0[5]~feeder_combout  = ( \d[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_0[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_0[5]~feeder .extended_lut = "off";
defparam \i_d_0[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_0[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N25
dffeas \i_d_0[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_0[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_0[5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_0[5] .is_wysiwyg = "true";
defparam \i_d_0[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y3_N3
cyclonev_lcell_comb \i_d_1[5]~feeder (
// Equation(s):
// \i_d_1[5]~feeder_combout  = ( i_d_0[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_d_0[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_1[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_1[5]~feeder .extended_lut = "off";
defparam \i_d_1[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_1[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N5
dffeas \i_d_1[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_1[5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_1[5] .is_wysiwyg = "true";
defparam \i_d_1[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y61_N35
cyclonev_io_ibuf \d[6]~input (
	.i(d[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d[6]~input_o ));
// synopsys translate_off
defparam \d[6]~input .bus_hold = "false";
defparam \d[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y3_N41
dffeas \i_d_0[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_0[6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_0[6] .is_wysiwyg = "true";
defparam \i_d_0[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N3
cyclonev_lcell_comb \i_d_1[6]~feeder (
// Equation(s):
// \i_d_1[6]~feeder_combout  = ( i_d_0[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_d_0[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_1[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_1[6]~feeder .extended_lut = "off";
defparam \i_d_1[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_1[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N5
dffeas \i_d_1[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_1[6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_1[6] .is_wysiwyg = "true";
defparam \i_d_1[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \d[7]~input (
	.i(d[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d[7]~input_o ));
// synopsys translate_off
defparam \d[7]~input .bus_hold = "false";
defparam \d[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N18
cyclonev_lcell_comb \i_d_0[7]~feeder (
// Equation(s):
// \i_d_0[7]~feeder_combout  = ( \d[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_0[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_0[7]~feeder .extended_lut = "off";
defparam \i_d_0[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_0[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N19
dffeas \i_d_0[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_0[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_0[7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_0[7] .is_wysiwyg = "true";
defparam \i_d_0[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N54
cyclonev_lcell_comb \i_d_1[7]~feeder (
// Equation(s):
// \i_d_1[7]~feeder_combout  = ( i_d_0[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_d_0[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_1[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_1[7]~feeder .extended_lut = "off";
defparam \i_d_1[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_1[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N56
dffeas \i_d_1[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_1[7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_1[7] .is_wysiwyg = "true";
defparam \i_d_1[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \d[8]~input (
	.i(d[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d[8]~input_o ));
// synopsys translate_off
defparam \d[8]~input .bus_hold = "false";
defparam \d[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N9
cyclonev_lcell_comb \i_d_0[8]~feeder (
// Equation(s):
// \i_d_0[8]~feeder_combout  = ( \d[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_0[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_0[8]~feeder .extended_lut = "off";
defparam \i_d_0[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_0[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N11
dffeas \i_d_0[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_0[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_0[8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_0[8] .is_wysiwyg = "true";
defparam \i_d_0[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N6
cyclonev_lcell_comb \i_d_1[8]~feeder (
// Equation(s):
// \i_d_1[8]~feeder_combout  = ( i_d_0[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_d_0[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_1[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_1[8]~feeder .extended_lut = "off";
defparam \i_d_1[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_1[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N8
dffeas \i_d_1[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_1[8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_1[8] .is_wysiwyg = "true";
defparam \i_d_1[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \d[9]~input (
	.i(d[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d[9]~input_o ));
// synopsys translate_off
defparam \d[9]~input .bus_hold = "false";
defparam \d[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N21
cyclonev_lcell_comb \i_d_0[9]~feeder (
// Equation(s):
// \i_d_0[9]~feeder_combout  = ( \d[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_0[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_0[9]~feeder .extended_lut = "off";
defparam \i_d_0[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_0[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N22
dffeas \i_d_0[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_0[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_0[9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_0[9] .is_wysiwyg = "true";
defparam \i_d_0[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N18
cyclonev_lcell_comb \i_d_1[9]~feeder (
// Equation(s):
// \i_d_1[9]~feeder_combout  = ( i_d_0[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_d_0[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_1[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_1[9]~feeder .extended_lut = "off";
defparam \i_d_1[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_1[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N20
dffeas \i_d_1[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_1[9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_1[9] .is_wysiwyg = "true";
defparam \i_d_1[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \d[10]~input (
	.i(d[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d[10]~input_o ));
// synopsys translate_off
defparam \d[10]~input .bus_hold = "false";
defparam \d[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y3_N25
dffeas \i_d_0[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_0[10]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_0[10] .is_wysiwyg = "true";
defparam \i_d_0[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N9
cyclonev_lcell_comb \i_d_1[10]~feeder (
// Equation(s):
// \i_d_1[10]~feeder_combout  = ( i_d_0[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_d_0[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_1[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_1[10]~feeder .extended_lut = "off";
defparam \i_d_1[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_1[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N11
dffeas \i_d_1[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_1[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_1[10]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_1[10] .is_wysiwyg = "true";
defparam \i_d_1[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N52
cyclonev_io_ibuf \d[11]~input (
	.i(d[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d[11]~input_o ));
// synopsys translate_off
defparam \d[11]~input .bus_hold = "false";
defparam \d[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y2_N14
dffeas \i_d_0[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_0[11]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_0[11] .is_wysiwyg = "true";
defparam \i_d_0[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N15
cyclonev_lcell_comb \i_d_1[11]~feeder (
// Equation(s):
// \i_d_1[11]~feeder_combout  = ( i_d_0[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_d_0[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_1[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_1[11]~feeder .extended_lut = "off";
defparam \i_d_1[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_1[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N17
dffeas \i_d_1[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_1[11]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_1[11] .is_wysiwyg = "true";
defparam \i_d_1[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N75
cyclonev_io_ibuf \d[12]~input (
	.i(d[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d[12]~input_o ));
// synopsys translate_off
defparam \d[12]~input .bus_hold = "false";
defparam \d[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N57
cyclonev_lcell_comb \i_d_0[12]~feeder (
// Equation(s):
// \i_d_0[12]~feeder_combout  = ( \d[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_0[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_0[12]~feeder .extended_lut = "off";
defparam \i_d_0[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_0[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N58
dffeas \i_d_0[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_0[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_0[12]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_0[12] .is_wysiwyg = "true";
defparam \i_d_0[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y1_N0
cyclonev_lcell_comb \i_d_1[12]~feeder (
// Equation(s):
// \i_d_1[12]~feeder_combout  = ( i_d_0[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_d_0[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_1[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_1[12]~feeder .extended_lut = "off";
defparam \i_d_1[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_1[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y1_N2
dffeas \i_d_1[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_1[12]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_1[12] .is_wysiwyg = "true";
defparam \i_d_1[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N58
cyclonev_io_ibuf \d[13]~input (
	.i(d[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d[13]~input_o ));
// synopsys translate_off
defparam \d[13]~input .bus_hold = "false";
defparam \d[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N39
cyclonev_lcell_comb \i_d_0[13]~feeder (
// Equation(s):
// \i_d_0[13]~feeder_combout  = ( \d[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_0[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_0[13]~feeder .extended_lut = "off";
defparam \i_d_0[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_0[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N41
dffeas \i_d_0[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_0[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_0[13]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_0[13] .is_wysiwyg = "true";
defparam \i_d_0[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N36
cyclonev_lcell_comb \i_d_1[13]~feeder (
// Equation(s):
// \i_d_1[13]~feeder_combout  = ( i_d_0[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_d_0[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_1[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_1[13]~feeder .extended_lut = "off";
defparam \i_d_1[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_1[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N38
dffeas \i_d_1[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_1[13]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_1[13] .is_wysiwyg = "true";
defparam \i_d_1[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N21
cyclonev_lcell_comb \i_wr_0~feeder (
// Equation(s):
// \i_wr_0~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_wr_0~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_wr_0~feeder .extended_lut = "off";
defparam \i_wr_0~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \i_wr_0~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N23
dffeas i_wr_0(
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_wr_0~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_wr_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam i_wr_0.is_wysiwyg = "true";
defparam i_wr_0.power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N56
dffeas i_wr_1(
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_wr_0~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_wr_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam i_wr_1.is_wysiwyg = "true";
defparam i_wr_1.power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N35
dffeas i_wr_2(
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_wr_1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_wr_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam i_wr_2.is_wysiwyg = "true";
defparam i_wr_2.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N45
cyclonev_lcell_comb \i_d_2[0]~feeder (
// Equation(s):
// \i_d_2[0]~feeder_combout  = ( i_d_1[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_d_1[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_2[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_2[0]~feeder .extended_lut = "off";
defparam \i_d_2[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_2[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N47
dffeas \i_d_2[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_2[0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_2[0] .is_wysiwyg = "true";
defparam \i_d_2[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N35
cyclonev_io_ibuf \addr_en~input (
	.i(addr_en),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr_en~input_o ));
// synopsys translate_off
defparam \addr_en~input .bus_hold = "false";
defparam \addr_en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N41
cyclonev_io_ibuf \addr[0]~input (
	.i(addr[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr[0]~input_o ));
// synopsys translate_off
defparam \addr[0]~input .bus_hold = "false";
defparam \addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X15_Y2_N30
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( i_addr_in[0] ) + ( VCC ) + ( !VCC ))
// \Add1~2  = CARRY(( i_addr_in[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i_addr_in[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N52
cyclonev_io_ibuf \n[7]~input (
	.i(n[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\n[7]~input_o ));
// synopsys translate_off
defparam \n[7]~input .bus_hold = "false";
defparam \n[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N35
cyclonev_io_ibuf \n[6]~input (
	.i(n[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\n[6]~input_o ));
// synopsys translate_off
defparam \n[6]~input .bus_hold = "false";
defparam \n[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cyclonev_io_ibuf \n[5]~input (
	.i(n[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\n[5]~input_o ));
// synopsys translate_off
defparam \n[5]~input .bus_hold = "false";
defparam \n[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N18
cyclonev_io_ibuf \n[4]~input (
	.i(n[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\n[4]~input_o ));
// synopsys translate_off
defparam \n[4]~input .bus_hold = "false";
defparam \n[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N41
cyclonev_io_ibuf \n[3]~input (
	.i(n[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\n[3]~input_o ));
// synopsys translate_off
defparam \n[3]~input .bus_hold = "false";
defparam \n[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N92
cyclonev_io_ibuf \n[2]~input (
	.i(n[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\n[2]~input_o ));
// synopsys translate_off
defparam \n[2]~input .bus_hold = "false";
defparam \n[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N35
cyclonev_io_ibuf \n[1]~input (
	.i(n[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\n[1]~input_o ));
// synopsys translate_off
defparam \n[1]~input .bus_hold = "false";
defparam \n[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N18
cyclonev_io_ibuf \n[0]~input (
	.i(n[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\n[0]~input_o ));
// synopsys translate_off
defparam \n[0]~input .bus_hold = "false";
defparam \n[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N30
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( \n[0]~input_o  ) + ( VCC ) + ( !VCC ))
// \Add3~26  = CARRY(( \n[0]~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\n[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000000000000F0F;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N33
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( \n[1]~input_o  ) + ( VCC ) + ( \Add3~26  ))
// \Add3~30  = CARRY(( \n[1]~input_o  ) + ( VCC ) + ( \Add3~26  ))

	.dataa(!\n[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000000000005555;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N36
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( \n[2]~input_o  ) + ( VCC ) + ( \Add3~30  ))
// \Add3~34  = CARRY(( \n[2]~input_o  ) + ( VCC ) + ( \Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\n[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000000000000F0F;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N39
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( \n[3]~input_o  ) + ( VCC ) + ( \Add3~34  ))
// \Add3~14  = CARRY(( \n[3]~input_o  ) + ( VCC ) + ( \Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\n[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000000000000F0F;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N42
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( \n[4]~input_o  ) + ( VCC ) + ( \Add3~14  ))
// \Add3~18  = CARRY(( \n[4]~input_o  ) + ( VCC ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\n[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000000000000F0F;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N45
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( \n[5]~input_o  ) + ( VCC ) + ( \Add3~18  ))
// \Add3~22  = CARRY(( \n[5]~input_o  ) + ( VCC ) + ( \Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\n[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000000000000F0F;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N48
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( \n[6]~input_o  ) + ( VCC ) + ( \Add3~22  ))
// \Add3~2  = CARRY(( \n[6]~input_o  ) + ( VCC ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(!\n[6]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000000000003333;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N51
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( \n[7]~input_o  ) + ( VCC ) + ( \Add3~2  ))
// \Add3~6  = CARRY(( \n[7]~input_o  ) + ( VCC ) + ( \Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\n[7]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000000000000F0F;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N54
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( VCC ) + ( GND ) + ( \Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \addr[6]~input (
	.i(addr[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr[6]~input_o ));
// synopsys translate_off
defparam \addr[6]~input .bus_hold = "false";
defparam \addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X15_Y2_N33
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( i_addr_in[1] ) + ( GND ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( i_addr_in[1] ) + ( GND ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i_addr_in[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N35
dffeas \i_addr_in[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~3_combout ),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_addr_in[1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_addr_in[1] .is_wysiwyg = "true";
defparam \i_addr_in[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y2_N36
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( i_addr_in[2] ) + ( GND ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( i_addr_in[2] ) + ( GND ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i_addr_in[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N37
dffeas \i_addr_in[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~3_combout ),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_addr_in[2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_addr_in[2] .is_wysiwyg = "true";
defparam \i_addr_in[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y2_N39
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( i_addr_in[3] ) + ( GND ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( i_addr_in[3] ) + ( GND ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i_addr_in[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N41
dffeas \i_addr_in[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~3_combout ),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_addr_in[3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_addr_in[3] .is_wysiwyg = "true";
defparam \i_addr_in[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y2_N42
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( i_addr_in[4] ) + ( GND ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( i_addr_in[4] ) + ( GND ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i_addr_in[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N44
dffeas \i_addr_in[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~3_combout ),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_addr_in[4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_addr_in[4] .is_wysiwyg = "true";
defparam \i_addr_in[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y2_N45
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( i_addr_in[5] ) + ( GND ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( i_addr_in[5] ) + ( GND ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i_addr_in[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N46
dffeas \i_addr_in[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~3_combout ),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_addr_in[5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_addr_in[5] .is_wysiwyg = "true";
defparam \i_addr_in[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y2_N48
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( i_addr_in[6] ) + ( GND ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( i_addr_in[6] ) + ( GND ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i_addr_in[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N50
dffeas \i_addr_in[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~3_combout ),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_addr_in[6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_addr_in[6] .is_wysiwyg = "true";
defparam \i_addr_in[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N27
cyclonev_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = ( i_addr_in[6] & ( !\Add3~1_sumout  $ (((\addr_en~input_o  & !\addr[6]~input_o ))) ) ) # ( !i_addr_in[6] & ( !\Add3~1_sumout  $ (((!\addr_en~input_o ) # (!\addr[6]~input_o ))) ) )

	.dataa(!\addr_en~input_o ),
	.datab(!\addr[6]~input_o ),
	.datac(!\Add3~1_sumout ),
	.datad(gnd),
	.datae(!i_addr_in[6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~0 .extended_lut = "off";
defparam \Equal2~0 .lut_mask = 64'h1E1EB4B41E1EB4B4;
defparam \Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N58
cyclonev_io_ibuf \addr[7]~input (
	.i(addr[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr[7]~input_o ));
// synopsys translate_off
defparam \addr[7]~input .bus_hold = "false";
defparam \addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X15_Y2_N51
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( i_addr_in[7] ) + ( GND ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i_addr_in[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N53
dffeas \i_addr_in[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~3_combout ),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_addr_in[7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_addr_in[7] .is_wysiwyg = "true";
defparam \i_addr_in[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y2_N12
cyclonev_lcell_comb \i_addr_in_0[7]~7 (
// Equation(s):
// \i_addr_in_0[7]~7_combout  = ( i_addr_in[7] & ( (!\addr_en~input_o ) # (\addr[7]~input_o ) ) ) # ( !i_addr_in[7] & ( (\addr_en~input_o  & \addr[7]~input_o ) ) )

	.dataa(gnd),
	.datab(!\addr_en~input_o ),
	.datac(!\addr[7]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_addr_in[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_addr_in_0[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_addr_in_0[7]~7 .extended_lut = "off";
defparam \i_addr_in_0[7]~7 .lut_mask = 64'h03030303CFCFCFCF;
defparam \i_addr_in_0[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N18
cyclonev_io_ibuf \addr[3]~input (
	.i(addr[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr[3]~input_o ));
// synopsys translate_off
defparam \addr[3]~input .bus_hold = "false";
defparam \addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X15_Y2_N27
cyclonev_lcell_comb \i_addr_in_0[3]~3 (
// Equation(s):
// \i_addr_in_0[3]~3_combout  = ( i_addr_in[3] & ( (!\addr_en~input_o ) # (\addr[3]~input_o ) ) ) # ( !i_addr_in[3] & ( (\addr[3]~input_o  & \addr_en~input_o ) ) )

	.dataa(!\addr[3]~input_o ),
	.datab(!\addr_en~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_addr_in[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_addr_in_0[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_addr_in_0[3]~3 .extended_lut = "off";
defparam \i_addr_in_0[3]~3 .lut_mask = 64'h11111111DDDDDDDD;
defparam \i_addr_in_0[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N35
cyclonev_io_ibuf \addr[5]~input (
	.i(addr[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr[5]~input_o ));
// synopsys translate_off
defparam \addr[5]~input .bus_hold = "false";
defparam \addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X15_Y2_N0
cyclonev_lcell_comb \i_addr_in_0[5]~5 (
// Equation(s):
// \i_addr_in_0[5]~5_combout  = ( i_addr_in[5] & ( (!\addr_en~input_o ) # (\addr[5]~input_o ) ) ) # ( !i_addr_in[5] & ( (\addr_en~input_o  & \addr[5]~input_o ) ) )

	.dataa(gnd),
	.datab(!\addr_en~input_o ),
	.datac(!\addr[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_addr_in[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_addr_in_0[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_addr_in_0[5]~5 .extended_lut = "off";
defparam \i_addr_in_0[5]~5 .lut_mask = 64'h03030303CFCFCFCF;
defparam \i_addr_in_0[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
cyclonev_io_ibuf \addr[4]~input (
	.i(addr[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr[4]~input_o ));
// synopsys translate_off
defparam \addr[4]~input .bus_hold = "false";
defparam \addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N0
cyclonev_lcell_comb \i_addr_in_0[4]~4 (
// Equation(s):
// \i_addr_in_0[4]~4_combout  = ( i_addr_in[4] & ( \addr[4]~input_o  ) ) # ( !i_addr_in[4] & ( \addr[4]~input_o  & ( \addr_en~input_o  ) ) ) # ( i_addr_in[4] & ( !\addr[4]~input_o  & ( !\addr_en~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_en~input_o ),
	.datad(gnd),
	.datae(!i_addr_in[4]),
	.dataf(!\addr[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_addr_in_0[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_addr_in_0[4]~4 .extended_lut = "off";
defparam \i_addr_in_0[4]~4 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \i_addr_in_0[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y2_N54
cyclonev_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = ( \i_addr_in_0[5]~5_combout  & ( \i_addr_in_0[4]~4_combout  & ( (\Add3~21_sumout  & (\Add3~17_sumout  & (!\Add3~13_sumout  $ (\i_addr_in_0[3]~3_combout )))) ) ) ) # ( !\i_addr_in_0[5]~5_combout  & ( \i_addr_in_0[4]~4_combout  & ( 
// (!\Add3~21_sumout  & (\Add3~17_sumout  & (!\Add3~13_sumout  $ (\i_addr_in_0[3]~3_combout )))) ) ) ) # ( \i_addr_in_0[5]~5_combout  & ( !\i_addr_in_0[4]~4_combout  & ( (\Add3~21_sumout  & (!\Add3~17_sumout  & (!\Add3~13_sumout  $ (\i_addr_in_0[3]~3_combout 
// )))) ) ) ) # ( !\i_addr_in_0[5]~5_combout  & ( !\i_addr_in_0[4]~4_combout  & ( (!\Add3~21_sumout  & (!\Add3~17_sumout  & (!\Add3~13_sumout  $ (\i_addr_in_0[3]~3_combout )))) ) ) )

	.dataa(!\Add3~21_sumout ),
	.datab(!\Add3~13_sumout ),
	.datac(!\i_addr_in_0[3]~3_combout ),
	.datad(!\Add3~17_sumout ),
	.datae(!\i_addr_in_0[5]~5_combout ),
	.dataf(!\i_addr_in_0[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~1 .extended_lut = "off";
defparam \Equal2~1 .lut_mask = 64'h8200410000820041;
defparam \Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \addr[2]~input (
	.i(addr[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr[2]~input_o ));
// synopsys translate_off
defparam \addr[2]~input .bus_hold = "false";
defparam \addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X15_Y2_N24
cyclonev_lcell_comb \i_addr_in_0[2]~2 (
// Equation(s):
// \i_addr_in_0[2]~2_combout  = ( i_addr_in[2] & ( (!\addr_en~input_o ) # (\addr[2]~input_o ) ) ) # ( !i_addr_in[2] & ( (\addr_en~input_o  & \addr[2]~input_o ) ) )

	.dataa(gnd),
	.datab(!\addr_en~input_o ),
	.datac(!\addr[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_addr_in[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_addr_in_0[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_addr_in_0[2]~2 .extended_lut = "off";
defparam \i_addr_in_0[2]~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \i_addr_in_0[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N52
cyclonev_io_ibuf \addr[1]~input (
	.i(addr[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\addr[1]~input_o ));
// synopsys translate_off
defparam \addr[1]~input .bus_hold = "false";
defparam \addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X15_Y2_N3
cyclonev_lcell_comb \i_addr_in_0[1]~1 (
// Equation(s):
// \i_addr_in_0[1]~1_combout  = ( i_addr_in[1] & ( (!\addr_en~input_o ) # (\addr[1]~input_o ) ) ) # ( !i_addr_in[1] & ( (\addr_en~input_o  & \addr[1]~input_o ) ) )

	.dataa(gnd),
	.datab(!\addr_en~input_o ),
	.datac(gnd),
	.datad(!\addr[1]~input_o ),
	.datae(gnd),
	.dataf(!i_addr_in[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_addr_in_0[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_addr_in_0[1]~1 .extended_lut = "off";
defparam \i_addr_in_0[1]~1 .lut_mask = 64'h00330033CCFFCCFF;
defparam \i_addr_in_0[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y2_N6
cyclonev_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = ( \i_addr_in_0[1]~1_combout  & ( \i_addr_in_0[0]~0_combout  & ( (\Add3~25_sumout  & (\Add3~29_sumout  & (!\Add3~33_sumout  $ (\i_addr_in_0[2]~2_combout )))) ) ) ) # ( !\i_addr_in_0[1]~1_combout  & ( \i_addr_in_0[0]~0_combout  & ( 
// (\Add3~25_sumout  & (!\Add3~29_sumout  & (!\Add3~33_sumout  $ (\i_addr_in_0[2]~2_combout )))) ) ) ) # ( \i_addr_in_0[1]~1_combout  & ( !\i_addr_in_0[0]~0_combout  & ( (!\Add3~25_sumout  & (\Add3~29_sumout  & (!\Add3~33_sumout  $ (\i_addr_in_0[2]~2_combout 
// )))) ) ) ) # ( !\i_addr_in_0[1]~1_combout  & ( !\i_addr_in_0[0]~0_combout  & ( (!\Add3~25_sumout  & (!\Add3~29_sumout  & (!\Add3~33_sumout  $ (\i_addr_in_0[2]~2_combout )))) ) ) )

	.dataa(!\Add3~25_sumout ),
	.datab(!\Add3~33_sumout ),
	.datac(!\i_addr_in_0[2]~2_combout ),
	.datad(!\Add3~29_sumout ),
	.datae(!\i_addr_in_0[1]~1_combout ),
	.dataf(!\i_addr_in_0[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~2 .extended_lut = "off";
defparam \Equal2~2 .lut_mask = 64'h8200008241000041;
defparam \Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y2_N18
cyclonev_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = ( \Equal2~1_combout  & ( \Equal2~2_combout  & ( (!\Add3~9_sumout  & (!\Equal2~0_combout  & (!\Add3~5_sumout  $ (\i_addr_in_0[7]~7_combout )))) ) ) )

	.dataa(!\Add3~5_sumout ),
	.datab(!\Add3~9_sumout ),
	.datac(!\Equal2~0_combout ),
	.datad(!\i_addr_in_0[7]~7_combout ),
	.datae(!\Equal2~1_combout ),
	.dataf(!\Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~3 .extended_lut = "off";
defparam \Equal2~3 .lut_mask = 64'h0000000000008040;
defparam \Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y2_N32
dffeas \i_addr_in[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal2~3_combout ),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_addr_in[0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_addr_in[0] .is_wysiwyg = "true";
defparam \i_addr_in[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y2_N15
cyclonev_lcell_comb \i_addr_in_0[0]~0 (
// Equation(s):
// \i_addr_in_0[0]~0_combout  = ( i_addr_in[0] & ( (!\addr_en~input_o ) # (\addr[0]~input_o ) ) ) # ( !i_addr_in[0] & ( (\addr_en~input_o  & \addr[0]~input_o ) ) )

	.dataa(gnd),
	.datab(!\addr_en~input_o ),
	.datac(!\addr[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_addr_in[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_addr_in_0[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_addr_in_0[0]~0 .extended_lut = "off";
defparam \i_addr_in_0[0]~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \i_addr_in_0[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N51
cyclonev_lcell_comb \i_addr_in_0[6]~6 (
// Equation(s):
// \i_addr_in_0[6]~6_combout  = ( \addr[6]~input_o  & ( (i_addr_in[6]) # (\addr_en~input_o ) ) ) # ( !\addr[6]~input_o  & ( (!\addr_en~input_o  & i_addr_in[6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_en~input_o ),
	.datad(!i_addr_in[6]),
	.datae(gnd),
	.dataf(!\addr[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_addr_in_0[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_addr_in_0[6]~6 .extended_lut = "off";
defparam \i_addr_in_0[6]~6 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \i_addr_in_0[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N48
cyclonev_lcell_comb \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = ( \i_addr_in_0[6]~6_combout  & ( (\Add3~1_sumout  & (!\Add3~9_sumout  & (!\Add3~5_sumout  $ (\i_addr_in_0[7]~7_combout )))) ) ) # ( !\i_addr_in_0[6]~6_combout  & ( (!\Add3~1_sumout  & (!\Add3~9_sumout  & (!\Add3~5_sumout  $ 
// (\i_addr_in_0[7]~7_combout )))) ) )

	.dataa(!\Add3~1_sumout ),
	.datab(!\Add3~5_sumout ),
	.datac(!\Add3~9_sumout ),
	.datad(!\i_addr_in_0[7]~7_combout ),
	.datae(gnd),
	.dataf(!\i_addr_in_0[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~4 .extended_lut = "off";
defparam \Equal2~4 .lut_mask = 64'h8020802040104010;
defparam \Equal2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y3_N30
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( i_addr_out[0] ) + ( VCC ) + ( !VCC ))
// \Add2~2  = CARRY(( i_addr_out[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i_addr_out[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h00000000000000FF;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y3_N33
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( !i_addr_out[1] ) + ( GND ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( !i_addr_out[1] ) + ( GND ) + ( \Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i_addr_out[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y3_N36
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( i_addr_out[2] ) + ( GND ) + ( \Add2~6  ))
// \Add2~10  = CARRY(( i_addr_out[2] ) + ( GND ) + ( \Add2~6  ))

	.dataa(gnd),
	.datab(!i_addr_out[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N12
cyclonev_lcell_comb \i_addr_out~2 (
// Equation(s):
// \i_addr_out~2_combout  = ( \Equal3~2_combout  & ( \Add2~9_sumout  & ( (!\Equal3~0_combout  & ((!\Equal2~1_combout ) # ((!\Equal2~4_combout ) # (!\Equal2~2_combout )))) ) ) ) # ( !\Equal3~2_combout  & ( \Add2~9_sumout  & ( (!\Equal2~1_combout ) # 
// ((!\Equal2~4_combout ) # (!\Equal2~2_combout )) ) ) )

	.dataa(!\Equal2~1_combout ),
	.datab(!\Equal3~0_combout ),
	.datac(!\Equal2~4_combout ),
	.datad(!\Equal2~2_combout ),
	.datae(!\Equal3~2_combout ),
	.dataf(!\Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_addr_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_addr_out~2 .extended_lut = "off";
defparam \i_addr_out~2 .lut_mask = 64'h00000000FFFACCC8;
defparam \i_addr_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N14
dffeas \i_addr_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_addr_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_addr_out[2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_addr_out[2] .is_wysiwyg = "true";
defparam \i_addr_out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y3_N39
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( i_addr_out[3] ) + ( GND ) + ( \Add2~10  ))
// \Add2~14  = CARRY(( i_addr_out[3] ) + ( GND ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i_addr_out[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N0
cyclonev_lcell_comb \i_addr_out~3 (
// Equation(s):
// \i_addr_out~3_combout  = ( \Equal3~2_combout  & ( \Add2~13_sumout  & ( (!\Equal3~0_combout  & ((!\Equal2~1_combout ) # ((!\Equal2~4_combout ) # (!\Equal2~2_combout )))) ) ) ) # ( !\Equal3~2_combout  & ( \Add2~13_sumout  & ( (!\Equal2~1_combout ) # 
// ((!\Equal2~4_combout ) # (!\Equal2~2_combout )) ) ) )

	.dataa(!\Equal2~1_combout ),
	.datab(!\Equal3~0_combout ),
	.datac(!\Equal2~4_combout ),
	.datad(!\Equal2~2_combout ),
	.datae(!\Equal3~2_combout ),
	.dataf(!\Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_addr_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_addr_out~3 .extended_lut = "off";
defparam \i_addr_out~3 .lut_mask = 64'h00000000FFFACCC8;
defparam \i_addr_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N2
dffeas \i_addr_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_addr_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_addr_out[3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_addr_out[3] .is_wysiwyg = "true";
defparam \i_addr_out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y3_N42
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( i_addr_out[4] ) + ( GND ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( i_addr_out[4] ) + ( GND ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!i_addr_out[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N45
cyclonev_lcell_comb \i_addr_out~4 (
// Equation(s):
// \i_addr_out~4_combout  = ( \Add2~17_sumout  & ( \Equal2~1_combout  & ( (!\Equal3~2_combout  & ((!\Equal2~2_combout ) # ((!\Equal2~4_combout )))) # (\Equal3~2_combout  & (!\Equal3~0_combout  & ((!\Equal2~2_combout ) # (!\Equal2~4_combout )))) ) ) ) # ( 
// \Add2~17_sumout  & ( !\Equal2~1_combout  & ( (!\Equal3~2_combout ) # (!\Equal3~0_combout ) ) ) )

	.dataa(!\Equal3~2_combout ),
	.datab(!\Equal2~2_combout ),
	.datac(!\Equal3~0_combout ),
	.datad(!\Equal2~4_combout ),
	.datae(!\Add2~17_sumout ),
	.dataf(!\Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_addr_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_addr_out~4 .extended_lut = "off";
defparam \i_addr_out~4 .lut_mask = 64'h0000FAFA0000FAC8;
defparam \i_addr_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N47
dffeas \i_addr_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_addr_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_addr_out[4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_addr_out[4] .is_wysiwyg = "true";
defparam \i_addr_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y3_N45
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( i_addr_out[5] ) + ( GND ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( i_addr_out[5] ) + ( GND ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i_addr_out[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N36
cyclonev_lcell_comb \i_addr_out~5 (
// Equation(s):
// \i_addr_out~5_combout  = ( \Equal3~2_combout  & ( \Add2~21_sumout  & ( (!\Equal3~0_combout  & ((!\Equal2~4_combout ) # ((!\Equal2~2_combout ) # (!\Equal2~1_combout )))) ) ) ) # ( !\Equal3~2_combout  & ( \Add2~21_sumout  & ( (!\Equal2~4_combout ) # 
// ((!\Equal2~2_combout ) # (!\Equal2~1_combout )) ) ) )

	.dataa(!\Equal2~4_combout ),
	.datab(!\Equal2~2_combout ),
	.datac(!\Equal3~0_combout ),
	.datad(!\Equal2~1_combout ),
	.datae(!\Equal3~2_combout ),
	.dataf(!\Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_addr_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_addr_out~5 .extended_lut = "off";
defparam \i_addr_out~5 .lut_mask = 64'h00000000FFEEF0E0;
defparam \i_addr_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N38
dffeas \i_addr_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_addr_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_addr_out[5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_addr_out[5] .is_wysiwyg = "true";
defparam \i_addr_out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y3_N18
cyclonev_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = ( i_addr_out[3] & ( i_addr_out[4] & ( (\Add3~13_sumout  & (\Add3~17_sumout  & (!\Add3~21_sumout  $ (i_addr_out[5])))) ) ) ) # ( !i_addr_out[3] & ( i_addr_out[4] & ( (!\Add3~13_sumout  & (\Add3~17_sumout  & (!\Add3~21_sumout  $ 
// (i_addr_out[5])))) ) ) ) # ( i_addr_out[3] & ( !i_addr_out[4] & ( (\Add3~13_sumout  & (!\Add3~17_sumout  & (!\Add3~21_sumout  $ (i_addr_out[5])))) ) ) ) # ( !i_addr_out[3] & ( !i_addr_out[4] & ( (!\Add3~13_sumout  & (!\Add3~17_sumout  & (!\Add3~21_sumout  
// $ (i_addr_out[5])))) ) ) )

	.dataa(!\Add3~21_sumout ),
	.datab(!i_addr_out[5]),
	.datac(!\Add3~13_sumout ),
	.datad(!\Add3~17_sumout ),
	.datae(!i_addr_out[3]),
	.dataf(!i_addr_out[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~0 .extended_lut = "off";
defparam \Equal3~0 .lut_mask = 64'h9000090000900009;
defparam \Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N6
cyclonev_lcell_comb \i_addr_out~1 (
// Equation(s):
// \i_addr_out~1_combout  = ( \Add2~5_sumout  & ( \Equal2~1_combout  & ( (\Equal3~2_combout  & \Equal3~0_combout ) ) ) ) # ( !\Add2~5_sumout  & ( \Equal2~1_combout  & ( (!\Equal2~2_combout ) # ((!\Equal2~4_combout ) # ((\Equal3~2_combout  & \Equal3~0_combout 
// ))) ) ) ) # ( \Add2~5_sumout  & ( !\Equal2~1_combout  & ( (\Equal3~2_combout  & \Equal3~0_combout ) ) ) ) # ( !\Add2~5_sumout  & ( !\Equal2~1_combout  ) )

	.dataa(!\Equal3~2_combout ),
	.datab(!\Equal2~2_combout ),
	.datac(!\Equal2~4_combout ),
	.datad(!\Equal3~0_combout ),
	.datae(!\Add2~5_sumout ),
	.dataf(!\Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_addr_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_addr_out~1 .extended_lut = "off";
defparam \i_addr_out~1 .lut_mask = 64'hFFFF0055FCFD0055;
defparam \i_addr_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N8
dffeas \i_addr_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_addr_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_addr_out[1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_addr_out[1] .is_wysiwyg = "true";
defparam \i_addr_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N30
cyclonev_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = ( \Add3~33_sumout  & ( i_addr_out[2] & ( (!\Add3~29_sumout  & (i_addr_out[1] & (!\Add3~25_sumout  $ (i_addr_out[0])))) # (\Add3~29_sumout  & (!i_addr_out[1] & (!\Add3~25_sumout  $ (i_addr_out[0])))) ) ) ) # ( !\Add3~33_sumout  & ( 
// !i_addr_out[2] & ( (!\Add3~29_sumout  & (i_addr_out[1] & (!\Add3~25_sumout  $ (i_addr_out[0])))) # (\Add3~29_sumout  & (!i_addr_out[1] & (!\Add3~25_sumout  $ (i_addr_out[0])))) ) ) )

	.dataa(!\Add3~29_sumout ),
	.datab(!i_addr_out[1]),
	.datac(!\Add3~25_sumout ),
	.datad(!i_addr_out[0]),
	.datae(!\Add3~33_sumout ),
	.dataf(!i_addr_out[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~1 .extended_lut = "off";
defparam \Equal3~1 .lut_mask = 64'h6006000000006006;
defparam \Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y3_N48
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( i_addr_out[6] ) + ( GND ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( i_addr_out[6] ) + ( GND ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i_addr_out[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N3
cyclonev_lcell_comb \i_addr_out~6 (
// Equation(s):
// \i_addr_out~6_combout  = ( \Equal3~2_combout  & ( \Add2~25_sumout  & ( (!\Equal3~0_combout  & ((!\Equal2~1_combout ) # ((!\Equal2~2_combout ) # (!\Equal2~4_combout )))) ) ) ) # ( !\Equal3~2_combout  & ( \Add2~25_sumout  & ( (!\Equal2~1_combout ) # 
// ((!\Equal2~2_combout ) # (!\Equal2~4_combout )) ) ) )

	.dataa(!\Equal2~1_combout ),
	.datab(!\Equal3~0_combout ),
	.datac(!\Equal2~2_combout ),
	.datad(!\Equal2~4_combout ),
	.datae(!\Equal3~2_combout ),
	.dataf(!\Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_addr_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_addr_out~6 .extended_lut = "off";
defparam \i_addr_out~6 .lut_mask = 64'h00000000FFFACCC8;
defparam \i_addr_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N5
dffeas \i_addr_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_addr_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_addr_out[6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_addr_out[6] .is_wysiwyg = "true";
defparam \i_addr_out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y3_N51
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( i_addr_out[7] ) + ( GND ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!i_addr_out[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N15
cyclonev_lcell_comb \i_addr_out~7 (
// Equation(s):
// \i_addr_out~7_combout  = ( \Equal3~2_combout  & ( \Add2~29_sumout  & ( (!\Equal3~0_combout  & ((!\Equal2~1_combout ) # ((!\Equal2~2_combout ) # (!\Equal2~4_combout )))) ) ) ) # ( !\Equal3~2_combout  & ( \Add2~29_sumout  & ( (!\Equal2~1_combout ) # 
// ((!\Equal2~2_combout ) # (!\Equal2~4_combout )) ) ) )

	.dataa(!\Equal2~1_combout ),
	.datab(!\Equal3~0_combout ),
	.datac(!\Equal2~2_combout ),
	.datad(!\Equal2~4_combout ),
	.datae(!\Equal3~2_combout ),
	.dataf(!\Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_addr_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_addr_out~7 .extended_lut = "off";
defparam \i_addr_out~7 .lut_mask = 64'h00000000FFFACCC8;
defparam \i_addr_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N17
dffeas \i_addr_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_addr_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_addr_out[7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_addr_out[7] .is_wysiwyg = "true";
defparam \i_addr_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N27
cyclonev_lcell_comb \Equal3~2 (
// Equation(s):
// \Equal3~2_combout  = ( i_addr_out[6] & ( i_addr_out[7] & ( (!\Add3~9_sumout  & (\Add3~5_sumout  & (\Equal3~1_combout  & \Add3~1_sumout ))) ) ) ) # ( !i_addr_out[6] & ( i_addr_out[7] & ( (!\Add3~9_sumout  & (\Add3~5_sumout  & (\Equal3~1_combout  & 
// !\Add3~1_sumout ))) ) ) ) # ( i_addr_out[6] & ( !i_addr_out[7] & ( (!\Add3~9_sumout  & (!\Add3~5_sumout  & (\Equal3~1_combout  & \Add3~1_sumout ))) ) ) ) # ( !i_addr_out[6] & ( !i_addr_out[7] & ( (!\Add3~9_sumout  & (!\Add3~5_sumout  & (\Equal3~1_combout  
// & !\Add3~1_sumout ))) ) ) )

	.dataa(!\Add3~9_sumout ),
	.datab(!\Add3~5_sumout ),
	.datac(!\Equal3~1_combout ),
	.datad(!\Add3~1_sumout ),
	.datae(!i_addr_out[6]),
	.dataf(!i_addr_out[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~2 .extended_lut = "off";
defparam \Equal3~2 .lut_mask = 64'h0800000802000002;
defparam \Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N57
cyclonev_lcell_comb \i_addr_out~0 (
// Equation(s):
// \i_addr_out~0_combout  = ( \Equal2~1_combout  & ( \Equal2~4_combout  & ( (!\Equal2~2_combout  & (\Add2~1_sumout  & ((!\Equal3~2_combout ) # (!\Equal3~0_combout )))) ) ) ) # ( !\Equal2~1_combout  & ( \Equal2~4_combout  & ( (\Add2~1_sumout  & 
// ((!\Equal3~2_combout ) # (!\Equal3~0_combout ))) ) ) ) # ( \Equal2~1_combout  & ( !\Equal2~4_combout  & ( (\Add2~1_sumout  & ((!\Equal3~2_combout ) # (!\Equal3~0_combout ))) ) ) ) # ( !\Equal2~1_combout  & ( !\Equal2~4_combout  & ( (\Add2~1_sumout  & 
// ((!\Equal3~2_combout ) # (!\Equal3~0_combout ))) ) ) )

	.dataa(!\Equal3~2_combout ),
	.datab(!\Equal3~0_combout ),
	.datac(!\Equal2~2_combout ),
	.datad(!\Add2~1_sumout ),
	.datae(!\Equal2~1_combout ),
	.dataf(!\Equal2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_addr_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_addr_out~0 .extended_lut = "off";
defparam \i_addr_out~0 .lut_mask = 64'h00EE00EE00EE00E0;
defparam \i_addr_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N59
dffeas \i_addr_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_addr_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_addr_out[0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_addr_out[0] .is_wysiwyg = "true";
defparam \i_addr_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y3_N18
cyclonev_lcell_comb \i_addr_out[1]~_wirecell (
// Equation(s):
// \i_addr_out[1]~_wirecell_combout  = ( !i_addr_out[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_addr_out[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_addr_out[1]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_addr_out[1]~_wirecell .extended_lut = "off";
defparam \i_addr_out[1]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \i_addr_out[1]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y3_N3
cyclonev_lcell_comb \i_d_2[1]~feeder (
// Equation(s):
// \i_d_2[1]~feeder_combout  = ( i_d_1[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_d_1[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_2[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_2[1]~feeder .extended_lut = "off";
defparam \i_d_2[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_2[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N5
dffeas \i_d_2[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_2[1] .is_wysiwyg = "true";
defparam \i_d_2[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N45
cyclonev_lcell_comb \i_d_2[2]~feeder (
// Equation(s):
// \i_d_2[2]~feeder_combout  = ( i_d_1[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_d_1[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_2[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_2[2]~feeder .extended_lut = "off";
defparam \i_d_2[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_2[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N46
dffeas \i_d_2[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_2[2] .is_wysiwyg = "true";
defparam \i_d_2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N40
dffeas \i_d_2[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(i_d_1[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_2[3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_2[3] .is_wysiwyg = "true";
defparam \i_d_2[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N9
cyclonev_lcell_comb \i_d_2[4]~feeder (
// Equation(s):
// \i_d_2[4]~feeder_combout  = ( i_d_1[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_d_1[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_2[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_2[4]~feeder .extended_lut = "off";
defparam \i_d_2[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_2[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N10
dffeas \i_d_2[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_2[4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_2[4] .is_wysiwyg = "true";
defparam \i_d_2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N15
cyclonev_lcell_comb \i_d_2[5]~feeder (
// Equation(s):
// \i_d_2[5]~feeder_combout  = ( i_d_1[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_d_1[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_2[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_2[5]~feeder .extended_lut = "off";
defparam \i_d_2[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_2[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N16
dffeas \i_d_2[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_2[5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_2[5] .is_wysiwyg = "true";
defparam \i_d_2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N24
cyclonev_lcell_comb \i_d_2[6]~feeder (
// Equation(s):
// \i_d_2[6]~feeder_combout  = ( i_d_1[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_d_1[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_2[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_2[6]~feeder .extended_lut = "off";
defparam \i_d_2[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_2[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N25
dffeas \i_d_2[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_2[6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_2[6] .is_wysiwyg = "true";
defparam \i_d_2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N0
cyclonev_lcell_comb \i_d_2[7]~feeder (
// Equation(s):
// \i_d_2[7]~feeder_combout  = ( i_d_1[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_d_1[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_2[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_2[7]~feeder .extended_lut = "off";
defparam \i_d_2[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_2[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N1
dffeas \i_d_2[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_2[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_2[7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_2[7] .is_wysiwyg = "true";
defparam \i_d_2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N56
dffeas \i_d_2[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(i_d_1[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_2[8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_2[8] .is_wysiwyg = "true";
defparam \i_d_2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N51
cyclonev_lcell_comb \i_d_2[9]~feeder (
// Equation(s):
// \i_d_2[9]~feeder_combout  = ( i_d_1[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_d_1[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_2[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_2[9]~feeder .extended_lut = "off";
defparam \i_d_2[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_2[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N53
dffeas \i_d_2[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_2[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_2[9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_2[9] .is_wysiwyg = "true";
defparam \i_d_2[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N3
cyclonev_lcell_comb \i_d_2[10]~feeder (
// Equation(s):
// \i_d_2[10]~feeder_combout  = ( i_d_1[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_d_1[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_2[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_2[10]~feeder .extended_lut = "off";
defparam \i_d_2[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_2[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N4
dffeas \i_d_2[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_2[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_2[10]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_2[10] .is_wysiwyg = "true";
defparam \i_d_2[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N57
cyclonev_lcell_comb \i_d_2[11]~feeder (
// Equation(s):
// \i_d_2[11]~feeder_combout  = ( i_d_1[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_d_1[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_2[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_2[11]~feeder .extended_lut = "off";
defparam \i_d_2[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_2[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y2_N59
dffeas \i_d_2[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_2[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_2[11]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_2[11] .is_wysiwyg = "true";
defparam \i_d_2[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N15
cyclonev_lcell_comb \i_d_2[12]~feeder (
// Equation(s):
// \i_d_2[12]~feeder_combout  = ( i_d_1[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!i_d_1[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i_d_2[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i_d_2[12]~feeder .extended_lut = "off";
defparam \i_d_2[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i_d_2[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N17
dffeas \i_d_2[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\i_d_2[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_2[12]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_2[12] .is_wysiwyg = "true";
defparam \i_d_2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N35
dffeas \i_d_2[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(i_d_1[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\wr~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_d_2[13]),
	.prn(vcc));
// synopsys translate_off
defparam \i_d_2[13] .is_wysiwyg = "true";
defparam \i_d_2[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X12_Y2_N0
cyclonev_ram_block \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\i_wr_2~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,i_d_2[13],i_d_2[12],i_d_2[11],i_d_2[10],i_d_2[9],i_d_2[8],i_d_2[7],i_d_2[6],i_d_2[5],i_d_2[4],i_d_2[3],i_d_2[2],i_d_2[1],i_d_2[0]}),
	.portaaddr({\i_addr_in_0[7]~7_combout ,\i_addr_in_0[6]~6_combout ,\i_addr_in_0[5]~5_combout ,\i_addr_in_0[4]~4_combout ,\i_addr_in_0[3]~3_combout ,\i_addr_in_0[2]~2_combout ,\i_addr_in_0[1]~1_combout ,\i_addr_in_0[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({i_addr_out[7],i_addr_out[6],i_addr_out[5],i_addr_out[4],i_addr_out[3],i_addr_out[2],\i_addr_out[1]~_wirecell_combout ,i_addr_out[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/test.ram0_true_dual_port_ram_dual_clock_f471eff2.hdl.mif";
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|altsyncram:ram_rtl_0|altsyncram_6rt1:auto_generated|ALTSYNCRAM";
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 14;
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 14;
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N0
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( prime_cnt[0] ) + ( VCC ) + ( !VCC ))
// \Add0~14  = CARRY(( prime_cnt[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!prime_cnt[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N51
cyclonev_lcell_comb \prime_cnt[6]~0 (
// Equation(s):
// \prime_cnt[6]~0_combout  = ( \state~q  ) # ( !\state~q  & ( \rst~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prime_cnt[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prime_cnt[6]~0 .extended_lut = "off";
defparam \prime_cnt[6]~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \prime_cnt[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N30
cyclonev_lcell_comb \state~1 (
// Equation(s):
// \state~1_combout  = ( prime_cnt[0] & ( prime_cnt[1] & ( (\n[1]~input_o  & (!\rst~input_o  & (\n[0]~input_o  & \state~q ))) ) ) ) # ( !prime_cnt[0] & ( prime_cnt[1] & ( (\n[1]~input_o  & (!\rst~input_o  & (!\n[0]~input_o  & \state~q ))) ) ) ) # ( 
// prime_cnt[0] & ( !prime_cnt[1] & ( (!\n[1]~input_o  & (!\rst~input_o  & (\n[0]~input_o  & \state~q ))) ) ) ) # ( !prime_cnt[0] & ( !prime_cnt[1] & ( (!\n[1]~input_o  & (!\rst~input_o  & (!\n[0]~input_o  & \state~q ))) ) ) )

	.dataa(!\n[1]~input_o ),
	.datab(!\rst~input_o ),
	.datac(!\n[0]~input_o ),
	.datad(!\state~q ),
	.datae(!prime_cnt[0]),
	.dataf(!prime_cnt[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~1 .extended_lut = "off";
defparam \state~1 .lut_mask = 64'h0080000800400004;
defparam \state~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N3
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( prime_cnt[1] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( prime_cnt[1] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!prime_cnt[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N6
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( prime_cnt[2] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( prime_cnt[2] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!prime_cnt[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N8
dffeas \prime_cnt[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\prime_cnt[6]~0_combout ),
	.sload(gnd),
	.ena(\prime_cnt[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(prime_cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \prime_cnt[2] .is_wysiwyg = "true";
defparam \prime_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N9
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( prime_cnt[3] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( prime_cnt[3] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!prime_cnt[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N11
dffeas \prime_cnt[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\prime_cnt[6]~0_combout ),
	.sload(gnd),
	.ena(\prime_cnt[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(prime_cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \prime_cnt[3] .is_wysiwyg = "true";
defparam \prime_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N12
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( prime_cnt[4] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( prime_cnt[4] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!prime_cnt[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N14
dffeas \prime_cnt[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\prime_cnt[6]~0_combout ),
	.sload(gnd),
	.ena(\prime_cnt[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(prime_cnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \prime_cnt[4] .is_wysiwyg = "true";
defparam \prime_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N57
cyclonev_lcell_comb \state~2 (
// Equation(s):
// \state~2_combout  = ( \n[2]~input_o  & ( prime_cnt[3] & ( (prime_cnt[2] & (\n[3]~input_o  & (!\n[4]~input_o  $ (prime_cnt[4])))) ) ) ) # ( !\n[2]~input_o  & ( prime_cnt[3] & ( (!prime_cnt[2] & (\n[3]~input_o  & (!\n[4]~input_o  $ (prime_cnt[4])))) ) ) ) # 
// ( \n[2]~input_o  & ( !prime_cnt[3] & ( (prime_cnt[2] & (!\n[3]~input_o  & (!\n[4]~input_o  $ (prime_cnt[4])))) ) ) ) # ( !\n[2]~input_o  & ( !prime_cnt[3] & ( (!prime_cnt[2] & (!\n[3]~input_o  & (!\n[4]~input_o  $ (prime_cnt[4])))) ) ) )

	.dataa(!\n[4]~input_o ),
	.datab(!prime_cnt[4]),
	.datac(!prime_cnt[2]),
	.datad(!\n[3]~input_o ),
	.datae(!\n[2]~input_o ),
	.dataf(!prime_cnt[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~2 .extended_lut = "off";
defparam \state~2 .lut_mask = 64'h9000090000900009;
defparam \state~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N15
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( prime_cnt[5] ) + ( GND ) + ( \Add0~30  ))
// \Add0~2  = CARRY(( prime_cnt[5] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!prime_cnt[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N17
dffeas \prime_cnt[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\prime_cnt[6]~0_combout ),
	.sload(gnd),
	.ena(\prime_cnt[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(prime_cnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \prime_cnt[5] .is_wysiwyg = "true";
defparam \prime_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N18
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( prime_cnt[6] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( prime_cnt[6] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!prime_cnt[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N20
dffeas \prime_cnt[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\prime_cnt[6]~0_combout ),
	.sload(gnd),
	.ena(\prime_cnt[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(prime_cnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \prime_cnt[6] .is_wysiwyg = "true";
defparam \prime_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N21
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( prime_cnt[7] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!prime_cnt[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N23
dffeas \prime_cnt[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\prime_cnt[6]~0_combout ),
	.sload(gnd),
	.ena(\prime_cnt[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(prime_cnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \prime_cnt[7] .is_wysiwyg = "true";
defparam \prime_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N24
cyclonev_lcell_comb \state~0 (
// Equation(s):
// \state~0_combout  = ( prime_cnt[7] & ( prime_cnt[5] & ( (\n[7]~input_o  & (\n[5]~input_o  & (!\n[6]~input_o  $ (prime_cnt[6])))) ) ) ) # ( !prime_cnt[7] & ( prime_cnt[5] & ( (!\n[7]~input_o  & (\n[5]~input_o  & (!\n[6]~input_o  $ (prime_cnt[6])))) ) ) ) # 
// ( prime_cnt[7] & ( !prime_cnt[5] & ( (\n[7]~input_o  & (!\n[5]~input_o  & (!\n[6]~input_o  $ (prime_cnt[6])))) ) ) ) # ( !prime_cnt[7] & ( !prime_cnt[5] & ( (!\n[7]~input_o  & (!\n[5]~input_o  & (!\n[6]~input_o  $ (prime_cnt[6])))) ) ) )

	.dataa(!\n[6]~input_o ),
	.datab(!\n[7]~input_o ),
	.datac(!prime_cnt[6]),
	.datad(!\n[5]~input_o ),
	.datae(!prime_cnt[7]),
	.dataf(!prime_cnt[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~0 .extended_lut = "off";
defparam \state~0 .lut_mask = 64'h8400210000840021;
defparam \state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N48
cyclonev_lcell_comb \prime_cnt[6]~1 (
// Equation(s):
// \prime_cnt[6]~1_combout  = ( \state~0_combout  & ( (!\wr~input_o  & (\prime_cnt[6]~0_combout  & ((!\state~1_combout ) # (!\state~2_combout )))) # (\wr~input_o  & ((!\state~1_combout ) # ((!\state~2_combout )))) ) ) # ( !\state~0_combout  & ( 
// (\prime_cnt[6]~0_combout ) # (\wr~input_o ) ) )

	.dataa(!\wr~input_o ),
	.datab(!\state~1_combout ),
	.datac(!\prime_cnt[6]~0_combout ),
	.datad(!\state~2_combout ),
	.datae(gnd),
	.dataf(!\state~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prime_cnt[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prime_cnt[6]~1 .extended_lut = "off";
defparam \prime_cnt[6]~1 .lut_mask = 64'h5F5F5F5F5F4C5F4C;
defparam \prime_cnt[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N2
dffeas \prime_cnt[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\prime_cnt[6]~0_combout ),
	.sload(gnd),
	.ena(\prime_cnt[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(prime_cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \prime_cnt[0] .is_wysiwyg = "true";
defparam \prime_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N5
dffeas \prime_cnt[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\prime_cnt[6]~0_combout ),
	.sload(gnd),
	.ena(\prime_cnt[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(prime_cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \prime_cnt[1] .is_wysiwyg = "true";
defparam \prime_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N30
cyclonev_lcell_comb \state~5 (
// Equation(s):
// \state~5_combout  = ( prime_cnt[0] & ( !\state~q  & ( (\Add3~25_sumout  & (!\Add3~9_sumout  & (!\Add3~29_sumout  $ (prime_cnt[1])))) ) ) ) # ( !prime_cnt[0] & ( !\state~q  & ( (!\Add3~25_sumout  & (!\Add3~9_sumout  & (!\Add3~29_sumout  $ (prime_cnt[1])))) 
// ) ) )

	.dataa(!\Add3~25_sumout ),
	.datab(!\Add3~29_sumout ),
	.datac(!prime_cnt[1]),
	.datad(!\Add3~9_sumout ),
	.datae(!prime_cnt[0]),
	.dataf(!\state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~5 .extended_lut = "off";
defparam \state~5 .lut_mask = 64'h8200410000000000;
defparam \state~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X14_Y2_N51
cyclonev_lcell_comb \state~4 (
// Equation(s):
// \state~4_combout  = ( prime_cnt[3] & ( prime_cnt[2] & ( (\Add3~13_sumout  & (\Add3~33_sumout  & (!\Add3~17_sumout  $ (prime_cnt[4])))) ) ) ) # ( !prime_cnt[3] & ( prime_cnt[2] & ( (!\Add3~13_sumout  & (\Add3~33_sumout  & (!\Add3~17_sumout  $ 
// (prime_cnt[4])))) ) ) ) # ( prime_cnt[3] & ( !prime_cnt[2] & ( (\Add3~13_sumout  & (!\Add3~33_sumout  & (!\Add3~17_sumout  $ (prime_cnt[4])))) ) ) ) # ( !prime_cnt[3] & ( !prime_cnt[2] & ( (!\Add3~13_sumout  & (!\Add3~33_sumout  & (!\Add3~17_sumout  $ 
// (prime_cnt[4])))) ) ) )

	.dataa(!\Add3~17_sumout ),
	.datab(!\Add3~13_sumout ),
	.datac(!\Add3~33_sumout ),
	.datad(!prime_cnt[4]),
	.datae(!prime_cnt[3]),
	.dataf(!prime_cnt[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~4 .extended_lut = "off";
defparam \state~4 .lut_mask = 64'h8040201008040201;
defparam \state~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N36
cyclonev_lcell_comb \state~3 (
// Equation(s):
// \state~3_combout  = ( prime_cnt[7] & ( prime_cnt[6] & ( (\Add3~1_sumout  & (\Add3~5_sumout  & (!\Add3~21_sumout  $ (prime_cnt[5])))) ) ) ) # ( !prime_cnt[7] & ( prime_cnt[6] & ( (\Add3~1_sumout  & (!\Add3~5_sumout  & (!\Add3~21_sumout  $ (prime_cnt[5])))) 
// ) ) ) # ( prime_cnt[7] & ( !prime_cnt[6] & ( (!\Add3~1_sumout  & (\Add3~5_sumout  & (!\Add3~21_sumout  $ (prime_cnt[5])))) ) ) ) # ( !prime_cnt[7] & ( !prime_cnt[6] & ( (!\Add3~1_sumout  & (!\Add3~5_sumout  & (!\Add3~21_sumout  $ (prime_cnt[5])))) ) ) )

	.dataa(!\Add3~21_sumout ),
	.datab(!\Add3~1_sumout ),
	.datac(!\Add3~5_sumout ),
	.datad(!prime_cnt[5]),
	.datae(!prime_cnt[7]),
	.dataf(!prime_cnt[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~3 .extended_lut = "off";
defparam \state~3 .lut_mask = 64'h8040080420100201;
defparam \state~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N42
cyclonev_lcell_comb \state~6 (
// Equation(s):
// \state~6_combout  = ( \state~3_combout  & ( \state~0_combout  & ( (!\state~5_combout  & (\state~2_combout  & ((\state~1_combout )))) # (\state~5_combout  & (((\state~2_combout  & \state~1_combout )) # (\state~4_combout ))) ) ) ) # ( !\state~3_combout  & ( 
// \state~0_combout  & ( (\state~2_combout  & \state~1_combout ) ) ) ) # ( \state~3_combout  & ( !\state~0_combout  & ( (\state~5_combout  & \state~4_combout ) ) ) )

	.dataa(!\state~5_combout ),
	.datab(!\state~2_combout ),
	.datac(!\state~4_combout ),
	.datad(!\state~1_combout ),
	.datae(!\state~3_combout ),
	.dataf(!\state~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~6 .extended_lut = "off";
defparam \state~6 .lut_mask = 64'h0000050500330537;
defparam \state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N44
dffeas state(
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state~q ),
	.prn(vcc));
// synopsys translate_off
defparam state.is_wysiwyg = "true";
defparam state.power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N25
dffeas i_state(
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam i_state.is_wysiwyg = "true";
defparam i_state.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N21
cyclonev_lcell_comb \valid~0 (
// Equation(s):
// \valid~0_combout  = ( \i_state~q  & ( \wr~input_o  ) )

	.dataa(!\wr~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \valid~0 .extended_lut = "off";
defparam \valid~0 .lut_mask = 64'h0000000055555555;
defparam \valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N22
dffeas \valid~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\valid~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\valid~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \valid~reg0 .is_wysiwyg = "true";
defparam \valid~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X15_Y45_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
