// Seed: 2936395559
module module_0 (
    id_1,
    id_2
);
  input id_2;
  inout id_1;
  logic id_2;
  assign id_2 = id_2;
  logic id_3;
  type_7(
      1, 1 ^ 1, id_2, 1
  );
  assign id_1[1] = (1 || 1);
  logic id_4;
endmodule
