// Seed: 1723611230
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_6;
  wire id_7;
  logic id_8;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output wor id_2,
    inout wand id_3,
    input supply1 id_4
    , id_8,
    output supply0 id_5,
    input supply1 id_6
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
