# YOSYS_LITE synthesis script for Thiele CPU
# Ultra-fast synthesis for CI/testing - syntax check + hierarchy only
# Uses reduced parameters: NUM_MODULES=4, REGION_SIZE=16
# For full synthesis, use synth.ys
read_verilog -sv -DSYNTHESIS -DYOSYS_LITE thiele_cpu_unified.v
hierarchy -top thiele_cpu -check
# Skip proc, opt, and other passes - just verify parse + hierarchy
stat
