// Seed: 2962046650
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic [-1 'b0 : -1] id_3;
  wire id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd29,
    parameter id_7 = 32'd90
) (
    input wor id_0,
    input wor _id_1,
    input supply1 id_2,
    output tri0 id_3,
    output tri0 id_4,
    input tri1 id_5
);
  assign id_4 = id_0 == 1;
  wire [1 'b0 : ""] _id_7;
  wire [~  id_1 : -1  ==  id_7] id_8;
  logic [1 : 1  ==  -1] id_9 = id_9 >> id_2;
  logic id_10;
  ;
  module_0 modCall_1 (
      id_9,
      id_8
  );
endmodule
