
*** Running vivado
    with args -log design_1_clk_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_clk_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_clk_0_0.tcl -notrace
Command: synth_design -top design_1_clk_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14524 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 434.031 ; gain = 101.656
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_clk_0_0' [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_clk_0_0/synth/design_1_clk_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'clk_v5' [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/af4f/hdl/clk_v5.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_v5_S00_AXI' [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/af4f/hdl/clk_v5_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_half_condition' [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/af4f/src/full_half_condition.v:3]
INFO: [Synth 8-256] done synthesizing module 'full_half_condition' (1#1) [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/af4f/src/full_half_condition.v:3]
INFO: [Synth 8-638] synthesizing module 'UDP_ref' [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/af4f/src/UDP_ref.v:23]
INFO: [Synth 8-256] done synthesizing module 'UDP_ref' (2#1) [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/af4f/src/UDP_ref.v:23]
INFO: [Synth 8-638] synthesizing module 'clear' [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/af4f/src/clear.v:3]
INFO: [Synth 8-256] done synthesizing module 'clear' (3#1) [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/af4f/src/clear.v:3]
INFO: [Synth 8-638] synthesizing module 'width_and_phase' [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/af4f/src/width_and_phase.v:3]
WARNING: [Synth 8-6014] Unused sequential element condition_lower_1_reg was removed.  [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/af4f/src/width_and_phase.v:19]
WARNING: [Synth 8-6014] Unused sequential element condition_upper_1_reg was removed.  [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/af4f/src/width_and_phase.v:20]
WARNING: [Synth 8-6014] Unused sequential element buffer_low_reg was removed.  [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/af4f/src/width_and_phase.v:21]
WARNING: [Synth 8-6014] Unused sequential element buffer_upper_reg was removed.  [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/af4f/src/width_and_phase.v:22]
WARNING: [Synth 8-6014] Unused sequential element condition_lower_1_reg was removed.  [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/af4f/src/width_and_phase.v:38]
WARNING: [Synth 8-6014] Unused sequential element condition_upper_1_reg was removed.  [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/af4f/src/width_and_phase.v:38]
INFO: [Synth 8-256] done synthesizing module 'width_and_phase' (4#1) [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/af4f/src/width_and_phase.v:3]
INFO: [Synth 8-638] synthesizing module 'comparator_500MHz' [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/af4f/src/comparator_500MHz.v:3]
INFO: [Synth 8-256] done synthesizing module 'comparator_500MHz' (5#1) [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/af4f/src/comparator_500MHz.v:3]
INFO: [Synth 8-638] synthesizing module 'comparator_500MHz_inv' [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/af4f/src/comparator_500MHz_inv.v:23]
INFO: [Synth 8-256] done synthesizing module 'comparator_500MHz_inv' (6#1) [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/af4f/src/comparator_500MHz_inv.v:23]
INFO: [Synth 8-638] synthesizing module 'DFFR_buffer_out' [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/af4f/src/DFFR_buffer_out.v:23]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'DFFR_buffer_out' (7#1) [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/af4f/src/DFFR_buffer_out.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_v5_S00_AXI' (8#1) [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/af4f/hdl/clk_v5_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'clk_v5' (9#1) [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/af4f/hdl/clk_v5.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_0_0' (10#1) [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_clk_0_0/synth/design_1_clk_0_0.v:57]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[14]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[13]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[12]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[11]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[10]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[9]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[8]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[7]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[6]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[5]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[4]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[3]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[2]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[1]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[0]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[14]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[13]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[12]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[11]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[10]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[9]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[8]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[7]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[6]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[5]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[4]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[3]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[2]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[1]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[0]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[14]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[13]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[12]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[11]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[10]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[9]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[8]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[7]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[6]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[5]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[4]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[3]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[2]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[1]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[0]
WARNING: [Synth 8-3331] design clk_v5_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design clk_v5_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design clk_v5_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design clk_v5_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design clk_v5_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design clk_v5_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 505.738 ; gain = 173.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 505.738 ; gain = 173.363
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 891.168 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 891.168 ; gain = 558.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 891.168 ; gain = 558.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 891.168 ; gain = 558.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 891.168 ; gain = 558.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 83    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 61    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 50    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module full_half_condition 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module UDP_ref 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clear 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module width_and_phase 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module comparator_500MHz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module comparator_500MHz_inv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DFFR_buffer_out 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 39    
Module clk_v5_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 51    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 50    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP condition_10, operation Mode is: C+A*B.
DSP Report: operator condition_10 is absorbed into DSP condition_10.
DSP Report: operator condition_11 is absorbed into DSP condition_10.
DSP Report: Generating DSP condition_10, operation Mode is: C+A*B.
DSP Report: operator condition_10 is absorbed into DSP condition_10.
DSP Report: operator condition_11 is absorbed into DSP condition_10.
DSP Report: Generating DSP condition_10, operation Mode is: C+A*B.
DSP Report: operator condition_10 is absorbed into DSP condition_10.
DSP Report: operator condition_11 is absorbed into DSP condition_10.
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[14]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[13]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[12]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[11]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[10]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[9]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[8]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[7]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[6]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[5]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[4]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[3]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[2]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[1]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port freq_adj[0]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[14]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[13]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[12]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[11]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[10]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[9]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[8]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[7]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[6]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[5]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[4]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[3]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[2]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[1]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_width[0]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[14]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[13]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[12]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[11]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[10]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[9]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[8]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[7]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[6]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[5]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[4]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[3]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[2]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[1]
WARNING: [Synth 8-3331] design width_and_phase has unconnected port pulse_delay[0]
WARNING: [Synth 8-3331] design clk_v5_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design clk_v5_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design clk_v5_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design clk_v5_S00_AXI has unconnected port S_AXI_ARPROT[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (width_and_phase:/\condition_upper_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_upper_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (width_and_phase:/\condition_lower_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (width_and_phase:/\condition_lower_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/clk_v5_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/clk_v5_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/clk_v5_S00_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/clk_v5_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/clk_v5_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/clk_v5_S00_AXI_inst /\axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[31]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[30]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[29]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[28]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[27]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[26]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[25]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[24]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[23]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[22]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[21]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[20]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[19]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[18]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[17]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[16]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[15]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[14]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[13]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[12]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[11]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[10]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[9]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[8]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[7]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[6]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[5]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[4]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[3]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[2]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[1]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_lower_reg[0]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[31]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[30]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[29]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[28]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[27]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[26]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[25]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[24]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[23]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[22]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[21]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[20]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[19]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[18]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[17]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[16]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[15]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[14]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[13]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[12]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[11]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[10]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[9]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[8]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[7]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[6]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[5]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[4]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[3]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[2]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[1]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (condition_upper_reg[0]) is unused and will be removed from module width_and_phase.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[1]) is unused and will be removed from module clk_v5_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module clk_v5_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_bresp_reg[1]) is unused and will be removed from module clk_v5_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[1]) is unused and will be removed from module clk_v5_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[0]) is unused and will be removed from module clk_v5_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[1]) is unused and will be removed from module clk_v5_S00_AXI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 891.168 ; gain = 558.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|full_half_condition | C+A*B       | 15     | 15     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|full_half_condition | C+A*B       | 15     | 15     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|full_half_condition | C+A*B       | 15     | 15     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 917.539 ; gain = 585.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 920.391 ; gain = 588.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/af4f/src/full_half_condition.v:15]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/af4f/src/full_half_condition.v:15]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/af4f/src/full_half_condition.v:15]
INFO: [Synth 8-3886] merging instance 'i_3105' (FDC) to 'i_3072'
INFO: [Synth 8-3886] merging instance 'i_3072' (FDC) to 'i_3039'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 944.191 ; gain = 611.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 944.191 ; gain = 611.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 944.191 ; gain = 611.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 944.191 ; gain = 611.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 944.191 ; gain = 611.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 944.191 ; gain = 611.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 944.191 ; gain = 611.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_clk_0_0 | inst/clk_v5_S00_AXI_inst/outBuffer/clk_p_reg     | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_clk_0_0 | inst/clk_v5_S00_AXI_inst/outBuffer/clk_short_reg | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_clk_0_0 | inst/clk_v5_S00_AXI_inst/outBuffer/clk_d_reg     | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_clk_0_0 | inst/clk_v5_S00_AXI_inst/outBuffer/dd3_reg       | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_clk_0_0 | inst/clk_v5_S00_AXI_inst/outBuffer/dd1_reg       | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_clk_0_0 | inst/clk_v5_S00_AXI_inst/outBuffer/dd0_reg       | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_clk_0_0 | inst/clk_v5_S00_AXI_inst/outBuffer/sample_reg    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_clk_0_0 | inst/clk_v5_S00_AXI_inst/outBuffer/sample_tr_reg | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_clk_0_0 | inst/clk_v5_S00_AXI_inst/outBuffer/sample_c_reg  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-----------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   123|
|2     |DSP48E1 |     3|
|3     |LUT1    |     1|
|4     |LUT2    |   743|
|5     |LUT3    |     1|
|6     |LUT4    |    67|
|7     |LUT5    |    33|
|8     |LUT6    |   674|
|9     |MUXF7   |   192|
|10    |MUXF8   |    96|
|11    |SRL16E  |     9|
|12    |FDCE    |   118|
|13    |FDPE    |    10|
|14    |FDRE    |  1669|
|15    |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+------------------------+------------------------+------+
|      |Instance                |Module                  |Cells |
+------+------------------------+------------------------+------+
|1     |top                     |                        |  3740|
|2     |  inst                  |clk_v5                  |  3739|
|3     |    clk_v5_S00_AXI_inst |clk_v5_S00_AXI          |  3539|
|4     |      UDP               |full_half_condition     |    89|
|5     |      clear_large       |clear                   |    15|
|6     |      clear_samll       |clear_0                 |    15|
|7     |      clk_dac_d_gen     |comparator_500MHz_inv   |    43|
|8     |      clk_dac_gen       |comparator_500MHz_inv_1 |    43|
|9     |      clk_dac_p_gen     |comparator_500MHz_inv_2 |    43|
|10    |      clk_p_gen         |comparator_500MHz       |     1|
|11    |      clk_uudp          |UDP_ref                 |    37|
|12    |      dd2_gen           |comparator_500MHz_inv_3 |    43|
|13    |      large_period      |full_half_condition_4   |    89|
|14    |      outBuffer         |DFFR_buffer_out         |   428|
|15    |      small_period      |full_half_condition_5   |    89|
+------+------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 944.191 ; gain = 611.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 121 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 944.191 ; gain = 226.387
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 944.191 ; gain = 611.816
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 414 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
105 Infos, 177 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 944.191 ; gain = 623.289
INFO: [Common 17-1381] The checkpoint 'D:/AlienWare/Course/ECE532/s/MBS_V1/MicroBlazeServer.runs/design_1_clk_0_0_synth_1/design_1_clk_0_0.dcp' has been generated.
