// Generated by CIRCT firtool-1.62.1

module ClockGate (
  input  wire TE,
  input  wire E,
  input  wire CK,
  output wire Q
);
  assign Q = CK;
endmodule
