ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f4xx_adc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c"
  20              		.section	.text.adc_deinit,"ax",%progbits
  21              		.align	1
  22              		.global	adc_deinit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	adc_deinit:
  28              	.LFB116:
   1:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
   2:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \file    gd32f4xx_adc.c
   3:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief   ADC driver
   4:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
   5:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
  10:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
  11:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*
  12:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
  14:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** are permitted provided that the following conditions are met:
  16:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
  17:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****        list of conditions and the following disclaimer.
  19:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****        this list of conditions and the following disclaimer in the documentation
  21:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****        and/or other materials provided with the distribution.
  22:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****        may be used to endorse or promote products derived from this software without
  24:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****        specific prior written permission.
  25:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
  26:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 2


  31:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** OF SUCH DAMAGE.
  36:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
  37:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
  38:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #include "gd32f4xx_adc.h"
  39:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
  40:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define ROUTINE_TRIGGER_MODE                        ((uint32_t)28U)
  41:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define INSERTED_TRIGGER_MODE                       ((uint32_t)20U)
  42:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /* discontinuous mode macro*/
  43:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define ADC_CHANNEL_LENGTH_SUBTRACT_ONE             ((uint8_t)1U)
  44:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
  45:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /* ADC routine channel macro */
  46:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define ADC_ROUTINE_CHANNEL_RANK_SIX                ((uint8_t)6U)
  47:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define ADC_ROUTINE_CHANNEL_RANK_TWELVE             ((uint8_t)12U)
  48:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define ADC_ROUTINE_CHANNEL_RANK_SIXTEEN            ((uint8_t)16U)
  49:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define ADC_ROUTINE_CHANNEL_RANK_LENGTH             ((uint8_t)5U)
  50:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
  51:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /* ADC sampling time macro */
  52:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define ADC_CHANNEL_SAMPLE_TEN                      ((uint8_t)10U)
  53:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define ADC_CHANNEL_SAMPLE_EIGHTEEN                 ((uint8_t)18U)
  54:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define ADC_CHANNEL_SAMPLE_LENGTH                   ((uint8_t)3U)
  55:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
  56:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /* ADC inserted channel macro */
  57:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define ADC_INSERTED_CHANNEL_RANK_LENGTH            ((uint8_t)5U)
  58:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define ADC_INSERTED_CHANNEL_SHIFT_LENGTH           ((uint8_t)15U)
  59:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
  60:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /* ADC inserted channel offset macro */
  61:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define ADC_OFFSET_LENGTH                           ((uint8_t)3U)
  62:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** #define ADC_OFFSET_SHIFT_LENGTH                     ((uint8_t)4U)
  63:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
  64:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
  65:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief    reset ADC
  66:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  none
  67:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
  68:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
  69:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
  70:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_deinit(void)
  71:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
  29              		.loc 1 71 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  72:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     rcu_periph_reset_enable(RCU_ADCRST);
  38              		.loc 1 72 5 view .LVU1
  39 0002 40F60810 		movw	r0, #2312
  40 0006 FFF7FEFF 		bl	rcu_periph_reset_enable
  41              	.LVL0:
  73:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     rcu_periph_reset_disable(RCU_ADCRST);
  42              		.loc 1 73 5 view .LVU2
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 3


  43 000a 40F60810 		movw	r0, #2312
  44 000e FFF7FEFF 		bl	rcu_periph_reset_disable
  45              	.LVL1:
  74:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
  46              		.loc 1 74 1 is_stmt 0 view .LVU3
  47 0012 08BD     		pop	{r3, pc}
  48              		.cfi_endproc
  49              	.LFE116:
  51              		.section	.text.adc_clock_config,"ax",%progbits
  52              		.align	1
  53              		.global	adc_clock_config
  54              		.syntax unified
  55              		.thumb
  56              		.thumb_func
  58              	adc_clock_config:
  59              	.LVL2:
  60              	.LFB117:
  75:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
  76:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
  77:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        configure the ADC clock for all the ADCs
  78:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    prescaler: configure ADCs prescaler ratio
  79:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
  80:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****       \arg        ADC_ADCCK_PCLK2_DIV2: PCLK2 div2
  81:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****       \arg        ADC_ADCCK_PCLK2_DIV4: PCLK2 div4
  82:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****       \arg        ADC_ADCCK_PCLK2_DIV6: PCLK2 div6
  83:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****       \arg        ADC_ADCCK_PCLK2_DIV8: PCLK2 div8
  84:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****       \arg        ADC_ADCCK_HCLK_DIV5: HCLK div5
  85:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****       \arg        ADC_ADCCK_HCLK_DIV6: HCLK div6
  86:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****       \arg        ADC_ADCCK_HCLK_DIV10: HCLK div10
  87:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****       \arg        ADC_ADCCK_HCLK_DIV20: HCLK div20
  88:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
  89:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
  90:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
  91:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_clock_config(uint32_t prescaler)
  92:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
  61              		.loc 1 92 1 is_stmt 1 view -0
  62              		.cfi_startproc
  63              		@ args = 0, pretend = 0, frame = 0
  64              		@ frame_needed = 0, uses_anonymous_args = 0
  65              		@ link register save eliminated.
  93:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL &= ~((uint32_t)ADC_SYNCCTL_ADCCK);
  66              		.loc 1 93 5 view .LVU5
  67 0000 064B     		ldr	r3, .L4
  68 0002 D3F80423 		ldr	r2, [r3, #772]
  69              		.loc 1 93 17 is_stmt 0 view .LVU6
  70 0006 22F4E022 		bic	r2, r2, #458752
  71 000a C3F80423 		str	r2, [r3, #772]
  94:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL |= (uint32_t) prescaler;
  72              		.loc 1 94 5 is_stmt 1 view .LVU7
  73 000e D3F80423 		ldr	r2, [r3, #772]
  74              		.loc 1 94 17 is_stmt 0 view .LVU8
  75 0012 0243     		orrs	r2, r2, r0
  76 0014 C3F80423 		str	r2, [r3, #772]
  95:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
  77              		.loc 1 95 1 view .LVU9
  78 0018 7047     		bx	lr
  79              	.L5:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 4


  80 001a 00BF     		.align	2
  81              	.L4:
  82 001c 00200140 		.word	1073815552
  83              		.cfi_endproc
  84              	.LFE117:
  86              		.section	.text.adc_special_function_config,"ax",%progbits
  87              		.align	1
  88              		.global	adc_special_function_config
  89              		.syntax unified
  90              		.thumb
  91              		.thumb_func
  93              	adc_special_function_config:
  94              	.LVL3:
  95              	.LFB118:
  96:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
  97:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
  98:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        enable or disable ADC special function
  99:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 100:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    function: the function to config
 101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_SCAN_MODE: scan mode select
 103:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_INSERTED_CHANNEL_AUTO: inserted sequence convert automatically
 104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_CONTINUOUS_MODE: continuous mode select
 105:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    newvalue: ENABLE or DISABLE
 106:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 108:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 109:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_special_function_config(uint32_t adc_periph, uint32_t function, ControlStatus newvalue)
 110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
  96              		.loc 1 110 1 is_stmt 1 view -0
  97              		.cfi_startproc
  98              		@ args = 0, pretend = 0, frame = 0
  99              		@ frame_needed = 0, uses_anonymous_args = 0
 100              		@ link register save eliminated.
 111:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if(newvalue) {
 101              		.loc 1 111 5 view .LVU11
 102              		.loc 1 111 7 is_stmt 0 view .LVU12
 103 0000 AAB1     		cbz	r2, .L7
 112:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if(0U != (function & ADC_SCAN_MODE)) {
 104              		.loc 1 112 9 is_stmt 1 view .LVU13
 105              		.loc 1 112 11 is_stmt 0 view .LVU14
 106 0002 11F4807F 		tst	r1, #256
 107 0006 03D0     		beq	.L8
 113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* enable scan mode */
 114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_CTL0(adc_periph) |= ADC_SCAN_MODE;
 108              		.loc 1 114 13 is_stmt 1 view .LVU15
 109 0008 4368     		ldr	r3, [r0, #4]
 110              		.loc 1 114 34 is_stmt 0 view .LVU16
 111 000a 43F48073 		orr	r3, r3, #256
 112 000e 4360     		str	r3, [r0, #4]
 113              	.L8:
 115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if(0U != (function & ADC_INSERTED_CHANNEL_AUTO)) {
 114              		.loc 1 116 9 is_stmt 1 view .LVU17
 115              		.loc 1 116 11 is_stmt 0 view .LVU18
 116 0010 11F4806F 		tst	r1, #1024
 117 0014 03D0     		beq	.L9
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 5


 117:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* enable inserted sequence convert automatically */
 118:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_CTL0(adc_periph) |= ADC_INSERTED_CHANNEL_AUTO;
 118              		.loc 1 118 13 is_stmt 1 view .LVU19
 119 0016 4368     		ldr	r3, [r0, #4]
 120              		.loc 1 118 34 is_stmt 0 view .LVU20
 121 0018 43F48063 		orr	r3, r3, #1024
 122 001c 4360     		str	r3, [r0, #4]
 123              	.L9:
 119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if(0U != (function & ADC_CONTINUOUS_MODE)) {
 124              		.loc 1 120 9 is_stmt 1 view .LVU21
 125              		.loc 1 120 11 is_stmt 0 view .LVU22
 126 001e 11F0020F 		tst	r1, #2
 127 0022 19D0     		beq	.L6
 121:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* enable continuous mode */
 122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_CTL1(adc_periph) |= ADC_CONTINUOUS_MODE;
 128              		.loc 1 122 13 is_stmt 1 view .LVU23
 129 0024 8368     		ldr	r3, [r0, #8]
 130              		.loc 1 122 34 is_stmt 0 view .LVU24
 131 0026 43F00203 		orr	r3, r3, #2
 132 002a 8360     		str	r3, [r0, #8]
 133 002c 7047     		bx	lr
 134              	.L7:
 123:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
 125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if(0U != (function & ADC_SCAN_MODE)) {
 135              		.loc 1 125 9 is_stmt 1 view .LVU25
 136              		.loc 1 125 11 is_stmt 0 view .LVU26
 137 002e 11F4807F 		tst	r1, #256
 138 0032 03D0     		beq	.L11
 126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* disable scan mode */
 127:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_CTL0(adc_periph) &= ~ADC_SCAN_MODE;
 139              		.loc 1 127 13 is_stmt 1 view .LVU27
 140 0034 4368     		ldr	r3, [r0, #4]
 141              		.loc 1 127 34 is_stmt 0 view .LVU28
 142 0036 23F48073 		bic	r3, r3, #256
 143 003a 4360     		str	r3, [r0, #4]
 144              	.L11:
 128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if(0U != (function & ADC_INSERTED_CHANNEL_AUTO)) {
 145              		.loc 1 129 9 is_stmt 1 view .LVU29
 146              		.loc 1 129 11 is_stmt 0 view .LVU30
 147 003c 11F4806F 		tst	r1, #1024
 148 0040 03D0     		beq	.L12
 130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* disable inserted sequence convert automatically */
 131:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_CTL0(adc_periph) &= ~ADC_INSERTED_CHANNEL_AUTO;
 149              		.loc 1 131 13 is_stmt 1 view .LVU31
 150 0042 4368     		ldr	r3, [r0, #4]
 151              		.loc 1 131 34 is_stmt 0 view .LVU32
 152 0044 23F48063 		bic	r3, r3, #1024
 153 0048 4360     		str	r3, [r0, #4]
 154              	.L12:
 132:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 133:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if(0U != (function & ADC_CONTINUOUS_MODE)) {
 155              		.loc 1 133 9 is_stmt 1 view .LVU33
 156              		.loc 1 133 11 is_stmt 0 view .LVU34
 157 004a 11F0020F 		tst	r1, #2
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 6


 158 004e 03D0     		beq	.L6
 134:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* disable continuous mode */
 135:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_CTL1(adc_periph) &= ~ADC_CONTINUOUS_MODE;
 159              		.loc 1 135 13 is_stmt 1 view .LVU35
 160 0050 8368     		ldr	r3, [r0, #8]
 161              		.loc 1 135 34 is_stmt 0 view .LVU36
 162 0052 23F00203 		bic	r3, r3, #2
 163 0056 8360     		str	r3, [r0, #8]
 164              	.L6:
 136:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 165              		.loc 1 138 1 view .LVU37
 166 0058 7047     		bx	lr
 167              		.cfi_endproc
 168              	.LFE118:
 170              		.section	.text.adc_data_alignment_config,"ax",%progbits
 171              		.align	1
 172              		.global	adc_data_alignment_config
 173              		.syntax unified
 174              		.thumb
 175              		.thumb_func
 177              	adc_data_alignment_config:
 178              	.LVL4:
 179              	.LFB119:
 139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 140:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        configure ADC data alignment
 142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    data_alignment: data alignment select
 144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_DATAALIGN_RIGHT: LSB alignment
 146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_DATAALIGN_LEFT: MSB alignment
 147:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 148:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 149:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 150:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_data_alignment_config(uint32_t adc_periph, uint32_t data_alignment)
 151:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 180              		.loc 1 151 1 is_stmt 1 view -0
 181              		.cfi_startproc
 182              		@ args = 0, pretend = 0, frame = 0
 183              		@ frame_needed = 0, uses_anonymous_args = 0
 184              		@ link register save eliminated.
 152:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if(ADC_DATAALIGN_RIGHT != data_alignment) {
 185              		.loc 1 152 5 view .LVU39
 186              		.loc 1 152 7 is_stmt 0 view .LVU40
 187 0000 21B1     		cbz	r1, .L14
 153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* MSB alignment */
 154:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= ADC_CTL1_DAL;
 188              		.loc 1 154 9 is_stmt 1 view .LVU41
 189 0002 8368     		ldr	r3, [r0, #8]
 190              		.loc 1 154 30 is_stmt 0 view .LVU42
 191 0004 43F40063 		orr	r3, r3, #2048
 192 0008 8360     		str	r3, [r0, #8]
 193 000a 7047     		bx	lr
 194              	.L14:
 155:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 7


 156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* LSB alignment */
 157:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_DAL);
 195              		.loc 1 157 9 is_stmt 1 view .LVU43
 196 000c 8368     		ldr	r3, [r0, #8]
 197              		.loc 1 157 30 is_stmt 0 view .LVU44
 198 000e 23F40063 		bic	r3, r3, #2048
 199 0012 8360     		str	r3, [r0, #8]
 158:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 159:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 200              		.loc 1 159 1 view .LVU45
 201 0014 7047     		bx	lr
 202              		.cfi_endproc
 203              	.LFE119:
 205              		.section	.text.adc_enable,"ax",%progbits
 206              		.align	1
 207              		.global	adc_enable
 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
 212              	adc_enable:
 213              	.LVL5:
 214              	.LFB120:
 160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 161:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 162:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        enable ADC interface
 163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 164:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 166:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_enable(uint32_t adc_periph)
 168:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 215              		.loc 1 168 1 is_stmt 1 view -0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219              		@ link register save eliminated.
 169:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if(RESET == (ADC_CTL1(adc_periph) & ADC_CTL1_ADCON)) {
 220              		.loc 1 169 5 view .LVU47
 221              		.loc 1 169 18 is_stmt 0 view .LVU48
 222 0000 8368     		ldr	r3, [r0, #8]
 223              		.loc 1 169 7 view .LVU49
 224 0002 13F0010F 		tst	r3, #1
 225 0006 03D1     		bne	.L16
 170:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* enable ADC */
 171:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)ADC_CTL1_ADCON;
 226              		.loc 1 171 9 is_stmt 1 view .LVU50
 227 0008 8368     		ldr	r3, [r0, #8]
 228              		.loc 1 171 30 is_stmt 0 view .LVU51
 229 000a 43F00103 		orr	r3, r3, #1
 230 000e 8360     		str	r3, [r0, #8]
 231              	.L16:
 172:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 173:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 232              		.loc 1 173 1 view .LVU52
 233 0010 7047     		bx	lr
 234              		.cfi_endproc
 235              	.LFE120:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 8


 237              		.section	.text.adc_disable,"ax",%progbits
 238              		.align	1
 239              		.global	adc_disable
 240              		.syntax unified
 241              		.thumb
 242              		.thumb_func
 244              	adc_disable:
 245              	.LVL6:
 246              	.LFB121:
 174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        disable ADC interface
 177:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 178:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 179:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 180:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 181:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_disable(uint32_t adc_periph)
 182:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 247              		.loc 1 182 1 is_stmt 1 view -0
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 0
 250              		@ frame_needed = 0, uses_anonymous_args = 0
 251              		@ link register save eliminated.
 183:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* disable ADC */
 184:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_ADCON);
 252              		.loc 1 184 5 view .LVU54
 253 0000 8368     		ldr	r3, [r0, #8]
 254              		.loc 1 184 26 is_stmt 0 view .LVU55
 255 0002 23F00103 		bic	r3, r3, #1
 256 0006 8360     		str	r3, [r0, #8]
 185:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 257              		.loc 1 185 1 view .LVU56
 258 0008 7047     		bx	lr
 259              		.cfi_endproc
 260              	.LFE121:
 262              		.section	.text.adc_calibration_enable,"ax",%progbits
 263              		.align	1
 264              		.global	adc_calibration_enable
 265              		.syntax unified
 266              		.thumb
 267              		.thumb_func
 269              	adc_calibration_enable:
 270              	.LVL7:
 271              	.LFB122:
 186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 188:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        ADC calibration and reset calibration
 189:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 190:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 192:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 193:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_calibration_enable(uint32_t adc_periph)
 194:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 272              		.loc 1 194 1 is_stmt 1 view -0
 273              		.cfi_startproc
 274              		@ args = 0, pretend = 0, frame = 0
 275              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 9


 276              		@ link register save eliminated.
 195:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* reset the selected ADC calibration registers */
 196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL1(adc_periph) |= (uint32_t) ADC_CTL1_RSTCLB;
 277              		.loc 1 196 5 view .LVU58
 278 0000 00F10803 		add	r3, r0, #8
 279 0004 8268     		ldr	r2, [r0, #8]
 280              		.loc 1 196 26 is_stmt 0 view .LVU59
 281 0006 42F00802 		orr	r2, r2, #8
 282 000a 8260     		str	r2, [r0, #8]
 197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* check the RSTCLB bit state */
 198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     while(RESET != (ADC_CTL1(adc_periph) & ADC_CTL1_RSTCLB)) {
 283              		.loc 1 198 5 is_stmt 1 view .LVU60
 284              	.L20:
 199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 285              		.loc 1 199 5 discriminator 1 view .LVU61
 198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 286              		.loc 1 198 17 discriminator 1 view .LVU62
 198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 287              		.loc 1 198 21 is_stmt 0 discriminator 1 view .LVU63
 288 000c 1A68     		ldr	r2, [r3]
 198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 289              		.loc 1 198 17 discriminator 1 view .LVU64
 290 000e 12F0080F 		tst	r2, #8
 291 0012 FBD1     		bne	.L20
 200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* enable ADC calibration process */
 201:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL1(adc_periph) |= ADC_CTL1_CLB;
 292              		.loc 1 201 5 is_stmt 1 view .LVU65
 293 0014 8268     		ldr	r2, [r0, #8]
 294              		.loc 1 201 26 is_stmt 0 view .LVU66
 295 0016 42F00402 		orr	r2, r2, #4
 296 001a 8260     		str	r2, [r0, #8]
 202:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* check the CLB bit state */
 203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     while(RESET != (ADC_CTL1(adc_periph) & ADC_CTL1_CLB)) {
 297              		.loc 1 203 5 is_stmt 1 view .LVU67
 298              	.L21:
 204:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 299              		.loc 1 204 5 discriminator 1 view .LVU68
 203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 300              		.loc 1 203 17 discriminator 1 view .LVU69
 203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 301              		.loc 1 203 21 is_stmt 0 discriminator 1 view .LVU70
 302 001c 1A68     		ldr	r2, [r3]
 203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 303              		.loc 1 203 17 discriminator 1 view .LVU71
 304 001e 12F0040F 		tst	r2, #4
 305 0022 FBD1     		bne	.L21
 205:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 306              		.loc 1 205 1 view .LVU72
 307 0024 7047     		bx	lr
 308              		.cfi_endproc
 309              	.LFE122:
 311              		.section	.text.adc_channel_16_to_18,"ax",%progbits
 312              		.align	1
 313              		.global	adc_channel_16_to_18
 314              		.syntax unified
 315              		.thumb
 316              		.thumb_func
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 10


 318              	adc_channel_16_to_18:
 319              	.LVL8:
 320              	.LFB123:
 206:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 207:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 208:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        configure temperature sensor and internal reference voltage channel or VBAT chann
 209:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    function: temperature sensor and internal reference voltage channel or VBAT chann
 210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 211:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_VBAT_CHANNEL_SWITCH: channel 18 (1/4 voltate of external battery) switch of A
 212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_TEMP_VREF_CHANNEL_SWITCH: channel 16 (temperature sensor) and 17 (internal re
 213:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    newvalue: ENABLE or DISABLE
 214:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 216:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 217:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_channel_16_to_18(uint32_t function, ControlStatus newvalue)
 218:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 321              		.loc 1 218 1 is_stmt 1 view -0
 322              		.cfi_startproc
 323              		@ args = 0, pretend = 0, frame = 0
 324              		@ frame_needed = 0, uses_anonymous_args = 0
 325              		@ link register save eliminated.
 219:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if(newvalue) {
 326              		.loc 1 219 5 view .LVU74
 327              		.loc 1 219 7 is_stmt 0 view .LVU75
 328 0000 A1B1     		cbz	r1, .L23
 220:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if(RESET != (function & ADC_VBAT_CHANNEL_SWITCH)) {
 329              		.loc 1 220 9 is_stmt 1 view .LVU76
 330              		.loc 1 220 11 is_stmt 0 view .LVU77
 331 0002 10F4800F 		tst	r0, #4194304
 332 0006 06D0     		beq	.L24
 221:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* enable ADC0 Vbat channel */
 222:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_SYNCCTL |= ADC_VBAT_CHANNEL_SWITCH;
 333              		.loc 1 222 13 is_stmt 1 view .LVU78
 334 0008 134A     		ldr	r2, .L27
 335 000a D2F80433 		ldr	r3, [r2, #772]
 336              		.loc 1 222 25 is_stmt 0 view .LVU79
 337 000e 43F48003 		orr	r3, r3, #4194304
 338 0012 C2F80433 		str	r3, [r2, #772]
 339              	.L24:
 223:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 224:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if(RESET != (function & ADC_TEMP_VREF_CHANNEL_SWITCH)) {
 340              		.loc 1 224 9 is_stmt 1 view .LVU80
 341              		.loc 1 224 11 is_stmt 0 view .LVU81
 342 0016 10F4000F 		tst	r0, #8388608
 343 001a 1BD0     		beq	.L22
 225:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* enable ADC0 Vref and Temperature channel */
 226:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_SYNCCTL |= ADC_TEMP_VREF_CHANNEL_SWITCH;
 344              		.loc 1 226 13 is_stmt 1 view .LVU82
 345 001c 0E4A     		ldr	r2, .L27
 346 001e D2F80433 		ldr	r3, [r2, #772]
 347              		.loc 1 226 25 is_stmt 0 view .LVU83
 348 0022 43F40003 		orr	r3, r3, #8388608
 349 0026 C2F80433 		str	r3, [r2, #772]
 350 002a 7047     		bx	lr
 351              	.L23:
 227:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 228:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 11


 229:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if(RESET != (function & ADC_VBAT_CHANNEL_SWITCH)) {
 352              		.loc 1 229 9 is_stmt 1 view .LVU84
 353              		.loc 1 229 11 is_stmt 0 view .LVU85
 354 002c 10F4800F 		tst	r0, #4194304
 355 0030 06D0     		beq	.L26
 230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* disable ADC0 Vbat channel  */
 231:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_SYNCCTL &= ~ADC_VBAT_CHANNEL_SWITCH;
 356              		.loc 1 231 13 is_stmt 1 view .LVU86
 357 0032 094A     		ldr	r2, .L27
 358 0034 D2F80433 		ldr	r3, [r2, #772]
 359              		.loc 1 231 25 is_stmt 0 view .LVU87
 360 0038 23F48003 		bic	r3, r3, #4194304
 361 003c C2F80433 		str	r3, [r2, #772]
 362              	.L26:
 232:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 233:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if(RESET != (function & ADC_TEMP_VREF_CHANNEL_SWITCH)) {
 363              		.loc 1 233 9 is_stmt 1 view .LVU88
 364              		.loc 1 233 11 is_stmt 0 view .LVU89
 365 0040 10F4000F 		tst	r0, #8388608
 366 0044 06D0     		beq	.L22
 234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             /* disable ADC0 Vref and Temperature channel */
 235:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_SYNCCTL &= ~ADC_TEMP_VREF_CHANNEL_SWITCH;
 367              		.loc 1 235 13 is_stmt 1 view .LVU90
 368 0046 044A     		ldr	r2, .L27
 369 0048 D2F80433 		ldr	r3, [r2, #772]
 370              		.loc 1 235 25 is_stmt 0 view .LVU91
 371 004c 23F40003 		bic	r3, r3, #8388608
 372 0050 C2F80433 		str	r3, [r2, #772]
 373              	.L22:
 236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 238:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 374              		.loc 1 238 1 view .LVU92
 375 0054 7047     		bx	lr
 376              	.L28:
 377 0056 00BF     		.align	2
 378              	.L27:
 379 0058 00200140 		.word	1073815552
 380              		.cfi_endproc
 381              	.LFE123:
 383              		.section	.text.adc_resolution_config,"ax",%progbits
 384              		.align	1
 385              		.global	adc_resolution_config
 386              		.syntax unified
 387              		.thumb
 388              		.thumb_func
 390              	adc_resolution_config:
 391              	.LVL9:
 392              	.LFB124:
 239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 241:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        configure ADC resolution
 242:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 243:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    resolution: ADC resolution
 244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 245:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_RESOLUTION_12B: 12-bit ADC resolution
 246:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_RESOLUTION_10B: 10-bit ADC resolution
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 12


 247:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_RESOLUTION_8B: 8-bit ADC resolution
 248:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_RESOLUTION_6B: 6-bit ADC resolution
 249:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 250:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 251:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 252:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_resolution_config(uint32_t adc_periph, uint32_t resolution)
 253:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 393              		.loc 1 253 1 is_stmt 1 view -0
 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 0
 396              		@ frame_needed = 0, uses_anonymous_args = 0
 397              		@ link register save eliminated.
 254:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_DRES);
 398              		.loc 1 254 5 view .LVU94
 399 0000 4368     		ldr	r3, [r0, #4]
 400              		.loc 1 254 26 is_stmt 0 view .LVU95
 401 0002 23F04073 		bic	r3, r3, #50331648
 402 0006 4360     		str	r3, [r0, #4]
 255:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL0(adc_periph) |= (uint32_t)resolution;
 403              		.loc 1 255 5 is_stmt 1 view .LVU96
 404 0008 4368     		ldr	r3, [r0, #4]
 405              		.loc 1 255 26 is_stmt 0 view .LVU97
 406 000a 0B43     		orrs	r3, r3, r1
 407 000c 4360     		str	r3, [r0, #4]
 256:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 408              		.loc 1 256 1 view .LVU98
 409 000e 7047     		bx	lr
 410              		.cfi_endproc
 411              	.LFE124:
 413              		.section	.text.adc_oversample_mode_config,"ax",%progbits
 414              		.align	1
 415              		.global	adc_oversample_mode_config
 416              		.syntax unified
 417              		.thumb
 418              		.thumb_func
 420              	adc_oversample_mode_config:
 421              	.LVL10:
 422              	.LFB125:
 257:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 258:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        configure ADC oversample mode
 260:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 261:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    mode: ADC oversampling mode
 262:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 263:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_ALL_CONVERT: all oversampled conversions for a channel are done 
 264:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_ONE_CONVERT: each oversampled conversion for a channel needs a t
 265:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    shift: ADC oversampling shift
 266:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 267:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_SHIFT_NONE: no oversampling shift
 268:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_SHIFT_1B: 1-bit oversampling shift
 269:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_SHIFT_2B: 2-bit oversampling shift
 270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_SHIFT_3B: 3-bit oversampling shift
 271:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_SHIFT_4B: 3-bit oversampling shift
 272:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_SHIFT_5B: 5-bit oversampling shift
 273:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_SHIFT_6B: 6-bit oversampling shift
 274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_SHIFT_7B: 7-bit oversampling shift
 275:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_SHIFT_8B: 8-bit oversampling shift
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 13


 276:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    ratio: ADC oversampling ratio
 277:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_RATIO_MUL2: oversampling ratio multiple 2
 279:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_RATIO_MUL4: oversampling ratio multiple 4
 280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_RATIO_MUL8: oversampling ratio multiple 8
 281:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_RATIO_MUL16: oversampling ratio multiple 16
 282:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_RATIO_MUL32: oversampling ratio multiple 32
 283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_RATIO_MUL64: oversampling ratio multiple 64
 284:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_RATIO_MUL128: oversampling ratio multiple 128
 285:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_OVERSAMPLING_RATIO_MUL256: oversampling ratio multiple 256
 286:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 287:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_oversample_mode_config(uint32_t adc_periph, uint32_t mode, uint16_t shift, uint8_t ratio)
 290:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 423              		.loc 1 290 1 is_stmt 1 view -0
 424              		.cfi_startproc
 425              		@ args = 0, pretend = 0, frame = 0
 426              		@ frame_needed = 0, uses_anonymous_args = 0
 427              		@ link register save eliminated.
 291:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if(ADC_OVERSAMPLING_ONE_CONVERT == mode) {
 428              		.loc 1 291 5 view .LVU100
 429              		.loc 1 291 7 is_stmt 0 view .LVU101
 430 0000 B1F5007F 		cmp	r1, #512
 431 0004 12D0     		beq	.L33
 292:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_OVSAMPCTL(adc_periph) |= (uint32_t)ADC_OVSAMPCTL_TOVS;
 293:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
 294:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_OVSAMPCTL(adc_periph) &= ~((uint32_t)ADC_OVSAMPCTL_TOVS);
 432              		.loc 1 294 9 is_stmt 1 view .LVU102
 433 0006 D0F88010 		ldr	r1, [r0, #128]
 434              	.LVL11:
 435              		.loc 1 294 35 is_stmt 0 view .LVU103
 436 000a 21F40071 		bic	r1, r1, #512
 437 000e C0F88010 		str	r1, [r0, #128]
 438              	.L32:
 295:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 296:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* config the shift and ratio */
 297:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_OVSAMPCTL(adc_periph) &= ~((uint32_t)(ADC_OVSAMPCTL_OVSR | ADC_OVSAMPCTL_OVSS));
 439              		.loc 1 297 5 is_stmt 1 view .LVU104
 440 0012 D0F88010 		ldr	r1, [r0, #128]
 441              		.loc 1 297 31 is_stmt 0 view .LVU105
 442 0016 21F4FE71 		bic	r1, r1, #508
 443 001a C0F88010 		str	r1, [r0, #128]
 298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_OVSAMPCTL(adc_periph) |= ((uint32_t)shift | (uint32_t)ratio);
 444              		.loc 1 298 5 is_stmt 1 view .LVU106
 445 001e D0F88010 		ldr	r1, [r0, #128]
 446              		.loc 1 298 51 is_stmt 0 view .LVU107
 447 0022 1A43     		orrs	r2, r2, r3
 448              	.LVL12:
 449              		.loc 1 298 31 view .LVU108
 450 0024 0A43     		orrs	r2, r2, r1
 451 0026 C0F88020 		str	r2, [r0, #128]
 299:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 452              		.loc 1 299 1 view .LVU109
 453 002a 7047     		bx	lr
 454              	.LVL13:
 455              	.L33:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 14


 292:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
 456              		.loc 1 292 9 is_stmt 1 view .LVU110
 457 002c D0F88010 		ldr	r1, [r0, #128]
 458              	.LVL14:
 292:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
 459              		.loc 1 292 35 is_stmt 0 view .LVU111
 460 0030 41F40071 		orr	r1, r1, #512
 461 0034 C0F88010 		str	r1, [r0, #128]
 462 0038 EBE7     		b	.L32
 463              		.cfi_endproc
 464              	.LFE125:
 466              		.section	.text.adc_oversample_mode_enable,"ax",%progbits
 467              		.align	1
 468              		.global	adc_oversample_mode_enable
 469              		.syntax unified
 470              		.thumb
 471              		.thumb_func
 473              	adc_oversample_mode_enable:
 474              	.LVL15:
 475              	.LFB126:
 300:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 301:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 302:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        enable ADC oversample mode
 303:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 304:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 305:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 306:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 307:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_oversample_mode_enable(uint32_t adc_periph)
 308:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 476              		.loc 1 308 1 is_stmt 1 view -0
 477              		.cfi_startproc
 478              		@ args = 0, pretend = 0, frame = 0
 479              		@ frame_needed = 0, uses_anonymous_args = 0
 480              		@ link register save eliminated.
 309:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_OVSAMPCTL(adc_periph) |= ADC_OVSAMPCTL_OVSEN;
 481              		.loc 1 309 5 view .LVU113
 482 0000 D0F88030 		ldr	r3, [r0, #128]
 483              		.loc 1 309 31 is_stmt 0 view .LVU114
 484 0004 43F00103 		orr	r3, r3, #1
 485 0008 C0F88030 		str	r3, [r0, #128]
 310:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 486              		.loc 1 310 1 view .LVU115
 487 000c 7047     		bx	lr
 488              		.cfi_endproc
 489              	.LFE126:
 491              		.section	.text.adc_oversample_mode_disable,"ax",%progbits
 492              		.align	1
 493              		.global	adc_oversample_mode_disable
 494              		.syntax unified
 495              		.thumb
 496              		.thumb_func
 498              	adc_oversample_mode_disable:
 499              	.LVL16:
 500              	.LFB127:
 311:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 312:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 313:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        disable ADC oversample mode
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 15


 314:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 315:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 316:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 317:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 318:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_oversample_mode_disable(uint32_t adc_periph)
 319:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 501              		.loc 1 319 1 is_stmt 1 view -0
 502              		.cfi_startproc
 503              		@ args = 0, pretend = 0, frame = 0
 504              		@ frame_needed = 0, uses_anonymous_args = 0
 505              		@ link register save eliminated.
 320:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_OVSAMPCTL(adc_periph) &= ~((uint32_t)ADC_OVSAMPCTL_OVSEN);
 506              		.loc 1 320 5 view .LVU117
 507 0000 D0F88030 		ldr	r3, [r0, #128]
 508              		.loc 1 320 31 is_stmt 0 view .LVU118
 509 0004 23F00103 		bic	r3, r3, #1
 510 0008 C0F88030 		str	r3, [r0, #128]
 321:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 511              		.loc 1 321 1 view .LVU119
 512 000c 7047     		bx	lr
 513              		.cfi_endproc
 514              	.LFE127:
 516              		.section	.text.adc_dma_mode_enable,"ax",%progbits
 517              		.align	1
 518              		.global	adc_dma_mode_enable
 519              		.syntax unified
 520              		.thumb
 521              		.thumb_func
 523              	adc_dma_mode_enable:
 524              	.LVL17:
 525              	.LFB128:
 322:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 323:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 324:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        enable DMA request
 325:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 326:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 327:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 328:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 329:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_dma_mode_enable(uint32_t adc_periph)
 330:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 526              		.loc 1 330 1 is_stmt 1 view -0
 527              		.cfi_startproc
 528              		@ args = 0, pretend = 0, frame = 0
 529              		@ frame_needed = 0, uses_anonymous_args = 0
 530              		@ link register save eliminated.
 331:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* enable DMA request */
 332:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL1(adc_periph) |= (uint32_t)(ADC_CTL1_DMA);
 531              		.loc 1 332 5 view .LVU121
 532 0000 8368     		ldr	r3, [r0, #8]
 533              		.loc 1 332 26 is_stmt 0 view .LVU122
 534 0002 43F48073 		orr	r3, r3, #256
 535 0006 8360     		str	r3, [r0, #8]
 333:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 536              		.loc 1 333 1 view .LVU123
 537 0008 7047     		bx	lr
 538              		.cfi_endproc
 539              	.LFE128:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 16


 541              		.section	.text.adc_dma_mode_disable,"ax",%progbits
 542              		.align	1
 543              		.global	adc_dma_mode_disable
 544              		.syntax unified
 545              		.thumb
 546              		.thumb_func
 548              	adc_dma_mode_disable:
 549              	.LVL18:
 550              	.LFB129:
 334:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 335:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 336:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      disable DMA request
 337:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 338:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 339:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 340:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_dma_mode_disable(uint32_t adc_periph)
 342:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 551              		.loc 1 342 1 is_stmt 1 view -0
 552              		.cfi_startproc
 553              		@ args = 0, pretend = 0, frame = 0
 554              		@ frame_needed = 0, uses_anonymous_args = 0
 555              		@ link register save eliminated.
 343:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* disable DMA request */
 344:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_DMA);
 556              		.loc 1 344 5 view .LVU125
 557 0000 8368     		ldr	r3, [r0, #8]
 558              		.loc 1 344 26 is_stmt 0 view .LVU126
 559 0002 23F48073 		bic	r3, r3, #256
 560 0006 8360     		str	r3, [r0, #8]
 345:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 561              		.loc 1 345 1 view .LVU127
 562 0008 7047     		bx	lr
 563              		.cfi_endproc
 564              	.LFE129:
 566              		.section	.text.adc_dma_request_after_last_enable,"ax",%progbits
 567              		.align	1
 568              		.global	adc_dma_request_after_last_enable
 569              		.syntax unified
 570              		.thumb
 571              		.thumb_func
 573              	adc_dma_request_after_last_enable:
 574              	.LVL19:
 575              	.LFB130:
 346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 347:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 348:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief    when DMA=1, the DMA engine issues a request at end of each routine conversion
 349:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 350:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 351:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 352:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 353:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_dma_request_after_last_enable(uint32_t adc_periph)
 354:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 576              		.loc 1 354 1 is_stmt 1 view -0
 577              		.cfi_startproc
 578              		@ args = 0, pretend = 0, frame = 0
 579              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 17


 580              		@ link register save eliminated.
 355:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL1(adc_periph) |= (uint32_t)(ADC_CTL1_DDM);
 581              		.loc 1 355 5 view .LVU129
 582 0000 8368     		ldr	r3, [r0, #8]
 583              		.loc 1 355 26 is_stmt 0 view .LVU130
 584 0002 43F40073 		orr	r3, r3, #512
 585 0006 8360     		str	r3, [r0, #8]
 356:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 586              		.loc 1 356 1 view .LVU131
 587 0008 7047     		bx	lr
 588              		.cfi_endproc
 589              	.LFE130:
 591              		.section	.text.adc_dma_request_after_last_disable,"ax",%progbits
 592              		.align	1
 593              		.global	adc_dma_request_after_last_disable
 594              		.syntax unified
 595              		.thumb
 596              		.thumb_func
 598              	adc_dma_request_after_last_disable:
 599              	.LVL20:
 600              	.LFB131:
 357:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 358:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 359:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief    the DMA engine is disabled after the end of transfer signal from DMA controller is de
 360:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 361:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 362:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 363:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 364:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_dma_request_after_last_disable(uint32_t adc_periph)
 365:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 601              		.loc 1 365 1 is_stmt 1 view -0
 602              		.cfi_startproc
 603              		@ args = 0, pretend = 0, frame = 0
 604              		@ frame_needed = 0, uses_anonymous_args = 0
 605              		@ link register save eliminated.
 366:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_DDM);
 606              		.loc 1 366 5 view .LVU133
 607 0000 8368     		ldr	r3, [r0, #8]
 608              		.loc 1 366 26 is_stmt 0 view .LVU134
 609 0002 23F40073 		bic	r3, r3, #512
 610 0006 8360     		str	r3, [r0, #8]
 367:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 611              		.loc 1 367 1 view .LVU135
 612 0008 7047     		bx	lr
 613              		.cfi_endproc
 614              	.LFE131:
 616              		.section	.text.adc_discontinuous_mode_config,"ax",%progbits
 617              		.align	1
 618              		.global	adc_discontinuous_mode_config
 619              		.syntax unified
 620              		.thumb
 621              		.thumb_func
 623              	adc_discontinuous_mode_config:
 624              	.LVL21:
 625              	.LFB132:
 368:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 369:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 18


 370:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        configure ADC discontinuous mode
 371:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 372:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_sequence: select the sequence
 373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 374:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_ROUTINE_CHANNEL: routine sequence
 375:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_INSERTED_CHANNEL: inserted sequence
 376:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_CHANNEL_DISCON_DISABLE: disable discontinuous mode of routine & inserted chan
 377:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    length: number of conversions in discontinuous mode,the number can be 1..8
 378:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   for routine sequence ,the number has no effect for inserted sequence
 379:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 380:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 381:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 382:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_discontinuous_mode_config(uint32_t adc_periph, uint8_t adc_sequence, uint8_t length)
 383:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 626              		.loc 1 383 1 is_stmt 1 view -0
 627              		.cfi_startproc
 628              		@ args = 0, pretend = 0, frame = 0
 629              		@ frame_needed = 0, uses_anonymous_args = 0
 630              		@ link register save eliminated.
 384:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* disable discontinuous mode of routine & inserted channel */
 385:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL0(adc_periph) &= ~((uint32_t)(ADC_CTL0_DISRC | ADC_CTL0_DISIC));
 631              		.loc 1 385 5 view .LVU137
 632 0000 4368     		ldr	r3, [r0, #4]
 633              		.loc 1 385 26 is_stmt 0 view .LVU138
 634 0002 23F4C053 		bic	r3, r3, #6144
 635 0006 4360     		str	r3, [r0, #4]
 386:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     switch(adc_sequence) {
 636              		.loc 1 386 5 is_stmt 1 view .LVU139
 637 0008 0129     		cmp	r1, #1
 638 000a 02D0     		beq	.L41
 639 000c 0229     		cmp	r1, #2
 640 000e 13D0     		beq	.L42
 641 0010 7047     		bx	lr
 642              	.L41:
 387:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_CHANNEL:
 388:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* config the number of conversions in discontinuous mode  */
 389:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_DISNUM);
 643              		.loc 1 389 9 view .LVU140
 644 0012 4368     		ldr	r3, [r0, #4]
 645              		.loc 1 389 30 is_stmt 0 view .LVU141
 646 0014 23F46043 		bic	r3, r3, #57344
 647 0018 4360     		str	r3, [r0, #4]
 390:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if((length <= 8U) && (length >= 1U)) {
 648              		.loc 1 390 9 is_stmt 1 view .LVU142
 649              		.loc 1 390 27 is_stmt 0 view .LVU143
 650 001a 531E     		subs	r3, r2, #1
 651 001c DBB2     		uxtb	r3, r3
 652              		.loc 1 390 11 view .LVU144
 653 001e 072B     		cmp	r3, #7
 654 0020 05D8     		bhi	.L44
 391:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_CTL0(adc_periph) |= CTL0_DISNUM(((uint32_t)length - ADC_CHANNEL_LENGTH_SUBTRACT_ONE
 655              		.loc 1 391 13 is_stmt 1 view .LVU145
 656 0022 4368     		ldr	r3, [r0, #4]
 657              		.loc 1 391 37 is_stmt 0 view .LVU146
 658 0024 013A     		subs	r2, r2, #1
 659              	.LVL22:
 660              		.loc 1 391 37 view .LVU147
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 19


 661 0026 5203     		lsls	r2, r2, #13
 662 0028 92B2     		uxth	r2, r2
 663              		.loc 1 391 34 view .LVU148
 664 002a 1343     		orrs	r3, r3, r2
 665 002c 4360     		str	r3, [r0, #4]
 666              	.L44:
 392:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 393:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* enable routine sequence discontinuous mode */
 394:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t)ADC_CTL0_DISRC;
 667              		.loc 1 394 9 is_stmt 1 view .LVU149
 668 002e 4368     		ldr	r3, [r0, #4]
 669              		.loc 1 394 30 is_stmt 0 view .LVU150
 670 0030 43F40063 		orr	r3, r3, #2048
 671 0034 4360     		str	r3, [r0, #4]
 395:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 672              		.loc 1 395 9 is_stmt 1 view .LVU151
 673 0036 7047     		bx	lr
 674              	.LVL23:
 675              	.L42:
 396:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL:
 397:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* enable inserted sequence discontinuous mode */
 398:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t)ADC_CTL0_DISIC;
 676              		.loc 1 398 9 view .LVU152
 677 0038 4368     		ldr	r3, [r0, #4]
 678              		.loc 1 398 30 is_stmt 0 view .LVU153
 679 003a 43F48053 		orr	r3, r3, #4096
 680 003e 4360     		str	r3, [r0, #4]
 399:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 681              		.loc 1 399 9 is_stmt 1 view .LVU154
 400:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_CHANNEL_DISCON_DISABLE:
 401:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* disable discontinuous mode of routine & inserted channel */
 402:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
 403:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 404:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 405:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 682              		.loc 1 405 1 is_stmt 0 view .LVU155
 683 0040 7047     		bx	lr
 684              		.cfi_endproc
 685              	.LFE132:
 687              		.section	.text.adc_channel_length_config,"ax",%progbits
 688              		.align	1
 689              		.global	adc_channel_length_config
 690              		.syntax unified
 691              		.thumb
 692              		.thumb_func
 694              	adc_channel_length_config:
 695              	.LVL24:
 696              	.LFB133:
 406:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 407:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 408:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        configure the length of routine sequence or inserted sequence
 409:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_sequence: select the sequence
 411:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 412:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_ROUTINE_CHANNEL: routine sequence
 413:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_INSERTED_CHANNEL: inserted sequence
 414:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    length: the length of the channel
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 20


 415:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   routine channel 1-16
 416:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   inserted channel 1-4
 417:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 418:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 419:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 420:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_channel_length_config(uint32_t adc_periph, uint8_t adc_sequence, uint32_t length)
 421:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 697              		.loc 1 421 1 is_stmt 1 view -0
 698              		.cfi_startproc
 699              		@ args = 0, pretend = 0, frame = 0
 700              		@ frame_needed = 0, uses_anonymous_args = 0
 701              		@ link register save eliminated.
 422:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     switch(adc_sequence) {
 702              		.loc 1 422 5 view .LVU157
 703 0000 0129     		cmp	r1, #1
 704 0002 02D0     		beq	.L46
 705 0004 0229     		cmp	r1, #2
 706 0006 0ED0     		beq	.L47
 707 0008 7047     		bx	lr
 708              	.L46:
 423:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_CHANNEL:
 424:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if((length >= 1U) && (length <= 16U)) {
 709              		.loc 1 424 9 view .LVU158
 710              		.loc 1 424 27 is_stmt 0 view .LVU159
 711 000a 013A     		subs	r2, r2, #1
 712              	.LVL25:
 713              		.loc 1 424 11 view .LVU160
 714 000c 0F2A     		cmp	r2, #15
 715 000e 17D8     		bhi	.L45
 425:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_RSQ0(adc_periph) &= ~((uint32_t)ADC_RSQ0_RL);
 716              		.loc 1 425 13 is_stmt 1 view .LVU161
 717 0010 C36A     		ldr	r3, [r0, #44]
 718              		.loc 1 425 34 is_stmt 0 view .LVU162
 719 0012 23F47003 		bic	r3, r3, #15728640
 720 0016 C362     		str	r3, [r0, #44]
 426:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_RSQ0(adc_periph) |= RSQ0_RL((uint32_t)(length - ADC_CHANNEL_LENGTH_SUBTRACT_ONE));
 721              		.loc 1 426 13 is_stmt 1 view .LVU163
 722 0018 C36A     		ldr	r3, [r0, #44]
 723              		.loc 1 426 37 is_stmt 0 view .LVU164
 724 001a 1205     		lsls	r2, r2, #20
 725              	.LVL26:
 726              		.loc 1 426 37 view .LVU165
 727 001c 02F47002 		and	r2, r2, #15728640
 728              		.loc 1 426 34 view .LVU166
 729 0020 1343     		orrs	r3, r3, r2
 730 0022 C362     		str	r3, [r0, #44]
 731 0024 7047     		bx	lr
 732              	.LVL27:
 733              	.L47:
 427:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 428:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 429:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL:
 430:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if((length >= 1U) && (length <= 4U)) {
 734              		.loc 1 430 9 is_stmt 1 view .LVU167
 735              		.loc 1 430 27 is_stmt 0 view .LVU168
 736 0026 013A     		subs	r2, r2, #1
 737              	.LVL28:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 21


 738              		.loc 1 430 11 view .LVU169
 739 0028 032A     		cmp	r2, #3
 740 002a 09D8     		bhi	.L45
 431:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_ISQ(adc_periph) &= ~((uint32_t)ADC_ISQ_IL);
 741              		.loc 1 431 13 is_stmt 1 view .LVU170
 742 002c 836B     		ldr	r3, [r0, #56]
 743              		.loc 1 431 33 is_stmt 0 view .LVU171
 744 002e 23F44013 		bic	r3, r3, #3145728
 745 0032 8363     		str	r3, [r0, #56]
 432:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             ADC_ISQ(adc_periph) |= ISQ_IL((uint32_t)(length - ADC_CHANNEL_LENGTH_SUBTRACT_ONE));
 746              		.loc 1 432 13 is_stmt 1 view .LVU172
 747 0034 836B     		ldr	r3, [r0, #56]
 748              		.loc 1 432 36 is_stmt 0 view .LVU173
 749 0036 1205     		lsls	r2, r2, #20
 750              	.LVL29:
 751              		.loc 1 432 36 view .LVU174
 752 0038 02F44012 		and	r2, r2, #3145728
 753              		.loc 1 432 33 view .LVU175
 754 003c 1343     		orrs	r3, r3, r2
 755 003e 8363     		str	r3, [r0, #56]
 756              	.L45:
 433:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 434:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 435:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
 436:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 437:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 438:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 757              		.loc 1 438 1 view .LVU176
 758 0040 7047     		bx	lr
 759              		.cfi_endproc
 760              	.LFE133:
 762              		.section	.text.adc_routine_channel_config,"ax",%progbits
 763              		.align	1
 764              		.global	adc_routine_channel_config
 765              		.syntax unified
 766              		.thumb
 767              		.thumb_func
 769              	adc_routine_channel_config:
 770              	.LVL30:
 771              	.LFB134:
 439:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 440:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 441:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief        configure ADC routine channel
 442:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_periph: ADCx,x=0,1,2
 443:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    rank: the routine sequence rank,this parameter must be between 0 to 15
 444:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    adc_channel: the selected ADC channel
 445:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 446:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_CHANNEL_x(x=0..18): ADC channelx
 447:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]    sample_time: the sample time value
 448:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                   only one parameter can be selected which is shown as below:
 449:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_SAMPLETIME_3: 3 cycles
 450:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_SAMPLETIME_15: 15 cycles
 451:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_SAMPLETIME_28: 28 cycles
 452:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_SAMPLETIME_56: 56 cycles
 453:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_SAMPLETIME_84: 84 cycles
 454:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_SAMPLETIME_112: 112 cycles
 455:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_SAMPLETIME_144: 144 cycles
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 22


 456:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg          ADC_SAMPLETIME_480: 480 cycles
 457:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out]   none
 458:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval       none
 459:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 460:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_routine_channel_config(uint32_t adc_periph, uint8_t rank, uint8_t adc_channel, uint32_t sa
 461:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 772              		.loc 1 461 1 is_stmt 1 view -0
 773              		.cfi_startproc
 774              		@ args = 0, pretend = 0, frame = 0
 775              		@ frame_needed = 0, uses_anonymous_args = 0
 776              		@ link register save eliminated.
 777              		.loc 1 461 1 is_stmt 0 view .LVU178
 778 0000 10B4     		push	{r4}
 779              	.LCFI1:
 780              		.cfi_def_cfa_offset 4
 781              		.cfi_offset 4, -4
 462:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t rsq, sampt;
 782              		.loc 1 462 5 is_stmt 1 view .LVU179
 463:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 464:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* ADC routine sequence config */
 465:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if(rank < ADC_ROUTINE_CHANNEL_RANK_SIX) {
 783              		.loc 1 465 5 view .LVU180
 784              		.loc 1 465 7 is_stmt 0 view .LVU181
 785 0002 0529     		cmp	r1, #5
 786 0004 1FD8     		bhi	.L50
 466:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than six */
 467:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         rsq = ADC_RSQ2(adc_periph);
 787              		.loc 1 467 9 is_stmt 1 view .LVU182
 788              		.loc 1 467 13 is_stmt 0 view .LVU183
 789 0006 446B     		ldr	r4, [r0, #52]
 790              	.LVL31:
 468:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         rsq &=  ~((uint32_t)(ADC_RSQX_RSQN << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * rank)));
 791              		.loc 1 468 9 is_stmt 1 view .LVU184
 792              		.loc 1 468 80 is_stmt 0 view .LVU185
 793 0008 01EB8101 		add	r1, r1, r1, lsl #2
 794              	.LVL32:
 795              		.loc 1 468 19 view .LVU186
 796 000c 4FF01F0C 		mov	ip, #31
 797 0010 0CFA01FC 		lsl	ip, ip, r1
 798              		.loc 1 468 13 view .LVU187
 799 0014 24EA0C0C 		bic	ip, r4, ip
 800              	.LVL33:
 469:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 470:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         rsq |= ((uint32_t)adc_channel << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * rank));
 801              		.loc 1 470 9 is_stmt 1 view .LVU188
 802              		.loc 1 470 39 is_stmt 0 view .LVU189
 803 0018 02FA01F1 		lsl	r1, r2, r1
 804              		.loc 1 470 13 view .LVU190
 805 001c 41EA0C01 		orr	r1, r1, ip
 806              	.LVL34:
 471:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_RSQ2(adc_periph) = rsq;
 807              		.loc 1 471 9 is_stmt 1 view .LVU191
 808              		.loc 1 471 30 is_stmt 0 view .LVU192
 809 0020 4163     		str	r1, [r0, #52]
 810              	.LVL35:
 811              	.L51:
 472:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else if(rank < ADC_ROUTINE_CHANNEL_RANK_TWELVE) {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 23


 473:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than twelve */
 474:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         rsq = ADC_RSQ1(adc_periph);
 475:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * (rank - ADC_ROUTINE
 476:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 477:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         rsq |= ((uint32_t)adc_channel << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * (rank - ADC_ROUTINE_CHA
 478:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_RSQ1(adc_periph) = rsq;
 479:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else if(rank < ADC_ROUTINE_CHANNEL_RANK_SIXTEEN) {
 480:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than sixteen */
 481:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         rsq = ADC_RSQ0(adc_periph);
 482:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * (rank - ADC_ROUTINE
 483:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 484:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         rsq |= ((uint32_t)adc_channel << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * (rank - ADC_ROUTINE_CHA
 485:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_RSQ0(adc_periph) = rsq;
 486:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
 487:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 812              		.loc 1 487 5 is_stmt 1 view .LVU193
 488:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 489:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* ADC sampling time config */
 490:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if(adc_channel < ADC_CHANNEL_SAMPLE_TEN) {
 813              		.loc 1 490 5 view .LVU194
 814              		.loc 1 490 7 is_stmt 0 view .LVU195
 815 0022 092A     		cmp	r2, #9
 816 0024 31D8     		bhi	.L53
 491:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than ten */
 492:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt = ADC_SAMPT1(adc_periph);
 817              		.loc 1 492 9 is_stmt 1 view .LVU196
 818              		.loc 1 492 15 is_stmt 0 view .LVU197
 819 0026 0169     		ldr	r1, [r0, #16]
 820              	.LVL36:
 493:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH * adc_channel)));
 821              		.loc 1 493 9 is_stmt 1 view .LVU198
 822              		.loc 1 493 77 is_stmt 0 view .LVU199
 823 0028 02EB4202 		add	r2, r2, r2, lsl #1
 824              	.LVL37:
 825              		.loc 1 493 20 view .LVU200
 826 002c 4FF0070C 		mov	ip, #7
 827 0030 0CFA02FC 		lsl	ip, ip, r2
 828              		.loc 1 493 15 view .LVU201
 829 0034 21EA0C01 		bic	r1, r1, ip
 830              	.LVL38:
 494:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 495:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt |= (uint32_t)(sample_time << (ADC_CHANNEL_SAMPLE_LENGTH * adc_channel));
 831              		.loc 1 495 9 is_stmt 1 view .LVU202
 832              		.loc 1 495 41 is_stmt 0 view .LVU203
 833 0038 03FA02F2 		lsl	r2, r3, r2
 834              		.loc 1 495 15 view .LVU204
 835 003c 0A43     		orrs	r2, r2, r1
 836              	.LVL39:
 496:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_SAMPT1(adc_periph) = sampt;
 837              		.loc 1 496 9 is_stmt 1 view .LVU205
 838              		.loc 1 496 32 is_stmt 0 view .LVU206
 839 003e 0261     		str	r2, [r0, #16]
 840              	.LVL40:
 841              	.L49:
 497:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else if(adc_channel <= ADC_CHANNEL_SAMPLE_EIGHTEEN) {
 498:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than eighteen */
 499:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt = ADC_SAMPT0(adc_periph);
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 24


 500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH * (adc_channel - ADC_CH
 501:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 502:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt |= (uint32_t)(sample_time << (ADC_CHANNEL_SAMPLE_LENGTH * (adc_channel - ADC_CHANNEL_
 503:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 504:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
 505:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 506:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 842              		.loc 1 506 1 view .LVU207
 843 0040 5DF8044B 		ldr	r4, [sp], #4
 844              	.LCFI2:
 845              		.cfi_remember_state
 846              		.cfi_restore 4
 847              		.cfi_def_cfa_offset 0
 848 0044 7047     		bx	lr
 849              	.LVL41:
 850              	.L50:
 851              	.LCFI3:
 852              		.cfi_restore_state
 472:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than twelve */
 853              		.loc 1 472 12 is_stmt 1 view .LVU208
 472:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than twelve */
 854              		.loc 1 472 14 is_stmt 0 view .LVU209
 855 0046 0B29     		cmp	r1, #11
 856 0048 0ED8     		bhi	.L52
 474:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * (rank - ADC_ROUTINE
 857              		.loc 1 474 9 is_stmt 1 view .LVU210
 474:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * (rank - ADC_ROUTINE
 858              		.loc 1 474 13 is_stmt 0 view .LVU211
 859 004a 046B     		ldr	r4, [r0, #48]
 860              	.LVL42:
 475:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 861              		.loc 1 475 9 is_stmt 1 view .LVU212
 475:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 862              		.loc 1 475 87 is_stmt 0 view .LVU213
 863 004c 0639     		subs	r1, r1, #6
 864              	.LVL43:
 475:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 865              		.loc 1 475 79 view .LVU214
 866 004e 01EB8101 		add	r1, r1, r1, lsl #2
 475:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 867              		.loc 1 475 18 view .LVU215
 868 0052 4FF01F0C 		mov	ip, #31
 869 0056 0CFA01FC 		lsl	ip, ip, r1
 475:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 870              		.loc 1 475 13 view .LVU216
 871 005a 24EA0C04 		bic	r4, r4, ip
 872              	.LVL44:
 477:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_RSQ1(adc_periph) = rsq;
 873              		.loc 1 477 9 is_stmt 1 view .LVU217
 477:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_RSQ1(adc_periph) = rsq;
 874              		.loc 1 477 39 is_stmt 0 view .LVU218
 875 005e 02FA01F1 		lsl	r1, r2, r1
 477:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_RSQ1(adc_periph) = rsq;
 876              		.loc 1 477 13 view .LVU219
 877 0062 2143     		orrs	r1, r1, r4
 878              	.LVL45:
 478:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else if(rank < ADC_ROUTINE_CHANNEL_RANK_SIXTEEN) {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 25


 879              		.loc 1 478 9 is_stmt 1 view .LVU220
 478:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else if(rank < ADC_ROUTINE_CHANNEL_RANK_SIXTEEN) {
 880              		.loc 1 478 30 is_stmt 0 view .LVU221
 881 0064 0163     		str	r1, [r0, #48]
 882 0066 DCE7     		b	.L51
 883              	.LVL46:
 884              	.L52:
 479:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than sixteen */
 885              		.loc 1 479 12 is_stmt 1 view .LVU222
 479:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than sixteen */
 886              		.loc 1 479 14 is_stmt 0 view .LVU223
 887 0068 0F29     		cmp	r1, #15
 888 006a DAD8     		bhi	.L51
 481:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * (rank - ADC_ROUTINE
 889              		.loc 1 481 9 is_stmt 1 view .LVU224
 481:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_ROUTINE_CHANNEL_RANK_LENGTH * (rank - ADC_ROUTINE
 890              		.loc 1 481 13 is_stmt 0 view .LVU225
 891 006c C46A     		ldr	r4, [r0, #44]
 892              	.LVL47:
 482:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 893              		.loc 1 482 9 is_stmt 1 view .LVU226
 482:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 894              		.loc 1 482 87 is_stmt 0 view .LVU227
 895 006e 0C39     		subs	r1, r1, #12
 896              	.LVL48:
 482:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 897              		.loc 1 482 79 view .LVU228
 898 0070 01EB8101 		add	r1, r1, r1, lsl #2
 482:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 899              		.loc 1 482 18 view .LVU229
 900 0074 4FF01F0C 		mov	ip, #31
 901 0078 0CFA01FC 		lsl	ip, ip, r1
 482:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 902              		.loc 1 482 13 view .LVU230
 903 007c 24EA0C04 		bic	r4, r4, ip
 904              	.LVL49:
 484:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_RSQ0(adc_periph) = rsq;
 905              		.loc 1 484 9 is_stmt 1 view .LVU231
 484:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_RSQ0(adc_periph) = rsq;
 906              		.loc 1 484 39 is_stmt 0 view .LVU232
 907 0080 02FA01F1 		lsl	r1, r2, r1
 484:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_RSQ0(adc_periph) = rsq;
 908              		.loc 1 484 13 view .LVU233
 909 0084 2143     		orrs	r1, r1, r4
 910              	.LVL50:
 485:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
 911              		.loc 1 485 9 is_stmt 1 view .LVU234
 485:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
 912              		.loc 1 485 30 is_stmt 0 view .LVU235
 913 0086 C162     		str	r1, [r0, #44]
 914 0088 CBE7     		b	.L51
 915              	.LVL51:
 916              	.L53:
 497:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than eighteen */
 917              		.loc 1 497 12 is_stmt 1 view .LVU236
 497:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the routine sequence rank is smaller than eighteen */
 918              		.loc 1 497 14 is_stmt 0 view .LVU237
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 26


 919 008a 122A     		cmp	r2, #18
 920 008c D8D8     		bhi	.L49
 499:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH * (adc_channel - ADC_CH
 921              		.loc 1 499 9 is_stmt 1 view .LVU238
 499:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH * (adc_channel - ADC_CH
 922              		.loc 1 499 15 is_stmt 0 view .LVU239
 923 008e C168     		ldr	r1, [r0, #12]
 924              	.LVL52:
 500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 925              		.loc 1 500 9 is_stmt 1 view .LVU240
 500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 926              		.loc 1 500 92 is_stmt 0 view .LVU241
 927 0090 0A3A     		subs	r2, r2, #10
 928              	.LVL53:
 500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 929              		.loc 1 500 77 view .LVU242
 930 0092 02EB4202 		add	r2, r2, r2, lsl #1
 500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 931              		.loc 1 500 20 view .LVU243
 932 0096 0724     		movs	r4, #7
 933 0098 9440     		lsls	r4, r4, r2
 500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 934              		.loc 1 500 15 view .LVU244
 935 009a 21EA0401 		bic	r1, r1, r4
 936              	.LVL54:
 502:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 937              		.loc 1 502 9 is_stmt 1 view .LVU245
 502:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 938              		.loc 1 502 41 is_stmt 0 view .LVU246
 939 009e 9340     		lsls	r3, r3, r2
 940              	.LVL55:
 502:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 941              		.loc 1 502 15 view .LVU247
 942 00a0 0B43     		orrs	r3, r3, r1
 943              	.LVL56:
 503:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
 944              		.loc 1 503 9 is_stmt 1 view .LVU248
 503:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
 945              		.loc 1 503 32 is_stmt 0 view .LVU249
 946 00a2 C360     		str	r3, [r0, #12]
 505:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 947              		.loc 1 505 5 is_stmt 1 view .LVU250
 948              		.loc 1 506 1 is_stmt 0 view .LVU251
 949 00a4 CCE7     		b	.L49
 950              		.cfi_endproc
 951              	.LFE134:
 953              		.section	.text.adc_inserted_channel_config,"ax",%progbits
 954              		.align	1
 955              		.global	adc_inserted_channel_config
 956              		.syntax unified
 957              		.thumb
 958              		.thumb_func
 960              	adc_inserted_channel_config:
 961              	.LVL57:
 962              	.LFB135:
 507:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 508:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 27


 509:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief    configure ADC inserted channel
 510:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 511:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  rank: the inserted sequence rank,this parameter must be between 0 to 3
 512:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_channel: the selected ADC channel
 513:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 514:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_CHANNEL_x(x=0..18): ADC Channelx
 515:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  sample_time: The sample time value
 516:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 517:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_SAMPLETIME_3: 3 cycles
 518:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_SAMPLETIME_15: 15 cycles
 519:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_SAMPLETIME_28: 28 cycles
 520:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_SAMPLETIME_56: 56 cycles
 521:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_SAMPLETIME_84: 84 cycles
 522:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_SAMPLETIME_112: 112 cycles
 523:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_SAMPLETIME_144: 144 cycles
 524:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_SAMPLETIME_480: 480 cycles
 525:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 526:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 527:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 528:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_inserted_channel_config(uint32_t adc_periph, uint8_t rank, uint8_t adc_channel, uint32_t s
 529:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 963              		.loc 1 529 1 is_stmt 1 view -0
 964              		.cfi_startproc
 965              		@ args = 0, pretend = 0, frame = 0
 966              		@ frame_needed = 0, uses_anonymous_args = 0
 967              		@ link register save eliminated.
 968              		.loc 1 529 1 is_stmt 0 view .LVU253
 969 0000 30B4     		push	{r4, r5}
 970              	.LCFI4:
 971              		.cfi_def_cfa_offset 8
 972              		.cfi_offset 4, -8
 973              		.cfi_offset 5, -4
 530:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint8_t inserted_length;
 974              		.loc 1 530 5 is_stmt 1 view .LVU254
 531:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t isq, sampt;
 975              		.loc 1 531 5 view .LVU255
 532:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 533:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* get inserted sequence length */
 534:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     inserted_length = (uint8_t)GET_BITS(ADC_ISQ(adc_periph), 20U, 21U);
 976              		.loc 1 534 5 view .LVU256
 977              		.loc 1 534 32 is_stmt 0 view .LVU257
 978 0002 846B     		ldr	r4, [r0, #56]
 979              		.loc 1 534 21 view .LVU258
 980 0004 C4F30154 		ubfx	r4, r4, #20, #2
 981              	.LVL58:
 535:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* the channel number is written to these bits to select a channel as the nth conversion in the
 536:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if(rank < 4U) {
 982              		.loc 1 536 5 is_stmt 1 view .LVU259
 983              		.loc 1 536 7 is_stmt 0 view .LVU260
 984 0008 0329     		cmp	r1, #3
 985 000a 0ED8     		bhi	.L57
 537:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         isq = ADC_ISQ(adc_periph);
 986              		.loc 1 537 9 is_stmt 1 view .LVU261
 987              		.loc 1 537 13 is_stmt 0 view .LVU262
 988 000c 856B     		ldr	r5, [r0, #56]
 989              	.LVL59:
 538:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         isq &= ~((uint32_t)(ADC_ISQ_ISQN << (ADC_INSERTED_CHANNEL_SHIFT_LENGTH - (inserted_length -
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 28


 990              		.loc 1 538 9 is_stmt 1 view .LVU263
 991              		.loc 1 538 99 is_stmt 0 view .LVU264
 992 000e 611A     		subs	r1, r4, r1
 993              	.LVL60:
 994              		.loc 1 538 107 view .LVU265
 995 0010 C1EB8174 		rsb	r4, r1, r1, lsl #30
 996              	.LVL61:
 997              		.loc 1 538 107 view .LVU266
 998 0014 C1EB8401 		rsb	r1, r1, r4, lsl #2
 999              		.loc 1 538 80 view .LVU267
 1000 0018 0F31     		adds	r1, r1, #15
 1001              		.loc 1 538 18 view .LVU268
 1002 001a 1F24     		movs	r4, #31
 1003 001c 8C40     		lsls	r4, r4, r1
 1004              		.loc 1 538 13 view .LVU269
 1005 001e 25EA0404 		bic	r4, r5, r4
 1006              	.LVL62:
 539:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         isq |= ((uint32_t)adc_channel << (ADC_INSERTED_CHANNEL_SHIFT_LENGTH - (inserted_length - ra
 1007              		.loc 1 539 9 is_stmt 1 view .LVU270
 1008              		.loc 1 539 39 is_stmt 0 view .LVU271
 1009 0022 02FA01F1 		lsl	r1, r2, r1
 1010              		.loc 1 539 13 view .LVU272
 1011 0026 2143     		orrs	r1, r1, r4
 1012              	.LVL63:
 540:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_ISQ(adc_periph) = isq;
 1013              		.loc 1 540 9 is_stmt 1 view .LVU273
 1014              		.loc 1 540 29 is_stmt 0 view .LVU274
 1015 0028 8163     		str	r1, [r0, #56]
 1016              	.LVL64:
 1017              	.L57:
 541:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 542:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 543:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* ADC sampling time config */
 544:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if(adc_channel < ADC_CHANNEL_SAMPLE_TEN) {
 1018              		.loc 1 544 5 is_stmt 1 view .LVU275
 1019              		.loc 1 544 7 is_stmt 0 view .LVU276
 1020 002a 092A     		cmp	r2, #9
 1021 002c 0CD8     		bhi	.L58
 545:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the inserted sequence rank is smaller than ten */
 546:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt = ADC_SAMPT1(adc_periph);
 1022              		.loc 1 546 9 is_stmt 1 view .LVU277
 1023              		.loc 1 546 15 is_stmt 0 view .LVU278
 1024 002e 0169     		ldr	r1, [r0, #16]
 1025              	.LVL65:
 547:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH * adc_channel)));
 1026              		.loc 1 547 9 is_stmt 1 view .LVU279
 1027              		.loc 1 547 77 is_stmt 0 view .LVU280
 1028 0030 02EB4202 		add	r2, r2, r2, lsl #1
 1029              	.LVL66:
 1030              		.loc 1 547 20 view .LVU281
 1031 0034 0724     		movs	r4, #7
 1032 0036 9440     		lsls	r4, r4, r2
 1033              		.loc 1 547 15 view .LVU282
 1034 0038 21EA0401 		bic	r1, r1, r4
 1035              	.LVL67:
 548:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 549:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt |= (uint32_t) sample_time << (ADC_CHANNEL_SAMPLE_LENGTH * adc_channel);
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 29


 1036              		.loc 1 549 9 is_stmt 1 view .LVU283
 1037              		.loc 1 549 41 is_stmt 0 view .LVU284
 1038 003c 03FA02F2 		lsl	r2, r3, r2
 1039              		.loc 1 549 15 view .LVU285
 1040 0040 0A43     		orrs	r2, r2, r1
 1041              	.LVL68:
 550:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_SAMPT1(adc_periph) = sampt;
 1042              		.loc 1 550 9 is_stmt 1 view .LVU286
 1043              		.loc 1 550 32 is_stmt 0 view .LVU287
 1044 0042 0261     		str	r2, [r0, #16]
 1045              	.LVL69:
 1046              	.L56:
 551:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else if(adc_channel <= ADC_CHANNEL_SAMPLE_EIGHTEEN) {
 552:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* the inserted sequence rank is smaller than eighteen */
 553:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt = ADC_SAMPT0(adc_periph);
 554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH * (adc_channel - ADC_CH
 555:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 556:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt |= ((uint32_t)sample_time << (ADC_CHANNEL_SAMPLE_LENGTH * (adc_channel - ADC_CHANNEL_
 557:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 558:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
 559:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 560:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1047              		.loc 1 560 1 view .LVU288
 1048 0044 30BC     		pop	{r4, r5}
 1049              	.LCFI5:
 1050              		.cfi_remember_state
 1051              		.cfi_restore 5
 1052              		.cfi_restore 4
 1053              		.cfi_def_cfa_offset 0
 1054 0046 7047     		bx	lr
 1055              	.LVL70:
 1056              	.L58:
 1057              	.LCFI6:
 1058              		.cfi_restore_state
 551:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else if(adc_channel <= ADC_CHANNEL_SAMPLE_EIGHTEEN) {
 1059              		.loc 1 551 12 is_stmt 1 view .LVU289
 551:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else if(adc_channel <= ADC_CHANNEL_SAMPLE_EIGHTEEN) {
 1060              		.loc 1 551 14 is_stmt 0 view .LVU290
 1061 0048 122A     		cmp	r2, #18
 1062 004a FBD8     		bhi	.L56
 553:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH * (adc_channel - ADC_CH
 1063              		.loc 1 553 9 is_stmt 1 view .LVU291
 553:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH * (adc_channel - ADC_CH
 1064              		.loc 1 553 15 is_stmt 0 view .LVU292
 1065 004c C168     		ldr	r1, [r0, #12]
 1066              	.LVL71:
 554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 1067              		.loc 1 554 9 is_stmt 1 view .LVU293
 554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 1068              		.loc 1 554 92 is_stmt 0 view .LVU294
 1069 004e 0A3A     		subs	r2, r2, #10
 1070              	.LVL72:
 554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 1071              		.loc 1 554 77 view .LVU295
 1072 0050 02EB4202 		add	r2, r2, r2, lsl #1
 554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 1073              		.loc 1 554 20 view .LVU296
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 30


 1074 0054 0724     		movs	r4, #7
 1075 0056 9440     		lsls	r4, r4, r2
 554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* channel sample time set*/
 1076              		.loc 1 554 15 view .LVU297
 1077 0058 21EA0401 		bic	r1, r1, r4
 1078              	.LVL73:
 556:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 1079              		.loc 1 556 9 is_stmt 1 view .LVU298
 556:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 1080              		.loc 1 556 41 is_stmt 0 view .LVU299
 1081 005c 9340     		lsls	r3, r3, r2
 1082              	.LVL74:
 556:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 1083              		.loc 1 556 15 view .LVU300
 1084 005e 0B43     		orrs	r3, r3, r1
 1085              	.LVL75:
 557:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
 1086              		.loc 1 557 9 is_stmt 1 view .LVU301
 557:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     } else {
 1087              		.loc 1 557 32 is_stmt 0 view .LVU302
 1088 0060 C360     		str	r3, [r0, #12]
 559:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1089              		.loc 1 559 5 is_stmt 1 view .LVU303
 1090              		.loc 1 560 1 is_stmt 0 view .LVU304
 1091 0062 EFE7     		b	.L56
 1092              		.cfi_endproc
 1093              	.LFE135:
 1095              		.section	.text.adc_inserted_channel_offset_config,"ax",%progbits
 1096              		.align	1
 1097              		.global	adc_inserted_channel_offset_config
 1098              		.syntax unified
 1099              		.thumb
 1100              		.thumb_func
 1102              	adc_inserted_channel_offset_config:
 1103              	.LVL76:
 1104              	.LFB136:
 561:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 562:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 563:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      configure ADC inserted channel offset
 564:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 565:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  inserted_channel : insert channel select
 566:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 567:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL_0: inserted channel0
 568:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL_1: inserted channel1
 569:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL_2: inserted channel2
 570:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL_3: inserted channel3
 571:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  offset : the offset data
 572:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 573:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 574:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 575:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_inserted_channel_offset_config(uint32_t adc_periph, uint8_t inserted_channel, uint16_t off
 576:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1105              		.loc 1 576 1 is_stmt 1 view -0
 1106              		.cfi_startproc
 1107              		@ args = 0, pretend = 0, frame = 0
 1108              		@ frame_needed = 0, uses_anonymous_args = 0
 1109              		@ link register save eliminated.
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 31


 577:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint8_t inserted_length;
 1110              		.loc 1 577 5 view .LVU306
 578:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t num = 0U;
 1111              		.loc 1 578 5 view .LVU307
 579:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 580:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     inserted_length = (uint8_t)GET_BITS(ADC_ISQ(adc_periph), 20U, 21U);
 1112              		.loc 1 580 5 view .LVU308
 1113              		.loc 1 580 32 is_stmt 0 view .LVU309
 1114 0000 836B     		ldr	r3, [r0, #56]
 1115              		.loc 1 580 21 view .LVU310
 1116 0002 C3F30153 		ubfx	r3, r3, #20, #2
 1117              	.LVL77:
 581:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     num = ((uint32_t)ADC_OFFSET_LENGTH - ((uint32_t)inserted_length - (uint32_t)inserted_channel));
 1118              		.loc 1 581 5 is_stmt 1 view .LVU311
 1119              		.loc 1 581 40 is_stmt 0 view .LVU312
 1120 0006 C91A     		subs	r1, r1, r3
 1121              	.LVL78:
 1122              		.loc 1 581 9 view .LVU313
 1123 0008 0331     		adds	r1, r1, #3
 1124              	.LVL79:
 582:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 583:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if(num <= ADC_OFFSET_LENGTH) {
 1125              		.loc 1 583 5 is_stmt 1 view .LVU314
 1126              		.loc 1 583 7 is_stmt 0 view .LVU315
 1127 000a 0329     		cmp	r1, #3
 1128 000c 04D8     		bhi	.L61
 584:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* calculate the offset of the register */
 585:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         num = num * ADC_OFFSET_SHIFT_LENGTH;
 1129              		.loc 1 585 9 is_stmt 1 view .LVU316
 1130              	.LVL80:
 586:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* config the offset of the selected channels */
 587:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         REG32((adc_periph) + 0x14U + num) = IOFFX_IOFF((uint32_t)offset);
 1131              		.loc 1 587 9 view .LVU317
 1132 000e 00EB8100 		add	r0, r0, r1, lsl #2
 1133              	.LVL81:
 1134              		.loc 1 587 45 is_stmt 0 view .LVU318
 1135 0012 C2F30B02 		ubfx	r2, r2, #0, #12
 1136              	.LVL82:
 1137              		.loc 1 587 43 view .LVU319
 1138 0016 4261     		str	r2, [r0, #20]
 1139              	.LVL83:
 1140              	.L61:
 588:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 589:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1141              		.loc 1 589 1 view .LVU320
 1142 0018 7047     		bx	lr
 1143              		.cfi_endproc
 1144              	.LFE136:
 1146              		.section	.text.adc_external_trigger_source_config,"ax",%progbits
 1147              		.align	1
 1148              		.global	adc_external_trigger_source_config
 1149              		.syntax unified
 1150              		.thumb
 1151              		.thumb_func
 1153              	adc_external_trigger_source_config:
 1154              	.LVL84:
 1155              	.LFB137:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 32


 590:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 591:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 592:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      configure ADC external trigger source
 593:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 594:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_sequence: select the sequence
 595:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 596:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_ROUTINE_CHANNEL: routine sequence
 597:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL: inserted sequence
 598:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  external_trigger_source: routine or inserted sequence trigger source
 599:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 for routine sequence:
 600:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 601:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T0_CH0: external trigger timer 0 CC0 event select for routine s
 602:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T0_CH1: external trigger timer 0 CC1 event select for routine s
 603:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T0_CH2: external trigger timer 0 CC2 event select for routine s
 604:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T1_CH1: external trigger timer 1 CC1 event select for routine s
 605:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T1_CH2: external trigger timer 1 CC2 event select for routine s
 606:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T1_CH3: external trigger timer 1 CC3 event select for routine s
 607:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T1_TRGO: external trigger timer 1 TRGO event select for routine
 608:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T2_CH0 : external trigger timer 2 CC0 event select for routine 
 609:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T2_TRGO : external trigger timer 2 TRGO event select for routin
 610:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T3_CH3: external trigger timer 3 CC3 event select for routine s
 611:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T4_CH0: external trigger timer 4 CC0 event select for routine s
 612:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T4_CH1: external trigger timer 4 CC1 event select for routine s
 613:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T4_CH2: external trigger timer 4 CC2 event select for routine s
 614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T7_CH0: external trigger timer 7 CC0 event select for routine s
 615:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_T7_TRGO: external trigger timer 7 TRGO event select for routine
 616:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_ROUTINE_EXTI_11: external trigger extiline 11 select for routine sequen
 617:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 for inserted sequence:
 618:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 619:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T0_CH3: timer0 capture compare 3
 620:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T0_TRGO: timer0 TRGO event
 621:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T1_CH0: timer1 capture compare 0
 622:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T1_TRGO: timer1 TRGO event
 623:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T2_CH1: timer2 capture compare 1
 624:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T2_CH3: timer2 capture compare 3
 625:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T3_CH0: timer3 capture compare 0
 626:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T3_CH1: timer3 capture compare 1
 627:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T3_CH2: timer3 capture compare 2
 628:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T3_TRGO: timer3 capture compare TRGO
 629:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T4_CH3: timer4 capture compare 3
 630:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T4_TRGO: timer4 capture compare TRGO
 631:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T7_CH1: timer7 capture compare 1
 632:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T7_CH2: timer7 capture compare 2
 633:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_T7_CH3: timer7 capture compare 3
 634:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EXTTRIG_INSERTED_EXTI_15: external interrupt line 15
 635:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 636:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 637:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 638:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_external_trigger_source_config(uint32_t adc_periph, uint8_t adc_sequence, uint32_t externa
 639:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1156              		.loc 1 639 1 is_stmt 1 view -0
 1157              		.cfi_startproc
 1158              		@ args = 0, pretend = 0, frame = 0
 1159              		@ frame_needed = 0, uses_anonymous_args = 0
 1160              		@ link register save eliminated.
 640:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     switch(adc_sequence) {
 1161              		.loc 1 640 5 view .LVU322
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 33


 1162 0000 0129     		cmp	r1, #1
 1163 0002 02D0     		beq	.L64
 1164 0004 0229     		cmp	r1, #2
 1165 0006 08D0     		beq	.L65
 1166 0008 7047     		bx	lr
 1167              	.L64:
 641:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_CHANNEL:
 642:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* configure ADC routine sequence external trigger source */
 643:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_ETSRC);
 1168              		.loc 1 643 9 view .LVU323
 1169 000a 8368     		ldr	r3, [r0, #8]
 1170              		.loc 1 643 30 is_stmt 0 view .LVU324
 1171 000c 23F07063 		bic	r3, r3, #251658240
 1172 0010 8360     		str	r3, [r0, #8]
 644:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)external_trigger_source;
 1173              		.loc 1 644 9 is_stmt 1 view .LVU325
 1174 0012 8368     		ldr	r3, [r0, #8]
 1175              		.loc 1 644 30 is_stmt 0 view .LVU326
 1176 0014 1343     		orrs	r3, r3, r2
 1177 0016 8360     		str	r3, [r0, #8]
 645:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1178              		.loc 1 645 9 is_stmt 1 view .LVU327
 1179 0018 7047     		bx	lr
 1180              	.L65:
 646:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL:
 647:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* configure ADC inserted sequence external trigger source */
 648:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_ETSIC);
 1181              		.loc 1 648 9 view .LVU328
 1182 001a 8368     		ldr	r3, [r0, #8]
 1183              		.loc 1 648 30 is_stmt 0 view .LVU329
 1184 001c 23F47023 		bic	r3, r3, #983040
 1185 0020 8360     		str	r3, [r0, #8]
 649:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)external_trigger_source;
 1186              		.loc 1 649 9 is_stmt 1 view .LVU330
 1187 0022 8368     		ldr	r3, [r0, #8]
 1188              		.loc 1 649 30 is_stmt 0 view .LVU331
 1189 0024 1343     		orrs	r3, r3, r2
 1190 0026 8360     		str	r3, [r0, #8]
 650:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1191              		.loc 1 650 9 is_stmt 1 view .LVU332
 651:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
 652:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 653:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 654:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1192              		.loc 1 654 1 is_stmt 0 view .LVU333
 1193 0028 7047     		bx	lr
 1194              		.cfi_endproc
 1195              	.LFE137:
 1197              		.section	.text.adc_external_trigger_config,"ax",%progbits
 1198              		.align	1
 1199              		.global	adc_external_trigger_config
 1200              		.syntax unified
 1201              		.thumb
 1202              		.thumb_func
 1204              	adc_external_trigger_config:
 1205              	.LVL85:
 1206              	.LFB138:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 34


 655:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 656:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 657:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      enable ADC external trigger
 658:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 659:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_sequence: select the sequence
 660:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 661:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_ROUTINE_CHANNEL: routine sequence
 662:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL: inserted sequence
 663:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  trigger_mode: external trigger mode
 664:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 665:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        EXTERNAL_TRIGGER_DISABLE: external trigger disable
 666:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        EXTERNAL_TRIGGER_RISING: rising edge of external trigger
 667:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        EXTERNAL_TRIGGER_FALLING: falling edge of external trigger
 668:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        EXTERNAL_TRIGGER_RISING_FALLING: rising and falling edge of external trigger
 669:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 670:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 671:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 672:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_external_trigger_config(uint32_t adc_periph, uint8_t adc_sequence, uint32_t trigger_mode)
 673:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1207              		.loc 1 673 1 is_stmt 1 view -0
 1208              		.cfi_startproc
 1209              		@ args = 0, pretend = 0, frame = 0
 1210              		@ frame_needed = 0, uses_anonymous_args = 0
 1211              		@ link register save eliminated.
 674:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     switch(adc_sequence) {
 1212              		.loc 1 674 5 view .LVU335
 1213 0000 0129     		cmp	r1, #1
 1214 0002 02D0     		beq	.L68
 1215 0004 0229     		cmp	r1, #2
 1216 0006 09D0     		beq	.L69
 1217 0008 7047     		bx	lr
 1218              	.L68:
 675:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_CHANNEL:
 676:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* configure ADC routine sequence external trigger mode */
 677:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_ETMRC);
 1219              		.loc 1 677 9 view .LVU336
 1220 000a 8368     		ldr	r3, [r0, #8]
 1221              		.loc 1 677 30 is_stmt 0 view .LVU337
 1222 000c 23F04053 		bic	r3, r3, #805306368
 1223 0010 8360     		str	r3, [r0, #8]
 678:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)(trigger_mode << ROUTINE_TRIGGER_MODE);
 1224              		.loc 1 678 9 is_stmt 1 view .LVU338
 1225 0012 8368     		ldr	r3, [r0, #8]
 1226              		.loc 1 678 30 is_stmt 0 view .LVU339
 1227 0014 43EA0273 		orr	r3, r3, r2, lsl #28
 1228 0018 8360     		str	r3, [r0, #8]
 679:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1229              		.loc 1 679 9 is_stmt 1 view .LVU340
 1230 001a 7047     		bx	lr
 1231              	.L69:
 680:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL:
 681:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* configure ADC inserted sequence external trigger mode */
 682:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) &=  ~((uint32_t)ADC_CTL1_ETMIC);
 1232              		.loc 1 682 9 view .LVU341
 1233 001c 8368     		ldr	r3, [r0, #8]
 1234              		.loc 1 682 30 is_stmt 0 view .LVU342
 1235 001e 23F44013 		bic	r3, r3, #3145728
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 35


 1236 0022 8360     		str	r3, [r0, #8]
 683:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)(trigger_mode << INSERTED_TRIGGER_MODE);
 1237              		.loc 1 683 9 is_stmt 1 view .LVU343
 1238 0024 8368     		ldr	r3, [r0, #8]
 1239              		.loc 1 683 30 is_stmt 0 view .LVU344
 1240 0026 43EA0253 		orr	r3, r3, r2, lsl #20
 1241 002a 8360     		str	r3, [r0, #8]
 684:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1242              		.loc 1 684 9 is_stmt 1 view .LVU345
 685:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
 686:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 687:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 688:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1243              		.loc 1 688 1 is_stmt 0 view .LVU346
 1244 002c 7047     		bx	lr
 1245              		.cfi_endproc
 1246              	.LFE138:
 1248              		.section	.text.adc_software_trigger_enable,"ax",%progbits
 1249              		.align	1
 1250              		.global	adc_software_trigger_enable
 1251              		.syntax unified
 1252              		.thumb
 1253              		.thumb_func
 1255              	adc_software_trigger_enable:
 1256              	.LVL86:
 1257              	.LFB139:
 689:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 690:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 691:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      enable ADC software trigger
 692:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 693:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_sequence: select the sequence
 694:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 695:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_ROUTINE_CHANNEL: routine sequence
 696:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL: inserted sequence
 697:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 698:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 699:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 700:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_software_trigger_enable(uint32_t adc_periph, uint8_t adc_sequence)
 701:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1258              		.loc 1 701 1 is_stmt 1 view -0
 1259              		.cfi_startproc
 1260              		@ args = 0, pretend = 0, frame = 0
 1261              		@ frame_needed = 0, uses_anonymous_args = 0
 1262              		@ link register save eliminated.
 702:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     switch(adc_sequence) {
 1263              		.loc 1 702 5 view .LVU348
 1264 0000 0129     		cmp	r1, #1
 1265 0002 02D0     		beq	.L72
 1266 0004 0229     		cmp	r1, #2
 1267 0006 05D0     		beq	.L73
 1268 0008 7047     		bx	lr
 1269              	.L72:
 703:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_CHANNEL:
 704:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* enable ADC routine sequence software trigger */
 705:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)ADC_CTL1_SWRCST;
 1270              		.loc 1 705 9 view .LVU349
 1271 000a 8368     		ldr	r3, [r0, #8]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 36


 1272              		.loc 1 705 30 is_stmt 0 view .LVU350
 1273 000c 43F08043 		orr	r3, r3, #1073741824
 1274 0010 8360     		str	r3, [r0, #8]
 706:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1275              		.loc 1 706 9 is_stmt 1 view .LVU351
 1276 0012 7047     		bx	lr
 1277              	.L73:
 707:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL:
 708:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* enable ADC inserted sequence software trigger */
 709:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)ADC_CTL1_SWICST;
 1278              		.loc 1 709 9 view .LVU352
 1279 0014 8368     		ldr	r3, [r0, #8]
 1280              		.loc 1 709 30 is_stmt 0 view .LVU353
 1281 0016 43F48003 		orr	r3, r3, #4194304
 1282 001a 8360     		str	r3, [r0, #8]
 710:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1283              		.loc 1 710 9 is_stmt 1 view .LVU354
 711:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
 712:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 713:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 714:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1284              		.loc 1 714 1 is_stmt 0 view .LVU355
 1285 001c 7047     		bx	lr
 1286              		.cfi_endproc
 1287              	.LFE139:
 1289              		.section	.text.adc_end_of_conversion_config,"ax",%progbits
 1290              		.align	1
 1291              		.global	adc_end_of_conversion_config
 1292              		.syntax unified
 1293              		.thumb
 1294              		.thumb_func
 1296              	adc_end_of_conversion_config:
 1297              	.LVL87:
 1298              	.LFB140:
 715:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 716:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 717:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      configure end of conversion mode
 718:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 719:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  end_selection: end of conversion mode
 720:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 721:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EOC_SET_SEQUENCE: only at the end of a sequence of routine conversions, the EOC
 722:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_EOC_SET_CONVERSION: at the end of each routine conversion, the EOC bit is set.O
 723:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 724:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 725:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 726:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_end_of_conversion_config(uint32_t adc_periph, uint8_t end_selection)
 727:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1299              		.loc 1 727 1 is_stmt 1 view -0
 1300              		.cfi_startproc
 1301              		@ args = 0, pretend = 0, frame = 0
 1302              		@ frame_needed = 0, uses_anonymous_args = 0
 1303              		@ link register save eliminated.
 728:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     switch(end_selection) {
 1304              		.loc 1 728 5 view .LVU357
 1305 0000 11B1     		cbz	r1, .L76
 1306 0002 0129     		cmp	r1, #1
 1307 0004 05D0     		beq	.L77
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 37


 1308 0006 7047     		bx	lr
 1309              	.L76:
 729:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_EOC_SET_SEQUENCE:
 730:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* only at the end of a sequence of routine conversions, the EOC bit is set */
 731:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_EOCM);
 1310              		.loc 1 731 9 view .LVU358
 1311 0008 8368     		ldr	r3, [r0, #8]
 1312              		.loc 1 731 30 is_stmt 0 view .LVU359
 1313 000a 23F48063 		bic	r3, r3, #1024
 1314 000e 8360     		str	r3, [r0, #8]
 732:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1315              		.loc 1 732 9 is_stmt 1 view .LVU360
 1316 0010 7047     		bx	lr
 1317              	.L77:
 733:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_EOC_SET_CONVERSION:
 734:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* at the end of each routine conversion, the EOC bit is set.Overflow is detected automatic
 735:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)(ADC_CTL1_EOCM);
 1318              		.loc 1 735 9 view .LVU361
 1319 0012 8368     		ldr	r3, [r0, #8]
 1320              		.loc 1 735 30 is_stmt 0 view .LVU362
 1321 0014 43F48063 		orr	r3, r3, #1024
 1322 0018 8360     		str	r3, [r0, #8]
 736:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1323              		.loc 1 736 9 is_stmt 1 view .LVU363
 737:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
 738:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 739:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 740:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1324              		.loc 1 740 1 is_stmt 0 view .LVU364
 1325 001a 7047     		bx	lr
 1326              		.cfi_endproc
 1327              	.LFE140:
 1329              		.section	.text.adc_routine_data_read,"ax",%progbits
 1330              		.align	1
 1331              		.global	adc_routine_data_read
 1332              		.syntax unified
 1333              		.thumb
 1334              		.thumb_func
 1336              	adc_routine_data_read:
 1337              	.LVL88:
 1338              	.LFB141:
 741:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 742:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 743:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      read ADC routine data register
 744:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 745:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  none
 746:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 747:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     the conversion value
 748:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 749:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** uint16_t adc_routine_data_read(uint32_t adc_periph)
 750:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1339              		.loc 1 750 1 is_stmt 1 view -0
 1340              		.cfi_startproc
 1341              		@ args = 0, pretend = 0, frame = 0
 1342              		@ frame_needed = 0, uses_anonymous_args = 0
 1343              		@ link register save eliminated.
 751:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     return (uint16_t)(ADC_RDATA(adc_periph));
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 38


 1344              		.loc 1 751 5 view .LVU366
 1345              		.loc 1 751 23 is_stmt 0 view .LVU367
 1346 0000 C06C     		ldr	r0, [r0, #76]
 1347              	.LVL89:
 752:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1348              		.loc 1 752 1 view .LVU368
 1349 0002 80B2     		uxth	r0, r0
 1350 0004 7047     		bx	lr
 1351              		.cfi_endproc
 1352              	.LFE141:
 1354              		.section	.text.adc_inserted_data_read,"ax",%progbits
 1355              		.align	1
 1356              		.global	adc_inserted_data_read
 1357              		.syntax unified
 1358              		.thumb
 1359              		.thumb_func
 1361              	adc_inserted_data_read:
 1362              	.LVL90:
 1363              	.LFB142:
 753:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 754:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 755:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      read ADC inserted data register
 756:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 757:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  inserted_channel : insert channel select
 758:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 759:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL_0: inserted channel0
 760:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL_1: inserted channel1
 761:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL_2: inserted channel2
 762:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL_3: inserted channel3
 763:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 764:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     the conversion value
 765:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 766:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** uint16_t adc_inserted_data_read(uint32_t adc_periph, uint8_t inserted_channel)
 767:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1364              		.loc 1 767 1 is_stmt 1 view -0
 1365              		.cfi_startproc
 1366              		@ args = 0, pretend = 0, frame = 0
 1367              		@ frame_needed = 0, uses_anonymous_args = 0
 1368              		@ link register save eliminated.
 768:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t idata;
 1369              		.loc 1 768 5 view .LVU370
 769:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* read the data of the selected channel */
 770:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     switch(inserted_channel) {
 1370              		.loc 1 770 5 view .LVU371
 1371 0000 0329     		cmp	r1, #3
 1372 0002 0CD8     		bhi	.L87
 1373 0004 DFE801F0 		tbb	[pc, r1]
 1374              	.L83:
 1375 0008 02       		.byte	(.L86-.L83)/2
 1376 0009 05       		.byte	(.L85-.L83)/2
 1377 000a 07       		.byte	(.L84-.L83)/2
 1378 000b 09       		.byte	(.L82-.L83)/2
 1379              		.p2align 1
 1380              	.L86:
 771:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL_0:
 772:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* read the data of channel 0 */
 773:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         idata = ADC_IDATA0(adc_periph);
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 39


 1381              		.loc 1 773 9 view .LVU372
 1382              		.loc 1 773 15 is_stmt 0 view .LVU373
 1383 000c C06B     		ldr	r0, [r0, #60]
 1384              	.LVL91:
 774:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1385              		.loc 1 774 9 is_stmt 1 view .LVU374
 1386              	.L81:
 775:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL_1:
 776:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* read the data of channel 1 */
 777:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         idata = ADC_IDATA1(adc_periph);
 778:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 779:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL_2:
 780:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* read the data of channel 2 */
 781:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         idata = ADC_IDATA2(adc_periph);
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 783:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL_3:
 784:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* read the data of channel 3 */
 785:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         idata = ADC_IDATA3(adc_periph);
 786:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 787:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
 788:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         idata = 0U;
 789:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 790:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 791:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     return (uint16_t)idata;
 1387              		.loc 1 791 5 view .LVU375
 792:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1388              		.loc 1 792 1 is_stmt 0 view .LVU376
 1389 000e 80B2     		uxth	r0, r0
 1390              	.LVL92:
 1391              		.loc 1 792 1 view .LVU377
 1392 0010 7047     		bx	lr
 1393              	.LVL93:
 1394              	.L85:
 777:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1395              		.loc 1 777 9 is_stmt 1 view .LVU378
 777:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1396              		.loc 1 777 15 is_stmt 0 view .LVU379
 1397 0012 006C     		ldr	r0, [r0, #64]
 1398              	.LVL94:
 778:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL_2:
 1399              		.loc 1 778 9 is_stmt 1 view .LVU380
 1400 0014 FBE7     		b	.L81
 1401              	.LVL95:
 1402              	.L84:
 781:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1403              		.loc 1 781 9 view .LVU381
 781:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1404              		.loc 1 781 15 is_stmt 0 view .LVU382
 1405 0016 406C     		ldr	r0, [r0, #68]
 1406              	.LVL96:
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL_3:
 1407              		.loc 1 782 9 is_stmt 1 view .LVU383
 1408 0018 F9E7     		b	.L81
 1409              	.LVL97:
 1410              	.L82:
 785:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1411              		.loc 1 785 9 view .LVU384
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 40


 785:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1412              		.loc 1 785 15 is_stmt 0 view .LVU385
 1413 001a 806C     		ldr	r0, [r0, #72]
 1414              	.LVL98:
 786:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
 1415              		.loc 1 786 9 is_stmt 1 view .LVU386
 1416 001c F7E7     		b	.L81
 1417              	.LVL99:
 1418              	.L87:
 770:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL_0:
 1419              		.loc 1 770 5 is_stmt 0 view .LVU387
 1420 001e 0020     		movs	r0, #0
 1421              	.LVL100:
 770:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL_0:
 1422              		.loc 1 770 5 view .LVU388
 1423 0020 F5E7     		b	.L81
 1424              		.cfi_endproc
 1425              	.LFE142:
 1427              		.section	.text.adc_watchdog_single_channel_disable,"ax",%progbits
 1428              		.align	1
 1429              		.global	adc_watchdog_single_channel_disable
 1430              		.syntax unified
 1431              		.thumb
 1432              		.thumb_func
 1434              	adc_watchdog_single_channel_disable:
 1435              	.LVL101:
 1436              	.LFB143:
 793:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 794:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 795:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      disable ADC analog watchdog single channel
 796:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 797:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 798:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 799:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 800:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_watchdog_single_channel_disable(uint32_t adc_periph)
 801:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1437              		.loc 1 801 1 is_stmt 1 view -0
 1438              		.cfi_startproc
 1439              		@ args = 0, pretend = 0, frame = 0
 1440              		@ frame_needed = 0, uses_anonymous_args = 0
 1441              		@ link register save eliminated.
 802:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_WDSC);
 1442              		.loc 1 802 5 view .LVU390
 1443 0000 4368     		ldr	r3, [r0, #4]
 1444              		.loc 1 802 26 is_stmt 0 view .LVU391
 1445 0002 23F40073 		bic	r3, r3, #512
 1446 0006 4360     		str	r3, [r0, #4]
 803:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1447              		.loc 1 803 1 view .LVU392
 1448 0008 7047     		bx	lr
 1449              		.cfi_endproc
 1450              	.LFE143:
 1452              		.section	.text.adc_watchdog_single_channel_enable,"ax",%progbits
 1453              		.align	1
 1454              		.global	adc_watchdog_single_channel_enable
 1455              		.syntax unified
 1456              		.thumb
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 41


 1457              		.thumb_func
 1459              	adc_watchdog_single_channel_enable:
 1460              	.LVL102:
 1461              	.LFB144:
 804:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 805:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 806:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      enable ADC analog watchdog single channel
 807:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 808:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_channel: the selected ADC channel
 809:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 810:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_CHANNEL_x: ADC Channelx(x=0..18)
 811:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 812:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 813:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 814:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_watchdog_single_channel_enable(uint32_t adc_periph, uint8_t adc_channel)
 815:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1462              		.loc 1 815 1 is_stmt 1 view -0
 1463              		.cfi_startproc
 1464              		@ args = 0, pretend = 0, frame = 0
 1465              		@ frame_needed = 0, uses_anonymous_args = 0
 1466              		@ link register save eliminated.
 816:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_WDCHSEL);
 1467              		.loc 1 816 5 view .LVU394
 1468 0000 4368     		ldr	r3, [r0, #4]
 1469              		.loc 1 816 26 is_stmt 0 view .LVU395
 1470 0002 23F01F03 		bic	r3, r3, #31
 1471 0006 4360     		str	r3, [r0, #4]
 817:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 818:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* analog watchdog channel select */
 819:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL0(adc_periph) |= (uint32_t)adc_channel;
 1472              		.loc 1 819 5 is_stmt 1 view .LVU396
 1473 0008 4368     		ldr	r3, [r0, #4]
 1474              		.loc 1 819 26 is_stmt 0 view .LVU397
 1475 000a 0B43     		orrs	r3, r3, r1
 1476 000c 4360     		str	r3, [r0, #4]
 820:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_WDSC;
 1477              		.loc 1 820 5 is_stmt 1 view .LVU398
 1478 000e 4368     		ldr	r3, [r0, #4]
 1479              		.loc 1 820 26 is_stmt 0 view .LVU399
 1480 0010 43F40073 		orr	r3, r3, #512
 1481 0014 4360     		str	r3, [r0, #4]
 821:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1482              		.loc 1 821 1 view .LVU400
 1483 0016 7047     		bx	lr
 1484              		.cfi_endproc
 1485              	.LFE144:
 1487              		.section	.text.adc_watchdog_sequence_channel_enable,"ax",%progbits
 1488              		.align	1
 1489              		.global	adc_watchdog_sequence_channel_enable
 1490              		.syntax unified
 1491              		.thumb
 1492              		.thumb_func
 1494              	adc_watchdog_sequence_channel_enable:
 1495              	.LVL103:
 1496              	.LFB145:
 822:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 823:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 42


 824:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      configure ADC analog watchdog sequence channel
 825:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 826:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_sequence: the sequence use analog watchdog
 827:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 828:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_ROUTINE_CHANNEL: routine sequence
 829:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL: inserted sequence
 830:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_ROUTINE_INSERTED_CHANNEL: both routine and inserted sequence
 831:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 832:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 833:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 834:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_watchdog_sequence_channel_enable(uint32_t adc_periph, uint8_t adc_sequence)
 835:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1497              		.loc 1 835 1 is_stmt 1 view -0
 1498              		.cfi_startproc
 1499              		@ args = 0, pretend = 0, frame = 0
 1500              		@ frame_needed = 0, uses_anonymous_args = 0
 1501              		@ link register save eliminated.
 836:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_CTL0(adc_periph) &= ~((uint32_t)(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN | ADC_CTL0_WDSC));
 1502              		.loc 1 836 5 view .LVU402
 1503 0000 4368     		ldr	r3, [r0, #4]
 1504              		.loc 1 836 26 is_stmt 0 view .LVU403
 1505 0002 23F44003 		bic	r3, r3, #12582912
 1506 0006 23F40073 		bic	r3, r3, #512
 1507 000a 4360     		str	r3, [r0, #4]
 837:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* select the sequence */
 838:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     switch(adc_sequence) {
 1508              		.loc 1 838 5 is_stmt 1 view .LVU404
 1509 000c 0229     		cmp	r1, #2
 1510 000e 09D0     		beq	.L91
 1511 0010 0329     		cmp	r1, #3
 1512 0012 0CD0     		beq	.L92
 1513 0014 0129     		cmp	r1, #1
 1514 0016 00D0     		beq	.L94
 1515              	.L90:
 839:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_CHANNEL:
 840:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* routine channel analog watchdog enable */
 841:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_RWDEN;
 842:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 843:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL:
 844:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* inserted channel analog watchdog enable */
 845:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_IWDEN;
 846:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 847:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_INSERTED_CHANNEL:
 848:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* routine and inserted channel analog watchdog enable */
 849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t)(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN);
 850:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 851:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
 852:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 853:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 854:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1516              		.loc 1 854 1 is_stmt 0 view .LVU405
 1517 0018 7047     		bx	lr
 1518              	.L94:
 841:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1519              		.loc 1 841 9 is_stmt 1 view .LVU406
 1520 001a 4368     		ldr	r3, [r0, #4]
 841:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 43


 1521              		.loc 1 841 30 is_stmt 0 view .LVU407
 1522 001c 43F40003 		orr	r3, r3, #8388608
 1523 0020 4360     		str	r3, [r0, #4]
 842:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL:
 1524              		.loc 1 842 9 is_stmt 1 view .LVU408
 1525 0022 7047     		bx	lr
 1526              	.L91:
 845:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1527              		.loc 1 845 9 view .LVU409
 1528 0024 4368     		ldr	r3, [r0, #4]
 845:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1529              		.loc 1 845 30 is_stmt 0 view .LVU410
 1530 0026 43F48003 		orr	r3, r3, #4194304
 1531 002a 4360     		str	r3, [r0, #4]
 846:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_INSERTED_CHANNEL:
 1532              		.loc 1 846 9 is_stmt 1 view .LVU411
 1533 002c 7047     		bx	lr
 1534              	.L92:
 849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1535              		.loc 1 849 9 view .LVU412
 1536 002e 4368     		ldr	r3, [r0, #4]
 849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1537              		.loc 1 849 30 is_stmt 0 view .LVU413
 1538 0030 43F44003 		orr	r3, r3, #12582912
 1539 0034 4360     		str	r3, [r0, #4]
 850:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
 1540              		.loc 1 850 9 is_stmt 1 view .LVU414
 1541              		.loc 1 854 1 is_stmt 0 view .LVU415
 1542 0036 EFE7     		b	.L90
 1543              		.cfi_endproc
 1544              	.LFE145:
 1546              		.section	.text.adc_watchdog_disable,"ax",%progbits
 1547              		.align	1
 1548              		.global	adc_watchdog_disable
 1549              		.syntax unified
 1550              		.thumb
 1551              		.thumb_func
 1553              	adc_watchdog_disable:
 1554              	.LVL104:
 1555              	.LFB146:
 855:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 856:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 857:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      disable ADC analog watchdog
 858:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 859:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_sequence: the sequence use analog watchdog
 860:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_ROUTINE_CHANNEL: routine sequence
 862:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INSERTED_CHANNEL: inserted sequence
 863:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_ROUTINE_INSERTED_CHANNEL: both routine and inserted sequence
 864:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 865:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 866:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 867:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_watchdog_disable(uint32_t adc_periph, uint8_t adc_sequence)
 868:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1556              		.loc 1 868 1 is_stmt 1 view -0
 1557              		.cfi_startproc
 1558              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 44


 1559              		@ frame_needed = 0, uses_anonymous_args = 0
 1560              		@ link register save eliminated.
 869:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* select the sequence */
 870:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     switch(adc_sequence) {
 1561              		.loc 1 870 5 view .LVU417
 1562 0000 0229     		cmp	r1, #2
 1563 0002 09D0     		beq	.L96
 1564 0004 0329     		cmp	r1, #3
 1565 0006 0CD0     		beq	.L97
 1566 0008 0129     		cmp	r1, #1
 1567 000a 00D0     		beq	.L99
 1568              	.L95:
 871:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_CHANNEL:
 872:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* disable ADC analog watchdog routine sequence */
 873:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) &=  ~((uint32_t)ADC_CTL0_RWDEN);
 874:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 875:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL:
 876:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* disable ADC analog watchdog inserted sequence */
 877:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) &=  ~((uint32_t)ADC_CTL0_IWDEN);
 878:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 879:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_INSERTED_CHANNEL:
 880:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* disable ADC analog watchdog routine and inserted sequence */
 881:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) &=  ~((uint32_t)(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN));
 882:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 883:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
 884:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 885:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 886:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1569              		.loc 1 886 1 is_stmt 0 view .LVU418
 1570 000c 7047     		bx	lr
 1571              	.L99:
 873:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1572              		.loc 1 873 9 is_stmt 1 view .LVU419
 1573 000e 4368     		ldr	r3, [r0, #4]
 873:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1574              		.loc 1 873 30 is_stmt 0 view .LVU420
 1575 0010 23F40003 		bic	r3, r3, #8388608
 1576 0014 4360     		str	r3, [r0, #4]
 874:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INSERTED_CHANNEL:
 1577              		.loc 1 874 9 is_stmt 1 view .LVU421
 1578 0016 7047     		bx	lr
 1579              	.L96:
 877:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1580              		.loc 1 877 9 view .LVU422
 1581 0018 4368     		ldr	r3, [r0, #4]
 877:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1582              		.loc 1 877 30 is_stmt 0 view .LVU423
 1583 001a 23F48003 		bic	r3, r3, #4194304
 1584 001e 4360     		str	r3, [r0, #4]
 878:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_ROUTINE_INSERTED_CHANNEL:
 1585              		.loc 1 878 9 is_stmt 1 view .LVU424
 1586 0020 7047     		bx	lr
 1587              	.L97:
 881:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 1588              		.loc 1 881 9 view .LVU425
 1589 0022 4368     		ldr	r3, [r0, #4]
 881:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 45


 1590              		.loc 1 881 30 is_stmt 0 view .LVU426
 1591 0024 23F44003 		bic	r3, r3, #12582912
 1592 0028 4360     		str	r3, [r0, #4]
 882:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
 1593              		.loc 1 882 9 is_stmt 1 view .LVU427
 1594              		.loc 1 886 1 is_stmt 0 view .LVU428
 1595 002a EFE7     		b	.L95
 1596              		.cfi_endproc
 1597              	.LFE146:
 1599              		.section	.text.adc_watchdog_threshold_config,"ax",%progbits
 1600              		.align	1
 1601              		.global	adc_watchdog_threshold_config
 1602              		.syntax unified
 1603              		.thumb
 1604              		.thumb_func
 1606              	adc_watchdog_threshold_config:
 1607              	.LVL105:
 1608              	.LFB147:
 887:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 888:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 889:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      configure ADC analog watchdog threshold
 890:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 891:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  low_threshold: analog watchdog low threshold,0..4095
 892:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  high_threshold: analog watchdog high threshold,0..4095
 893:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 894:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 895:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 896:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_watchdog_threshold_config(uint32_t adc_periph, uint16_t low_threshold, uint16_t high_thres
 897:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1609              		.loc 1 897 1 is_stmt 1 view -0
 1610              		.cfi_startproc
 1611              		@ args = 0, pretend = 0, frame = 0
 1612              		@ frame_needed = 0, uses_anonymous_args = 0
 1613              		@ link register save eliminated.
 898:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* configure ADC analog watchdog low threshold */
 899:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_WDLT(adc_periph) = (uint32_t)WDLT_WDLT(low_threshold);
 1614              		.loc 1 899 5 view .LVU430
 1615              		.loc 1 899 28 is_stmt 0 view .LVU431
 1616 0000 C1F30B01 		ubfx	r1, r1, #0, #12
 1617              	.LVL106:
 1618              		.loc 1 899 26 view .LVU432
 1619 0004 8162     		str	r1, [r0, #40]
 900:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* configure ADC analog watchdog high threshold */
 901:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_WDHT(adc_periph) = (uint32_t)WDHT_WDHT(high_threshold);
 1620              		.loc 1 901 5 is_stmt 1 view .LVU433
 1621              		.loc 1 901 28 is_stmt 0 view .LVU434
 1622 0006 C2F30B02 		ubfx	r2, r2, #0, #12
 1623              	.LVL107:
 1624              		.loc 1 901 26 view .LVU435
 1625 000a 4262     		str	r2, [r0, #36]
 902:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1626              		.loc 1 902 1 view .LVU436
 1627 000c 7047     		bx	lr
 1628              		.cfi_endproc
 1629              	.LFE147:
 1631              		.section	.text.adc_flag_get,"ax",%progbits
 1632              		.align	1
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 46


 1633              		.global	adc_flag_get
 1634              		.syntax unified
 1635              		.thumb
 1636              		.thumb_func
 1638              	adc_flag_get:
 1639              	.LVL108:
 1640              	.LFB148:
 903:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 904:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 905:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      get the ADC flag bits
 906:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 907:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_flag: the adc flag bits
 908:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 909:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_WDE: analog watchdog event flag
 910:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_EOC: end of sequence conversion flag
 911:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_EOIC: end of inserted sequence conversion flag
 912:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_STIC: start flag of inserted sequence
 913:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_STRC: start flag of routine sequence
 914:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_ROVF: routine data register overflow flag
 915:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 916:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     FlagStatus: SET or RESET
 917:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 918:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** FlagStatus adc_flag_get(uint32_t adc_periph, uint32_t adc_flag)
 919:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1641              		.loc 1 919 1 is_stmt 1 view -0
 1642              		.cfi_startproc
 1643              		@ args = 0, pretend = 0, frame = 0
 1644              		@ frame_needed = 0, uses_anonymous_args = 0
 1645              		@ link register save eliminated.
 920:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     FlagStatus reval = RESET;
 1646              		.loc 1 920 5 view .LVU438
 921:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if(ADC_STAT(adc_periph) & adc_flag) {
 1647              		.loc 1 921 5 view .LVU439
 1648              		.loc 1 921 8 is_stmt 0 view .LVU440
 1649 0000 0368     		ldr	r3, [r0]
 1650              		.loc 1 921 7 view .LVU441
 1651 0002 0B42     		tst	r3, r1
 1652 0004 01D1     		bne	.L103
 920:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     FlagStatus reval = RESET;
 1653              		.loc 1 920 16 view .LVU442
 1654 0006 0020     		movs	r0, #0
 1655              	.LVL109:
 920:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     FlagStatus reval = RESET;
 1656              		.loc 1 920 16 view .LVU443
 1657 0008 7047     		bx	lr
 1658              	.LVL110:
 1659              	.L103:
 922:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         reval = SET;
 1660              		.loc 1 922 15 view .LVU444
 1661 000a 0120     		movs	r0, #1
 1662              	.LVL111:
 923:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 924:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     return reval;
 1663              		.loc 1 924 5 is_stmt 1 view .LVU445
 925:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 926:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1664              		.loc 1 926 1 is_stmt 0 view .LVU446
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 47


 1665 000c 7047     		bx	lr
 1666              		.cfi_endproc
 1667              	.LFE148:
 1669              		.section	.text.adc_flag_clear,"ax",%progbits
 1670              		.align	1
 1671              		.global	adc_flag_clear
 1672              		.syntax unified
 1673              		.thumb
 1674              		.thumb_func
 1676              	adc_flag_clear:
 1677              	.LVL112:
 1678              	.LFB149:
 927:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 928:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 929:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      clear the ADC flag bits
 930:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 931:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_flag: the adc flag bits
 932:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 933:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_WDE: analog watchdog event flag
 934:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_EOC: end of sequence conversion flag
 935:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_EOIC: end of inserted sequence conversion flag
 936:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_STIC: start flag of inserted sequence
 937:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_STRC: start flag of routine sequence
 938:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_FLAG_ROVF: routine data register overflow flag
 939:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 940:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
 941:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 942:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_flag_clear(uint32_t adc_periph, uint32_t adc_flag)
 943:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1679              		.loc 1 943 1 is_stmt 1 view -0
 1680              		.cfi_startproc
 1681              		@ args = 0, pretend = 0, frame = 0
 1682              		@ frame_needed = 0, uses_anonymous_args = 0
 1683              		@ link register save eliminated.
 944:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_STAT(adc_periph) &= ~((uint32_t)adc_flag);
 1684              		.loc 1 944 5 view .LVU448
 1685 0000 0368     		ldr	r3, [r0]
 1686              		.loc 1 944 26 is_stmt 0 view .LVU449
 1687 0002 23EA0103 		bic	r3, r3, r1
 1688 0006 0360     		str	r3, [r0]
 945:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1689              		.loc 1 945 1 view .LVU450
 1690 0008 7047     		bx	lr
 1691              		.cfi_endproc
 1692              	.LFE149:
 1694              		.section	.text.adc_routine_software_startconv_flag_get,"ax",%progbits
 1695              		.align	1
 1696              		.global	adc_routine_software_startconv_flag_get
 1697              		.syntax unified
 1698              		.thumb
 1699              		.thumb_func
 1701              	adc_routine_software_startconv_flag_get:
 1702              	.LVL113:
 1703              	.LFB150:
 946:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 947:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 948:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      get the bit state of ADCx software start conversion
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 48


 949:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2 only one among these parameters can be selected
 950:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  none
 951:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 952:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     FlagStatus: SET or RESET
 953:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 954:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** FlagStatus adc_routine_software_startconv_flag_get(uint32_t adc_periph)
 955:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1704              		.loc 1 955 1 is_stmt 1 view -0
 1705              		.cfi_startproc
 1706              		@ args = 0, pretend = 0, frame = 0
 1707              		@ frame_needed = 0, uses_anonymous_args = 0
 1708              		@ link register save eliminated.
 956:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     FlagStatus reval = RESET;
 1709              		.loc 1 956 5 view .LVU452
 957:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if((uint32_t)RESET != (ADC_STAT(adc_periph) & ADC_STAT_STRC)) {
 1710              		.loc 1 957 5 view .LVU453
 1711              		.loc 1 957 28 is_stmt 0 view .LVU454
 1712 0000 0368     		ldr	r3, [r0]
 1713              		.loc 1 957 7 view .LVU455
 1714 0002 13F0100F 		tst	r3, #16
 1715 0006 01D1     		bne	.L107
 956:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     FlagStatus reval = RESET;
 1716              		.loc 1 956 16 view .LVU456
 1717 0008 0020     		movs	r0, #0
 1718              	.LVL114:
 956:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     FlagStatus reval = RESET;
 1719              		.loc 1 956 16 view .LVU457
 1720 000a 7047     		bx	lr
 1721              	.LVL115:
 1722              	.L107:
 958:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         reval = SET;
 1723              		.loc 1 958 15 view .LVU458
 1724 000c 0120     		movs	r0, #1
 1725              	.LVL116:
 959:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 960:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     return reval;
 1726              		.loc 1 960 5 is_stmt 1 view .LVU459
 961:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1727              		.loc 1 961 1 is_stmt 0 view .LVU460
 1728 000e 7047     		bx	lr
 1729              		.cfi_endproc
 1730              	.LFE150:
 1732              		.section	.text.adc_inserted_software_startconv_flag_get,"ax",%progbits
 1733              		.align	1
 1734              		.global	adc_inserted_software_startconv_flag_get
 1735              		.syntax unified
 1736              		.thumb
 1737              		.thumb_func
 1739              	adc_inserted_software_startconv_flag_get:
 1740              	.LVL117:
 1741              	.LFB151:
 962:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 963:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 964:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      get the bit state of ADCx software inserted channel start conversion
 965:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2 only one among these parameters can be selected
 966:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  none
 967:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 49


 968:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     FlagStatus: SET or RESET
 969:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 970:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** FlagStatus adc_inserted_software_startconv_flag_get(uint32_t adc_periph)
 971:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1742              		.loc 1 971 1 is_stmt 1 view -0
 1743              		.cfi_startproc
 1744              		@ args = 0, pretend = 0, frame = 0
 1745              		@ frame_needed = 0, uses_anonymous_args = 0
 1746              		@ link register save eliminated.
 972:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     FlagStatus reval = RESET;
 1747              		.loc 1 972 5 view .LVU462
 973:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     if((uint32_t)RESET != (ADC_STAT(adc_periph) & ADC_STAT_STIC)) {
 1748              		.loc 1 973 5 view .LVU463
 1749              		.loc 1 973 28 is_stmt 0 view .LVU464
 1750 0000 0368     		ldr	r3, [r0]
 1751              		.loc 1 973 7 view .LVU465
 1752 0002 13F0080F 		tst	r3, #8
 1753 0006 01D1     		bne	.L110
 972:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     FlagStatus reval = RESET;
 1754              		.loc 1 972 16 view .LVU466
 1755 0008 0020     		movs	r0, #0
 1756              	.LVL118:
 972:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     FlagStatus reval = RESET;
 1757              		.loc 1 972 16 view .LVU467
 1758 000a 7047     		bx	lr
 1759              	.LVL119:
 1760              	.L110:
 974:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         reval = SET;
 1761              		.loc 1 974 15 view .LVU468
 1762 000c 0120     		movs	r0, #1
 1763              	.LVL120:
 975:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
 976:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     return reval;
 1764              		.loc 1 976 5 is_stmt 1 view .LVU469
 977:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1765              		.loc 1 977 1 is_stmt 0 view .LVU470
 1766 000e 7047     		bx	lr
 1767              		.cfi_endproc
 1768              	.LFE151:
 1770              		.section	.text.adc_interrupt_flag_get,"ax",%progbits
 1771              		.align	1
 1772              		.global	adc_interrupt_flag_get
 1773              		.syntax unified
 1774              		.thumb
 1775              		.thumb_func
 1777              	adc_interrupt_flag_get:
 1778              	.LVL121:
 1779              	.LFB152:
 978:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
 979:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
 980:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      get the ADC interrupt bits
 981:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 982:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_interrupt: the adc interrupt bits
 983:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
 984:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_FLAG_WDE: analog watchdog interrupt
 985:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_FLAG_EOC: end of sequence conversion interrupt
 986:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_FLAG_EOIC: end of inserted sequence conversion interrupt
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 50


 987:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_FLAG_ROVF: routine data register overflow interrupt
 988:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
 989:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     FlagStatus: SET or RESET
 990:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
 991:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** FlagStatus adc_interrupt_flag_get(uint32_t adc_periph, uint32_t adc_interrupt)
 992:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1780              		.loc 1 992 1 is_stmt 1 view -0
 1781              		.cfi_startproc
 1782              		@ args = 0, pretend = 0, frame = 0
 1783              		@ frame_needed = 0, uses_anonymous_args = 0
 1784              		@ link register save eliminated.
 993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     FlagStatus interrupt_flag = RESET;
 1785              		.loc 1 993 5 view .LVU472
 994:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t state;
 1786              		.loc 1 994 5 view .LVU473
 995:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* check the interrupt bits */
 996:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     switch(adc_interrupt) {
 1787              		.loc 1 996 5 view .LVU474
 1788 0000 0139     		subs	r1, r1, #1
 1789              	.LVL122:
 1790              		.loc 1 996 5 is_stmt 0 view .LVU475
 1791 0002 1F29     		cmp	r1, #31
 1792 0004 39D8     		bhi	.L118
 1793 0006 DFE801F0 		tbb	[pc, r1]
 1794              	.L114:
 1795 000a 10       		.byte	(.L117-.L114)/2
 1796 000b 1A       		.byte	(.L116-.L114)/2
 1797 000c 38       		.byte	(.L118-.L114)/2
 1798 000d 24       		.byte	(.L115-.L114)/2
 1799 000e 38       		.byte	(.L118-.L114)/2
 1800 000f 38       		.byte	(.L118-.L114)/2
 1801 0010 38       		.byte	(.L118-.L114)/2
 1802 0011 38       		.byte	(.L118-.L114)/2
 1803 0012 38       		.byte	(.L118-.L114)/2
 1804 0013 38       		.byte	(.L118-.L114)/2
 1805 0014 38       		.byte	(.L118-.L114)/2
 1806 0015 38       		.byte	(.L118-.L114)/2
 1807 0016 38       		.byte	(.L118-.L114)/2
 1808 0017 38       		.byte	(.L118-.L114)/2
 1809 0018 38       		.byte	(.L118-.L114)/2
 1810 0019 38       		.byte	(.L118-.L114)/2
 1811 001a 38       		.byte	(.L118-.L114)/2
 1812 001b 38       		.byte	(.L118-.L114)/2
 1813 001c 38       		.byte	(.L118-.L114)/2
 1814 001d 38       		.byte	(.L118-.L114)/2
 1815 001e 38       		.byte	(.L118-.L114)/2
 1816 001f 38       		.byte	(.L118-.L114)/2
 1817 0020 38       		.byte	(.L118-.L114)/2
 1818 0021 38       		.byte	(.L118-.L114)/2
 1819 0022 38       		.byte	(.L118-.L114)/2
 1820 0023 38       		.byte	(.L118-.L114)/2
 1821 0024 38       		.byte	(.L118-.L114)/2
 1822 0025 38       		.byte	(.L118-.L114)/2
 1823 0026 38       		.byte	(.L118-.L114)/2
 1824 0027 38       		.byte	(.L118-.L114)/2
 1825 0028 38       		.byte	(.L118-.L114)/2
 1826 0029 2E       		.byte	(.L113-.L114)/2
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 51


 1827              		.p2align 1
 1828              	.L117:
 997:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_FLAG_WDE:
 998:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* get the ADC analog watchdog interrupt bits */
 999:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         state = ADC_STAT(adc_periph) & ADC_STAT_WDE;
 1829              		.loc 1 999 9 is_stmt 1 view .LVU476
 1830              		.loc 1 999 17 is_stmt 0 view .LVU477
 1831 002a 0368     		ldr	r3, [r0]
 1832              		.loc 1 999 15 view .LVU478
 1833 002c 03F00103 		and	r3, r3, #1
 1834              	.LVL123:
1000:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_WDEIE) && state) {
 1835              		.loc 1 1000 9 is_stmt 1 view .LVU479
 1836              		.loc 1 1000 13 is_stmt 0 view .LVU480
 1837 0030 4268     		ldr	r2, [r0, #4]
 1838              		.loc 1 1000 11 view .LVU481
 1839 0032 12F0400F 		tst	r2, #64
 1840 0036 22D0     		beq	.L119
 1841              		.loc 1 1000 52 discriminator 1 view .LVU482
 1842 0038 1BBB     		cbnz	r3, .L120
 993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t state;
 1843              		.loc 1 993 16 view .LVU483
 1844 003a 0020     		movs	r0, #0
 1845              	.LVL124:
 993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t state;
 1846              		.loc 1 993 16 view .LVU484
 1847 003c 7047     		bx	lr
 1848              	.LVL125:
 1849              	.L116:
1001:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             interrupt_flag = SET;
1002:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
1003:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
1004:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_FLAG_EOC:
1005:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* get the ADC end of sequence conversion interrupt bits */
1006:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         state = ADC_STAT(adc_periph) & ADC_STAT_EOC;
 1850              		.loc 1 1006 9 is_stmt 1 view .LVU485
 1851              		.loc 1 1006 17 is_stmt 0 view .LVU486
 1852 003e 0368     		ldr	r3, [r0]
 1853              		.loc 1 1006 15 view .LVU487
 1854 0040 03F00203 		and	r3, r3, #2
 1855              	.LVL126:
1007:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_EOCIE) && state) {
 1856              		.loc 1 1007 9 is_stmt 1 view .LVU488
 1857              		.loc 1 1007 13 is_stmt 0 view .LVU489
 1858 0044 4268     		ldr	r2, [r0, #4]
 1859              		.loc 1 1007 11 view .LVU490
 1860 0046 12F0200F 		tst	r2, #32
 1861 004a 1CD0     		beq	.L121
 1862              		.loc 1 1007 52 discriminator 1 view .LVU491
 1863 004c EBB9     		cbnz	r3, .L122
 993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t state;
 1864              		.loc 1 993 16 view .LVU492
 1865 004e 0020     		movs	r0, #0
 1866              	.LVL127:
 993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t state;
 1867              		.loc 1 993 16 view .LVU493
 1868 0050 7047     		bx	lr
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 52


 1869              	.LVL128:
 1870              	.L115:
1008:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             interrupt_flag = SET;
1009:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
1010:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
1011:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_FLAG_EOIC:
1012:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* get the ADC end of inserted sequence conversion interrupt bits */
1013:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         state = ADC_STAT(adc_periph) & ADC_STAT_EOIC;
 1871              		.loc 1 1013 9 is_stmt 1 view .LVU494
 1872              		.loc 1 1013 17 is_stmt 0 view .LVU495
 1873 0052 0368     		ldr	r3, [r0]
 1874              		.loc 1 1013 15 view .LVU496
 1875 0054 03F00403 		and	r3, r3, #4
 1876              	.LVL129:
1014:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_EOICIE) && state) {
 1877              		.loc 1 1014 9 is_stmt 1 view .LVU497
 1878              		.loc 1 1014 13 is_stmt 0 view .LVU498
 1879 0058 4268     		ldr	r2, [r0, #4]
 1880              		.loc 1 1014 11 view .LVU499
 1881 005a 12F0800F 		tst	r2, #128
 1882 005e 16D0     		beq	.L123
 1883              		.loc 1 1014 53 discriminator 1 view .LVU500
 1884 0060 BBB9     		cbnz	r3, .L124
 993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t state;
 1885              		.loc 1 993 16 view .LVU501
 1886 0062 0020     		movs	r0, #0
 1887              	.LVL130:
 993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t state;
 1888              		.loc 1 993 16 view .LVU502
 1889 0064 7047     		bx	lr
 1890              	.LVL131:
 1891              	.L113:
1015:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             interrupt_flag = SET;
1016:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
1017:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
1018:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_FLAG_ROVF:
1019:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* get the ADC routine data register overflow interrupt bits */
1020:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         state = ADC_STAT(adc_periph) & ADC_STAT_ROVF;
 1892              		.loc 1 1020 9 is_stmt 1 view .LVU503
 1893              		.loc 1 1020 17 is_stmt 0 view .LVU504
 1894 0066 0368     		ldr	r3, [r0]
 1895              		.loc 1 1020 15 view .LVU505
 1896 0068 03F02003 		and	r3, r3, #32
 1897              	.LVL132:
1021:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_ROVFIE) && state) {
 1898              		.loc 1 1021 9 is_stmt 1 view .LVU506
 1899              		.loc 1 1021 13 is_stmt 0 view .LVU507
 1900 006c 4268     		ldr	r2, [r0, #4]
 1901              		.loc 1 1021 11 view .LVU508
 1902 006e 12F0806F 		tst	r2, #67108864
 1903 0072 10D0     		beq	.L125
 1904              		.loc 1 1021 53 discriminator 1 view .LVU509
 1905 0074 8BB9     		cbnz	r3, .L126
 993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t state;
 1906              		.loc 1 993 16 view .LVU510
 1907 0076 0020     		movs	r0, #0
 1908              	.LVL133:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 53


 993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t state;
 1909              		.loc 1 993 16 view .LVU511
 1910 0078 7047     		bx	lr
 1911              	.LVL134:
 1912              	.L118:
 996:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_FLAG_WDE:
 1913              		.loc 1 996 5 view .LVU512
 1914 007a 0020     		movs	r0, #0
 1915              	.LVL135:
 996:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_FLAG_WDE:
 1916              		.loc 1 996 5 view .LVU513
 1917 007c 7047     		bx	lr
 1918              	.LVL136:
 1919              	.L119:
 993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t state;
 1920              		.loc 1 993 16 view .LVU514
 1921 007e 0020     		movs	r0, #0
 1922              	.LVL137:
 993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t state;
 1923              		.loc 1 993 16 view .LVU515
 1924 0080 7047     		bx	lr
 1925              	.LVL138:
 1926              	.L120:
1001:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 1927              		.loc 1 1001 28 view .LVU516
 1928 0082 0120     		movs	r0, #1
 1929              	.LVL139:
1001:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 1930              		.loc 1 1001 28 view .LVU517
 1931 0084 7047     		bx	lr
 1932              	.LVL140:
 1933              	.L121:
 993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t state;
 1934              		.loc 1 993 16 view .LVU518
 1935 0086 0020     		movs	r0, #0
 1936              	.LVL141:
 993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t state;
 1937              		.loc 1 993 16 view .LVU519
 1938 0088 7047     		bx	lr
 1939              	.LVL142:
 1940              	.L122:
1008:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 1941              		.loc 1 1008 28 view .LVU520
 1942 008a 0120     		movs	r0, #1
 1943              	.LVL143:
1008:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 1944              		.loc 1 1008 28 view .LVU521
 1945 008c 7047     		bx	lr
 1946              	.LVL144:
 1947              	.L123:
 993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t state;
 1948              		.loc 1 993 16 view .LVU522
 1949 008e 0020     		movs	r0, #0
 1950              	.LVL145:
 993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t state;
 1951              		.loc 1 993 16 view .LVU523
 1952 0090 7047     		bx	lr
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 54


 1953              	.LVL146:
 1954              	.L124:
1015:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 1955              		.loc 1 1015 28 view .LVU524
 1956 0092 0120     		movs	r0, #1
 1957              	.LVL147:
1015:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
 1958              		.loc 1 1015 28 view .LVU525
 1959 0094 7047     		bx	lr
 1960              	.LVL148:
 1961              	.L125:
 993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t state;
 1962              		.loc 1 993 16 view .LVU526
 1963 0096 0020     		movs	r0, #0
 1964              	.LVL149:
 993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     uint32_t state;
 1965              		.loc 1 993 16 view .LVU527
 1966 0098 7047     		bx	lr
 1967              	.LVL150:
 1968              	.L126:
1022:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****             interrupt_flag = SET;
 1969              		.loc 1 1022 28 view .LVU528
 1970 009a 0120     		movs	r0, #1
 1971              	.LVL151:
1023:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         }
1024:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
1025:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
1026:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
1027:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
1028:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     return interrupt_flag;
 1972              		.loc 1 1028 5 is_stmt 1 view .LVU529
1029:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1973              		.loc 1 1029 1 is_stmt 0 view .LVU530
 1974 009c 7047     		bx	lr
 1975              		.cfi_endproc
 1976              	.LFE152:
 1978              		.section	.text.adc_interrupt_flag_clear,"ax",%progbits
 1979              		.align	1
 1980              		.global	adc_interrupt_flag_clear
 1981              		.syntax unified
 1982              		.thumb
 1983              		.thumb_func
 1985              	adc_interrupt_flag_clear:
 1986              	.LVL152:
 1987              	.LFB153:
1030:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
1031:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
1032:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      clear the ADC flag
1033:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
1034:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_interrupt: the adc status flag
1035:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
1036:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_FLAG_WDE: analog watchdog interrupt
1037:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_FLAG_EOC: end of sequence conversion interrupt
1038:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_FLAG_EOIC: end of inserted sequence conversion interrupt
1039:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_FLAG_ROVF: routine data register overflow interrupt
1040:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
1041:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 55


1042:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
1043:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_interrupt_flag_clear(uint32_t adc_periph, uint32_t adc_interrupt)
1044:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 1988              		.loc 1 1044 1 is_stmt 1 view -0
 1989              		.cfi_startproc
 1990              		@ args = 0, pretend = 0, frame = 0
 1991              		@ frame_needed = 0, uses_anonymous_args = 0
 1992              		@ link register save eliminated.
1045:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_STAT(adc_periph) &= ~((uint32_t)adc_interrupt);
 1993              		.loc 1 1045 5 view .LVU532
 1994 0000 0368     		ldr	r3, [r0]
 1995              		.loc 1 1045 26 is_stmt 0 view .LVU533
 1996 0002 23EA0103 		bic	r3, r3, r1
 1997 0006 0360     		str	r3, [r0]
1046:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 1998              		.loc 1 1046 1 view .LVU534
 1999 0008 7047     		bx	lr
 2000              		.cfi_endproc
 2001              	.LFE153:
 2003              		.section	.text.adc_interrupt_enable,"ax",%progbits
 2004              		.align	1
 2005              		.global	adc_interrupt_enable
 2006              		.syntax unified
 2007              		.thumb
 2008              		.thumb_func
 2010              	adc_interrupt_enable:
 2011              	.LVL153:
 2012              	.LFB154:
1047:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
1048:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
1049:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      enable ADC interrupt
1050:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
1051:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_interrupt: the adc interrupt flag
1052:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
1053:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_WDE: analog watchdog interrupt flag
1054:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_EOC: end of sequence conversion interrupt flag
1055:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_EOIC: end of inserted sequence conversion interrupt flag
1056:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_INT_ROVF: routine data register overflow interrupt flag
1057:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
1058:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
1059:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
1060:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_interrupt_enable(uint32_t adc_periph, uint32_t adc_interrupt)
1061:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 2013              		.loc 1 1061 1 is_stmt 1 view -0
 2014              		.cfi_startproc
 2015              		@ args = 0, pretend = 0, frame = 0
 2016              		@ frame_needed = 0, uses_anonymous_args = 0
 2017              		@ link register save eliminated.
1062:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     switch(adc_interrupt) {
 2018              		.loc 1 1062 5 view .LVU536
 2019 0000 8029     		cmp	r1, #128
 2020 0002 18D0     		beq	.L129
 2021 0004 09D8     		bhi	.L130
 2022 0006 2029     		cmp	r1, #32
 2023 0008 10D0     		beq	.L131
 2024 000a 4029     		cmp	r1, #64
 2025 000c 04D1     		bne	.L135
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 56


1063:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_WDE:
1064:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* enable analog watchdog interrupt */
1065:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_WDEIE;
 2026              		.loc 1 1065 9 view .LVU537
 2027 000e 4368     		ldr	r3, [r0, #4]
 2028              		.loc 1 1065 30 is_stmt 0 view .LVU538
 2029 0010 43F04003 		orr	r3, r3, #64
 2030 0014 4360     		str	r3, [r0, #4]
1066:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 2031              		.loc 1 1066 9 is_stmt 1 view .LVU539
 2032 0016 7047     		bx	lr
 2033              	.L135:
 2034 0018 7047     		bx	lr
 2035              	.L130:
1062:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     switch(adc_interrupt) {
 2036              		.loc 1 1062 5 is_stmt 0 view .LVU540
 2037 001a B1F1806F 		cmp	r1, #67108864
 2038 001e 04D1     		bne	.L136
1067:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_EOC:
1068:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* enable end of sequence conversion interrupt */
1069:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_EOCIE;
1070:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
1071:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_EOIC:
1072:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         /* enable end of inserted sequence conversion interrupt */
1073:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_EOICIE;
1074:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
1075:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_ROVF:
1076:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_ROVFIE;
 2039              		.loc 1 1076 9 is_stmt 1 view .LVU541
 2040 0020 4368     		ldr	r3, [r0, #4]
 2041              		.loc 1 1076 30 is_stmt 0 view .LVU542
 2042 0022 43F08063 		orr	r3, r3, #67108864
 2043 0026 4360     		str	r3, [r0, #4]
1077:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 2044              		.loc 1 1077 9 is_stmt 1 view .LVU543
1078:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
1079:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
1080:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
1081:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 2045              		.loc 1 1081 1 is_stmt 0 view .LVU544
 2046 0028 7047     		bx	lr
 2047              	.L136:
 2048              		.loc 1 1081 1 view .LVU545
 2049 002a 7047     		bx	lr
 2050              	.L131:
1069:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 2051              		.loc 1 1069 9 is_stmt 1 view .LVU546
 2052 002c 4368     		ldr	r3, [r0, #4]
1069:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 2053              		.loc 1 1069 30 is_stmt 0 view .LVU547
 2054 002e 43F02003 		orr	r3, r3, #32
 2055 0032 4360     		str	r3, [r0, #4]
1070:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_EOIC:
 2056              		.loc 1 1070 9 is_stmt 1 view .LVU548
 2057 0034 7047     		bx	lr
 2058              	.L129:
1073:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 57


 2059              		.loc 1 1073 9 view .LVU549
 2060 0036 4368     		ldr	r3, [r0, #4]
1073:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 2061              		.loc 1 1073 30 is_stmt 0 view .LVU550
 2062 0038 43F08003 		orr	r3, r3, #128
 2063 003c 4360     		str	r3, [r0, #4]
1074:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_ROVF:
 2064              		.loc 1 1074 9 is_stmt 1 view .LVU551
 2065 003e 7047     		bx	lr
 2066              		.cfi_endproc
 2067              	.LFE154:
 2069              		.section	.text.adc_interrupt_disable,"ax",%progbits
 2070              		.align	1
 2071              		.global	adc_interrupt_disable
 2072              		.syntax unified
 2073              		.thumb
 2074              		.thumb_func
 2076              	adc_interrupt_disable:
 2077              	.LVL154:
 2078              	.LFB155:
1082:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
1083:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
1084:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      disable ADC interrupt
1085:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
1086:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  adc_flag: the adc interrupt flag
1087:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
1088:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****       \arg      ADC_INT_WDE: analog watchdog interrupt flag
1089:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****       \arg      ADC_INT_EOC: end of sequence conversion interrupt flag
1090:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****       \arg      ADC_INT_EOIC: end of inserted sequence conversion interrupt flag
1091:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****       \arg      ADC_INT_ROVF: routine data register overflow interrupt flag
1092:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
1093:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
1094:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
1095:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_interrupt_disable(uint32_t adc_periph, uint32_t adc_interrupt)
1096:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 2079              		.loc 1 1096 1 view -0
 2080              		.cfi_startproc
 2081              		@ args = 0, pretend = 0, frame = 0
 2082              		@ frame_needed = 0, uses_anonymous_args = 0
 2083              		@ link register save eliminated.
1097:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     switch(adc_interrupt) {
 2084              		.loc 1 1097 5 view .LVU553
 2085 0000 8029     		cmp	r1, #128
 2086 0002 18D0     		beq	.L138
 2087 0004 09D8     		bhi	.L139
 2088 0006 2029     		cmp	r1, #32
 2089 0008 10D0     		beq	.L140
 2090 000a 4029     		cmp	r1, #64
 2091 000c 04D1     		bne	.L144
1098:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     /* select the interrupt source */
1099:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_WDE:
1100:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_WDEIE);
 2092              		.loc 1 1100 9 view .LVU554
 2093 000e 4368     		ldr	r3, [r0, #4]
 2094              		.loc 1 1100 30 is_stmt 0 view .LVU555
 2095 0010 23F04003 		bic	r3, r3, #64
 2096 0014 4360     		str	r3, [r0, #4]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 58


1101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 2097              		.loc 1 1101 9 is_stmt 1 view .LVU556
 2098 0016 7047     		bx	lr
 2099              	.L144:
 2100 0018 7047     		bx	lr
 2101              	.L139:
1097:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     switch(adc_interrupt) {
 2102              		.loc 1 1097 5 is_stmt 0 view .LVU557
 2103 001a B1F1806F 		cmp	r1, #67108864
 2104 001e 04D1     		bne	.L145
1102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_EOC:
1103:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_EOCIE);
1104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
1105:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_EOIC:
1106:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_EOICIE);
1107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
1108:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_ROVF:
1109:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_ROVFIE);
 2105              		.loc 1 1109 9 is_stmt 1 view .LVU558
 2106 0020 4368     		ldr	r3, [r0, #4]
 2107              		.loc 1 1109 30 is_stmt 0 view .LVU559
 2108 0022 23F08063 		bic	r3, r3, #67108864
 2109 0026 4360     		str	r3, [r0, #4]
1110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 2110              		.loc 1 1110 9 is_stmt 1 view .LVU560
1111:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     default:
1112:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
1113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     }
1114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 2111              		.loc 1 1114 1 is_stmt 0 view .LVU561
 2112 0028 7047     		bx	lr
 2113              	.L145:
 2114              		.loc 1 1114 1 view .LVU562
 2115 002a 7047     		bx	lr
 2116              	.L140:
1103:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 2117              		.loc 1 1103 9 is_stmt 1 view .LVU563
 2118 002c 4368     		ldr	r3, [r0, #4]
1103:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 2119              		.loc 1 1103 30 is_stmt 0 view .LVU564
 2120 002e 23F02003 		bic	r3, r3, #32
 2121 0032 4360     		str	r3, [r0, #4]
1104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_EOIC:
 2122              		.loc 1 1104 9 is_stmt 1 view .LVU565
 2123 0034 7047     		bx	lr
 2124              	.L138:
1106:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 2125              		.loc 1 1106 9 view .LVU566
 2126 0036 4368     		ldr	r3, [r0, #4]
1106:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****         break;
 2127              		.loc 1 1106 30 is_stmt 0 view .LVU567
 2128 0038 23F08003 		bic	r3, r3, #128
 2129 003c 4360     		str	r3, [r0, #4]
1107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     case ADC_INT_ROVF:
 2130              		.loc 1 1107 9 is_stmt 1 view .LVU568
 2131 003e 7047     		bx	lr
 2132              		.cfi_endproc
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 59


 2133              	.LFE155:
 2135              		.section	.text.adc_sync_mode_config,"ax",%progbits
 2136              		.align	1
 2137              		.global	adc_sync_mode_config
 2138              		.syntax unified
 2139              		.thumb
 2140              		.thumb_func
 2142              	adc_sync_mode_config:
 2143              	.LVL155:
 2144              	.LFB156:
1115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
1116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
1117:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      configure the ADC sync mode
1118:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  sync_mode: ADC sync mode
1119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
1120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_SYNC_MODE_INDEPENDENT: all the ADCs work independently
1121:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_DAUL_ROUTINE_PARALLEL_INSERTED_PARALLEL: ADC0 and ADC1 work in combined routine
1122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_DAUL_ROUTINE_PARALLEL_INSERTED_ROTATION: ADC0 and ADC1 work in combined routine
1123:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_DAUL_INSERTED_PARALLEL: ADC0 and ADC1 work in inserted parallel mode
1124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_DAUL_ROUTINE_PARALLEL: ADC0 and ADC1 work in routine parallel mode
1125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_DAUL_ROUTINE_FOLLOW_UP: ADC0 and ADC1 work in follow-up mode
1126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_DAUL_INSERTED_TRRIGGER_ROTATION: ADC0 and ADC1 work in trigger rotation mode
1127:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_ALL_ROUTINE_PARALLEL_INSERTED_PARALLEL: all ADCs work in combined routine paral
1128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_ALL_ROUTINE_PARALLEL_INSERTED_ROTATION: all ADCs work in combined routine paral
1129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_ALL_INSERTED_PARALLEL: all ADCs work in inserted parallel mode
1130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_ALL_ROUTINE_PARALLEL: all ADCs work in routine parallel mode
1131:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_ALL_ROUTINE_FOLLOW_UP: all ADCs work in follow-up mode
1132:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_ALL_INSERTED_TRRIGGER_ROTATION: all ADCs work in trigger rotation mode
1133:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
1134:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
1135:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
1136:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_sync_mode_config(uint32_t sync_mode)
1137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 2145              		.loc 1 1137 1 view -0
 2146              		.cfi_startproc
 2147              		@ args = 0, pretend = 0, frame = 0
 2148              		@ frame_needed = 0, uses_anonymous_args = 0
 2149              		@ link register save eliminated.
1138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL &= ~(ADC_SYNCCTL_SYNCM);
 2150              		.loc 1 1138 5 view .LVU570
 2151 0000 064B     		ldr	r3, .L147
 2152 0002 D3F80423 		ldr	r2, [r3, #772]
 2153              		.loc 1 1138 17 is_stmt 0 view .LVU571
 2154 0006 22F01F02 		bic	r2, r2, #31
 2155 000a C3F80423 		str	r2, [r3, #772]
1139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL |= sync_mode;
 2156              		.loc 1 1139 5 is_stmt 1 view .LVU572
 2157 000e D3F80423 		ldr	r2, [r3, #772]
 2158              		.loc 1 1139 17 is_stmt 0 view .LVU573
 2159 0012 0243     		orrs	r2, r2, r0
 2160 0014 C3F80423 		str	r2, [r3, #772]
1140:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 2161              		.loc 1 1140 1 view .LVU574
 2162 0018 7047     		bx	lr
 2163              	.L148:
 2164 001a 00BF     		.align	2
 2165              	.L147:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 60


 2166 001c 00200140 		.word	1073815552
 2167              		.cfi_endproc
 2168              	.LFE156:
 2170              		.section	.text.adc_sync_delay_config,"ax",%progbits
 2171              		.align	1
 2172              		.global	adc_sync_delay_config
 2173              		.syntax unified
 2174              		.thumb
 2175              		.thumb_func
 2177              	adc_sync_delay_config:
 2178              	.LVL156:
 2179              	.LFB157:
1141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
1142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
1143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      configure the delay between 2 sampling phases in ADC sync modes
1144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  sample_delay:  the delay between 2 sampling phases in ADC sync modes
1145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
1146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****       \arg      ADC_SYNC_DELAY_xCYCLE: x=5..20,the delay between 2 sampling phases in ADC sync mode
1147:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
1148:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
1149:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
1150:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_sync_delay_config(uint32_t sample_delay)
1151:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 2180              		.loc 1 1151 1 is_stmt 1 view -0
 2181              		.cfi_startproc
 2182              		@ args = 0, pretend = 0, frame = 0
 2183              		@ frame_needed = 0, uses_anonymous_args = 0
 2184              		@ link register save eliminated.
1152:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL &= ~(ADC_SYNCCTL_SYNCDLY);
 2185              		.loc 1 1152 5 view .LVU576
 2186 0000 064B     		ldr	r3, .L150
 2187 0002 D3F80423 		ldr	r2, [r3, #772]
 2188              		.loc 1 1152 17 is_stmt 0 view .LVU577
 2189 0006 22F47062 		bic	r2, r2, #3840
 2190 000a C3F80423 		str	r2, [r3, #772]
1153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL |= sample_delay;
 2191              		.loc 1 1153 5 is_stmt 1 view .LVU578
 2192 000e D3F80423 		ldr	r2, [r3, #772]
 2193              		.loc 1 1153 17 is_stmt 0 view .LVU579
 2194 0012 0243     		orrs	r2, r2, r0
 2195 0014 C3F80423 		str	r2, [r3, #772]
1154:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 2196              		.loc 1 1154 1 view .LVU580
 2197 0018 7047     		bx	lr
 2198              	.L151:
 2199 001a 00BF     		.align	2
 2200              	.L150:
 2201 001c 00200140 		.word	1073815552
 2202              		.cfi_endproc
 2203              	.LFE157:
 2205              		.section	.text.adc_sync_dma_config,"ax",%progbits
 2206              		.align	1
 2207              		.global	adc_sync_dma_config
 2208              		.syntax unified
 2209              		.thumb
 2210              		.thumb_func
 2212              	adc_sync_dma_config:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 61


 2213              	.LVL157:
 2214              	.LFB158:
1155:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
1156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
1157:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      configure ADC sync DMA mode selection
1158:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  dma_mode:  ADC sync DMA mode
1159:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****                 only one parameter can be selected which is shown as below:
1160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_SYNC_DMA_DISABLE: ADC sync DMA disabled
1161:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_SYNC_DMA_MODE0: ADC sync DMA mode 0
1162:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \arg        ADC_SYNC_DMA_MODE1: ADC sync DMA mode 1
1163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
1164:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
1165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
1166:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_sync_dma_config(uint32_t dma_mode)
1167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 2215              		.loc 1 1167 1 is_stmt 1 view -0
 2216              		.cfi_startproc
 2217              		@ args = 0, pretend = 0, frame = 0
 2218              		@ frame_needed = 0, uses_anonymous_args = 0
 2219              		@ link register save eliminated.
1168:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL &= ~(ADC_SYNCCTL_SYNCDMA);
 2220              		.loc 1 1168 5 view .LVU582
 2221 0000 064B     		ldr	r3, .L153
 2222 0002 D3F80423 		ldr	r2, [r3, #772]
 2223              		.loc 1 1168 17 is_stmt 0 view .LVU583
 2224 0006 22F44042 		bic	r2, r2, #49152
 2225 000a C3F80423 		str	r2, [r3, #772]
1169:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL |= dma_mode;
 2226              		.loc 1 1169 5 is_stmt 1 view .LVU584
 2227 000e D3F80423 		ldr	r2, [r3, #772]
 2228              		.loc 1 1169 17 is_stmt 0 view .LVU585
 2229 0012 0243     		orrs	r2, r2, r0
 2230 0014 C3F80423 		str	r2, [r3, #772]
1170:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 2231              		.loc 1 1170 1 view .LVU586
 2232 0018 7047     		bx	lr
 2233              	.L154:
 2234 001a 00BF     		.align	2
 2235              	.L153:
 2236 001c 00200140 		.word	1073815552
 2237              		.cfi_endproc
 2238              	.LFE158:
 2240              		.section	.text.adc_sync_dma_request_after_last_enable,"ax",%progbits
 2241              		.align	1
 2242              		.global	adc_sync_dma_request_after_last_enable
 2243              		.syntax unified
 2244              		.thumb
 2245              		.thumb_func
 2247              	adc_sync_dma_request_after_last_enable:
 2248              	.LFB159:
1171:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
1172:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
1173:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      configure ADC sync DMA engine is disabled after the end of transfer signal from DMA
1174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  none
1175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
1176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
1177:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 62


1178:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_sync_dma_request_after_last_enable(void)
1179:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 2249              		.loc 1 1179 1 is_stmt 1 view -0
 2250              		.cfi_startproc
 2251              		@ args = 0, pretend = 0, frame = 0
 2252              		@ frame_needed = 0, uses_anonymous_args = 0
 2253              		@ link register save eliminated.
1180:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL |= ADC_SYNCCTL_SYNCDDM;
 2254              		.loc 1 1180 5 view .LVU588
 2255 0000 034A     		ldr	r2, .L156
 2256 0002 D2F80433 		ldr	r3, [r2, #772]
 2257              		.loc 1 1180 17 is_stmt 0 view .LVU589
 2258 0006 43F40053 		orr	r3, r3, #8192
 2259 000a C2F80433 		str	r3, [r2, #772]
1181:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 2260              		.loc 1 1181 1 view .LVU590
 2261 000e 7047     		bx	lr
 2262              	.L157:
 2263              		.align	2
 2264              	.L156:
 2265 0010 00200140 		.word	1073815552
 2266              		.cfi_endproc
 2267              	.LFE159:
 2269              		.section	.text.adc_sync_dma_request_after_last_disable,"ax",%progbits
 2270              		.align	1
 2271              		.global	adc_sync_dma_request_after_last_disable
 2272              		.syntax unified
 2273              		.thumb
 2274              		.thumb_func
 2276              	adc_sync_dma_request_after_last_disable:
 2277              	.LFB160:
1182:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
1183:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
1184:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      configure ADC sync DMA engine issues requests according to the SYNCDMA bits
1185:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  none
1186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
1187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     none
1188:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
1189:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** void adc_sync_dma_request_after_last_disable(void)
1190:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 2278              		.loc 1 1190 1 is_stmt 1 view -0
 2279              		.cfi_startproc
 2280              		@ args = 0, pretend = 0, frame = 0
 2281              		@ frame_needed = 0, uses_anonymous_args = 0
 2282              		@ link register save eliminated.
1191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     ADC_SYNCCTL &= ~(ADC_SYNCCTL_SYNCDDM);
 2283              		.loc 1 1191 5 view .LVU592
 2284 0000 034A     		ldr	r2, .L159
 2285 0002 D2F80433 		ldr	r3, [r2, #772]
 2286              		.loc 1 1191 17 is_stmt 0 view .LVU593
 2287 0006 23F40053 		bic	r3, r3, #8192
 2288 000a C2F80433 		str	r3, [r2, #772]
1192:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 2289              		.loc 1 1192 1 view .LVU594
 2290 000e 7047     		bx	lr
 2291              	.L160:
 2292              		.align	2
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 63


 2293              	.L159:
 2294 0010 00200140 		.word	1073815552
 2295              		.cfi_endproc
 2296              	.LFE160:
 2298              		.section	.text.adc_sync_routine_data_read,"ax",%progbits
 2299              		.align	1
 2300              		.global	adc_sync_routine_data_read
 2301              		.syntax unified
 2302              		.thumb
 2303              		.thumb_func
 2305              	adc_sync_routine_data_read:
 2306              	.LFB161:
1193:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** 
1194:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** /*!
1195:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \brief      read ADC sync routine data register
1196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[in]  none
1197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \param[out] none
1198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     \retval     sync routine data
1199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** */
1200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** uint32_t adc_sync_routine_data_read(void)
1201:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** {
 2307              		.loc 1 1201 1 is_stmt 1 view -0
 2308              		.cfi_startproc
 2309              		@ args = 0, pretend = 0, frame = 0
 2310              		@ frame_needed = 0, uses_anonymous_args = 0
 2311              		@ link register save eliminated.
1202:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c ****     return (uint32_t)ADC_SYNCDATA;
 2312              		.loc 1 1202 5 view .LVU596
 2313              		.loc 1 1202 12 is_stmt 0 view .LVU597
 2314 0000 014B     		ldr	r3, .L162
 2315 0002 D3F80803 		ldr	r0, [r3, #776]
1203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_adc.c **** }
 2316              		.loc 1 1203 1 view .LVU598
 2317 0006 7047     		bx	lr
 2318              	.L163:
 2319              		.align	2
 2320              	.L162:
 2321 0008 00200140 		.word	1073815552
 2322              		.cfi_endproc
 2323              	.LFE161:
 2325              		.text
 2326              	.Letext0:
 2327              		.file 2 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/machi
 2328              		.file 3 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/sys/_
 2329              		.file 4 "../../../GD32F4xx_Firmware_Library/CMSIS/GD/GD32F4xx/Include/gd32f4xx.h"
 2330              		.file 5 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Include/gd32f4xx_rcu.h"
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 64


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f4xx_adc.c
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:21     .text.adc_deinit:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:27     .text.adc_deinit:00000000 adc_deinit
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:52     .text.adc_clock_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:58     .text.adc_clock_config:00000000 adc_clock_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:82     .text.adc_clock_config:0000001c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:87     .text.adc_special_function_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:93     .text.adc_special_function_config:00000000 adc_special_function_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:171    .text.adc_data_alignment_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:177    .text.adc_data_alignment_config:00000000 adc_data_alignment_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:206    .text.adc_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:212    .text.adc_enable:00000000 adc_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:238    .text.adc_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:244    .text.adc_disable:00000000 adc_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:263    .text.adc_calibration_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:269    .text.adc_calibration_enable:00000000 adc_calibration_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:312    .text.adc_channel_16_to_18:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:318    .text.adc_channel_16_to_18:00000000 adc_channel_16_to_18
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:379    .text.adc_channel_16_to_18:00000058 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:384    .text.adc_resolution_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:390    .text.adc_resolution_config:00000000 adc_resolution_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:414    .text.adc_oversample_mode_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:420    .text.adc_oversample_mode_config:00000000 adc_oversample_mode_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:467    .text.adc_oversample_mode_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:473    .text.adc_oversample_mode_enable:00000000 adc_oversample_mode_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:492    .text.adc_oversample_mode_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:498    .text.adc_oversample_mode_disable:00000000 adc_oversample_mode_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:517    .text.adc_dma_mode_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:523    .text.adc_dma_mode_enable:00000000 adc_dma_mode_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:542    .text.adc_dma_mode_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:548    .text.adc_dma_mode_disable:00000000 adc_dma_mode_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:567    .text.adc_dma_request_after_last_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:573    .text.adc_dma_request_after_last_enable:00000000 adc_dma_request_after_last_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:592    .text.adc_dma_request_after_last_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:598    .text.adc_dma_request_after_last_disable:00000000 adc_dma_request_after_last_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:617    .text.adc_discontinuous_mode_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:623    .text.adc_discontinuous_mode_config:00000000 adc_discontinuous_mode_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:688    .text.adc_channel_length_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:694    .text.adc_channel_length_config:00000000 adc_channel_length_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:763    .text.adc_routine_channel_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:769    .text.adc_routine_channel_config:00000000 adc_routine_channel_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:954    .text.adc_inserted_channel_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:960    .text.adc_inserted_channel_config:00000000 adc_inserted_channel_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1096   .text.adc_inserted_channel_offset_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1102   .text.adc_inserted_channel_offset_config:00000000 adc_inserted_channel_offset_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1147   .text.adc_external_trigger_source_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1153   .text.adc_external_trigger_source_config:00000000 adc_external_trigger_source_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1198   .text.adc_external_trigger_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1204   .text.adc_external_trigger_config:00000000 adc_external_trigger_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1249   .text.adc_software_trigger_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1255   .text.adc_software_trigger_enable:00000000 adc_software_trigger_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1290   .text.adc_end_of_conversion_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1296   .text.adc_end_of_conversion_config:00000000 adc_end_of_conversion_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1330   .text.adc_routine_data_read:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1336   .text.adc_routine_data_read:00000000 adc_routine_data_read
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1355   .text.adc_inserted_data_read:00000000 $t
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s 			page 65


/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1361   .text.adc_inserted_data_read:00000000 adc_inserted_data_read
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1375   .text.adc_inserted_data_read:00000008 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1379   .text.adc_inserted_data_read:0000000c $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1428   .text.adc_watchdog_single_channel_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1434   .text.adc_watchdog_single_channel_disable:00000000 adc_watchdog_single_channel_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1453   .text.adc_watchdog_single_channel_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1459   .text.adc_watchdog_single_channel_enable:00000000 adc_watchdog_single_channel_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1488   .text.adc_watchdog_sequence_channel_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1494   .text.adc_watchdog_sequence_channel_enable:00000000 adc_watchdog_sequence_channel_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1547   .text.adc_watchdog_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1553   .text.adc_watchdog_disable:00000000 adc_watchdog_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1600   .text.adc_watchdog_threshold_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1606   .text.adc_watchdog_threshold_config:00000000 adc_watchdog_threshold_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1632   .text.adc_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1638   .text.adc_flag_get:00000000 adc_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1670   .text.adc_flag_clear:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1676   .text.adc_flag_clear:00000000 adc_flag_clear
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1695   .text.adc_routine_software_startconv_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1701   .text.adc_routine_software_startconv_flag_get:00000000 adc_routine_software_startconv_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1733   .text.adc_inserted_software_startconv_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1739   .text.adc_inserted_software_startconv_flag_get:00000000 adc_inserted_software_startconv_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1771   .text.adc_interrupt_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1777   .text.adc_interrupt_flag_get:00000000 adc_interrupt_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1795   .text.adc_interrupt_flag_get:0000000a $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1827   .text.adc_interrupt_flag_get:0000002a $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1979   .text.adc_interrupt_flag_clear:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:1985   .text.adc_interrupt_flag_clear:00000000 adc_interrupt_flag_clear
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:2004   .text.adc_interrupt_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:2010   .text.adc_interrupt_enable:00000000 adc_interrupt_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:2070   .text.adc_interrupt_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:2076   .text.adc_interrupt_disable:00000000 adc_interrupt_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:2136   .text.adc_sync_mode_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:2142   .text.adc_sync_mode_config:00000000 adc_sync_mode_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:2166   .text.adc_sync_mode_config:0000001c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:2171   .text.adc_sync_delay_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:2177   .text.adc_sync_delay_config:00000000 adc_sync_delay_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:2201   .text.adc_sync_delay_config:0000001c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:2206   .text.adc_sync_dma_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:2212   .text.adc_sync_dma_config:00000000 adc_sync_dma_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:2236   .text.adc_sync_dma_config:0000001c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:2241   .text.adc_sync_dma_request_after_last_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:2247   .text.adc_sync_dma_request_after_last_enable:00000000 adc_sync_dma_request_after_last_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:2265   .text.adc_sync_dma_request_after_last_enable:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:2270   .text.adc_sync_dma_request_after_last_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:2276   .text.adc_sync_dma_request_after_last_disable:00000000 adc_sync_dma_request_after_last_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:2294   .text.adc_sync_dma_request_after_last_disable:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:2299   .text.adc_sync_routine_data_read:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:2305   .text.adc_sync_routine_data_read:00000000 adc_sync_routine_data_read
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccPs3UrM.s:2321   .text.adc_sync_routine_data_read:00000008 $d

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
