# do sigma-processor_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vcom -93 -work work {/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/prog_file.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:24 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/prog_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity instr_rom
# -- Compiling architecture Behavioral of instr_rom
# End time: 14:06:24 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/data_file.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:24 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/data_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity data_ram
# -- Compiling architecture Behavioral of data_ram
# End time: 14:06:24 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/register.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:24 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture Behavioral of reg
# End time: 14:06:24 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:24 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# End time: 14:06:24 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/PC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:24 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity PC
# -- Compiling architecture Behavioral of PC
# End time: 14:06:24 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_IF.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:24 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity ControlUnit_IF
# -- Compiling architecture Behavioral of ControlUnit_IF
# End time: 14:06:24 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_RF.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:25 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity ControlUnit_RF
# -- Compiling architecture Behavioral of ControlUnit_RF
# End time: 14:06:25 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:25 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity ControlUnit_ALU
# -- Compiling architecture Behavioral of ControlUnit_ALU
# End time: 14:06:25 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_MEM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:25 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_MEM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity ControlUnit_MEM
# -- Compiling architecture Behavioral of ControlUnit_MEM
# End time: 14:06:25 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_WB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:25 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/CU_WB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity ControlUnit_WB
# -- Compiling architecture Behavioral of ControlUnit_WB
# End time: 14:06:25 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/register_nWE.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:25 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/register_nWE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg_nwe
# -- Compiling architecture Behavioral of reg_nwe
# End time: 14:06:25 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/reg_top_pipeline.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:25 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/reg_top_pipeline.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_top_pipeline
# -- Compiling architecture Behavioral of reg_top_pipeline
# -- Loading entity reg_nwe
# End time: 14:06:25 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/reg_file.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:25 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/reg_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_file
# -- Compiling architecture Behavioral of reg_file
# -- Loading entity reg
# End time: 14:06:25 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:25 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top
# -- Compiling architecture arch of top
# -- Loading entity ControlUnit_IF
# -- Loading entity ControlUnit_RF
# -- Loading entity ControlUnit_ALU
# -- Loading entity ControlUnit_MEM
# -- Loading entity ControlUnit_WB
# -- Loading package NUMERIC_STD
# -- Loading entity reg_top_pipeline
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity instr_rom
# -- Loading entity data_ram
# -- Loading entity PC
# -- Loading entity reg_file
# -- Loading entity ALU
# End time: 14:06:25 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/simulation/modelsim/top_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:25 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/simulation/modelsim/top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_tb
# -- Compiling architecture Behavioral of top_tb
# End time: 14:06:25 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  top_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 14:06:25 on Jul 11,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.top_tb(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_signed(body)
# Loading work.top(arch)
# Loading work.controlunit_if(behavioral)
# Loading work.controlunit_rf(behavioral)
# Loading work.controlunit_alu(behavioral)
# Loading work.controlunit_mem(behavioral)
# Loading work.controlunit_wb(behavioral)
# Loading work.reg_top_pipeline(behavioral)
# Loading work.reg_nwe(behavioral)
# Loading work.instr_rom(behavioral)
# Loading work.data_ram(behavioral)
# Loading work.pc(behavioral)
# Loading work.reg_file(behavioral)
# Loading work.reg(behavioral)
# Loading work.alu(behavioral)
# 
# do /home/rtrk/Documents/.RA206/RA206-2019_Beta+/sigma-processor/src/simulation/modelsim/wave.do
# onerror {resume}
# quietly virtual signal -install /top_tb/uut/prog_i { /top_tb/uut/prog_i/oQ(31 downto 26)} Instruction
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -divider {CONTROL SIGNALS}
# add wave -noupdate -radix binary /top_tb/sRST
# add wave -noupdate -radix binary /top_tb/sCLK
# add wave -noupdate -divider {PROGRAM COUNTER}
# add wave -noupdate -radix hexadecimal /top_tb/uut/pc_i/sPC
# add wave -noupdate -radix hexadecimal /top_tb/uut/pc_i/sPC_NEXT
# add wave -noupdate -radix hexadecimal /top_tb/uut/pc_i/sPC_BRANCH
# add wave -noupdate -divider {INSTRUCTION MEMORY}
# add wave -noupdate -radix hexadecimal /top_tb/uut/prog_i/iA
# add wave -noupdate -radix hexadecimal /top_tb/uut/prog_i/oQ
# add wave -noupdate -radix binary -childformat {{/top_tb/uut/prog_i/Instruction(31) -radix binary} {/top_tb/uut/prog_i/Instruction(30) -radix binary} {/top_tb/uut/prog_i/Instruction(29) -radix binary} {/top_tb/uut/prog_i/Instruction(28) -radix binary} {/top_tb/uut/prog_i/Instruction(27) -radix binary} {/top_tb/uut/prog_i/Instruction(26) -radix binary}} -subitemconfig {/top_tb/uut/prog_i/oQ(31) {-radix binary} /top_tb/uut/prog_i/oQ(30) {-radix binary} /top_tb/uut/prog_i/oQ(29) {-radix binary} /top_tb/uut/prog_i/oQ(28) {-radix binary} /top_tb/uut/prog_i/oQ(27) {-radix binary} /top_tb/uut/prog_i/oQ(26) {-radix binary}} /top_tb/uut/prog_i/Instruction
# add wave -noupdate -divider {DATA MEMORY}
# add wave -noupdate -radix binary /top_tb/uut/data_i/iWE
# add wave -noupdate -radix binary /top_tb/uut/data_i/iOE
# add wave -noupdate -radix hexadecimal /top_tb/uut/data_i/iAdr
# add wave -noupdate -radix hexadecimal /top_tb/uut/data_i/iWD
# add wave -noupdate -radix hexadecimal /top_tb/uut/data_i/oRD
# add wave -noupdate -divider ALU
# add wave -noupdate -radix binary /top_tb/uut/alu_i/sALUFN
# add wave -noupdate -radix hexadecimal /top_tb/uut/alu_i/sA
# add wave -noupdate -radix hexadecimal /top_tb/uut/alu_i/sB
# add wave -noupdate -radix hexadecimal /top_tb/uut/alu_i/sOutput
# add wave -noupdate -divider {REGISTER FILE}
# add wave -noupdate -radix binary /top_tb/uut/regf_i/iWE
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/iWD
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/oRD1
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/oRD2
# add wave -noupdate -divider {CU IF}
# add wave -noupdate -radix binary /top_tb/uut/cu_if/iOpcode
# add wave -noupdate -radix binary /top_tb/uut/cu_if/oPCSEL
# add wave -noupdate -divider {CU RF}
# add wave -noupdate -radix binary /top_tb/uut/cu_rf/iOpcode
# add wave -noupdate -radix binary /top_tb/uut/cu_rf/oRA2SEL
# add wave -noupdate -radix binary /top_tb/uut/cu_rf/oWASEL
# add wave -noupdate -divider {CU ALU}
# add wave -noupdate -radix binary /top_tb/uut/cu_alu/iOpcode
# add wave -noupdate -radix binary /top_tb/uut/cu_alu/oALUFN
# add wave -noupdate -divider {CU MEM}
# add wave -noupdate -radix binary /top_tb/uut/cu_mem/iOpcode
# add wave -noupdate -radix binary /top_tb/uut/cu_mem/oMOE
# add wave -noupdate -radix binary /top_tb/uut/cu_mem/oMWR
# add wave -noupdate -divider {CU WB}
# add wave -noupdate -radix binary /top_tb/uut/cu_wb/iOpcode
# add wave -noupdate -radix binary /top_tb/uut/cu_wb/oWDSEL
# add wave -noupdate -radix binary /top_tb/uut/cu_wb/oWERF
# add wave -noupdate -divider REGS
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r0_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r1_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r2_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r3_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r4_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r5_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r6_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r7_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r8_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r9_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r10_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r11_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r12_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r13_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r14_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r15_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r16_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r17_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r18_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r19_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r20_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r21_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r22_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r23_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r24_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r25_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r26_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r27_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r28_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r29_i/sREG
# add wave -noupdate -radix hexadecimal /top_tb/uut/regf_i/r30_i/sREG
# add wave -noupdate -divider -height 30 PIPELINE
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/i_pc_rf
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/o_pc_rf
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/i_pc_alu
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/o_pc_alu
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/i_pc_mem
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/o_pc_mem
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/i_pc_wb
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/o_pc_wb
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/i_ir_rf
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/o_ir_rf
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/i_ir_alu
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/o_ir_alu
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/i_ir_mem
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/o_ir_mem
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/i_ir_wb
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/o_ir_wb
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/i_a_alu
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/o_a_alu
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/i_b_alu
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/o_b_alu
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/i_y_mem
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/o_y_mem
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/i_y_wb
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/o_y_wb
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/i_d_alu
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/o_d_alu
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/i_d_mem
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/o_d_mem
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/i_d_wb
# add wave -noupdate -radix hexadecimal /top_tb/uut/reg_pipeline/o_d_wb
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {95 ns} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 225
# configure wave -valuecolwidth 144
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# run {3 ms}
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/alu_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/alu_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/alu_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/alu_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/alu_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/alu_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/regf_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/regf_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/pc_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/pc_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/pc_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/pc_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/uut/prog_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /top_tb/uut/regf_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /top_tb/uut/regf_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /top_tb/uut/pc_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /top_tb/uut/pc_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /top_tb/uut/pc_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 4  Instance: /top_tb/uut/regf_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 4  Instance: /top_tb/uut/regf_i
# WaveRestoreZoom {95 ns} {265 ns}
# End time: 14:07:13 on Jul 11,2022, Elapsed time: 0:00:48
# Errors: 0, Warnings: 56
