{
 "Device" : "GW5A-25B",
 "Files" : [
  {
   "Path" : "C:/Users/asami/Documents/verilog/VGA_BW_Tang25K/VGA_BW_first_Tang25K.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/asami/Documents/verilog/VGA_BW_Tang25K/VGA_BW_simple.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/asami/Documents/verilog/src/gowin_pll/gowin_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/asami/Documents/verilog/src/gowin_pll/gowin_pll_mod.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/asami/Documents/verilog/pll_init.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/asami/Documents/verilog/impl/temp/rtl_parser.result",
 "Top" : "VGA_BW_top",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}