Analysis & Elaboration report for IITB_CPU
Sat Nov 26 12:50:33 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: ALU:ALU1
  5. Analysis & Elaboration Settings
  6. Port Connectivity Checks: "Mux20x1:MuxMWR"
  7. Port Connectivity Checks: "Mux20x1:MuxMDR"
  8. Port Connectivity Checks: "Mux20x1:MuxRF_WR"
  9. Port Connectivity Checks: "Mux20x1:MuxPC_E"
 10. Port Connectivity Checks: "Mux20x16:MuxM_datain"
 11. Port Connectivity Checks: "Mux20x16:MuxM_add"
 12. Port Connectivity Checks: "Mux20x16:MuxD3"
 13. Port Connectivity Checks: "Mux20x3:MuxA3"
 14. Port Connectivity Checks: "Mux20x3:MuxA2"
 15. Port Connectivity Checks: "Mux20x3:MuxA1"
 16. Port Connectivity Checks: "Mux20x16:MuxT3"
 17. Port Connectivity Checks: "Mux20x16:MuxT2"
 18. Port Connectivity Checks: "Mux20x1:MuxT3_E"
 19. Port Connectivity Checks: "Mux20x1:MuxT2_E"
 20. Port Connectivity Checks: "Mux20x1:MuxT1_E"
 21. Port Connectivity Checks: "Mux20x2:MuxALU_CND"
 22. Port Connectivity Checks: "Mux20x2:MuxALU_J"
 23. Port Connectivity Checks: "Mux20x16:MuxALU_B"
 24. Port Connectivity Checks: "Mux20x16:MuxALU_A"
 25. Port Connectivity Checks: "Mux2x1:S17_2"
 26. Port Connectivity Checks: "Mux2x1:S19_1"
 27. Port Connectivity Checks: "Mux2x1:S17_1"
 28. Port Connectivity Checks: "Mux2x16:S7"
 29. Port Connectivity Checks: "memory:M1"
 30. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Sat Nov 26 12:50:33 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; IITB_CPU                                    ;
; Top-level Entity Name              ; Main                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU1 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; operand_width  ; 16    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M25SCE144C8G     ;                    ;
; Top-level entity name                                            ; Main               ; IITB_CPU           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "Mux20x1:MuxMWR"    ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; inp[19..18] ; Input ; Info     ; Stuck at GND ;
; inp[16..14] ; Input ; Info     ; Stuck at GND ;
; inp[12..0]  ; Input ; Info     ; Stuck at GND ;
; inp[13]     ; Input ; Info     ; Stuck at VCC ;
+-------------+-------+----------+--------------+


+-----------------------------------------------+
; Port Connectivity Checks: "Mux20x1:MuxMDR"    ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; inp[18..15] ; Input ; Info     ; Stuck at GND ;
; inp[13..1]  ; Input ; Info     ; Stuck at GND ;
; inp[19]     ; Input ; Info     ; Stuck at VCC ;
; inp[14]     ; Input ; Info     ; Stuck at VCC ;
; inp[0]      ; Input ; Info     ; Stuck at VCC ;
+-------------+-------+----------+--------------+


+-----------------------------------------------+
; Port Connectivity Checks: "Mux20x1:MuxRF_WR"  ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; inp[18..16] ; Input ; Info     ; Stuck at GND ;
; inp[14..12] ; Input ; Info     ; Stuck at GND ;
; inp[10..9]  ; Input ; Info     ; Stuck at GND ;
; inp[7..5]   ; Input ; Info     ; Stuck at GND ;
; inp[3..0]   ; Input ; Info     ; Stuck at GND ;
; inp[15]     ; Input ; Info     ; Stuck at VCC ;
; inp[11]     ; Input ; Info     ; Stuck at VCC ;
; inp[8]      ; Input ; Info     ; Stuck at VCC ;
; inp[4]      ; Input ; Info     ; Stuck at VCC ;
+-------------+-------+----------+--------------+


+-----------------------------------------------+
; Port Connectivity Checks: "Mux20x1:MuxPC_E"   ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; inp[19..11] ; Input ; Info     ; Stuck at GND ;
; inp[9..8]   ; Input ; Info     ; Stuck at GND ;
; inp[6..2]   ; Input ; Info     ; Stuck at GND ;
; inp[10]     ; Input ; Info     ; Stuck at VCC ;
; inp[7]      ; Input ; Info     ; Stuck at VCC ;
; inp[1]      ; Input ; Info     ; Stuck at VCC ;
; inp[0]      ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+--------------------------------------------------+
; Port Connectivity Checks: "Mux20x16:MuxM_datain" ;
+-------------+-------+----------+-----------------+
; Port        ; Type  ; Severity ; Details         ;
+-------------+-------+----------+-----------------+
; inp[0..12]  ; Input ; Info     ; Stuck at GND    ;
; inp[14..16] ; Input ; Info     ; Stuck at GND    ;
; inp[18..19] ; Input ; Info     ; Stuck at GND    ;
+-------------+-------+----------+-----------------+


+-----------------------------------------------+
; Port Connectivity Checks: "Mux20x16:MuxM_add" ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; inp[1..12]  ; Input ; Info     ; Stuck at GND ;
; inp[15..16] ; Input ; Info     ; Stuck at GND ;
; inp[18]     ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+--------------------------------------------------+
; Port Connectivity Checks: "Mux20x16:MuxD3"       ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; inp[2..3]      ; Input ; Info     ; Stuck at GND ;
; inp[5..6]      ; Input ; Info     ; Stuck at GND ;
; inp[12..14]    ; Input ; Info     ; Stuck at GND ;
; inp[16..18]    ; Input ; Info     ; Stuck at GND ;
; inp[0]         ; Input ; Info     ; Stuck at GND ;
; inp[11][15..9] ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+-----------------------------------------------+
; Port Connectivity Checks: "Mux20x3:MuxA3"     ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; inp[9..10]  ; Input ; Info     ; Stuck at VCC ;
; inp[2..3]   ; Input ; Info     ; Stuck at GND ;
; inp[5..6]   ; Input ; Info     ; Stuck at GND ;
; inp[12..14] ; Input ; Info     ; Stuck at GND ;
; inp[16..18] ; Input ; Info     ; Stuck at GND ;
; inp[0]      ; Input ; Info     ; Stuck at GND ;
; inp[1]      ; Input ; Info     ; Stuck at VCC ;
; inp[7]      ; Input ; Info     ; Stuck at VCC ;
+-------------+-------+----------+--------------+


+-----------------------------------------------+
; Port Connectivity Checks: "Mux20x3:MuxA2"     ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; inp[0..1]   ; Input ; Info     ; Stuck at GND ;
; inp[3..15]  ; Input ; Info     ; Stuck at GND ;
; inp[17..19] ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+-----------------------------------------------+
; Port Connectivity Checks: "Mux20x3:MuxA1"     ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; inp[0..1]   ; Input ; Info     ; Stuck at VCC ;
; inp[7..9]   ; Input ; Info     ; Stuck at VCC ;
; inp[3..4]   ; Input ; Info     ; Stuck at GND ;
; inp[11..16] ; Input ; Info     ; Stuck at GND ;
; inp[18..19] ; Input ; Info     ; Stuck at GND ;
; inp[6]      ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "Mux20x16:MuxT3"      ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; inp[0..1]     ; Input ; Info     ; Stuck at GND ;
; inp[3..4]     ; Input ; Info     ; Stuck at GND ;
; inp[6..11]    ; Input ; Info     ; Stuck at GND ;
; inp[13..15]   ; Input ; Info     ; Stuck at GND ;
; inp[5][15..6] ; Input ; Info     ; Stuck at GND ;
; inp[18]       ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "Mux20x16:MuxT2"      ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; inp[0..1]     ; Input ; Info     ; Stuck at GND ;
; inp[7..13]    ; Input ; Info     ; Stuck at GND ;
; inp[15..17]   ; Input ; Info     ; Stuck at GND ;
; inp[4]        ; Input ; Info     ; Stuck at GND ;
; inp[6][15..1] ; Input ; Info     ; Stuck at GND ;
; inp[19]       ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+-----------------------------------------------+
; Port Connectivity Checks: "Mux20x1:MuxT3_E"   ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; inp[15..13] ; Input ; Info     ; Stuck at GND ;
; inp[11..6]  ; Input ; Info     ; Stuck at GND ;
; inp[4..3]   ; Input ; Info     ; Stuck at GND ;
; inp[1..0]   ; Input ; Info     ; Stuck at GND ;
; inp[18]     ; Input ; Info     ; Stuck at GND ;
; inp[16]     ; Input ; Info     ; Stuck at VCC ;
; inp[12]     ; Input ; Info     ; Stuck at VCC ;
; inp[5]      ; Input ; Info     ; Stuck at VCC ;
; inp[2]      ; Input ; Info     ; Stuck at VCC ;
+-------------+-------+----------+--------------+


+----------------------------------------------+
; Port Connectivity Checks: "Mux20x1:MuxT2_E"  ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; inp[6..5]  ; Input ; Info     ; Stuck at VCC ;
; inp[3..2]  ; Input ; Info     ; Stuck at VCC ;
; inp[13..7] ; Input ; Info     ; Stuck at GND ;
; inp[1..0]  ; Input ; Info     ; Stuck at GND ;
; inp[19]    ; Input ; Info     ; Stuck at GND ;
; inp[18]    ; Input ; Info     ; Stuck at VCC ;
; inp[17]    ; Input ; Info     ; Stuck at GND ;
; inp[16]    ; Input ; Info     ; Stuck at VCC ;
; inp[15]    ; Input ; Info     ; Stuck at GND ;
; inp[14]    ; Input ; Info     ; Stuck at VCC ;
; inp[4]     ; Input ; Info     ; Stuck at GND ;
+------------+-------+----------+--------------+


+----------------------------------------------+
; Port Connectivity Checks: "Mux20x1:MuxT1_E"  ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; inp[19..1] ; Input ; Info     ; Stuck at GND ;
; inp[0]     ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "Mux20x2:MuxALU_CND" ;
+-------------+-------+----------+---------------+
; Port        ; Type  ; Severity ; Details       ;
+-------------+-------+----------+---------------+
; inp[17..19] ; Input ; Info     ; Stuck at VCC  ;
; inp[4..6]   ; Input ; Info     ; Stuck at GND  ;
; inp[10..11] ; Input ; Info     ; Stuck at GND  ;
; inp[13..16] ; Input ; Info     ; Stuck at GND  ;
; inp[0]      ; Input ; Info     ; Stuck at GND  ;
; inp[1]      ; Input ; Info     ; Stuck at VCC  ;
; inp[2]      ; Input ; Info     ; Stuck at GND  ;
; inp[7]      ; Input ; Info     ; Stuck at VCC  ;
; inp[8]      ; Input ; Info     ; Stuck at GND  ;
; inp[9]      ; Input ; Info     ; Stuck at VCC  ;
; inp[12]     ; Input ; Info     ; Stuck at VCC  ;
+-------------+-------+----------+---------------+


+----------------------------------------------+
; Port Connectivity Checks: "Mux20x2:MuxALU_J" ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; inp[0..2]  ; Input ; Info     ; Stuck at GND ;
; inp[4..5]  ; Input ; Info     ; Stuck at GND ;
; inp[7..19] ; Input ; Info     ; Stuck at GND ;
; inp[6]     ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+--------------------------------------------------+
; Port Connectivity Checks: "Mux20x16:MuxALU_B"    ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; inp[4..5]      ; Input ; Info     ; Stuck at GND ;
; inp[10..11]    ; Input ; Info     ; Stuck at GND ;
; inp[13..16]    ; Input ; Info     ; Stuck at GND ;
; inp[0]         ; Input ; Info     ; Stuck at GND ;
; inp[1][15..1]  ; Input ; Info     ; Stuck at GND ;
; inp[1][0]      ; Input ; Info     ; Stuck at VCC ;
; inp[2]         ; Input ; Info     ; Stuck at GND ;
; inp[8]         ; Input ; Info     ; Stuck at GND ;
; inp[9][15..9]  ; Input ; Info     ; Stuck at GND ;
; inp[12][15..6] ; Input ; Info     ; Stuck at GND ;
; inp[17][15..1] ; Input ; Info     ; Stuck at GND ;
; inp[17][0]     ; Input ; Info     ; Stuck at VCC ;
; inp[18][15..1] ; Input ; Info     ; Stuck at GND ;
; inp[18][0]     ; Input ; Info     ; Stuck at VCC ;
; inp[19][15..1] ; Input ; Info     ; Stuck at GND ;
; inp[19][0]     ; Input ; Info     ; Stuck at VCC ;
+----------------+-------+----------+--------------+


+-----------------------------------------------+
; Port Connectivity Checks: "Mux20x16:MuxALU_A" ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; inp[4..5]   ; Input ; Info     ; Stuck at GND ;
; inp[10..11] ; Input ; Info     ; Stuck at GND ;
; inp[13..16] ; Input ; Info     ; Stuck at GND ;
; inp[0]      ; Input ; Info     ; Stuck at GND ;
; inp[2]      ; Input ; Info     ; Stuck at GND ;
; inp[8]      ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+------------------------------------------+
; Port Connectivity Checks: "Mux2x1:S17_2" ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; inp[1] ; Input ; Info     ; Stuck at VCC ;
; inp[0] ; Input ; Info     ; Stuck at GND ;
+--------+-------+----------+--------------+


+------------------------------------------+
; Port Connectivity Checks: "Mux2x1:S19_1" ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; inp[1] ; Input ; Info     ; Stuck at VCC ;
; inp[0] ; Input ; Info     ; Stuck at GND ;
+--------+-------+----------+--------------+


+------------------------------------------+
; Port Connectivity Checks: "Mux2x1:S17_1" ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; inp[1] ; Input ; Info     ; Stuck at VCC ;
; inp[0] ; Input ; Info     ; Stuck at GND ;
+--------+-------+----------+--------------+


+-------------------------------------------------+
; Port Connectivity Checks: "Mux2x16:S7"          ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; inp[0][15..1] ; Input ; Info     ; Stuck at GND ;
; inp[0][0]     ; Input ; Info     ; Stuck at VCC ;
; inp[1][15..6] ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+-----------------------------------------+
; Port Connectivity Checks: "memory:M1"   ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; reset ; Input ; Info     ; Stuck at GND ;
+-------+-------+----------+--------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Nov 26 12:50:20 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file datatypepackage.vhdl
    Info (12022): Found design unit 1: DataTypePackage File: D:/EE_224_Project-master/Code/DataTypePackage.vhdl Line: 4
Info (12021): Found 15 design units, including 7 entities, in source file mux.vhdl
    Info (12022): Found design unit 1: Mux File: D:/EE_224_Project-master/Code/Mux.vhdl Line: 7
    Info (12022): Found design unit 2: Mux20x16-behave1 File: D:/EE_224_Project-master/Code/Mux.vhdl Line: 82
    Info (12022): Found design unit 3: Mux20x3-behave2 File: D:/EE_224_Project-master/Code/Mux.vhdl Line: 127
    Info (12022): Found design unit 4: Mux20x2-behave3 File: D:/EE_224_Project-master/Code/Mux.vhdl Line: 172
    Info (12022): Found design unit 5: Mux20x1-behave4 File: D:/EE_224_Project-master/Code/Mux.vhdl Line: 217
    Info (12022): Found design unit 6: Mux2x16-behave5 File: D:/EE_224_Project-master/Code/Mux.vhdl Line: 262
    Info (12022): Found design unit 7: Mux2x3-behave6 File: D:/EE_224_Project-master/Code/Mux.vhdl Line: 289
    Info (12022): Found design unit 8: Mux2x1-behave7 File: D:/EE_224_Project-master/Code/Mux.vhdl Line: 316
    Info (12023): Found entity 1: Mux20x16 File: D:/EE_224_Project-master/Code/Mux.vhdl Line: 74
    Info (12023): Found entity 2: Mux20x3 File: D:/EE_224_Project-master/Code/Mux.vhdl Line: 119
    Info (12023): Found entity 3: Mux20x2 File: D:/EE_224_Project-master/Code/Mux.vhdl Line: 164
    Info (12023): Found entity 4: Mux20x1 File: D:/EE_224_Project-master/Code/Mux.vhdl Line: 209
    Info (12023): Found entity 5: Mux2x16 File: D:/EE_224_Project-master/Code/Mux.vhdl Line: 254
    Info (12023): Found entity 6: Mux2x3 File: D:/EE_224_Project-master/Code/Mux.vhdl Line: 281
    Info (12023): Found entity 7: Mux2x1 File: D:/EE_224_Project-master/Code/Mux.vhdl Line: 308
Info (12021): Found 2 design units, including 1 entities, in source file main.vhdl
    Info (12022): Found design unit 1: Main-controller File: D:/EE_224_Project-master/Code/Main.vhdl Line: 11
    Info (12023): Found entity 1: Main File: D:/EE_224_Project-master/Code/Main.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhdl
    Info (12022): Found design unit 1: ALU-behavioural File: D:/EE_224_Project-master/Code/ALU.vhdl Line: 29
    Info (12023): Found entity 1: ALU File: D:/EE_224_Project-master/Code/ALU.vhdl Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file register.vhd
    Info (12022): Found design unit 1: reg-arch File: D:/EE_224_Project-master/Code/register.vhd Line: 17
    Info (12023): Found entity 1: reg File: D:/EE_224_Project-master/Code/register.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-memory_arch File: D:/EE_224_Project-master/Code/memory.vhd Line: 16
    Info (12023): Found entity 1: memory File: D:/EE_224_Project-master/Code/memory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file reg_file.vhd
    Info (12022): Found design unit 1: reg_file-rf File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 18
    Info (12023): Found entity 1: reg_file File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 4
Info (12127): Elaborating entity "Main" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at Main.vhdl(30): used explicit default value for signal "reset" because signal was never assigned a value File: D:/EE_224_Project-master/Code/Main.vhdl Line: 30
Warning (10492): VHDL Process Statement warning at Main.vhdl(133): signal "icode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/Main.vhdl Line: 133
Warning (10492): VHDL Process Statement warning at Main.vhdl(136): signal "icode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/Main.vhdl Line: 136
Warning (10492): VHDL Process Statement warning at Main.vhdl(139): signal "icode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/Main.vhdl Line: 139
Warning (10492): VHDL Process Statement warning at Main.vhdl(149): signal "icode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/Main.vhdl Line: 149
Warning (10492): VHDL Process Statement warning at Main.vhdl(152): signal "icode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/Main.vhdl Line: 152
Warning (10492): VHDL Process Statement warning at Main.vhdl(155): signal "icode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/Main.vhdl Line: 155
Warning (10492): VHDL Process Statement warning at Main.vhdl(158): signal "icode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/Main.vhdl Line: 158
Warning (10492): VHDL Process Statement warning at Main.vhdl(167): signal "icode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/Main.vhdl Line: 167
Warning (10492): VHDL Process Statement warning at Main.vhdl(170): signal "icode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/Main.vhdl Line: 170
Warning (10492): VHDL Process Statement warning at Main.vhdl(173): signal "icode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/Main.vhdl Line: 173
Warning (10492): VHDL Process Statement warning at Main.vhdl(178): signal "condcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/Main.vhdl Line: 178
Warning (10492): VHDL Process Statement warning at Main.vhdl(181): signal "FC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/Main.vhdl Line: 181
Warning (10492): VHDL Process Statement warning at Main.vhdl(182): signal "condcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/Main.vhdl Line: 182
Warning (10492): VHDL Process Statement warning at Main.vhdl(188): signal "FZ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/Main.vhdl Line: 188
Warning (10492): VHDL Process Statement warning at Main.vhdl(189): signal "condcode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/Main.vhdl Line: 189
Warning (10492): VHDL Process Statement warning at Main.vhdl(216): signal "icode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/Main.vhdl Line: 216
Warning (10492): VHDL Process Statement warning at Main.vhdl(233): signal "icode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/Main.vhdl Line: 233
Warning (10492): VHDL Process Statement warning at Main.vhdl(252): signal "icode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/Main.vhdl Line: 252
Warning (10492): VHDL Process Statement warning at Main.vhdl(263): signal "icode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/Main.vhdl Line: 263
Info (12128): Elaborating entity "memory" for hierarchy "memory:M1" File: D:/EE_224_Project-master/Code/Main.vhdl Line: 96
Warning (10492): VHDL Process Statement warning at memory.vhd(33): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/memory.vhd Line: 33
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU1" File: D:/EE_224_Project-master/Code/Main.vhdl Line: 97
Info (12128): Elaborating entity "reg_file" for hierarchy "reg_file:RF1" File: D:/EE_224_Project-master/Code/Main.vhdl Line: 98
Warning (10492): VHDL Process Statement warning at reg_file.vhd(62): signal "R0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 62
Warning (10492): VHDL Process Statement warning at reg_file.vhd(64): signal "R1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 64
Warning (10492): VHDL Process Statement warning at reg_file.vhd(66): signal "R2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 66
Warning (10492): VHDL Process Statement warning at reg_file.vhd(68): signal "R3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 68
Warning (10492): VHDL Process Statement warning at reg_file.vhd(70): signal "R4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 70
Warning (10492): VHDL Process Statement warning at reg_file.vhd(72): signal "R5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 72
Warning (10492): VHDL Process Statement warning at reg_file.vhd(74): signal "R6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 74
Warning (10492): VHDL Process Statement warning at reg_file.vhd(76): signal "R7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 76
Warning (10492): VHDL Process Statement warning at reg_file.vhd(81): signal "R0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 81
Warning (10492): VHDL Process Statement warning at reg_file.vhd(83): signal "R1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 83
Warning (10492): VHDL Process Statement warning at reg_file.vhd(85): signal "R2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 85
Warning (10492): VHDL Process Statement warning at reg_file.vhd(87): signal "R3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 87
Warning (10492): VHDL Process Statement warning at reg_file.vhd(89): signal "R4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 89
Warning (10492): VHDL Process Statement warning at reg_file.vhd(91): signal "R5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 91
Warning (10492): VHDL Process Statement warning at reg_file.vhd(93): signal "R6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 93
Warning (10492): VHDL Process Statement warning at reg_file.vhd(95): signal "R7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 95
Warning (10631): VHDL Process Statement warning at reg_file.vhd(59): inferring latch(es) for signal or variable "D1", which holds its previous value in one or more paths through the process File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Warning (10631): VHDL Process Statement warning at reg_file.vhd(59): inferring latch(es) for signal or variable "D2", which holds its previous value in one or more paths through the process File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D2[0]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D2[1]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D2[2]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D2[3]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D2[4]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D2[5]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D2[6]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D2[7]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D2[8]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D2[9]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D2[10]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D2[11]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D2[12]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D2[13]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D2[14]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D2[15]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D1[0]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D1[1]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D1[2]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D1[3]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D1[4]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D1[5]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D1[6]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D1[7]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D1[8]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D1[9]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D1[10]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D1[11]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D1[12]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D1[13]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D1[14]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (10041): Inferred latch for "D1[15]" at reg_file.vhd(59) File: D:/EE_224_Project-master/Code/reg_file.vhd Line: 59
Info (12128): Elaborating entity "Mux2x16" for hierarchy "Mux2x16:S7" File: D:/EE_224_Project-master/Code/Main.vhdl Line: 307
Info (12128): Elaborating entity "Mux2x1" for hierarchy "Mux2x1:S17_1" File: D:/EE_224_Project-master/Code/Main.vhdl Line: 459
Info (12128): Elaborating entity "Mux20x16" for hierarchy "Mux20x16:MuxALU_A" File: D:/EE_224_Project-master/Code/Main.vhdl Line: 515
Info (12128): Elaborating entity "Mux20x2" for hierarchy "Mux20x2:MuxALU_J" File: D:/EE_224_Project-master/Code/Main.vhdl Line: 517
Info (12128): Elaborating entity "Mux20x1" for hierarchy "Mux20x1:MuxT1_E" File: D:/EE_224_Project-master/Code/Main.vhdl Line: 522
Info (12128): Elaborating entity "Mux20x3" for hierarchy "Mux20x3:MuxA1" File: D:/EE_224_Project-master/Code/Main.vhdl Line: 558
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 4782 megabytes
    Info: Processing ended: Sat Nov 26 12:50:33 2022
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:28


