// Seed: 2258492203
module module_0;
  wire id_1;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input tri id_2,
    input wor id_3,
    input supply0 id_4,
    output wand id_5
);
  assign id_1 = id_2 ? -1 : 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply0 id_0,
    input wire id_1,
    input wand id_2,
    input supply0 id_3
);
  always @(negedge 1) begin : LABEL_0
    if (-1) $unsigned(38);
    ;
  end
  module_0 modCall_1 ();
  assign id_0 = id_2;
endmodule
