

================================================================
== Vitis HLS Report for 'node16'
================================================================
* Date:           Wed Oct  2 14:55:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.494 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1034|     1034|  3.443 us|  3.443 us|  1034|  1034|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop92_loop93  |     1032|     1032|        10|          1|          1|  1024|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      115|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    16|     2544|     1584|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      144|    -|
|Register             |        -|     -|      772|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    16|     3316|     1907|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U832  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U833  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U834  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U835  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U836  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U837  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U838  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U839  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  16| 2544| 1584|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln593_1_fu_330_p2             |         +|   0|  0|  18|          11|           1|
    |add_ln593_fu_421_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln594_fu_359_p2               |         +|   0|  0|  14|           7|           1|
    |add_ln602_fu_449_p2               |         +|   0|  0|  17|          10|          10|
    |ap_condition_410                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln593_fu_324_p2              |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln594_fu_339_p2              |      icmp|   0|  0|  15|           7|           8|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln593_1_fu_427_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln593_fu_345_p3            |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 115|          57|          44|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_v207_load            |   9|          2|    5|         10|
    |ap_sig_allocacmp_v208_load            |   9|          2|    7|         14|
    |indvar_flatten_fu_92                  |   9|          2|   11|         22|
    |v207_fu_88                            |   9|          2|    5|         10|
    |v208_fu_84                            |   9|          2|    7|         14|
    |v355_0_0_blk_n                        |   9|          2|    1|          2|
    |v355_0_1_blk_n                        |   9|          2|    1|          2|
    |v355_1_0_blk_n                        |   9|          2|    1|          2|
    |v355_1_1_blk_n                        |   9|          2|    1|          2|
    |v355_2_0_blk_n                        |   9|          2|    1|          2|
    |v355_2_1_blk_n                        |   9|          2|    1|          2|
    |v355_3_0_blk_n                        |   9|          2|    1|          2|
    |v355_3_1_blk_n                        |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 144|         32|   56|        112|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln602_reg_617                 |  10|   0|   10|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter3_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter4_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter5_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter6_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter7_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter8_reg        |   1|   0|    1|          0|
    |icmp_ln594_reg_496                |   1|   0|    1|          0|
    |indvar_flatten_fu_92              |  11|   0|   11|          0|
    |select_ln593_reg_501              |   7|   0|    7|          0|
    |v207_fu_88                        |   5|   0|    5|          0|
    |v208_fu_84                        |   7|   0|    7|          0|
    |v212_reg_521                      |  32|   0|   32|          0|
    |v213_1_reg_627                    |  32|   0|   32|          0|
    |v213_2_reg_632                    |  32|   0|   32|          0|
    |v213_3_reg_637                    |  32|   0|   32|          0|
    |v213_4_reg_642                    |  32|   0|   32|          0|
    |v213_5_reg_647                    |  32|   0|   32|          0|
    |v213_6_reg_652                    |  32|   0|   32|          0|
    |v213_7_reg_657                    |  32|   0|   32|          0|
    |v213_reg_622                      |  32|   0|   32|          0|
    |v332_1_load_reg_534               |  32|   0|   32|          0|
    |v355_0_0_read_reg_516             |  32|   0|   32|          0|
    |v355_0_1_read_reg_529             |  32|   0|   32|          0|
    |v355_1_0_read_reg_539             |  32|   0|   32|          0|
    |v355_1_1_read_reg_544             |  32|   0|   32|          0|
    |v355_2_0_read_reg_549             |  32|   0|   32|          0|
    |v355_2_1_read_reg_554             |  32|   0|   32|          0|
    |v355_3_0_read_reg_559             |  32|   0|   32|          0|
    |v355_3_1_read_reg_564             |  32|   0|   32|          0|
    |icmp_ln594_reg_496                |  64|  32|    1|          0|
    |select_ln593_reg_501              |  64|  32|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 772|  64|  652|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|        node16|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|        node16|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|        node16|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|        node16|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|        node16|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|        node16|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|        node16|  return value|
|v355_0_0_dout            |   in|   32|     ap_fifo|      v355_0_0|       pointer|
|v355_0_0_num_data_valid  |   in|   11|     ap_fifo|      v355_0_0|       pointer|
|v355_0_0_fifo_cap        |   in|   11|     ap_fifo|      v355_0_0|       pointer|
|v355_0_0_empty_n         |   in|    1|     ap_fifo|      v355_0_0|       pointer|
|v355_0_0_read            |  out|    1|     ap_fifo|      v355_0_0|       pointer|
|v355_0_1_dout            |   in|   32|     ap_fifo|      v355_0_1|       pointer|
|v355_0_1_num_data_valid  |   in|   11|     ap_fifo|      v355_0_1|       pointer|
|v355_0_1_fifo_cap        |   in|   11|     ap_fifo|      v355_0_1|       pointer|
|v355_0_1_empty_n         |   in|    1|     ap_fifo|      v355_0_1|       pointer|
|v355_0_1_read            |  out|    1|     ap_fifo|      v355_0_1|       pointer|
|v355_1_0_dout            |   in|   32|     ap_fifo|      v355_1_0|       pointer|
|v355_1_0_num_data_valid  |   in|   11|     ap_fifo|      v355_1_0|       pointer|
|v355_1_0_fifo_cap        |   in|   11|     ap_fifo|      v355_1_0|       pointer|
|v355_1_0_empty_n         |   in|    1|     ap_fifo|      v355_1_0|       pointer|
|v355_1_0_read            |  out|    1|     ap_fifo|      v355_1_0|       pointer|
|v355_1_1_dout            |   in|   32|     ap_fifo|      v355_1_1|       pointer|
|v355_1_1_num_data_valid  |   in|   11|     ap_fifo|      v355_1_1|       pointer|
|v355_1_1_fifo_cap        |   in|   11|     ap_fifo|      v355_1_1|       pointer|
|v355_1_1_empty_n         |   in|    1|     ap_fifo|      v355_1_1|       pointer|
|v355_1_1_read            |  out|    1|     ap_fifo|      v355_1_1|       pointer|
|v355_2_0_dout            |   in|   32|     ap_fifo|      v355_2_0|       pointer|
|v355_2_0_num_data_valid  |   in|   11|     ap_fifo|      v355_2_0|       pointer|
|v355_2_0_fifo_cap        |   in|   11|     ap_fifo|      v355_2_0|       pointer|
|v355_2_0_empty_n         |   in|    1|     ap_fifo|      v355_2_0|       pointer|
|v355_2_0_read            |  out|    1|     ap_fifo|      v355_2_0|       pointer|
|v355_2_1_dout            |   in|   32|     ap_fifo|      v355_2_1|       pointer|
|v355_2_1_num_data_valid  |   in|   11|     ap_fifo|      v355_2_1|       pointer|
|v355_2_1_fifo_cap        |   in|   11|     ap_fifo|      v355_2_1|       pointer|
|v355_2_1_empty_n         |   in|    1|     ap_fifo|      v355_2_1|       pointer|
|v355_2_1_read            |  out|    1|     ap_fifo|      v355_2_1|       pointer|
|v355_3_0_dout            |   in|   32|     ap_fifo|      v355_3_0|       pointer|
|v355_3_0_num_data_valid  |   in|   11|     ap_fifo|      v355_3_0|       pointer|
|v355_3_0_fifo_cap        |   in|   11|     ap_fifo|      v355_3_0|       pointer|
|v355_3_0_empty_n         |   in|    1|     ap_fifo|      v355_3_0|       pointer|
|v355_3_0_read            |  out|    1|     ap_fifo|      v355_3_0|       pointer|
|v355_3_1_dout            |   in|   32|     ap_fifo|      v355_3_1|       pointer|
|v355_3_1_num_data_valid  |   in|   11|     ap_fifo|      v355_3_1|       pointer|
|v355_3_1_fifo_cap        |   in|   11|     ap_fifo|      v355_3_1|       pointer|
|v355_3_1_empty_n         |   in|    1|     ap_fifo|      v355_3_1|       pointer|
|v355_3_1_read            |  out|    1|     ap_fifo|      v355_3_1|       pointer|
|v332_0_address0          |  out|    6|   ap_memory|        v332_0|         array|
|v332_0_ce0               |  out|    1|   ap_memory|        v332_0|         array|
|v332_0_q0                |   in|   32|   ap_memory|        v332_0|         array|
|v332_1_address0          |  out|    6|   ap_memory|        v332_1|         array|
|v332_1_ce0               |  out|    1|   ap_memory|        v332_1|         array|
|v332_1_q0                |   in|   32|   ap_memory|        v332_1|         array|
|v206_0_0_address0        |  out|   10|   ap_memory|      v206_0_0|         array|
|v206_0_0_ce0             |  out|    1|   ap_memory|      v206_0_0|         array|
|v206_0_0_we0             |  out|    1|   ap_memory|      v206_0_0|         array|
|v206_0_0_d0              |  out|   32|   ap_memory|      v206_0_0|         array|
|v206_0_1_address0        |  out|   10|   ap_memory|      v206_0_1|         array|
|v206_0_1_ce0             |  out|    1|   ap_memory|      v206_0_1|         array|
|v206_0_1_we0             |  out|    1|   ap_memory|      v206_0_1|         array|
|v206_0_1_d0              |  out|   32|   ap_memory|      v206_0_1|         array|
|v206_1_0_address0        |  out|   10|   ap_memory|      v206_1_0|         array|
|v206_1_0_ce0             |  out|    1|   ap_memory|      v206_1_0|         array|
|v206_1_0_we0             |  out|    1|   ap_memory|      v206_1_0|         array|
|v206_1_0_d0              |  out|   32|   ap_memory|      v206_1_0|         array|
|v206_1_1_address0        |  out|   10|   ap_memory|      v206_1_1|         array|
|v206_1_1_ce0             |  out|    1|   ap_memory|      v206_1_1|         array|
|v206_1_1_we0             |  out|    1|   ap_memory|      v206_1_1|         array|
|v206_1_1_d0              |  out|   32|   ap_memory|      v206_1_1|         array|
|v206_2_0_address0        |  out|   10|   ap_memory|      v206_2_0|         array|
|v206_2_0_ce0             |  out|    1|   ap_memory|      v206_2_0|         array|
|v206_2_0_we0             |  out|    1|   ap_memory|      v206_2_0|         array|
|v206_2_0_d0              |  out|   32|   ap_memory|      v206_2_0|         array|
|v206_2_1_address0        |  out|   10|   ap_memory|      v206_2_1|         array|
|v206_2_1_ce0             |  out|    1|   ap_memory|      v206_2_1|         array|
|v206_2_1_we0             |  out|    1|   ap_memory|      v206_2_1|         array|
|v206_2_1_d0              |  out|   32|   ap_memory|      v206_2_1|         array|
|v206_3_0_address0        |  out|   10|   ap_memory|      v206_3_0|         array|
|v206_3_0_ce0             |  out|    1|   ap_memory|      v206_3_0|         array|
|v206_3_0_we0             |  out|    1|   ap_memory|      v206_3_0|         array|
|v206_3_0_d0              |  out|   32|   ap_memory|      v206_3_0|         array|
|v206_3_1_address0        |  out|   10|   ap_memory|      v206_3_1|         array|
|v206_3_1_ce0             |  out|    1|   ap_memory|      v206_3_1|         array|
|v206_3_1_we0             |  out|    1|   ap_memory|      v206_3_1|         array|
|v206_3_1_d0              |  out|   32|   ap_memory|      v206_3_1|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

