--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml mcs_top.twx mcs_top.ncd -o
mcs_top.twr mcs_top.pcf -ucf pines.ucf

Design file:              mcs_top.ncd
Physical constraint file: mcs_top.pcf
Device,package,speed:     xc3s1000,ft256,-4 (PRODUCTION 1.39 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Inst_divisor/CLKIN_IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.987ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Inst_divisor/CLKIN_IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.013ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: Inst_divisor/DCM_INST/CLKIN
  Logical resource: Inst_divisor/DCM_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: Inst_divisor/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 4.013ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpco)
  Physical resource: Inst_divisor/DCM_INST/CLK0
  Logical resource: Inst_divisor/DCM_INST/CLK0
  Location pin: DCM_X0Y0.CLK0
  Clock network: Inst_divisor/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_divisor/DCM_INST/CLKIN
  Logical resource: Inst_divisor/DCM_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: Inst_divisor/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "Inst_divisor/CLKDV_BUF" derived 
from  NET "Inst_divisor/CLKIN_IBUFG" PERIOD = 10 ns HIGH 50%;  multiplied by 
2.00 to 20 nS and duty cycle corrected to HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 111904 paths analyzed, 3378 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.616ns.
--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op2_DFF (SLICE_X69Y78.G3), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op2_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.616ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKO rising at 0.000ns
  Destination Clock:    CLKO rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op2_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.YQ      Tcko                  0.720   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/buffer_Addr<2>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I
    SLICE_X34Y64.F3      net (fanout=46)       3.911   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/buffer_Addr<1>
    SLICE_X34Y64.X       Tilo                  0.608   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/imm_Value<4>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X71Y75.F2      net (fanout=35)       4.970   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/imm_Value<4>
    SLICE_X71Y75.X       Tilo                  0.551   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT3
    SLICE_X61Y64.F2      net (fanout=1)        1.922   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
    SLICE_X61Y64.X       Tilo                  0.551   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/res_Forward2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4
    SLICE_X69Y78.G3      net (fanout=32)       2.390   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/res_Forward2
    SLICE_X69Y78.CLK     Tgck                  0.993   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<9>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/op2_Reg1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Using_LUT4_2.Op2_MUXF5
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op2_DFF
    -------------------------------------------------  ---------------------------
    Total                                     16.616ns (3.423ns logic, 13.193ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op2_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.475ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKO rising at 0.000ns
  Destination Clock:    CLKO rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op2_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y72.YQ      Tcko                  0.720   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/buffer_Addr<3>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I
    SLICE_X34Y64.F1      net (fanout=45)       3.770   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/buffer_Addr<3>
    SLICE_X34Y64.X       Tilo                  0.608   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/imm_Value<4>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X71Y75.F2      net (fanout=35)       4.970   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/imm_Value<4>
    SLICE_X71Y75.X       Tilo                  0.551   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT3
    SLICE_X61Y64.F2      net (fanout=1)        1.922   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
    SLICE_X61Y64.X       Tilo                  0.551   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/res_Forward2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4
    SLICE_X69Y78.G3      net (fanout=32)       2.390   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/res_Forward2
    SLICE_X69Y78.CLK     Tgck                  0.993   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<9>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/op2_Reg1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Using_LUT4_2.Op2_MUXF5
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op2_DFF
    -------------------------------------------------  ---------------------------
    Total                                     16.475ns (3.423ns logic, 13.052ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op2_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.454ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKO rising at 0.000ns
  Destination Clock:    CLKO rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op2_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.XQ      Tcko                  0.720   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/buffer_Addr<2>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I
    SLICE_X34Y64.F2      net (fanout=45)       3.749   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/buffer_Addr<2>
    SLICE_X34Y64.X       Tilo                  0.608   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/imm_Value<4>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X71Y75.F2      net (fanout=35)       4.970   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/imm_Value<4>
    SLICE_X71Y75.X       Tilo                  0.551   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT3
    SLICE_X61Y64.F2      net (fanout=1)        1.922   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
    SLICE_X61Y64.X       Tilo                  0.551   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/res_Forward2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4
    SLICE_X69Y78.G3      net (fanout=32)       2.390   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/res_Forward2
    SLICE_X69Y78.CLK     Tgck                  0.993   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<9>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/op2_Reg1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Using_LUT4_2.Op2_MUXF5
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op2_DFF
    -------------------------------------------------  ---------------------------
    Total                                     16.454ns (3.423ns logic, 13.031ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF (SLICE_X57Y58.G4), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.354ns (Levels of Logic = 4)
  Clock Path Skew:      -0.165ns (0.505 - 0.670)
  Source Clock:         CLKO rising at 0.000ns
  Destination Clock:    CLKO rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.YQ      Tcko                  0.720   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/buffer_Addr<2>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I
    SLICE_X34Y64.F3      net (fanout=46)       3.911   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/buffer_Addr<1>
    SLICE_X34Y64.X       Tilo                  0.608   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/imm_Value<4>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X71Y75.F2      net (fanout=35)       4.970   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/imm_Value<4>
    SLICE_X71Y75.X       Tilo                  0.551   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT3
    SLICE_X61Y64.F2      net (fanout=1)        1.922   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
    SLICE_X61Y64.X       Tilo                  0.551   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/res_Forward2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4
    SLICE_X57Y58.G4      net (fanout=32)       2.128   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/res_Forward2
    SLICE_X57Y58.CLK     Tgck                  0.993   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<31>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/op2_Reg1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Using_LUT4_2.Op2_MUXF5
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF
    -------------------------------------------------  ---------------------------
    Total                                     16.354ns (3.423ns logic, 12.931ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.213ns (Levels of Logic = 4)
  Clock Path Skew:      -0.165ns (0.505 - 0.670)
  Source Clock:         CLKO rising at 0.000ns
  Destination Clock:    CLKO rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y72.YQ      Tcko                  0.720   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/buffer_Addr<3>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I
    SLICE_X34Y64.F1      net (fanout=45)       3.770   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/buffer_Addr<3>
    SLICE_X34Y64.X       Tilo                  0.608   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/imm_Value<4>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X71Y75.F2      net (fanout=35)       4.970   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/imm_Value<4>
    SLICE_X71Y75.X       Tilo                  0.551   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT3
    SLICE_X61Y64.F2      net (fanout=1)        1.922   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
    SLICE_X61Y64.X       Tilo                  0.551   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/res_Forward2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4
    SLICE_X57Y58.G4      net (fanout=32)       2.128   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/res_Forward2
    SLICE_X57Y58.CLK     Tgck                  0.993   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<31>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/op2_Reg1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Using_LUT4_2.Op2_MUXF5
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF
    -------------------------------------------------  ---------------------------
    Total                                     16.213ns (3.423ns logic, 12.790ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.192ns (Levels of Logic = 4)
  Clock Path Skew:      -0.165ns (0.505 - 0.670)
  Source Clock:         CLKO rising at 0.000ns
  Destination Clock:    CLKO rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.XQ      Tcko                  0.720   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/buffer_Addr<2>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I
    SLICE_X34Y64.F2      net (fanout=45)       3.749   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/buffer_Addr<2>
    SLICE_X34Y64.X       Tilo                  0.608   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/imm_Value<4>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X71Y75.F2      net (fanout=35)       4.970   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/imm_Value<4>
    SLICE_X71Y75.X       Tilo                  0.551   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT3
    SLICE_X61Y64.F2      net (fanout=1)        1.922   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
    SLICE_X61Y64.X       Tilo                  0.551   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/res_Forward2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4
    SLICE_X57Y58.G4      net (fanout=32)       2.128   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/res_Forward2
    SLICE_X57Y58.CLK     Tgck                  0.993   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<31>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/op2_Reg1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Using_LUT4_2.Op2_MUXF5
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF
    -------------------------------------------------  ---------------------------
    Total                                     16.192ns (3.423ns logic, 12.769ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF (SLICE_X68Y63.G4), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.269ns (Levels of Logic = 4)
  Clock Path Skew:      -0.199ns (0.231 - 0.430)
  Source Clock:         CLKO rising at 0.000ns
  Destination Clock:    CLKO rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.YQ      Tcko                  0.720   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/buffer_Addr<2>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I
    SLICE_X34Y64.F3      net (fanout=46)       3.911   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/buffer_Addr<1>
    SLICE_X34Y64.X       Tilo                  0.608   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/imm_Value<4>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X71Y75.F2      net (fanout=35)       4.970   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/imm_Value<4>
    SLICE_X71Y75.X       Tilo                  0.551   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT3
    SLICE_X61Y64.F2      net (fanout=1)        1.922   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
    SLICE_X61Y64.X       Tilo                  0.551   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/res_Forward2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4
    SLICE_X68Y63.G4      net (fanout=32)       1.986   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/res_Forward2
    SLICE_X68Y63.CLK     Tgck                  1.050   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<25>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/op2_Reg1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Using_LUT4_2.Op2_MUXF5
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF
    -------------------------------------------------  ---------------------------
    Total                                     16.269ns (3.480ns logic, 12.789ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.128ns (Levels of Logic = 4)
  Clock Path Skew:      -0.199ns (0.231 - 0.430)
  Source Clock:         CLKO rising at 0.000ns
  Destination Clock:    CLKO rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y72.YQ      Tcko                  0.720   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/buffer_Addr<3>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I
    SLICE_X34Y64.F1      net (fanout=45)       3.770   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/buffer_Addr<3>
    SLICE_X34Y64.X       Tilo                  0.608   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/imm_Value<4>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X71Y75.F2      net (fanout=35)       4.970   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/imm_Value<4>
    SLICE_X71Y75.X       Tilo                  0.551   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT3
    SLICE_X61Y64.F2      net (fanout=1)        1.922   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
    SLICE_X61Y64.X       Tilo                  0.551   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/res_Forward2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4
    SLICE_X68Y63.G4      net (fanout=32)       1.986   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/res_Forward2
    SLICE_X68Y63.CLK     Tgck                  1.050   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<25>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/op2_Reg1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Using_LUT4_2.Op2_MUXF5
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF
    -------------------------------------------------  ---------------------------
    Total                                     16.128ns (3.480ns logic, 12.648ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.107ns (Levels of Logic = 4)
  Clock Path Skew:      -0.199ns (0.231 - 0.430)
  Source Clock:         CLKO rising at 0.000ns
  Destination Clock:    CLKO rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y73.XQ      Tcko                  0.720   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/buffer_Addr<2>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I
    SLICE_X34Y64.F2      net (fanout=45)       3.749   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/buffer_Addr<2>
    SLICE_X34Y64.X       Tilo                  0.608   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/imm_Value<4>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X71Y75.F2      net (fanout=35)       4.970   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/imm_Value<4>
    SLICE_X71Y75.X       Tilo                  0.551   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT3
    SLICE_X61Y64.F2      net (fanout=1)        1.922   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/res_forward2_3
    SLICE_X61Y64.X       Tilo                  0.551   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/res_Forward2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4
    SLICE_X68Y63.G4      net (fanout=32)       1.986   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/res_Forward2
    SLICE_X68Y63.CLK     Tgck                  1.050   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<25>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/op2_Reg1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Using_LUT4_2.Op2_MUXF5
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF
    -------------------------------------------------  ---------------------------
    Total                                     16.107ns (3.480ns logic, 12.627ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "Inst_divisor/CLKDV_BUF" derived from
 NET "Inst_divisor/CLKIN_IBUFG" PERIOD = 10 ns HIGH 50%;
 multiplied by 2.00 to 20 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_7 (SLICE_X43Y57.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/iomodule_0/write_data_0 (FF)
  Destination:          mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKO rising at 20.000ns
  Destination Clock:    CLKO rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs_0/U0/iomodule_0/write_data_0 to mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y56.YQ      Tcko                  0.576   mcs_0/U0/iomodule_0/write_data<1>
                                                       mcs_0/U0/iomodule_0/write_data_0
    SLICE_X43Y57.BX      net (fanout=1)        0.513   mcs_0/U0/iomodule_0/write_data<0>
    SLICE_X43Y57.CLK     Tckdi       (-Th)     0.283   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut<7>
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/fifo_DOut_7
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.293ns logic, 0.513ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_6 (SLICE_X46Y64.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/frame_error (FF)
  Destination:          mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKO rising at 20.000ns
  Destination Clock:    CLKO rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/frame_error to mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y65.XQ      Tcko                  0.576   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/frame_error
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/frame_error
    SLICE_X46Y64.BX      net (fanout=1)        0.513   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/frame_error
    SLICE_X46Y64.CLK     Tckdi       (-Th)     0.283   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status<6>
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Status_6
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.293ns logic, 0.513ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_5 (SLICE_X49Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_5 (FF)
  Destination:          mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.265 - 0.266)
  Source Clock:         CLKO rising at 20.000ns
  Destination Clock:    CLKO rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_5 to mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y66.XQ      Tcko                  0.576   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i<5>
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i_5
    SLICE_X49Y66.BX      net (fanout=1)        0.513   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_data_i<5>
    SLICE_X49Y66.CLK     Tckdi       (-Th)     0.283   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data<5>
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_Data_5
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.293ns logic, 0.513ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "Inst_divisor/CLKDV_BUF" derived from
 NET "Inst_divisor/CLKIN_IBUFG" PERIOD = 10 ns HIGH 50%;
 multiplied by 2.00 to 20 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 10.910ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 9.090ns (110.011MHz) (Tdcmpdv)
  Physical resource: Inst_divisor/DCM_INST/CLKDV
  Logical resource: Inst_divisor/DCM_INST/CLKDV
  Location pin: DCM_X0Y0.CLKDV
  Clock network: Inst_divisor/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 17.268ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.366ns (Tbpwl)
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S4.The_BRAMs[3].RAMB16_S4_1/CLKA
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S4.The_BRAMs[3].RAMB16_S4_1.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: CLKO
--------------------------------------------------------------------------------
Slack: 17.268ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.366ns (Tbpwh)
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S4.The_BRAMs[3].RAMB16_S4_1/CLKA
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S4.The_BRAMs[3].RAMB16_S4_1.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: CLKO
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for Inst_divisor/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|Inst_divisor/CLKIN_IBUFG       |     10.000ns|      5.987ns|      8.308ns|            0|            0|            0|       111904|
| Inst_divisor/CLKDV_BUF        |     20.000ns|     16.616ns|          N/A|            0|            0|       111904|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   16.616|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 111904 paths, 0 nets, and 5109 connections

Design statistics:
   Minimum period:  16.616ns{1}   (Maximum frequency:  60.183MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 14 16:08:36 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 189 MB



