<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Dec 17 06:45:20 2023" VIVADOVERSION="2020.1">

  <SYSTEMINFO ARCH="virtexuplus" BOARD="xilinx.com:au250:part0:1.0" DEVICE="xcu250" NAME="bd_d216" PACKAGE="figd2104" SPEEDGRADE="-2L"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="reset_psr_aclk_SLR0" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="aclk"/>
        <CONNECTION INSTANCE="interconnect_vip_s04_axi" PORT="aclk"/>
        <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="aclk"/>
        <CONNECTION INSTANCE="interconnect_vip_s06_axi" PORT="aclk"/>
        <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="aclk"/>
        <CONNECTION INSTANCE="interconnect_vip_s08_axi" PORT="aclk"/>
        <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="aclk"/>
        <CONNECTION INSTANCE="interconnect_vip_s10_axi" PORT="aclk"/>
        <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="aclk"/>
        <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="aclk1"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="External_Ports_aclk1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_psr_ctrl_interconnect" PORT="slowest_sync_clk"/>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="aclk"/>
        <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="aclk"/>
        <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="reset_psr_aclk_SLR0" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="memory_psr_ctrl_interconnect" PORT="ext_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="300000000" DIR="I" NAME="ddr4_mem01_clk" SIGIS="clk"/>
    <PORT CLKFREQUENCY="300000000" DIR="O" NAME="ddr4_mem00_ui_clk" SIGIS="clk" SIGNAME="memory_vip_ui_clk_DDR4_MEM00_clk_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_vip_ui_clk_DDR4_MEM00" PORT="clk_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ddr4_mem01_ui_clk" SIGIS="clk"/>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ddr4_mem02_ui_clk" SIGIS="clk"/>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ddr4_mem03_ui_clk" SIGIS="clk"/>
    <PORT DIR="I" NAME="ddr4_mem00_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_ddr4_mem00_sys_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="sys_rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ddr4_mem01_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
    <PORT DIR="I" NAME="ddr4_mem02_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
    <PORT DIR="I" NAME="ddr4_mem03_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
    <PORT DIR="O" NAME="ddr4_mem_calib_complete" SIGIS="data" SIGNAME="memory_calib_reduce_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_calib_reduce" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ddr4_mem_calib_vec" RIGHT="0" SIGIS="data" SIGNAME="memory_calib_vector_concat_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_calib_vector_concat" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR4_MEM00_act_n" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_act_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_act_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="16" NAME="DDR4_MEM00_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_adr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_adr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR4_MEM00_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR4_MEM00_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_bg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_bg"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="DDR4_MEM00_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="memory_ddr4_mem00_c0_ddr4_ck_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_ck_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="DDR4_MEM00_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="memory_ddr4_mem00_c0_ddr4_ck_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_ck_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM00_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM00_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="71" NAME="DDR4_MEM00_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM00_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_dqs_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_dqs_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM00_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_dqs_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_dqs_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM00_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR4_MEM00_par" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_parity">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_parity"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR4_MEM00_reset_n" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="DDR4_MEM00_DIFF_CLK_clk_n" SIGIS="clk" SIGNAME="memory_ddr4_mem00_c0_sys_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_sys_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="DDR4_MEM00_DIFF_CLK_clk_p" SIGIS="clk" SIGNAME="memory_ddr4_mem00_c0_sys_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_sys_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="71" NAME="DDR4_MEM01_dq" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM01_dqs_t" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM01_dqs_c" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="16" NAME="DDR4_MEM01_adr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="DDR4_MEM01_ba" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="DDR4_MEM01_bg" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR4_MEM01_act_n" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR4_MEM01_reset_n" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM01_ck_t" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM01_ck_c" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM01_cke" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM01_cs_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM01_odt" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR4_MEM01_par" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="71" NAME="DDR4_MEM02_dq" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM02_dqs_t" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM02_dqs_c" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="16" NAME="DDR4_MEM02_adr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="DDR4_MEM02_ba" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="DDR4_MEM02_bg" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR4_MEM02_act_n" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR4_MEM02_reset_n" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM02_ck_t" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM02_ck_c" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM02_cke" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM02_cs_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM02_odt" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR4_MEM02_par" SIGIS="undef"/>
    <PORT DIR="I" NAME="DDR4_MEM02_DIFF_CLK_clk_p" SIGIS="undef"/>
    <PORT DIR="I" NAME="DDR4_MEM02_DIFF_CLK_clk_n" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="71" NAME="DDR4_MEM03_dq" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM03_dqs_t" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM03_dqs_c" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="16" NAME="DDR4_MEM03_adr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="DDR4_MEM03_ba" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="DDR4_MEM03_bg" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR4_MEM03_act_n" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR4_MEM03_reset_n" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM03_ck_t" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM03_ck_c" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM03_cke" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM03_cs_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM03_odt" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR4_MEM03_par" SIGIS="undef"/>
    <PORT DIR="I" NAME="DDR4_MEM03_DIFF_CLK_clk_p" SIGIS="undef"/>
    <PORT DIR="I" NAME="DDR4_MEM03_DIFF_CLK_clk_n" SIGIS="undef"/>
    <PORT DIR="I" LEFT="38" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="38" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="S01_AXI_awregion" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="511" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="63" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef"/>
    <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="2" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="38" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="S01_AXI_arregion" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="2" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="511" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef"/>
    <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="S02_AXI_awid" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="38" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="0" NAME="S02_AXI_awlock" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="S02_AXI_awregion" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="S02_AXI_awqos" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="S02_AXI_awvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="S02_AXI_awready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="511" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="63" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="S02_AXI_wlast" SIGIS="undef"/>
    <PORT DIR="I" NAME="S02_AXI_wvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="S02_AXI_wready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="2" NAME="S02_AXI_bid" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="S02_AXI_bvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="S02_AXI_bready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="S02_AXI_arid" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="38" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="S02_AXI_arsize" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="0" NAME="S02_AXI_arlock" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="S02_AXI_arregion" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="S02_AXI_arqos" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="S02_AXI_arvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="S02_AXI_arready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="2" NAME="S02_AXI_rid" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="511" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="S02_AXI_rlast" SIGIS="undef"/>
    <PORT DIR="O" NAME="S02_AXI_rvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="S02_AXI_rready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="S03_AXI_awid" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="38" NAME="S03_AXI_awaddr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="7" NAME="S03_AXI_awlen" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="S03_AXI_awsize" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="1" NAME="S03_AXI_awburst" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="0" NAME="S03_AXI_awlock" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="S03_AXI_awcache" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="S03_AXI_awprot" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="S03_AXI_awregion" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="S03_AXI_awqos" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="S03_AXI_awvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="S03_AXI_awready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="511" NAME="S03_AXI_wdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="63" NAME="S03_AXI_wstrb" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="S03_AXI_wlast" SIGIS="undef"/>
    <PORT DIR="I" NAME="S03_AXI_wvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="S03_AXI_wready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="2" NAME="S03_AXI_bid" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="S03_AXI_bresp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="S03_AXI_bvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="S03_AXI_bready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="S03_AXI_arid" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="38" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="S03_AXI_arsize" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="0" NAME="S03_AXI_arlock" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="S03_AXI_arregion" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="S03_AXI_arqos" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="S03_AXI_arvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="S03_AXI_arready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="2" NAME="S03_AXI_rid" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="511" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="S03_AXI_rlast" SIGIS="undef"/>
    <PORT DIR="O" NAME="S03_AXI_rvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="S03_AXI_rready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="38" NAME="S04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s04_axi_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s04_axi" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S04_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s04_axi_s_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s04_axi" PORT="s_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="S04_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s04_axi_s_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s04_axi" PORT="s_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s04_axi_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s04_axi" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S04_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s04_axi_s_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s04_axi" PORT="s_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S04_AXI_arready" SIGIS="undef" SIGNAME="interconnect_vip_s04_axi_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s04_axi" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S04_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s04_axi_s_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s04_axi" PORT="s_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S04_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_vip_s04_axi_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s04_axi" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="S04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s04_axi_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s04_axi" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S04_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_vip_s04_axi_s_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s04_axi" PORT="s_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S04_AXI_rready" SIGIS="undef" SIGNAME="interconnect_vip_s04_axi_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s04_axi" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s04_axi_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s04_axi" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S04_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_vip_s04_axi_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s04_axi" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="S05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S05_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="s_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="S05_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="s_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S05_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="s_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S05_AXI_awready" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S05_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="s_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S05_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S05_AXI_bready" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S05_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="S05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S05_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="s_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S05_AXI_wready" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="S05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S05_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="S06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s06_axi_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s06_axi" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S06_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s06_axi_s_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s06_axi" PORT="s_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="S06_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s06_axi_s_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s06_axi" PORT="s_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S06_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s06_axi_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s06_axi" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S06_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s06_axi_s_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s06_axi" PORT="s_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S06_AXI_arready" SIGIS="undef" SIGNAME="interconnect_vip_s06_axi_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s06_axi" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S06_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s06_axi_s_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s06_axi" PORT="s_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S06_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_vip_s06_axi_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s06_axi" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="S06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s06_axi_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s06_axi" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S06_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_vip_s06_axi_s_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s06_axi" PORT="s_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S06_AXI_rready" SIGIS="undef" SIGNAME="interconnect_vip_s06_axi_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s06_axi" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s06_axi_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s06_axi" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S06_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_vip_s06_axi_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s06_axi" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="S07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S07_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="s_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="S07_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="s_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S07_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S07_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="s_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S07_AXI_awready" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S07_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="s_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S07_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S07_AXI_bready" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S07_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="S07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S07_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="s_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S07_AXI_wready" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="S07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S07_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="S08_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s08_axi_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s08_axi" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S08_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s08_axi_s_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s08_axi" PORT="s_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="S08_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s08_axi_s_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s08_axi" PORT="s_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S08_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s08_axi_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s08_axi" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S08_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s08_axi_s_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s08_axi" PORT="s_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S08_AXI_arready" SIGIS="undef" SIGNAME="interconnect_vip_s08_axi_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s08_axi" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S08_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s08_axi_s_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s08_axi" PORT="s_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S08_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_vip_s08_axi_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s08_axi" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="S08_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s08_axi_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s08_axi" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S08_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_vip_s08_axi_s_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s08_axi" PORT="s_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S08_AXI_rready" SIGIS="undef" SIGNAME="interconnect_vip_s08_axi_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s08_axi" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S08_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s08_axi_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s08_axi" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S08_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_vip_s08_axi_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s08_axi" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="S09_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S09_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="s_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="S09_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="s_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S09_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S09_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="s_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S09_AXI_awready" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S09_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="s_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S09_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S09_AXI_bready" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S09_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S09_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S09_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S09_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="s_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S09_AXI_wready" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S09_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S09_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="S10_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s10_axi_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s10_axi" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S10_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s10_axi_s_axi_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s10_axi" PORT="s_axi_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="S10_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s10_axi_s_axi_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s10_axi" PORT="s_axi_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S10_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s10_axi_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s10_axi" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S10_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s10_axi_s_axi_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s10_axi" PORT="s_axi_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S10_AXI_arready" SIGIS="undef" SIGNAME="interconnect_vip_s10_axi_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s10_axi" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S10_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s10_axi_s_axi_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s10_axi" PORT="s_axi_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S10_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_vip_s10_axi_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s10_axi" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="S10_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s10_axi_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s10_axi" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S10_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_vip_s10_axi_s_axi_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s10_axi" PORT="s_axi_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S10_AXI_rready" SIGIS="undef" SIGNAME="interconnect_vip_s10_axi_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s10_axi" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S10_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s10_axi_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s10_axi" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S10_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_vip_s10_axi_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s10_axi" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="S11_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S11_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="s_axi_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="S11_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="s_axi_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S11_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S11_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="s_axi_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S11_AXI_awready" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S11_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="s_axi_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S11_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S11_AXI_bready" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S11_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S11_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S11_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S11_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="s_axi_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S11_AXI_wready" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S11_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S11_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="S_AXI_CTRL_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_CTRL_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_CTRL_awvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_CTRL_awready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_CTRL_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_CTRL_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_CTRL_wvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_CTRL_wready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_CTRL_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_CTRL_bvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_CTRL_bready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="S_AXI_CTRL_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_CTRL_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_CTRL_arvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_CTRL_arready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="S_AXI_CTRL_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_CTRL_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_CTRL_rvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_CTRL_rready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="s_axi_rid"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXI_CTRL" DATAWIDTH="32" NAME="S_AXI_CTRL" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_CTRL_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_CTRL_awprot"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_CTRL_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_CTRL_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_CTRL_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_CTRL_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_CTRL_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_CTRL_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_CTRL_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_CTRL_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_CTRL_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_CTRL_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_CTRL_arprot"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_CTRL_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_CTRL_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_CTRL_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_CTRL_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_CTRL_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_CTRL_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_REG" BASENAME="C_BASEADDR" BASEVALUE="0x01000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0100FFFF" INSTANCE="memory_ddr4_mem00" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S_AXI_CTRL" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="C0_DDR4_S_AXI_CTRL"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_ddr4_mem00"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S00_AXI" DATAWIDTH="512" NAME="S00_AXI" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="S00_AXI_arregion"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="S00_AXI_awregion"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x4000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43FFFFFFFF" INSTANCE="memory_ddr4_mem00" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S00_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_ddr4_mem00"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="512" NAME="S01_AXI" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="S01_AXI_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="S01_AXI_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="512" NAME="S02_AXI" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="S02_AXI_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S02_AXI_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="S02_AXI_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="S02_AXI_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="S02_AXI_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S02_AXI_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S02_AXI_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="S02_AXI_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="S02_AXI_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="S02_AXI_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="512" NAME="S03_AXI" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="S03_AXI_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S03_AXI_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="S03_AXI_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S03_AXI_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="S03_AXI_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S03_AXI_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S03_AXI_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S03_AXI_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="S03_AXI_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="S03_AXI_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S03_AXI_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S03_AXI_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S03_AXI_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S03_AXI_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="S03_AXI_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S03_AXI_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S03_AXI_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="S03_AXI_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S03_AXI_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S03_AXI_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S03_AXI_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="S03_AXI_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S03_AXI_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="S03_AXI_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S03_AXI_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="S03_AXI_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S03_AXI_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S03_AXI_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S03_AXI_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="S03_AXI_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="S03_AXI_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S03_AXI_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S03_AXI_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="S03_AXI_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S03_AXI_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S03_AXI_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="S03_AXI_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S03_AXI_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S03_AXI_rready"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S04_AXI" DATAWIDTH="512" NAME="S04_AXI" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S04_AXI_araddr"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S04_AXI_arcache"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="S04_AXI_arlen"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S04_AXI_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="S04_AXI_arqos"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S04_AXI_arready"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="S04_AXI_arregion"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S04_AXI_arvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S04_AXI_rdata"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="S04_AXI_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S04_AXI_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S04_AXI_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S04_AXI_rvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x4000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43FFFFFFFF" INSTANCE="memory_ddr4_mem00" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S04_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_ddr4_mem00"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S05_AXI" DATAWIDTH="512" NAME="S05_AXI" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S05_AXI_awaddr"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S05_AXI_awcache"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="S05_AXI_awlen"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S05_AXI_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="S05_AXI_awqos"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S05_AXI_awready"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="S05_AXI_awregion"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S05_AXI_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S05_AXI_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S05_AXI_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S05_AXI_bvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S05_AXI_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="S05_AXI_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S05_AXI_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S05_AXI_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S05_AXI_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x4000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43FFFFFFFF" INSTANCE="memory_ddr4_mem00" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S05_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_ddr4_mem00"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S06_AXI" DATAWIDTH="512" NAME="S06_AXI" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S06_AXI_araddr"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S06_AXI_arcache"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="S06_AXI_arlen"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S06_AXI_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="S06_AXI_arqos"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S06_AXI_arready"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="S06_AXI_arregion"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S06_AXI_arvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S06_AXI_rdata"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="S06_AXI_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S06_AXI_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S06_AXI_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S06_AXI_rvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x4000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43FFFFFFFF" INSTANCE="memory_ddr4_mem00" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S06_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_ddr4_mem00"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S07_AXI" DATAWIDTH="512" NAME="S07_AXI" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S07_AXI_awaddr"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S07_AXI_awcache"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="S07_AXI_awlen"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S07_AXI_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="S07_AXI_awqos"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S07_AXI_awready"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="S07_AXI_awregion"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S07_AXI_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S07_AXI_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S07_AXI_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S07_AXI_bvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S07_AXI_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="S07_AXI_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S07_AXI_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S07_AXI_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S07_AXI_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x4000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43FFFFFFFF" INSTANCE="memory_ddr4_mem00" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S07_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_ddr4_mem00"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S08_AXI" DATAWIDTH="512" NAME="S08_AXI" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S08_AXI_araddr"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S08_AXI_arcache"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="S08_AXI_arlen"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S08_AXI_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="S08_AXI_arqos"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S08_AXI_arready"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="S08_AXI_arregion"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S08_AXI_arvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S08_AXI_rdata"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="S08_AXI_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S08_AXI_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S08_AXI_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S08_AXI_rvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x4000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43FFFFFFFF" INSTANCE="memory_ddr4_mem00" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S08_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_ddr4_mem00"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S09_AXI" DATAWIDTH="32" NAME="S09_AXI" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S09_AXI_awaddr"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S09_AXI_awcache"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="S09_AXI_awlen"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S09_AXI_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="S09_AXI_awqos"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S09_AXI_awready"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="S09_AXI_awregion"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S09_AXI_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S09_AXI_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S09_AXI_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S09_AXI_bvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S09_AXI_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="S09_AXI_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S09_AXI_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S09_AXI_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S09_AXI_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x4000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43FFFFFFFF" INSTANCE="memory_ddr4_mem00" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S09_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_ddr4_mem00"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S10_AXI" DATAWIDTH="512" NAME="S10_AXI" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S10_AXI_araddr"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S10_AXI_arcache"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="S10_AXI_arlen"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S10_AXI_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="S10_AXI_arqos"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S10_AXI_arready"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="S10_AXI_arregion"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S10_AXI_arvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S10_AXI_rdata"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="S10_AXI_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S10_AXI_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S10_AXI_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S10_AXI_rvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x4000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43FFFFFFFF" INSTANCE="memory_ddr4_mem00" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S10_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_ddr4_mem00"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S11_AXI" DATAWIDTH="32" NAME="S11_AXI" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S11_AXI_awaddr"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S11_AXI_awcache"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="S11_AXI_awlen"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S11_AXI_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="S11_AXI_awqos"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S11_AXI_awready"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="S11_AXI_awregion"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S11_AXI_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S11_AXI_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S11_AXI_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S11_AXI_bvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S11_AXI_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="S11_AXI_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S11_AXI_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S11_AXI_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S11_AXI_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="C0_DDR4_ADDRESS_BLOCK" BASENAME="C_BASEADDR" BASEVALUE="0x4000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43FFFFFFFF" INSTANCE="memory_ddr4_mem00" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S11_AXI" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="C0_DDR4_S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_ddr4_mem00"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="memory_ddr4_mem00_C0_DDR4" DATAWIDTH="72" NAME="DDR4_MEM00" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
      <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="DDR4_MEM00_act_n"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="DDR4_MEM00_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="DDR4_MEM00_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="DDR4_MEM00_bg"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="DDR4_MEM00_ck_c"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="DDR4_MEM00_ck_t"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="DDR4_MEM00_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR4_MEM00_cs_n"/>
        <PORTMAP LOGICAL="DQ" PHYSICAL="DDR4_MEM00_dq"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="DDR4_MEM00_dqs_c"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="DDR4_MEM00_dqs_t"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="DDR4_MEM00_odt"/>
        <PORTMAP LOGICAL="PAR" PHYSICAL="DDR4_MEM00_par"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR4_MEM00_reset_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="8" NAME="DDR4_MEM01" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DQ" PHYSICAL="DDR4_MEM01_dq"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="DDR4_MEM01_dqs_t"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="DDR4_MEM01_dqs_c"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="DDR4_MEM01_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="DDR4_MEM01_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="DDR4_MEM01_bg"/>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="DDR4_MEM01_act_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR4_MEM01_reset_n"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="DDR4_MEM01_ck_t"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="DDR4_MEM01_ck_c"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="DDR4_MEM01_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR4_MEM01_cs_n"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="DDR4_MEM01_odt"/>
        <PORTMAP LOGICAL="PAR" PHYSICAL="DDR4_MEM01_par"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="8" NAME="DDR4_MEM02" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DQ" PHYSICAL="DDR4_MEM02_dq"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="DDR4_MEM02_dqs_t"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="DDR4_MEM02_dqs_c"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="DDR4_MEM02_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="DDR4_MEM02_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="DDR4_MEM02_bg"/>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="DDR4_MEM02_act_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR4_MEM02_reset_n"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="DDR4_MEM02_ck_t"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="DDR4_MEM02_ck_c"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="DDR4_MEM02_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR4_MEM02_cs_n"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="DDR4_MEM02_odt"/>
        <PORTMAP LOGICAL="PAR" PHYSICAL="DDR4_MEM02_par"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="8" NAME="DDR4_MEM03" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DQ" PHYSICAL="DDR4_MEM03_dq"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="DDR4_MEM03_dqs_t"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="DDR4_MEM03_dqs_c"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="DDR4_MEM03_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="DDR4_MEM03_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="DDR4_MEM03_bg"/>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="DDR4_MEM03_act_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR4_MEM03_reset_n"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="DDR4_MEM03_ck_t"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="DDR4_MEM03_ck_c"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="DDR4_MEM03_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR4_MEM03_cs_n"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="DDR4_MEM03_odt"/>
        <PORTMAP LOGICAL="PAR" PHYSICAL="DDR4_MEM03_par"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_DDR4_MEM00_DIFF_CLK" NAME="DDR4_MEM00_DIFF_CLK" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="DDR4_MEM00_DIFF_CLK_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="DDR4_MEM00_DIFF_CLK_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="__NOC__" NAME="DDR4_MEM02_DIFF_CLK" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="DDR4_MEM02_DIFF_CLK_clk_p"/>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="DDR4_MEM02_DIFF_CLK_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="__NOC__" NAME="DDR4_MEM03_DIFF_CLK" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="DDR4_MEM03_DIFF_CLK_clk_p"/>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="DDR4_MEM03_DIFF_CLK_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE BD="bd_d216_interconnect_DDR4_MEM00_0" BDTYPE="SBD" COREREVISION="13" DRIVERMODE="CORE" FULLNAME="/interconnect/interconnect_ddr4_mem00" HWVERSION="1.0" INSTANCE="interconnect_interconnect_ddr4_mem00" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="bd_d216_interconnect_DDR4_MEM00_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="bd_d216_interconnect_DDR4_MEM00_0"/>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_interconnect_DDR4_MEM00_0"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="9"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="2"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="__view__ {functional {S00_Buffer {R_SIZE 512 W_SIZE 512} S00_Entry {PKT_R_THR 512 LIM_R_LEN 256 PKT_W_THR 64 LIM_W_LEN 256} S01_Buffer {R_SIZE 512 W_SIZE 512} S01_Entry {PKT_R_THR 512 LIM_R_LEN 256 PKT_W_THR 64 LIM_W_LEN 256} S02_Buffer {R_SIZE 512 W_SIZE 512} S02_Entry {PKT_R_THR 512 LIM_R_LEN 256 PKT_W_THR 64 LIM_W_LEN 256} S03_Buffer {R_SIZE 512 W_SIZE 512} S03_Entry {PKT_R_THR 512 LIM_R_LEN 256 PKT_W_THR 64 LIM_W_LEN 256} S04_Buffer {R_SIZE 512} S04_Entry {PKT_R_THR 512 LIM_R_LEN 256} S05_Buffer {W_SIZE 512} S05_Entry {PKT_W_THR 64 LIM_W_LEN 256} S06_Buffer {R_SIZE 512} S06_Entry {PKT_R_THR 512 LIM_R_LEN 256} S07_Buffer {W_SIZE 512} S07_Entry {PKT_W_THR 64 LIM_W_LEN 256} S08_Buffer {R_SIZE 512} S08_Entry {PKT_R_THR 512 LIM_R_LEN 256}}}"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="memory_vip_ui_clk_DDR4_MEM00_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ui_clk_DDR4_MEM00" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s04_axi" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s04_axi" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s04_axi" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s04_axi" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s04_axi" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s04_axi" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s04_axi" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s04_axi" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s04_axi" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s04_axi" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s04_axi" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s04_axi" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s06_axi" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s06_axi" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_arlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s06_axi" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s06_axi" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s06_axi" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s06_axi" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s06_axi" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s06_axi" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s06_axi" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s06_axi" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s06_axi" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s06_axi" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_awlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s08_axi" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S05_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S05_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s08_axi" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="S05_AXI_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S05_AXI_arlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S05_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s08_axi" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s08_axi" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S05_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S05_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s08_axi" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s08_axi" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s08_axi" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s08_axi" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s08_axi" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S05_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s08_axi" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S05_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s08_axi" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S05_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s08_axi" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S06_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="S06_AXI_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S06_AXI_awlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S06_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S06_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S06_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s10_axi" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S07_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S07_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s10_axi" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="S07_AXI_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S07_AXI_arlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S07_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s10_axi" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S07_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S07_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s10_axi" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S07_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S07_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s10_axi" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s10_axi" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s10_axi" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s10_axi" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s10_axi" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S07_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s10_axi" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S07_AXI_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s10_axi" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S07_AXI_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s10_axi" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S08_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S08_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S08_AXI_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="S08_AXI_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="S08_AXI_awlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S08_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S08_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S08_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S08_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S08_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S08_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S08_AXI_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S08_AXI_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="interconnect_vip_s00_axi_M_AXI" DATAWIDTH="512" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_vip_s04_axi_M_AXI" DATAWIDTH="512" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_vip_s05_axi_M_AXI" DATAWIDTH="512" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_vip_s06_axi_M_AXI" DATAWIDTH="512" NAME="S03_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S03_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_vip_s07_axi_M_AXI" DATAWIDTH="512" NAME="S04_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S04_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S04_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S04_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S04_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S04_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S04_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S04_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S04_AXI_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_vip_s08_axi_M_AXI" DATAWIDTH="512" NAME="S05_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S05_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S05_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S05_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S05_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S05_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S05_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S05_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S05_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S05_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S05_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S05_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S05_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S05_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S05_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_vip_s09_axi_M_AXI" DATAWIDTH="32" NAME="S06_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S06_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S06_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S06_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S06_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S06_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S06_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S06_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S06_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S06_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S06_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S06_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S06_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S06_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S06_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S06_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S06_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S06_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S06_AXI_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_vip_s10_axi_M_AXI" DATAWIDTH="512" NAME="S07_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S07_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S07_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S07_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S07_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S07_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S07_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S07_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S07_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S07_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S07_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S07_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S07_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S07_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S07_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_vip_s11_axi_M_AXI" DATAWIDTH="32" NAME="S08_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S08_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S08_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S08_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S08_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S08_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S08_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S08_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S08_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S08_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S08_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S08_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S08_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S08_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S08_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S08_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S08_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S08_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S08_AXI_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_ddr4_mem00_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem00_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/interconnect/vip_s00_axi" HWVERSION="1.1" INSTANCE="interconnect_vip_s00_axi" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_S00_AXI_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="interconnect_vip_s00_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="interconnect_vip_s00_axi_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_S00_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/interconnect/vip_s04_axi" HWVERSION="1.1" INSTANCE="interconnect_vip_s04_axi" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_S04_AXI_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s04_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s04_axi_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S04_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s04_axi_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S04_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s04_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s04_axi_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S04_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s04_axi_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S04_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="interconnect_vip_s04_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="interconnect_vip_s04_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s04_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s04_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="interconnect_vip_s04_axi_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S04_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="interconnect_vip_s04_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="interconnect_vip_s04_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="interconnect_vip_s04_axi_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_S04_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/interconnect/vip_s05_axi" HWVERSION="1.1" INSTANCE="interconnect_vip_s05_axi" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_S05_AXI_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S05_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S05_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S05_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S05_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S05_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="interconnect_vip_s05_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="interconnect_vip_s05_axi_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_S05_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/interconnect/vip_s06_axi" HWVERSION="1.1" INSTANCE="interconnect_vip_s06_axi" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_S06_AXI_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s06_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s06_axi_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S06_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s06_axi_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S06_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s06_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S06_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s06_axi_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S06_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s06_axi_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S06_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="interconnect_vip_s06_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="interconnect_vip_s06_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s06_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s06_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="interconnect_vip_s06_axi_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S06_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="interconnect_vip_s06_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="interconnect_vip_s06_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S03_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="interconnect_vip_s06_axi_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_S06_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/interconnect/vip_s07_axi" HWVERSION="1.1" INSTANCE="interconnect_vip_s07_axi" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_S07_AXI_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S07_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S07_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S07_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S07_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S07_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S07_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="interconnect_vip_s07_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S04_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S04_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S04_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S04_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="interconnect_vip_s07_axi_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_S07_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/interconnect/vip_s08_axi" HWVERSION="1.1" INSTANCE="interconnect_vip_s08_axi" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_S08_AXI_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s08_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S08_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s08_axi_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S08_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s08_axi_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S08_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s08_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S08_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s08_axi_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S08_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s08_axi_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S08_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="interconnect_vip_s08_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S08_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="interconnect_vip_s08_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S08_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s08_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S08_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s08_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S08_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="interconnect_vip_s08_axi_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S08_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="interconnect_vip_s08_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S08_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="interconnect_vip_s08_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S08_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S05_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S05_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S05_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S05_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S05_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S05_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S05_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S05_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="interconnect_vip_s08_axi_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_S08_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/interconnect/vip_s09_axi" HWVERSION="1.1" INSTANCE="interconnect_vip_s09_axi" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_S09_AXI_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S09_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S09_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S09_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S09_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S09_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S09_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S09_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S09_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S09_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S09_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S09_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S09_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S09_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S09_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S09_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="interconnect_vip_s09_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S09_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S06_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S06_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S06_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S06_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S06_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="interconnect_vip_s09_axi_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_S09_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/interconnect/vip_s10_axi" HWVERSION="1.1" INSTANCE="interconnect_vip_s10_axi" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_S10_AXI_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s10_axi_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S10_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s10_axi_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S10_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s10_axi_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S10_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s10_axi_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S10_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s10_axi_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S10_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s10_axi_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S10_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="interconnect_vip_s10_axi_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S10_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="interconnect_vip_s10_axi_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S10_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s10_axi_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S10_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s10_axi_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S10_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="interconnect_vip_s10_axi_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S10_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="interconnect_vip_s10_axi_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S10_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="interconnect_vip_s10_axi_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S10_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S07_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S07_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S07_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S07_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S07_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S07_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S07_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S07_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S07_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S07_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="interconnect_vip_s10_axi_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_S10_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/interconnect/vip_s11_axi" HWVERSION="1.1" INSTANCE="interconnect_vip_s11_axi" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_S11_AXI_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reset_psr_aclk_SLR0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S11_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S11_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S11_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S11_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S11_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S11_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S11_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S11_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S11_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S11_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S11_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S11_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S11_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S11_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S11_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="interconnect_vip_s11_axi_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S11_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S08_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S08_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S08_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S08_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S08_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S08_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S08_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S08_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S08_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S08_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S08_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S08_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S08_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S08_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_S08_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="S08_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="interconnect_vip_s11_axi_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_S11_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_kernel_clk_out1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/memory/calib_concat" HWVERSION="2.1" INSTANCE="memory_calib_concat" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="1"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_calib_concat_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_init_calib_complete"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="memory_calib_concat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_calib_reduce" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/memory/calib_reduce" HWVERSION="2.0" INSTANCE="memory_calib_reduce" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_reduced_logic" VLNV="xilinx.com:ip:util_reduced_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_calib_reduce_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="memory_calib_concat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_calib_concat" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Res" SIGIS="undef" SIGNAME="memory_calib_reduce_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ddr4_mem_calib_complete"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/memory/calib_vector_concat" HWVERSION="2.1" INSTANCE="memory_calib_vector_concat" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="4"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_calib_vector_concat_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_init_calib_complete"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="memory_calib_vector_concat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ddr4_mem_calib_vec"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/memory/ddr4_mem00" HWVERSION="2.2" INSTANCE="memory_ddr4_mem00" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ddr4" VLNV="xilinx.com:ip:ddr4:2.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=ddr4;v=v2_2;d=pg150-ultrascale-memory-ip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C0.DDR4_Mem_Add_Map" VALUE="ROW_COLUMN_BANK_INTLV"/>
        <PARAMETER NAME="System_Clock" VALUE="Differential"/>
        <PARAMETER NAME="C0.ControllerType" VALUE="DDR4_SDRAM"/>
        <PARAMETER NAME="C0.APP_ADDR_WIDTH" VALUE="31"/>
        <PARAMETER NAME="C0.MEM_TYPE" VALUE="DDR4"/>
        <PARAMETER NAME="C0.BUFG_LOC_1" VALUE="X0Y70"/>
        <PARAMETER NAME="C0.BUFG_LOC_2" VALUE="X0Y11"/>
        <PARAMETER NAME="C0.BUFG_DIV_LOC_1" VALUE="X0Y11"/>
        <PARAMETER NAME="C0.BUFG_DIV_LOC_2" VALUE="X0Y10"/>
        <PARAMETER NAME="C0.PBLOCK_SLICE_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB36_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB18_LOC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_SLICE_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB36_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.PBLOCK_RAMB18_LOC_SC" VALUE="0"/>
        <PARAMETER NAME="C0.MMCM_IDX_BANK" VALUE="1"/>
        <PARAMETER NAME="C0.CENTER_BANK_CLOCK_REGION" VALUE="0"/>
        <PARAMETER NAME="C0.CENTER_BANK_MMCME3_ADV_SITE" VALUE="0"/>
        <PARAMETER NAME="C0.SYSCLK_CENTER_INFO" VALUE="FALSE"/>
        <PARAMETER NAME="PING_PONG_PHY" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CS_ADDR" VALUE="31"/>
        <PARAMETER NAME="C0.DDR4_VrefVoltage" VALUE="0.84"/>
        <PARAMETER NAME="C0.DDR4_AL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_DQ_WIDTH" VALUE="72"/>
        <PARAMETER NAME="C0.DDR4_nCK_PER_CLK" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_DM_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C0.DDR4_DQS_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0.DDR4_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_MEM_DEVICE_WIDTH" VALUE="72"/>
        <PARAMETER NAME="C0.DDR4_USE_DM_PORT" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_ROW_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.DDR4_BANK_GROUP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_MEMORY_TYPE" VALUE="RDIMMs"/>
        <PARAMETER NAME="C0.DDR4_MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
        <PARAMETER NAME="C0.DDR4_DATA_MASK" VALUE="18"/>
        <PARAMETER NAME="C0.DDR4_COLUMN_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C0.DDR4_SPEED_GRADE" VALUE="083"/>
        <PARAMETER NAME="C0.DDR4_MEM_DENSITY" VALUE="16GB"/>
        <PARAMETER NAME="C0.DDR4_MEM_DENSITY_MB" VALUE="8192"/>
        <PARAMETER NAME="C0.DDR4_MEM_DENSITY_GB" VALUE="8"/>
        <PARAMETER NAME="C0.DDR4_COMP_DENSITY" VALUE="8Gb"/>
        <PARAMETER NAME="C0.DDR4_MEM_COMP_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_DATABITS_PER_STROBE" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_MODEL_SPEED_GRADE" VALUE="DDR4_833_Timing"/>
        <PARAMETER NAME="C0.DDR4_RANK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_IO_VOLTAGE" VALUE="1.2V"/>
        <PARAMETER NAME="C0.DDR4_MIN_PERIOD" VALUE="833"/>
        <PARAMETER NAME="C0.DDR4_MAX_PERIOD" VALUE="1600"/>
        <PARAMETER NAME="C0.DDR4_MR0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_MR2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nAL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BURST_MODE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BURST_TYPE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CWL" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_OUTPUT_DRV" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_RTT_NOM" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_RTT_WR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_MEM" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_DBAW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tCK" VALUE="833"/>
        <PARAMETER NAME="C0.DDR4_Configuration" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tCKE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tFAW" VALUE="16"/>
        <PARAMETER NAME="C0.DDR4_tFAW_dlr" VALUE="16"/>
        <PARAMETER NAME="C0.DDR4_tMRD" VALUE="2"/>
        <PARAMETER NAME="C0.DDR4_tRAS" VALUE="39"/>
        <PARAMETER NAME="C0.DDR4_tRCD" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_tREFI" VALUE="9363"/>
        <PARAMETER NAME="C0.DDR4_tRFC" VALUE="421"/>
        <PARAMETER NAME="C0.DDR4_tRFC_dlr" VALUE="145"/>
        <PARAMETER NAME="C0.DDR4_tRP" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_tWR" VALUE="19"/>
        <PARAMETER NAME="C0.DDR4_tRRD"/>
        <PARAMETER NAME="C0.DDR4_tRTP" VALUE="10"/>
        <PARAMETER NAME="C0.DDR4_tRRD_S" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_tRRD_L" VALUE="6"/>
        <PARAMETER NAME="C0.DDR4_tRRD_dlr" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_tWTR"/>
        <PARAMETER NAME="C0.DDR4_tWTR_S" VALUE="4"/>
        <PARAMETER NAME="C0.DDR4_tWTR_L" VALUE="10"/>
        <PARAMETER NAME="C0.DDR4_tXPR" VALUE="109"/>
        <PARAMETER NAME="C0.DDR4_tZQI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_tZQCS" VALUE="128"/>
        <PARAMETER NAME="C0.DDR4_tZQINIT" VALUE="256"/>
        <PARAMETER NAME="C0.DDR4_tCCD_3ds" VALUE="5"/>
        <PARAMETER NAME="C0.DDR4_CLKOUTPHY_MODE" VALUE="VCO_2X"/>
        <PARAMETER NAME="C0.DDR4_CLKOUT0_DIVIDE" VALUE="5"/>
        <PARAMETER NAME="C0.DDR4_CLKOUT1_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CLKFBOUT_MULT" VALUE="5"/>
        <PARAMETER NAME="C0.DDR4_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="CAL_INPUT_CLK_PERIOD" VALUE="3332"/>
        <PARAMETER NAME="C0.DDR4_CLKIN_PERIOD" VALUE="3332"/>
        <PARAMETER NAME="C0.DDR4_HR_MIN_FREQ" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_DCI_CASCADE_CUTOFF" VALUE="938"/>
        <PARAMETER NAME="C0.DDR4_IS_FASTER_SPEED_RAM" VALUE="No"/>
        <PARAMETER NAME="C0.DDR4_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_AXI_ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="C0.DDR4_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C0.DDR4_MEM_SIZE" VALUE="17179869184"/>
        <PARAMETER NAME="C0.DDR4_UI_CLOCK" VALUE="300000000"/>
        <PARAMETER NAME="C0.DDR4_CA_MIRROR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_IS_CUSTOM" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_AUTO_AP_COL_A3" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_MCS_ECC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_Slot" VALUE="1"/>
        <PARAMETER NAME="C0.APP_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C0.APP_MASK_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C0.DDR4_StackHeight" VALUE="1"/>
        <PARAMETER NAME="CUSTOM_PART_ATTRIBUTES" VALUE="NONE"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT1_FREQ_HZ" VALUE="100"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT2_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT3_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT4_FREQ_HZ" VALUE="0.0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT1_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT2_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT3_PHASE" VALUE="0"/>
        <PARAMETER NAME="M_ADDN_UI_CLKOUT4_PHASE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT0_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT1_DIVIDE" VALUE="15"/>
        <PARAMETER NAME="CLKOUT2_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT3_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT4_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="CLKOUT6_DIVIDE" VALUE="0"/>
        <PARAMETER NAME="Debug_Signal" VALUE="Disable"/>
        <PARAMETER NAME="Simulation_Mode" VALUE="BFM"/>
        <PARAMETER NAME="C0.DDR4_Ecc" VALUE="true"/>
        <PARAMETER NAME="IOPowerReduction" VALUE="OFF"/>
        <PARAMETER NAME="Enable_SysPorts" VALUE="true"/>
        <PARAMETER NAME="Phy_Only" VALUE="Complete_Memory_Controller"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="C0_CLOCK_BOARD_INTERFACE" VALUE="default_300mhz_clk0"/>
        <PARAMETER NAME="IS_FROM_PHY" VALUE="1"/>
        <PARAMETER NAME="RECONFIG_XSDB_SAVE_RESTORE" VALUE="false"/>
        <PARAMETER NAME="AL_SEL" VALUE="0"/>
        <PARAMETER NAME="Example_TG" VALUE="SIMPLE_TG"/>
        <PARAMETER NAME="C0.DDR4_Clamshell" VALUE="false"/>
        <PARAMETER NAME="C0.MIGRATION" VALUE="false"/>
        <PARAMETER NAME="TIMING_OP1" VALUE="false"/>
        <PARAMETER NAME="TIMING_OP2" VALUE="false"/>
        <PARAMETER NAME="TIMING_3DS" VALUE="false"/>
        <PARAMETER NAME="SET_DW_TO_40" VALUE="false"/>
        <PARAMETER NAME="DIFF_TERM_SYSCLK" VALUE="false"/>
        <PARAMETER NAME="C0_DDR4_BOARD_INTERFACE" VALUE="ddr4_sdram_c0"/>
        <PARAMETER NAME="C0.DDR4_TimePeriod" VALUE="833"/>
        <PARAMETER NAME="C0.DDR4_InputClockPeriod" VALUE="3332"/>
        <PARAMETER NAME="C0.DDR4_Specify_MandD" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_PhyClockRatio" VALUE="4:1"/>
        <PARAMETER NAME="C0.DDR4_MemoryType" VALUE="RDIMMs"/>
        <PARAMETER NAME="C0.DDR4_MemoryPart" VALUE="MTA18ASF2G72PZ-2G3"/>
        <PARAMETER NAME="C0.DDR4_MemoryVoltage" VALUE="1.2V"/>
        <PARAMETER NAME="C0.DDR4_DataWidth" VALUE="72"/>
        <PARAMETER NAME="C0.DDR4_DataMask" VALUE="NONE"/>
        <PARAMETER NAME="C0.DDR4_AxiSelection" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_Ordering" VALUE="Normal"/>
        <PARAMETER NAME="C0.DDR4_BurstLength" VALUE="8"/>
        <PARAMETER NAME="C0.DDR4_BurstType" VALUE="Sequential"/>
        <PARAMETER NAME="C0.DDR4_OutputDriverImpedenceControl" VALUE="RZQ/7"/>
        <PARAMETER NAME="C0.DDR4_OnDieTermination" VALUE="RZQ/6"/>
        <PARAMETER NAME="C0.DDR4_CasLatency" VALUE="17"/>
        <PARAMETER NAME="C0.DDR4_CasWriteLatency" VALUE="12"/>
        <PARAMETER NAME="C0.DDR4_ChipSelect" VALUE="true"/>
        <PARAMETER NAME="C0.DDR4_isCKEShared" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_AxiDataWidth" VALUE="512"/>
        <PARAMETER NAME="C0.DDR4_AxiArbitrationScheme" VALUE="RD_PRI_REG"/>
        <PARAMETER NAME="C0.DDR4_AxiNarrowBurst" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_AxiAddressWidth" VALUE="34"/>
        <PARAMETER NAME="C0.DDR4_AxiIDWidth" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_Capacity" VALUE="512"/>
        <PARAMETER NAME="C0.DDR4_MemoryName" VALUE="MainMemory"/>
        <PARAMETER NAME="C0.DDR4_AutoPrecharge" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_UserRefresh_ZQCS" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_CustomParts" VALUE="no_file_loaded"/>
        <PARAMETER NAME="C0.DDR4_isCustom" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_SELF_REFRESH" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_SAVE_RESTORE" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_RESTORE_CRC" VALUE="false"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT1_FREQ_HZ" VALUE="100"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT2_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT3_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="ADDN_UI_CLKOUT4_FREQ_HZ" VALUE="None"/>
        <PARAMETER NAME="CLKOUT6" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_ddr4_mem00_0"/>
        <PARAMETER NAME="No_Controller" VALUE="1"/>
        <PARAMETER NAME="Reference_Clock" VALUE="Differential"/>
        <PARAMETER NAME="IO_Power_Reduction" VALUE="false"/>
        <PARAMETER NAME="DCI_Cascade" VALUE="false"/>
        <PARAMETER NAME="Default_Bank_Selections" VALUE="false"/>
        <PARAMETER NAME="PARTIAL_RECONFIG_FLOW_MIG" VALUE="false"/>
        <PARAMETER NAME="MCS_DBG_EN" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CK_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_4" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_5" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_6" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_7" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_8" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_9" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_10" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_11" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_12" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_13" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_14" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_15" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_16" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ADDR_SKEW_17" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BA_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BA_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BG_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_BG_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CS_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_CKE_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ACT_SKEW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_PAR_SKEW" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_2" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_ODT_SKEW_3" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_LR_SKEW_0" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_LR_SKEW_1" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TREFI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TRFC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_TXPR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TREFI" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TRFC" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TRFC_DLR" VALUE="0"/>
        <PARAMETER NAME="C0.DDR4_nCK_TXPR" VALUE="5"/>
        <PARAMETER NAME="C0.ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C0.BANK_GROUP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0.LR_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0.StackHeight" VALUE="1"/>
        <PARAMETER NAME="C0.DDR4_Enable_LVAUX" VALUE="false"/>
        <PARAMETER NAME="C0.DDR4_EN_PARITY" VALUE="true"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x4000000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43FFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="c0_init_calib_complete" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_calib_concat" PORT="In0"/>
            <CONNECTION INSTANCE="memory_calib_vector_concat" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dbg_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="c0_sys_clk_p" SIGIS="clk" SIGNAME="memory_ddr4_mem00_c0_sys_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_DIFF_CLK_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_sys_clk_n" SIGIS="clk" SIGNAME="memory_ddr4_mem00_c0_sys_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_DIFF_CLK_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="dbg_bus" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="16" NAME="c0_ddr4_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="71" NAME="c0_ddr4_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="c0_ddr4_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_dqs_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_dqs_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="c0_ddr4_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_dqs_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_dqs_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_parity" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_parity">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_par"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_bg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_bg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_reset_n" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_act_n" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_act_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_act_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="memory_ddr4_mem00_c0_ddr4_ck_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_ck_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="memory_ddr4_mem00_c0_ddr4_ck_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="DDR4_MEM00_ck_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="c0_ddr4_ui_clk" SIGIS="clk" SIGNAME="memory_ddr4_mem00_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ui_clk_DDR4_MEM00" PORT="clk_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_ui_clk_sync_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="memory_ddr4_mem00_c0_ddr4_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ui_rst_DDR4_MEM00" PORT="rst_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="memory_psr_ddr4_mem00_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem00" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr4_s_axi_ctrl_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr4_s_axi_ctrl_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_ctrl_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="c0_ddr4_s_axi_ctrl_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_ctrl_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_ctrl_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="c0_ddr4_s_axi_ctrl_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_ctrl_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_interrupt" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="33" NAME="c0_ddr4_s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="c0_ddr4_s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="c0_ddr4_s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="c0_ddr4_s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="c0_ddr4_s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_wlast" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_s_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="33" NAME="c0_ddr4_s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="c0_ddr4_s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="c0_ddr4_s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="c0_ddr4_s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="c0_ddr4_s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="c0_ddr4_s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c0_ddr4_s_axi_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_rlast" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c0_ddr4_s_axi_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="c0_ddr4_s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="c0_ddr4_s_axi_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="511" NAME="c0_ddr4_s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="addn_ui_clkout1" SIGIS="clk"/>
        <PORT DIR="I" NAME="sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_ddr4_mem00_sys_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ddr4_mem00_sys_rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_DDR4_MEM00_DIFF_CLK" NAME="C0_SYS_CLK" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="c0_sys_clk_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="c0_sys_clk_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_ddr4_mem00_C0_DDR4" DATAWIDTH="72" NAME="C0_DDR4" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddr4:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
          <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ACT_N" PHYSICAL="c0_ddr4_act_n"/>
            <PORTMAP LOGICAL="ADR" PHYSICAL="c0_ddr4_adr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="c0_ddr4_ba"/>
            <PORTMAP LOGICAL="BG" PHYSICAL="c0_ddr4_bg"/>
            <PORTMAP LOGICAL="CK_C" PHYSICAL="c0_ddr4_ck_c"/>
            <PORTMAP LOGICAL="CK_T" PHYSICAL="c0_ddr4_ck_t"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="c0_ddr4_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="c0_ddr4_cs_n"/>
            <PORTMAP LOGICAL="DQ" PHYSICAL="c0_ddr4_dq"/>
            <PORTMAP LOGICAL="DQS_C" PHYSICAL="c0_ddr4_dqs_c"/>
            <PORTMAP LOGICAL="DQS_T" PHYSICAL="c0_ddr4_dqs_t"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="c0_ddr4_odt"/>
            <PORTMAP LOGICAL="PAR" PHYSICAL="c0_ddr4_parity"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="c0_ddr4_reset_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_ddr4_mem00_ctrl_cc_M_AXI" DATAWIDTH="32" NAME="C0_DDR4_S_AXI_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem00_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="c0_ddr4_s_axi_ctrl_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="c0_ddr4_s_axi_ctrl_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="c0_ddr4_s_axi_ctrl_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="c0_ddr4_s_axi_ctrl_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="c0_ddr4_s_axi_ctrl_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="c0_ddr4_s_axi_ctrl_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="c0_ddr4_s_axi_ctrl_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="c0_ddr4_s_axi_ctrl_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_vip_DDR4_MEM00_M_AXI" DATAWIDTH="512" NAME="C0_DDR4_S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem00_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="c0_ddr4_s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="c0_ddr4_s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="c0_ddr4_s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="c0_ddr4_s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="c0_ddr4_s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="c0_ddr4_s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="c0_ddr4_s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="c0_ddr4_s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="c0_ddr4_s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="c0_ddr4_s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="c0_ddr4_s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="c0_ddr4_s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="c0_ddr4_s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="c0_ddr4_s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="c0_ddr4_s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="c0_ddr4_s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="c0_ddr4_s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="c0_ddr4_s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="c0_ddr4_s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="c0_ddr4_s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="c0_ddr4_s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="c0_ddr4_s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="c0_ddr4_s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="c0_ddr4_s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="c0_ddr4_s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="c0_ddr4_s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="c0_ddr4_s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="c0_ddr4_s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="c0_ddr4_s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="c0_ddr4_s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="c0_ddr4_s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="c0_ddr4_s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="c0_ddr4_s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="c0_ddr4_s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="c0_ddr4_s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="c0_ddr4_s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="c0_ddr4_s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="20" FULLNAME="/memory/ddr4_mem00_ctrl_cc" HWVERSION="2.1" INSTANCE="memory_ddr4_mem00_ctrl_cc" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_clock_converter" VLNV="xilinx.com:ip:axi_clock_converter:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_ddr4_mem00_ctrl_cc_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="memory_psr_ctrl_interconnect_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ctrl_interconnect" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="m_axi_aclk" SIGIS="clk" SIGNAME="memory_vip_ui_clk_DDR4_MEM00_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ui_clk_DDR4_MEM00" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="memory_psr_ddr4_mem00_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem00" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_ctrl_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_ctrl_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_vip_ctrl_DDR4_MEM00_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_ddr4_mem00_ctrl_cc_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem00_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/memory/interconnect_ddrmem_ctrl" HWVERSION="2.1" INSTANCE="memory_interconnect_ddrmem_ctrl" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_mmu" VLNV="xilinx.com:ip:axi_mmu:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_NUM_RANGES" VALUE="1"/>
        <PARAMETER NAME="C_BASE_ADDR" VALUE="0x0000000001000000"/>
        <PARAMETER NAME="C_RANGE_SIZE" VALUE="0x0000000000000010"/>
        <PARAMETER NAME="C_USES_DEST" VALUE="0"/>
        <PARAMETER NAME="C_DEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEST" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_PREFIX_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_PREFIX" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_SUPPORTS_WRITE" VALUE="0x0000000000000001"/>
        <PARAMETER NAME="C_M_AXI_SUPPORTS_READ" VALUE="0x0000000000000001"/>
        <PARAMETER NAME="NUM_RANGES" VALUE="1"/>
        <PARAMETER NAME="SI_ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="MI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="D000_BASE_ADDR" VALUE="0x0000000001000000"/>
        <PARAMETER NAME="D000_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D000_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D001_BASE_ADDR" VALUE="0x0000000000010000"/>
        <PARAMETER NAME="D001_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D001_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D002_BASE_ADDR" VALUE="0x0000000000020000"/>
        <PARAMETER NAME="D002_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D002_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D003_BASE_ADDR" VALUE="0x0000000000030000"/>
        <PARAMETER NAME="D003_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D003_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D004_BASE_ADDR" VALUE="0x0000000000040000"/>
        <PARAMETER NAME="D004_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D004_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D005_BASE_ADDR" VALUE="0x0000000000050000"/>
        <PARAMETER NAME="D005_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D005_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D006_BASE_ADDR" VALUE="0x0000000000060000"/>
        <PARAMETER NAME="D006_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D006_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D007_BASE_ADDR" VALUE="0x0000000000070000"/>
        <PARAMETER NAME="D007_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D007_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D008_BASE_ADDR" VALUE="0x0000000000080000"/>
        <PARAMETER NAME="D008_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D008_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D009_BASE_ADDR" VALUE="0x0000000000090000"/>
        <PARAMETER NAME="D009_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D009_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D010_BASE_ADDR" VALUE="0x00000000000a0000"/>
        <PARAMETER NAME="D010_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D010_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D011_BASE_ADDR" VALUE="0x00000000000b0000"/>
        <PARAMETER NAME="D011_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D011_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D012_BASE_ADDR" VALUE="0x00000000000c0000"/>
        <PARAMETER NAME="D012_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D012_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D013_BASE_ADDR" VALUE="0x00000000000d0000"/>
        <PARAMETER NAME="D013_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D013_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D014_BASE_ADDR" VALUE="0x00000000000e0000"/>
        <PARAMETER NAME="D014_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D014_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D015_BASE_ADDR" VALUE="0x00000000000f0000"/>
        <PARAMETER NAME="D015_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D015_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D016_BASE_ADDR" VALUE="0x0000000000100000"/>
        <PARAMETER NAME="D016_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D016_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D017_BASE_ADDR" VALUE="0x0000000000110000"/>
        <PARAMETER NAME="D017_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D017_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D018_BASE_ADDR" VALUE="0x0000000000120000"/>
        <PARAMETER NAME="D018_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D018_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D019_BASE_ADDR" VALUE="0x0000000000130000"/>
        <PARAMETER NAME="D019_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D019_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D020_BASE_ADDR" VALUE="0x0000000000140000"/>
        <PARAMETER NAME="D020_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D020_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D021_BASE_ADDR" VALUE="0x0000000000150000"/>
        <PARAMETER NAME="D021_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D021_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D022_BASE_ADDR" VALUE="0x0000000000160000"/>
        <PARAMETER NAME="D022_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D022_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D023_BASE_ADDR" VALUE="0x0000000000170000"/>
        <PARAMETER NAME="D023_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D023_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D024_BASE_ADDR" VALUE="0x0000000000180000"/>
        <PARAMETER NAME="D024_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D024_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D025_BASE_ADDR" VALUE="0x0000000000190000"/>
        <PARAMETER NAME="D025_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D025_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D026_BASE_ADDR" VALUE="0x00000000001a0000"/>
        <PARAMETER NAME="D026_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D026_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D027_BASE_ADDR" VALUE="0x00000000001b0000"/>
        <PARAMETER NAME="D027_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D027_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D028_BASE_ADDR" VALUE="0x00000000001c0000"/>
        <PARAMETER NAME="D028_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D028_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D029_BASE_ADDR" VALUE="0x00000000001d0000"/>
        <PARAMETER NAME="D029_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D029_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D030_BASE_ADDR" VALUE="0x00000000001e0000"/>
        <PARAMETER NAME="D030_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D030_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D031_BASE_ADDR" VALUE="0x00000000001f0000"/>
        <PARAMETER NAME="D031_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D031_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D032_BASE_ADDR" VALUE="0x0000000000200000"/>
        <PARAMETER NAME="D032_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D032_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D033_BASE_ADDR" VALUE="0x0000000000210000"/>
        <PARAMETER NAME="D033_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D033_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D034_BASE_ADDR" VALUE="0x0000000000220000"/>
        <PARAMETER NAME="D034_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D034_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D035_BASE_ADDR" VALUE="0x0000000000230000"/>
        <PARAMETER NAME="D035_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D035_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D036_BASE_ADDR" VALUE="0x0000000000240000"/>
        <PARAMETER NAME="D036_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D036_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D037_BASE_ADDR" VALUE="0x0000000000250000"/>
        <PARAMETER NAME="D037_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D037_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D038_BASE_ADDR" VALUE="0x0000000000260000"/>
        <PARAMETER NAME="D038_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D038_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D039_BASE_ADDR" VALUE="0x0000000000270000"/>
        <PARAMETER NAME="D039_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D039_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D040_BASE_ADDR" VALUE="0x0000000000280000"/>
        <PARAMETER NAME="D040_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D040_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D041_BASE_ADDR" VALUE="0x0000000000290000"/>
        <PARAMETER NAME="D041_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D041_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D042_BASE_ADDR" VALUE="0x00000000002a0000"/>
        <PARAMETER NAME="D042_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D042_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D043_BASE_ADDR" VALUE="0x00000000002b0000"/>
        <PARAMETER NAME="D043_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D043_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D044_BASE_ADDR" VALUE="0x00000000002c0000"/>
        <PARAMETER NAME="D044_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D044_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D045_BASE_ADDR" VALUE="0x00000000002d0000"/>
        <PARAMETER NAME="D045_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D045_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D046_BASE_ADDR" VALUE="0x00000000002e0000"/>
        <PARAMETER NAME="D046_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D046_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D047_BASE_ADDR" VALUE="0x00000000002f0000"/>
        <PARAMETER NAME="D047_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D047_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D048_BASE_ADDR" VALUE="0x0000000000300000"/>
        <PARAMETER NAME="D048_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D048_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D049_BASE_ADDR" VALUE="0x0000000000310000"/>
        <PARAMETER NAME="D049_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D049_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D050_BASE_ADDR" VALUE="0x0000000000320000"/>
        <PARAMETER NAME="D050_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D050_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D051_BASE_ADDR" VALUE="0x0000000000330000"/>
        <PARAMETER NAME="D051_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D051_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D052_BASE_ADDR" VALUE="0x0000000000340000"/>
        <PARAMETER NAME="D052_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D052_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D053_BASE_ADDR" VALUE="0x0000000000350000"/>
        <PARAMETER NAME="D053_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D053_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D054_BASE_ADDR" VALUE="0x0000000000360000"/>
        <PARAMETER NAME="D054_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D054_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D055_BASE_ADDR" VALUE="0x0000000000370000"/>
        <PARAMETER NAME="D055_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D055_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D056_BASE_ADDR" VALUE="0x0000000000380000"/>
        <PARAMETER NAME="D056_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D056_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D057_BASE_ADDR" VALUE="0x0000000000390000"/>
        <PARAMETER NAME="D057_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D057_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D058_BASE_ADDR" VALUE="0x00000000003a0000"/>
        <PARAMETER NAME="D058_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D058_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D059_BASE_ADDR" VALUE="0x00000000003b0000"/>
        <PARAMETER NAME="D059_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D059_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D060_BASE_ADDR" VALUE="0x00000000003c0000"/>
        <PARAMETER NAME="D060_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D060_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D061_BASE_ADDR" VALUE="0x00000000003d0000"/>
        <PARAMETER NAME="D061_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D061_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D062_BASE_ADDR" VALUE="0x00000000003e0000"/>
        <PARAMETER NAME="D062_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D062_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D063_BASE_ADDR" VALUE="0x00000000003f0000"/>
        <PARAMETER NAME="D063_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D063_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D064_BASE_ADDR" VALUE="0x0000000000400000"/>
        <PARAMETER NAME="D064_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D064_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D065_BASE_ADDR" VALUE="0x0000000000410000"/>
        <PARAMETER NAME="D065_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D065_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D066_BASE_ADDR" VALUE="0x0000000000420000"/>
        <PARAMETER NAME="D066_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D066_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D067_BASE_ADDR" VALUE="0x0000000000430000"/>
        <PARAMETER NAME="D067_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D067_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D068_BASE_ADDR" VALUE="0x0000000000440000"/>
        <PARAMETER NAME="D068_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D068_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D069_BASE_ADDR" VALUE="0x0000000000450000"/>
        <PARAMETER NAME="D069_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D069_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D070_BASE_ADDR" VALUE="0x0000000000460000"/>
        <PARAMETER NAME="D070_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D070_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D071_BASE_ADDR" VALUE="0x0000000000470000"/>
        <PARAMETER NAME="D071_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D071_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D072_BASE_ADDR" VALUE="0x0000000000480000"/>
        <PARAMETER NAME="D072_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D072_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D073_BASE_ADDR" VALUE="0x0000000000490000"/>
        <PARAMETER NAME="D073_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D073_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D074_BASE_ADDR" VALUE="0x00000000004a0000"/>
        <PARAMETER NAME="D074_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D074_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D075_BASE_ADDR" VALUE="0x00000000004b0000"/>
        <PARAMETER NAME="D075_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D075_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D076_BASE_ADDR" VALUE="0x00000000004c0000"/>
        <PARAMETER NAME="D076_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D076_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D077_BASE_ADDR" VALUE="0x00000000004d0000"/>
        <PARAMETER NAME="D077_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D077_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D078_BASE_ADDR" VALUE="0x00000000004e0000"/>
        <PARAMETER NAME="D078_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D078_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D079_BASE_ADDR" VALUE="0x00000000004f0000"/>
        <PARAMETER NAME="D079_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D079_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D080_BASE_ADDR" VALUE="0x0000000000500000"/>
        <PARAMETER NAME="D080_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D080_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D081_BASE_ADDR" VALUE="0x0000000000510000"/>
        <PARAMETER NAME="D081_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D081_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D082_BASE_ADDR" VALUE="0x0000000000520000"/>
        <PARAMETER NAME="D082_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D082_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D083_BASE_ADDR" VALUE="0x0000000000530000"/>
        <PARAMETER NAME="D083_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D083_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D084_BASE_ADDR" VALUE="0x0000000000540000"/>
        <PARAMETER NAME="D084_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D084_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D085_BASE_ADDR" VALUE="0x0000000000550000"/>
        <PARAMETER NAME="D085_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D085_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D086_BASE_ADDR" VALUE="0x0000000000560000"/>
        <PARAMETER NAME="D086_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D086_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D087_BASE_ADDR" VALUE="0x0000000000570000"/>
        <PARAMETER NAME="D087_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D087_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D088_BASE_ADDR" VALUE="0x0000000000580000"/>
        <PARAMETER NAME="D088_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D088_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D089_BASE_ADDR" VALUE="0x0000000000590000"/>
        <PARAMETER NAME="D089_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D089_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D090_BASE_ADDR" VALUE="0x00000000005a0000"/>
        <PARAMETER NAME="D090_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D090_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D091_BASE_ADDR" VALUE="0x00000000005b0000"/>
        <PARAMETER NAME="D091_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D091_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D092_BASE_ADDR" VALUE="0x00000000005c0000"/>
        <PARAMETER NAME="D092_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D092_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D093_BASE_ADDR" VALUE="0x00000000005d0000"/>
        <PARAMETER NAME="D093_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D093_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D094_BASE_ADDR" VALUE="0x00000000005e0000"/>
        <PARAMETER NAME="D094_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D094_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D095_BASE_ADDR" VALUE="0x00000000005f0000"/>
        <PARAMETER NAME="D095_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D095_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D096_BASE_ADDR" VALUE="0x0000000000600000"/>
        <PARAMETER NAME="D096_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D096_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D097_BASE_ADDR" VALUE="0x0000000000610000"/>
        <PARAMETER NAME="D097_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D097_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D098_BASE_ADDR" VALUE="0x0000000000620000"/>
        <PARAMETER NAME="D098_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D098_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D099_BASE_ADDR" VALUE="0x0000000000630000"/>
        <PARAMETER NAME="D099_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D099_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D100_BASE_ADDR" VALUE="0x0000000000640000"/>
        <PARAMETER NAME="D100_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D100_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D101_BASE_ADDR" VALUE="0x0000000000650000"/>
        <PARAMETER NAME="D101_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D101_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D102_BASE_ADDR" VALUE="0x0000000000660000"/>
        <PARAMETER NAME="D102_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D102_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D103_BASE_ADDR" VALUE="0x0000000000670000"/>
        <PARAMETER NAME="D103_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D103_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D104_BASE_ADDR" VALUE="0x0000000000680000"/>
        <PARAMETER NAME="D104_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D104_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D105_BASE_ADDR" VALUE="0x0000000000690000"/>
        <PARAMETER NAME="D105_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D105_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D106_BASE_ADDR" VALUE="0x00000000006a0000"/>
        <PARAMETER NAME="D106_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D106_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D107_BASE_ADDR" VALUE="0x00000000006b0000"/>
        <PARAMETER NAME="D107_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D107_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D108_BASE_ADDR" VALUE="0x00000000006c0000"/>
        <PARAMETER NAME="D108_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D108_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D109_BASE_ADDR" VALUE="0x00000000006d0000"/>
        <PARAMETER NAME="D109_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D109_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D110_BASE_ADDR" VALUE="0x00000000006e0000"/>
        <PARAMETER NAME="D110_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D110_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D111_BASE_ADDR" VALUE="0x00000000006f0000"/>
        <PARAMETER NAME="D111_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D111_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D112_BASE_ADDR" VALUE="0x0000000000700000"/>
        <PARAMETER NAME="D112_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D112_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D113_BASE_ADDR" VALUE="0x0000000000710000"/>
        <PARAMETER NAME="D113_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D113_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D114_BASE_ADDR" VALUE="0x0000000000720000"/>
        <PARAMETER NAME="D114_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D114_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D115_BASE_ADDR" VALUE="0x0000000000730000"/>
        <PARAMETER NAME="D115_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D115_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D116_BASE_ADDR" VALUE="0x0000000000740000"/>
        <PARAMETER NAME="D116_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D116_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D117_BASE_ADDR" VALUE="0x0000000000750000"/>
        <PARAMETER NAME="D117_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D117_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D118_BASE_ADDR" VALUE="0x0000000000760000"/>
        <PARAMETER NAME="D118_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D118_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D119_BASE_ADDR" VALUE="0x0000000000770000"/>
        <PARAMETER NAME="D119_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D119_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D120_BASE_ADDR" VALUE="0x0000000000780000"/>
        <PARAMETER NAME="D120_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D120_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D121_BASE_ADDR" VALUE="0x0000000000790000"/>
        <PARAMETER NAME="D121_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D121_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D122_BASE_ADDR" VALUE="0x00000000007a0000"/>
        <PARAMETER NAME="D122_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D122_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D123_BASE_ADDR" VALUE="0x00000000007b0000"/>
        <PARAMETER NAME="D123_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D123_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D124_BASE_ADDR" VALUE="0x00000000007c0000"/>
        <PARAMETER NAME="D124_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D124_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D125_BASE_ADDR" VALUE="0x00000000007d0000"/>
        <PARAMETER NAME="D125_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D125_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D126_BASE_ADDR" VALUE="0x00000000007e0000"/>
        <PARAMETER NAME="D126_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D126_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D127_BASE_ADDR" VALUE="0x00000000007f0000"/>
        <PARAMETER NAME="D127_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D127_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D128_BASE_ADDR" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="D128_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D128_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D129_BASE_ADDR" VALUE="0x0000000000810000"/>
        <PARAMETER NAME="D129_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D129_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D130_BASE_ADDR" VALUE="0x0000000000820000"/>
        <PARAMETER NAME="D130_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D130_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D131_BASE_ADDR" VALUE="0x0000000000830000"/>
        <PARAMETER NAME="D131_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D131_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D132_BASE_ADDR" VALUE="0x0000000000840000"/>
        <PARAMETER NAME="D132_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D132_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D133_BASE_ADDR" VALUE="0x0000000000850000"/>
        <PARAMETER NAME="D133_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D133_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D134_BASE_ADDR" VALUE="0x0000000000860000"/>
        <PARAMETER NAME="D134_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D134_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D135_BASE_ADDR" VALUE="0x0000000000870000"/>
        <PARAMETER NAME="D135_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D135_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D136_BASE_ADDR" VALUE="0x0000000000880000"/>
        <PARAMETER NAME="D136_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D136_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D137_BASE_ADDR" VALUE="0x0000000000890000"/>
        <PARAMETER NAME="D137_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D137_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D138_BASE_ADDR" VALUE="0x00000000008a0000"/>
        <PARAMETER NAME="D138_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D138_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D139_BASE_ADDR" VALUE="0x00000000008b0000"/>
        <PARAMETER NAME="D139_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D139_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D140_BASE_ADDR" VALUE="0x00000000008c0000"/>
        <PARAMETER NAME="D140_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D140_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D141_BASE_ADDR" VALUE="0x00000000008d0000"/>
        <PARAMETER NAME="D141_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D141_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D142_BASE_ADDR" VALUE="0x00000000008e0000"/>
        <PARAMETER NAME="D142_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D142_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D143_BASE_ADDR" VALUE="0x00000000008f0000"/>
        <PARAMETER NAME="D143_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D143_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D144_BASE_ADDR" VALUE="0x0000000000900000"/>
        <PARAMETER NAME="D144_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D144_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D145_BASE_ADDR" VALUE="0x0000000000910000"/>
        <PARAMETER NAME="D145_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D145_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D146_BASE_ADDR" VALUE="0x0000000000920000"/>
        <PARAMETER NAME="D146_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D146_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D147_BASE_ADDR" VALUE="0x0000000000930000"/>
        <PARAMETER NAME="D147_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D147_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D148_BASE_ADDR" VALUE="0x0000000000940000"/>
        <PARAMETER NAME="D148_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D148_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D149_BASE_ADDR" VALUE="0x0000000000950000"/>
        <PARAMETER NAME="D149_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D149_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D150_BASE_ADDR" VALUE="0x0000000000960000"/>
        <PARAMETER NAME="D150_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D150_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D151_BASE_ADDR" VALUE="0x0000000000970000"/>
        <PARAMETER NAME="D151_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D151_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D152_BASE_ADDR" VALUE="0x0000000000980000"/>
        <PARAMETER NAME="D152_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D152_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D153_BASE_ADDR" VALUE="0x0000000000990000"/>
        <PARAMETER NAME="D153_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D153_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D154_BASE_ADDR" VALUE="0x00000000009a0000"/>
        <PARAMETER NAME="D154_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D154_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D155_BASE_ADDR" VALUE="0x00000000009b0000"/>
        <PARAMETER NAME="D155_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D155_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D156_BASE_ADDR" VALUE="0x00000000009c0000"/>
        <PARAMETER NAME="D156_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D156_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D157_BASE_ADDR" VALUE="0x00000000009d0000"/>
        <PARAMETER NAME="D157_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D157_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D158_BASE_ADDR" VALUE="0x00000000009e0000"/>
        <PARAMETER NAME="D158_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D158_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D159_BASE_ADDR" VALUE="0x00000000009f0000"/>
        <PARAMETER NAME="D159_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D159_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D160_BASE_ADDR" VALUE="0x0000000000a00000"/>
        <PARAMETER NAME="D160_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D160_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D161_BASE_ADDR" VALUE="0x0000000000a10000"/>
        <PARAMETER NAME="D161_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D161_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D162_BASE_ADDR" VALUE="0x0000000000a20000"/>
        <PARAMETER NAME="D162_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D162_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D163_BASE_ADDR" VALUE="0x0000000000a30000"/>
        <PARAMETER NAME="D163_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D163_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D164_BASE_ADDR" VALUE="0x0000000000a40000"/>
        <PARAMETER NAME="D164_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D164_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D165_BASE_ADDR" VALUE="0x0000000000a50000"/>
        <PARAMETER NAME="D165_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D165_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D166_BASE_ADDR" VALUE="0x0000000000a60000"/>
        <PARAMETER NAME="D166_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D166_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D167_BASE_ADDR" VALUE="0x0000000000a70000"/>
        <PARAMETER NAME="D167_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D167_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D168_BASE_ADDR" VALUE="0x0000000000a80000"/>
        <PARAMETER NAME="D168_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D168_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D169_BASE_ADDR" VALUE="0x0000000000a90000"/>
        <PARAMETER NAME="D169_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D169_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D170_BASE_ADDR" VALUE="0x0000000000aa0000"/>
        <PARAMETER NAME="D170_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D170_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D171_BASE_ADDR" VALUE="0x0000000000ab0000"/>
        <PARAMETER NAME="D171_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D171_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D172_BASE_ADDR" VALUE="0x0000000000ac0000"/>
        <PARAMETER NAME="D172_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D172_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D173_BASE_ADDR" VALUE="0x0000000000ad0000"/>
        <PARAMETER NAME="D173_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D173_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D174_BASE_ADDR" VALUE="0x0000000000ae0000"/>
        <PARAMETER NAME="D174_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D174_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D175_BASE_ADDR" VALUE="0x0000000000af0000"/>
        <PARAMETER NAME="D175_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D175_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D176_BASE_ADDR" VALUE="0x0000000000b00000"/>
        <PARAMETER NAME="D176_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D176_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D177_BASE_ADDR" VALUE="0x0000000000b10000"/>
        <PARAMETER NAME="D177_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D177_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D178_BASE_ADDR" VALUE="0x0000000000b20000"/>
        <PARAMETER NAME="D178_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D178_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D179_BASE_ADDR" VALUE="0x0000000000b30000"/>
        <PARAMETER NAME="D179_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D179_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D180_BASE_ADDR" VALUE="0x0000000000b40000"/>
        <PARAMETER NAME="D180_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D180_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D181_BASE_ADDR" VALUE="0x0000000000b50000"/>
        <PARAMETER NAME="D181_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D181_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D182_BASE_ADDR" VALUE="0x0000000000b60000"/>
        <PARAMETER NAME="D182_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D182_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D183_BASE_ADDR" VALUE="0x0000000000b70000"/>
        <PARAMETER NAME="D183_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D183_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D184_BASE_ADDR" VALUE="0x0000000000b80000"/>
        <PARAMETER NAME="D184_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D184_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D185_BASE_ADDR" VALUE="0x0000000000b90000"/>
        <PARAMETER NAME="D185_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D185_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D186_BASE_ADDR" VALUE="0x0000000000ba0000"/>
        <PARAMETER NAME="D186_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D186_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D187_BASE_ADDR" VALUE="0x0000000000bb0000"/>
        <PARAMETER NAME="D187_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D187_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D188_BASE_ADDR" VALUE="0x0000000000bc0000"/>
        <PARAMETER NAME="D188_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D188_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D189_BASE_ADDR" VALUE="0x0000000000bd0000"/>
        <PARAMETER NAME="D189_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D189_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D190_BASE_ADDR" VALUE="0x0000000000be0000"/>
        <PARAMETER NAME="D190_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D190_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D191_BASE_ADDR" VALUE="0x0000000000bf0000"/>
        <PARAMETER NAME="D191_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D191_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D192_BASE_ADDR" VALUE="0x0000000000c00000"/>
        <PARAMETER NAME="D192_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D192_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D193_BASE_ADDR" VALUE="0x0000000000c10000"/>
        <PARAMETER NAME="D193_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D193_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D194_BASE_ADDR" VALUE="0x0000000000c20000"/>
        <PARAMETER NAME="D194_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D194_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D195_BASE_ADDR" VALUE="0x0000000000c30000"/>
        <PARAMETER NAME="D195_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D195_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D196_BASE_ADDR" VALUE="0x0000000000c40000"/>
        <PARAMETER NAME="D196_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D196_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D197_BASE_ADDR" VALUE="0x0000000000c50000"/>
        <PARAMETER NAME="D197_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D197_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D198_BASE_ADDR" VALUE="0x0000000000c60000"/>
        <PARAMETER NAME="D198_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D198_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D199_BASE_ADDR" VALUE="0x0000000000c70000"/>
        <PARAMETER NAME="D199_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D199_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D200_BASE_ADDR" VALUE="0x0000000000c80000"/>
        <PARAMETER NAME="D200_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D200_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D201_BASE_ADDR" VALUE="0x0000000000c90000"/>
        <PARAMETER NAME="D201_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D201_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D202_BASE_ADDR" VALUE="0x0000000000ca0000"/>
        <PARAMETER NAME="D202_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D202_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D203_BASE_ADDR" VALUE="0x0000000000cb0000"/>
        <PARAMETER NAME="D203_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D203_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D204_BASE_ADDR" VALUE="0x0000000000cc0000"/>
        <PARAMETER NAME="D204_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D204_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D205_BASE_ADDR" VALUE="0x0000000000cd0000"/>
        <PARAMETER NAME="D205_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D205_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D206_BASE_ADDR" VALUE="0x0000000000ce0000"/>
        <PARAMETER NAME="D206_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D206_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D207_BASE_ADDR" VALUE="0x0000000000cf0000"/>
        <PARAMETER NAME="D207_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D207_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D208_BASE_ADDR" VALUE="0x0000000000d00000"/>
        <PARAMETER NAME="D208_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D208_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D209_BASE_ADDR" VALUE="0x0000000000d10000"/>
        <PARAMETER NAME="D209_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D209_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D210_BASE_ADDR" VALUE="0x0000000000d20000"/>
        <PARAMETER NAME="D210_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D210_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D211_BASE_ADDR" VALUE="0x0000000000d30000"/>
        <PARAMETER NAME="D211_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D211_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D212_BASE_ADDR" VALUE="0x0000000000d40000"/>
        <PARAMETER NAME="D212_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D212_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D213_BASE_ADDR" VALUE="0x0000000000d50000"/>
        <PARAMETER NAME="D213_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D213_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D214_BASE_ADDR" VALUE="0x0000000000d60000"/>
        <PARAMETER NAME="D214_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D214_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D215_BASE_ADDR" VALUE="0x0000000000d70000"/>
        <PARAMETER NAME="D215_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D215_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D216_BASE_ADDR" VALUE="0x0000000000d80000"/>
        <PARAMETER NAME="D216_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D216_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D217_BASE_ADDR" VALUE="0x0000000000d90000"/>
        <PARAMETER NAME="D217_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D217_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D218_BASE_ADDR" VALUE="0x0000000000da0000"/>
        <PARAMETER NAME="D218_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D218_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D219_BASE_ADDR" VALUE="0x0000000000db0000"/>
        <PARAMETER NAME="D219_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D219_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D220_BASE_ADDR" VALUE="0x0000000000dc0000"/>
        <PARAMETER NAME="D220_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D220_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D221_BASE_ADDR" VALUE="0x0000000000dd0000"/>
        <PARAMETER NAME="D221_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D221_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D222_BASE_ADDR" VALUE="0x0000000000de0000"/>
        <PARAMETER NAME="D222_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D222_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D223_BASE_ADDR" VALUE="0x0000000000df0000"/>
        <PARAMETER NAME="D223_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D223_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D224_BASE_ADDR" VALUE="0x0000000000e00000"/>
        <PARAMETER NAME="D224_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D224_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D225_BASE_ADDR" VALUE="0x0000000000e10000"/>
        <PARAMETER NAME="D225_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D225_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D226_BASE_ADDR" VALUE="0x0000000000e20000"/>
        <PARAMETER NAME="D226_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D226_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D227_BASE_ADDR" VALUE="0x0000000000e30000"/>
        <PARAMETER NAME="D227_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D227_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D228_BASE_ADDR" VALUE="0x0000000000e40000"/>
        <PARAMETER NAME="D228_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D228_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D229_BASE_ADDR" VALUE="0x0000000000e50000"/>
        <PARAMETER NAME="D229_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D229_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D230_BASE_ADDR" VALUE="0x0000000000e60000"/>
        <PARAMETER NAME="D230_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D230_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D231_BASE_ADDR" VALUE="0x0000000000e70000"/>
        <PARAMETER NAME="D231_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D231_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D232_BASE_ADDR" VALUE="0x0000000000e80000"/>
        <PARAMETER NAME="D232_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D232_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D233_BASE_ADDR" VALUE="0x0000000000e90000"/>
        <PARAMETER NAME="D233_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D233_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D234_BASE_ADDR" VALUE="0x0000000000ea0000"/>
        <PARAMETER NAME="D234_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D234_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D235_BASE_ADDR" VALUE="0x0000000000eb0000"/>
        <PARAMETER NAME="D235_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D235_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D236_BASE_ADDR" VALUE="0x0000000000ec0000"/>
        <PARAMETER NAME="D236_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D236_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D237_BASE_ADDR" VALUE="0x0000000000ed0000"/>
        <PARAMETER NAME="D237_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D237_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D238_BASE_ADDR" VALUE="0x0000000000ee0000"/>
        <PARAMETER NAME="D238_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D238_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D239_BASE_ADDR" VALUE="0x0000000000ef0000"/>
        <PARAMETER NAME="D239_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D239_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D240_BASE_ADDR" VALUE="0x0000000000f00000"/>
        <PARAMETER NAME="D240_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D240_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D241_BASE_ADDR" VALUE="0x0000000000f10000"/>
        <PARAMETER NAME="D241_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D241_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D242_BASE_ADDR" VALUE="0x0000000000f20000"/>
        <PARAMETER NAME="D242_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D242_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D243_BASE_ADDR" VALUE="0x0000000000f30000"/>
        <PARAMETER NAME="D243_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D243_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D244_BASE_ADDR" VALUE="0x0000000000f40000"/>
        <PARAMETER NAME="D244_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D244_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D245_BASE_ADDR" VALUE="0x0000000000f50000"/>
        <PARAMETER NAME="D245_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D245_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D246_BASE_ADDR" VALUE="0x0000000000f60000"/>
        <PARAMETER NAME="D246_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D246_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D247_BASE_ADDR" VALUE="0x0000000000f70000"/>
        <PARAMETER NAME="D247_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D247_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D248_BASE_ADDR" VALUE="0x0000000000f80000"/>
        <PARAMETER NAME="D248_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D248_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D249_BASE_ADDR" VALUE="0x0000000000f90000"/>
        <PARAMETER NAME="D249_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D249_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D250_BASE_ADDR" VALUE="0x0000000000fa0000"/>
        <PARAMETER NAME="D250_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D250_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D251_BASE_ADDR" VALUE="0x0000000000fb0000"/>
        <PARAMETER NAME="D251_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D251_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D252_BASE_ADDR" VALUE="0x0000000000fc0000"/>
        <PARAMETER NAME="D252_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D252_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D253_BASE_ADDR" VALUE="0x0000000000fd0000"/>
        <PARAMETER NAME="D253_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D253_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D254_BASE_ADDR" VALUE="0x0000000000fe0000"/>
        <PARAMETER NAME="D254_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D254_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="D255_BASE_ADDR" VALUE="0x0000000000ff0000"/>
        <PARAMETER NAME="D255_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="D255_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_interconnect_ddrmem_ctrl_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="memory_psr_ctrl_interconnect_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ctrl_interconnect" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_d216_imp" PORT="S_AXI_CTRL_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXI_CTRL" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_interconnect_ddrmem_ctrl_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/memory/psr_ctrl_interconnect" HWVERSION="5.0" INSTANCE="memory_psr_ctrl_interconnect" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_psr_ctrl_interconnect_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_aclk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="memory_psr_ctrl_interconnect_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_vip_ctrl_DDR4_MEM00" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/memory/psr_ddr4_mem00" HWVERSION="5.0" INSTANCE="memory_psr_ddr4_mem00" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_psr_ddr4_mem00_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="memory_vip_ui_clk_DDR4_MEM00_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ui_clk_DDR4_MEM00" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="memory_vip_ui_rst_DDR4_MEM00_rst_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ui_rst_DDR4_MEM00" PORT="rst_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="memory_psr_ddr4_mem00_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_aresetn"/>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_aresetn"/>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/memory/vip_DDR4_MEM00" HWVERSION="1.1" INSTANCE="memory_vip_DDR4_MEM00" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_DDR4_MEM00_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="memory_vip_ui_clk_DDR4_MEM00_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_vip_ui_clk_DDR4_MEM00" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="memory_psr_ddr4_mem00_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem00" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="33" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="interconnect_interconnect_ddr4_mem00_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="33" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_c0_ddr4_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_vip_DDR4_MEM00_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem00_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="interconnect_interconnect_ddr4_mem00_M00_AXI" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.00"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_d216_ddr4_mem00_0_c0_ddr4_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_ddr4_mem00"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/memory/vip_ctrl_DDR4_MEM00" HWVERSION="1.1" INSTANCE="memory_vip_ctrl_DDR4_MEM00" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_ctrl_DDR4_MEM00_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50925925" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="memory_psr_ctrl_interconnect_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ctrl_interconnect" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_interconnect_ddrmem_ctrl_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_interconnect_ddrmem_ctrl" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_ddr4_mem00_ctrl_cc_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="memory_vip_ctrl_DDR4_MEM00_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_interconnect_ddrmem_ctrl_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50925925"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_clkwiz_sysclks_clk_out2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/memory/vip_ui_clk_DDR4_MEM00" HWVERSION="1.0" INSTANCE="memory_vip_ui_clk_DDR4_MEM00" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_vip" VLNV="xilinx.com:ip:clk_vip:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_vip;v=v1_0;d=pg291-clk-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLK_CLOCK_PERIOD" VALUE="3.3333333333333335"/>
        <PARAMETER NAME="C_CLK_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_ui_clk_DDR4_MEM00_0"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clk_in" SIGIS="clk" SIGNAME="memory_ddr4_mem00_c0_ddr4_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="clk_out" SIGIS="clk" SIGNAME="memory_vip_ui_clk_DDR4_MEM00_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ddr4_mem00_ui_clk"/>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="aclk"/>
            <CONNECTION INSTANCE="memory_ddr4_mem00_ctrl_cc" PORT="m_axi_aclk"/>
            <CONNECTION INSTANCE="memory_vip_DDR4_MEM00" PORT="aclk"/>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem00" PORT="slowest_sync_clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/memory/vip_ui_rst_DDR4_MEM00" HWVERSION="1.0" INSTANCE="memory_vip_ui_rst_DDR4_MEM00" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="rst_vip" VLNV="xilinx.com:ip:rst_vip:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=rst_vip;v=v1_0;d=pg298-rst-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ASYNCHRONOUS" VALUE="1"/>
        <PARAMETER NAME="C_RST_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_vip_ui_rst_DDR4_MEM00_0"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="RST_POLARITY" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="ASYNCHRONOUS" VALUE="YES"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rst_in" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="memory_ddr4_mem00_c0_ddr4_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_ddr4_mem00" PORT="c0_ddr4_ui_clk_sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rst_out" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="memory_vip_ui_rst_DDR4_MEM00_rst_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_psr_ddr4_mem00" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/reset/psr_aclk_SLR0" HWVERSION="5.0" INSTANCE="reset_psr_aclk_SLR0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_d216_psr_aclk_SLR0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="reset_psr_aclk_SLR0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interconnect_vip_s00_axi" PORT="aresetn"/>
            <CONNECTION INSTANCE="interconnect_vip_s04_axi" PORT="aresetn"/>
            <CONNECTION INSTANCE="interconnect_vip_s05_axi" PORT="aresetn"/>
            <CONNECTION INSTANCE="interconnect_vip_s06_axi" PORT="aresetn"/>
            <CONNECTION INSTANCE="interconnect_vip_s07_axi" PORT="aresetn"/>
            <CONNECTION INSTANCE="interconnect_vip_s08_axi" PORT="aresetn"/>
            <CONNECTION INSTANCE="interconnect_vip_s09_axi" PORT="aresetn"/>
            <CONNECTION INSTANCE="interconnect_vip_s10_axi" PORT="aresetn"/>
            <CONNECTION INSTANCE="interconnect_vip_s11_axi" PORT="aresetn"/>
            <CONNECTION INSTANCE="interconnect_interconnect_ddr4_mem00" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
