==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7vx485tffg1761-2 
INFO: [HLS 200-1611] Setting target device to 'xc7vx485t-ffg1761-2'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_expression_balance -off spmv 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 spmv/spmv_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -style stp spmv/spmv_1 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 spmv/spmv_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -style stp spmv/spmv_2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -factor 2 -type block spmv val 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_1p -impl bram -latency -1 spmv val 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_1p -impl bram -latency -1 spmv cols 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_1wnr -impl bram -latency -1 spmv rowDelimiters 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -factor 2 -type block spmv vec 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_1wnr -impl bram -latency -1 spmv vec 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -factor 2 -type cyclic spmv out 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_1p -impl bram -latency -1 spmv out 
INFO: [HLS 200-1510] Running: set_directive_array_partition -factor 2 -type cyclic spmv i 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -factor 2 -type block spmv j 
INFO: [HLS 200-1510] Running: set_directive_array_partition -factor 2 -type cyclic spmv sum 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -factor 2 -type cyclic spmv sum 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -factor 2 -type block spmv tmp_begin 
INFO: [HLS 200-1510] Running: set_directive_array_partition -factor 2 -type cyclic spmv tmp_end 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -factor 2 -type cyclic spmv tmp_end 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl dsp -latency -1 spmv/spmv_1 i 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fabric -latency -1 spmv/spmv_2 j 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl dsp -latency -1 spmv tmp_begin 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl dsp -latency -1 spmv tmp_end 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl fulldsp -latency -1 spmv sum 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric -latency -1 spmv Si 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file 'local_support.c' ... 
INFO: [HLS 200-10] Analyzing design file 'spmv.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.55 seconds. CPU system time: 0.95 seconds. Elapsed time: 1.58 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/home/pengjin/HGBO-DSE/dse_ds/MachSuite/random_ds/spmv/crs/p1/script/dir_99.tcl:7:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/home/pengjin/HGBO-DSE/dse_ds/MachSuite/random_ds/spmv/crs/p1/script/dir_99.tcl:8:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/home/pengjin/HGBO-DSE/dse_ds/MachSuite/random_ds/spmv/crs/p1/script/dir_99.tcl:9:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/home/pengjin/HGBO-DSE/dse_ds/MachSuite/random_ds/spmv/crs/p1/script/dir_99.tcl:11:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/home/pengjin/HGBO-DSE/dse_ds/MachSuite/random_ds/spmv/crs/p1/script/dir_99.tcl:13:9)
INFO: [HLS 214-291] Loop 'spmv_2' is marked as complete unroll implied by the pipeline pragma (spmv.c:16:18)
INFO: [HLS 214-188] Unrolling loop 'spmv_1' (spmv.c:12:14) in function 'spmv' partially with a factor of 2 (spmv.c:8:0)
INFO: [HLS 214-248] Applying array_partition to 'val': Block partitioning with factor 2 on dimension 1. (spmv.c:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'vec': Block reshaping with factor 2 on dimension 1. (spmv.c:8:0)
INFO: [HLS 214-248] Applying array_reshape to 'out': Cyclic reshaping with factor 2 on dimension 1. (spmv.c:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.19 seconds. CPU system time: 0.47 seconds. Elapsed time: 2.74 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] spmv.c:17: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.201 GB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'spmv_1' (spmv.c:12) in function 'spmv' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'spmv_2' (spmv.c:16) in function 'spmv' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'spmv_2' (spmv.c:16) in function 'spmv' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.223 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'spmv_1' (spmv.c:12:38) in function 'spmv' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmv_Pipeline_spmv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'spmv_Pipeline_spmv_2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'spmv_2'.
WARNING: [HLS 200-880] The II Violation in module 'spmv_Pipeline_spmv_2' (loop 'spmv_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add1229_0_write_ln16', spmv.c:16) of variable 'add', spmv.c:18 on local variable 'add1229_0' and 'load' operation ('add1229_0_load', spmv.c:18) on local variable 'add1229_0'.
WARNING: [HLS 200-880] The II Violation in module 'spmv_Pipeline_spmv_2' (loop 'spmv_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add1229_0_write_ln16', spmv.c:16) of variable 'add', spmv.c:18 on local variable 'add1229_0' and 'load' operation ('add1229_0_load', spmv.c:18) on local variable 'add1229_0'.
WARNING: [HLS 200-880] The II Violation in module 'spmv_Pipeline_spmv_2' (loop 'spmv_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add1229_0_write_ln16', spmv.c:16) of variable 'add', spmv.c:18 on local variable 'add1229_0' and 'load' operation ('add1229_0_load', spmv.c:18) on local variable 'add1229_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 80, loop 'spmv_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.233 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmv_Pipeline_spmv_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'spmv_Pipeline_spmv_21': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'spmv_2'.
WARNING: [HLS 200-880] The II Violation in module 'spmv_Pipeline_spmv_21' (loop 'spmv_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add1229_1_write_ln16', spmv.c:16) of variable 'add12_1', spmv.c:18 on local variable 'add1229_1' and 'load' operation ('add1229_1_load', spmv.c:18) on local variable 'add1229_1'.
WARNING: [HLS 200-880] The II Violation in module 'spmv_Pipeline_spmv_21' (loop 'spmv_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add1229_1_write_ln16', spmv.c:16) of variable 'add12_1', spmv.c:18 on local variable 'add1229_1' and 'load' operation ('add1229_1_load', spmv.c:18) on local variable 'add1229_1'.
WARNING: [HLS 200-880] The II Violation in module 'spmv_Pipeline_spmv_21' (loop 'spmv_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add1229_1_write_ln16', spmv.c:16) of variable 'add12_1', spmv.c:18 on local variable 'add1229_1' and 'load' operation ('add1229_1_load', spmv.c:18) on local variable 'add1229_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 80, loop 'spmv_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.234 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'spmv_1': contains subfunction 'spmv_Pipeline_spmv_2' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.234 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmv_Pipeline_spmv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spmv_Pipeline_spmv_2' pipeline 'spmv_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_75_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_9ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64ns_11ns_64_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmv_Pipeline_spmv_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmv_Pipeline_spmv_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spmv_Pipeline_spmv_21' pipeline 'spmv_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_75_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_9ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64ns_11ns_64_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmv_Pipeline_spmv_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'spmv/val_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmv/val_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmv/cols' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmv/rowDelimiters' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmv/vec' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmv/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_75_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.239 GB.
