+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/l1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].fde_used.u2/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
