{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426489101899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426489101901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 16 12:28:21 2015 " "Processing started: Mon Mar 16 12:28:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426489101901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426489101901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd_final -c lcd_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd_final -c lcd_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426489101902 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1426489102129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_final.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_final.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_final " "Found entity 1: lcd_final" {  } { { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426489102218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426489102218 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd_final " "Elaborating entity \"lcd_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1426489102283 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_state lcd_final.v(14) " "Verilog HDL or VHDL warning at lcd_final.v(14): object \"temp_state\" assigned a value but never read" {  } { { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1426489102323 "|lcd_final"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_debounce lcd_final.v(15) " "Verilog HDL or VHDL warning at lcd_final.v(15): object \"temp_debounce\" assigned a value but never read" {  } { { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1426489102323 "|lcd_final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 lcd_final.v(55) " "Verilog HDL assignment warning at lcd_final.v(55): truncated value with size 32 to match size of target (19)" {  } { { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1426489102325 "|lcd_final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcd_final.v(189) " "Verilog HDL assignment warning at lcd_final.v(189): truncated value with size 32 to match size of target (3)" {  } { { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1426489102329 "|lcd_final"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1426489102342 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426489103042 "|lcd_final|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1426489103042 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 70 -1 0 } } { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 11 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1426489103162 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1426489103482 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "210 " "Implemented 210 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1426489103643 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1426489103643 ""} { "Info" "ICUT_CUT_TM_LCELLS" "184 " "Implemented 184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1426489103643 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1426489103643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426489105925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 16 12:28:25 2015 " "Processing ended: Mon Mar 16 12:28:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426489105925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426489105925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426489105925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426489105925 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426489112780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426489112781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 16 12:28:28 2015 " "Processing started: Mon Mar 16 12:28:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426489112781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1426489112781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lcd_final -c lcd_final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lcd_final -c lcd_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1426489112782 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1426489116160 ""}
{ "Info" "0" "" "Project  = lcd_final" {  } {  } 0 0 "Project  = lcd_final" 0 0 "Fitter" 0 0 1426489116162 ""}
{ "Info" "0" "" "Revision = lcd_final" {  } {  } 0 0 "Revision = lcd_final" 0 0 "Fitter" 0 0 1426489116163 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1426489116280 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lcd_final 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"lcd_final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1426489116284 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1426489116317 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1426489116317 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1426489117035 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1426489117231 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1426489119083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1426489119083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1426489119083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1426489119083 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1426489119083 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1426489119083 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 26 " "No exact pin location assignment(s) for 26 pins of 26 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd\[0\] " "Pin lcd\[0\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { lcd[0] } } } { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 160 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { lcd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426489119503 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd\[1\] " "Pin lcd\[1\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { lcd[1] } } } { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 160 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { lcd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426489119503 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd\[2\] " "Pin lcd\[2\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { lcd[2] } } } { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 160 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { lcd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426489119503 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd\[3\] " "Pin lcd\[3\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { lcd[3] } } } { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 160 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { lcd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426489119503 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd\[4\] " "Pin lcd\[4\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { lcd[4] } } } { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 160 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { lcd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426489119503 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd\[5\] " "Pin lcd\[5\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { lcd[5] } } } { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 160 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { lcd[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426489119503 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd\[6\] " "Pin lcd\[6\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { lcd[6] } } } { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 160 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { lcd[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426489119503 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd\[7\] " "Pin lcd\[7\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { lcd[7] } } } { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 160 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { lcd[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426489119503 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[0\] " "Pin led\[0\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { led[0] } } } { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 113 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { led[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426489119503 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[1\] " "Pin led\[1\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { led[1] } } } { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 113 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { led[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426489119503 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[2\] " "Pin led\[2\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { led[2] } } } { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 113 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { led[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426489119503 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[3\] " "Pin led\[3\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { led[3] } } } { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 113 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { led[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426489119503 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[4\] " "Pin led\[4\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { led[4] } } } { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 113 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { led[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426489119503 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "col\[0\] " "Pin col\[0\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { col[0] } } } { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 70 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { col[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426489119503 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "col\[1\] " "Pin col\[1\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { col[1] } } } { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 70 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { col[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426489119503 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "col\[2\] " "Pin col\[2\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { col[2] } } } { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 70 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { col[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426489119503 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "col\[3\] " "Pin col\[3\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { col[3] } } } { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 70 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { col[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426489119503 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_rs " "Pin lcd_rs not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { lcd_rs } } } { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 5 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { lcd_rs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426489119503 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_rw " "Pin lcd_rw not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { lcd_rw } } } { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 5 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { lcd_rw } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426489119503 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_en " "Pin lcd_en not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { lcd_en } } } { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 5 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { lcd_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426489119503 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { rst } } } { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 7 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426489119503 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row\[0\] " "Pin row\[0\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { row[0] } } } { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 6 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { row[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426489119503 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row\[1\] " "Pin row\[1\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { row[1] } } } { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 6 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { row[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426489119503 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row\[2\] " "Pin row\[2\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { row[2] } } } { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 6 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { row[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426489119503 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row\[3\] " "Pin row\[3\] not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { row[3] } } } { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 6 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { row[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426489119503 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/tinchuk/altera/13.1/quartus/linux/pin_planner.ppl" { clk } } } { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 7 -1 0 } } { "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/tinchuk/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/tinchuk/ee214/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1426489119503 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1426489119503 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lcd_final.sdc " "Synopsys Design Constraints File file not found: 'lcd_final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1426489120662 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1426489120690 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1426489120725 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1426489120725 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1426489120726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1426489120726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1426489120726 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     temp_clk " "   1.000     temp_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1426489120726 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1426489120726 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1426489120777 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1426489120777 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1426489120789 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 7 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1426489120828 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "temp_clk Global clock " "Automatically promoted some destinations of signal \"temp_clk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "temp_clk " "Destination \"temp_clk\" may be non-global or may not use global clock" {  } { { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 48 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1426489120828 ""}  } { { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 48 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1426489120828 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "rst Global clock in PIN 20 " "Automatically promoted some destinations of signal \"rst\" to use Global clock in PIN 20" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "led\[0\]~reg0 " "Destination \"led\[0\]~reg0\" may be non-global or may not use global clock" {  } { { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 113 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1426489120828 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "led\[1\]~reg0 " "Destination \"led\[1\]~reg0\" may be non-global or may not use global clock" {  } { { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 113 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1426489120828 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "led\[2\]~reg0 " "Destination \"led\[2\]~reg0\" may be non-global or may not use global clock" {  } { { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 113 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1426489120828 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "led\[3\]~reg0 " "Destination \"led\[3\]~reg0\" may be non-global or may not use global clock" {  } { { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 113 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1426489120828 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "led\[4\]~reg0 " "Destination \"led\[4\]~reg0\" may be non-global or may not use global clock" {  } { { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 113 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1426489120828 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcd\[7\]~reg0 " "Destination \"lcd\[7\]~reg0\" may be non-global or may not use global clock" {  } { { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 160 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1426489120828 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcd_rs~reg0 " "Destination \"lcd_rs~reg0\" may be non-global or may not use global clock" {  } { { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 160 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1426489120828 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcd_en~reg0 " "Destination \"lcd_en~reg0\" may be non-global or may not use global clock" {  } { { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 160 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1426489120828 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcd_dat\[0\] " "Destination \"lcd_dat\[0\]\" may be non-global or may not use global clock" {  } { { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 113 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1426489120828 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcd\[0\]~0 " "Destination \"lcd\[0\]~0\" may be non-global or may not use global clock" {  } { { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 160 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1426489120828 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Quartus II" 0 -1 1426489120828 ""}  } { { "lcd_final.v" "" { Text "/home/tinchuk/ee214/lcd_final.v" 7 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1426489120828 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1426489120829 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1426489120853 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1426489120870 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1426489120905 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1426489120906 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1426489120906 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1426489120906 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 3.3V 4 20 0 " "Number of I/O pins in group: 24 (unused VREF, 3.3V VCCIO, 4 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1426489120908 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1426489120908 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1426489120908 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 23 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1426489120909 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1426489120909 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 29 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1426489120909 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1426489120909 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1426489120909 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1426489120909 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1426489121153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1426489121545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1426489121741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1426489121750 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1426489122538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1426489122538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1426489122579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "/home/tinchuk/ee214/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1426489122824 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1426489122824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1426489123119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1426489123120 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1426489123120 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.32 " "Total time spent on timing analysis during the Fitter is 0.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1426489123133 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1426489123140 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1426489123164 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tinchuk/ee214/output_files/lcd_final.fit.smsg " "Generated suppressed messages file /home/tinchuk/ee214/output_files/lcd_final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1426489123487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "447 " "Peak virtual memory: 447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426489123510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 16 12:28:43 2015 " "Processing ended: Mon Mar 16 12:28:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426489123510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426489123510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426489123510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1426489123510 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1426489129708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426489129709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 16 12:28:49 2015 " "Processing started: Mon Mar 16 12:28:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426489129709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1426489129709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lcd_final -c lcd_final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lcd_final -c lcd_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1426489129710 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1426489130116 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1426489130123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426489130937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 16 12:28:50 2015 " "Processing ended: Mon Mar 16 12:28:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426489130937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426489130937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426489130937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1426489130937 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1426489131023 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1426489134292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426489134293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 16 12:28:53 2015 " "Processing started: Mon Mar 16 12:28:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426489134293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426489134293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lcd_final -c lcd_final " "Command: quartus_sta lcd_final -c lcd_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426489134294 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1426489134455 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1426489134614 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1426489134649 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1426489134649 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1426489134685 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1426489135048 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lcd_final.sdc " "Synopsys Design Constraints File file not found: 'lcd_final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1426489135093 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1426489135094 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name temp_clk temp_clk " "create_clock -period 1.000 -name temp_clk temp_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1426489135098 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1426489135098 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1426489135098 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1426489135104 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1426489135117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.995 " "Worst-case setup slack is -9.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426489135118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426489135118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.995            -153.710 clk  " "   -9.995            -153.710 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426489135118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.390            -276.854 temp_clk  " "   -8.390            -276.854 temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426489135118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426489135118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.555 " "Worst-case hold slack is -2.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426489135121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426489135121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.555              -2.555 clk  " "   -2.555              -2.555 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426489135121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.421               0.000 temp_clk  " "    1.421               0.000 temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426489135121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426489135121 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1426489135123 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1426489135124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426489135125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426489135125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426489135125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 temp_clk  " "    0.234               0.000 temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1426489135125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1426489135125 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1426489135221 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1426489135230 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1426489135231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426489135266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 16 12:28:55 2015 " "Processing ended: Mon Mar 16 12:28:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426489135266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426489135266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426489135266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426489135266 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426489140257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426489140258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 16 12:29:00 2015 " "Processing started: Mon Mar 16 12:29:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426489140258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426489140258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lcd_final -c lcd_final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lcd_final -c lcd_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426489140259 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "lcd_final.vho lcd_final_vhd.sdo /home/tinchuk/ee214/simulation/modelsim/ simulation " "Generated files \"lcd_final.vho\" and \"lcd_final_vhd.sdo\" in directory \"/home/tinchuk/ee214/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1426489141034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426489141074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 16 12:29:01 2015 " "Processing ended: Mon Mar 16 12:29:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426489141074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426489141074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426489141074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426489141074 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426489141223 ""}
