                                                                                                  LTC2471/LTC2473
                                                                                         Selectable 208sps/833sps,
                                                                               16-Bit I2C ΔΣ ADCs with 10ppm/°C
                                                                                          Max Precision Reference
Features                                                                                Description
n   16-Bit Resolution                                                                                      The LTC®2471/LTC2473 are small, 16-bit analog-to-digital
n   Internal, High Accuracy Reference—10ppm/°C (Max)                                                       converters with an integrated precision reference and
n   Single-Ended (LTC2471) or Differential (LTC2473)                                                       a selectable 208sps or 833sps output rate. They use a
n   Selectable 208sps/833sps Output Rate                                                                   single 2.7V to 5.5V supply and communicate through an
n   1mV Offset Error                                                                                       I2C Interface. The LTC2471 is single-ended with a 0V to
n   0.01% Gain Error                                                                                       VREF input range and the LTC2473 is differential with a
n   Single Conversion Settling Time Simplifies                                                             ±VREF input range. Both ADCs include a 1.25V integrated
    Multiplexed Applications                                                                               reference with 2ppm/°C drift performance and 0.1% initial
n   Single-Cycle Operation with Auto Shutdown                                                              accuracy. The converters are available in a 12-pin DFN
n   3.5mA (Typ) Supply Current                                                                             3mm × 3mm package or an MSOP-12 package. They
n   2µA (Max) Sleep Current                                                                                include an integrated oscillator and perform conversions
n   Internal Oscillator—No External Components                                                             with no latency for multiplexed applications. The LTC2471/
    Required                                                                                               LTC2473 include a proprietary input sampling scheme
n   I2C Interface                                                                                          that reduces the average input current several orders of
n   Small 12-Lead, 3mm × 3mm DFN and MSOP                                                                  magnitude when compared to conventional delta sigma
    Packages                                                                                               converters.
                                                                                                           Following a single conversion, the LTC2471/LTC2473
Applications                                                                                               automatically power down the converter and can also be
n   System Monitoring                                                                                      configured to power down the reference. When both the
n   Environmental Monitoring                                                                               ADC and reference are powered down, the supply current
n   Direct Temperature Measurements                                                                        is reduced to 200nA.
n   Instrumentation
n   Industrial Process Control                                                                             The LTC2471/LTC2473 include a user selectable 208sps
n   Data Acquisition                                                                                       or 833sps output rate and due to a large oversampling
n   Embedded ADC Upgrades                                                                                  ratio (8,192 at 208sps and 2,048 at 833sps) have relaxed
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
                                                                                                           anti-aliasing requirements.
Technology Corporation and Easy Drive and No Latency ∆∑ is a trademark of Linear Technology
Corporation. All other trademarks are the property of their respective owners. Protected by U.S.
Patents, including 6208279, 6411242, 7088280, 7164378.
Typical Application                                                                                                                                              VREF vs Temperature
                                                                         2.7V TO 5.5V                                                               1.2520
                                                                                                                                                    1.2515
                                                                                                                     REFERENCE OUTPUT VOLTAGE (V)
                                        0.1µF                   0.1µF                 0.1µF         10µF
                                                                                                                                                    1.2510
                             0.1µF                                                                                                                  1.2505
                                                      REFOUT        COMP VCC
                                                IN+                        SCL                2
                                                                                              I C                                                   1.2500
                  10k          10k                                                            INTERFACE
                                                               LTC2473     SDA
                                                                                                                                                    1.2495
                                                IN–
                                        0.1µF                                                                                                       1.2490
                  10k          R                       REF–       AO     GND
                                                                                                                                                    1.2485
                                                                               24713 TA01a
                                                                                                                                                    1.2480
                                                                                                                                                          –50   –30   –10 10     30    50   70       90
                                                                                                                                                                        TEMPERATURE (°C)
                                                                                                                                                                                            24713 TA01b
                                                                                                                                                                                                          24713fb
                                                                         For more information www.linear.com/LTC2471                                                                                       1


LTC2471/LTC2473
Absolute Maximum Ratings                                                   (Notes 1, 2)
Supply Voltage (VCC).................................... –0.3V to 6V                Storage Temperature Range................... –65°C to 150°C
Analog Input Voltage (VIN+, VIN –,                                                  Operating Temperature Range
VIN, VREF –, VCOMP, VREFOUT )...........–0.3V to (VCC + 0.3V)                           LTC2471C/LTC2473C................................ 0°C to 70°C
Digital Voltage (VSDA, VSCL, VAO).....–0.3V to (VCC + 0.3V)                             LTC2471I/LTC2473I..............................–40°C to 85°C
Pin Configuration
 LTC2473                                                                          LTC2473
                                    TOP VIEW
                                                                                                                       TOP VIEW
                    REFOUT    1                    12 VCC
                     COMP     2                    11 GND                                            REFOUT    1                       12  VCC
                                                                                                       COMP    2                       11  GND
                         AO   3        13          10 IN–
                                                                                                           AO  3                       10  IN–
                       GND    4       GND           9 IN+                                                GND   4                       9   IN+
                        SCL   5                     8 REF–                                                SCL  5                       8   REF–
                       SDA    6                     7 GND                                                SDA   6                       7   GND
                                   DD PACKAGE                                                                        MS PACKAGE
                       12-LEAD (3mm × 3mm) PLASTIC DFN                                                          12-LEAD PLASTIC MSOP
                           TJMAX = 125°C, θJA = 43°C/W                                                       TJMAX = 125°C, θJA = 130°C/W
                 EXPOSED PAD (PIN 13) PCB GROUND CONNECTION
 LTC2471                                                                          LTC2471
                                    TOP VIEW
                                                                                                                      TOP VIEW
                    REFOUT    1                    12 VCC
                     COMP     2                    11 GND                                            REFOUT    1                       12  VCC
                                                                                                       COMP    2                       11  GND
                         AO   3        13          10 GND
                                                                                                           AO  3                       10  GND
                       GND    4       GND           9 IN                                                 GND   4                       9   IN
                        SCL   5                     8 REF–                                               SCL   5                       8   REF–
                       SDA    6                     7 GND                                                SDA   6                       7   GND
                                   DD PACKAGE                                                                        MS PACKAGE
                       12-LEAD (3mm × 3mm) PLASTIC DFN                                                         12-LEAD PLASTIC MSOP
                           TJMAX = 125°C, θJA = 43°C/W                                                       TJMAX = 125°C, θJA = 130°C/W
                 EXPOSED PAD (PIN 13) PCB GROUND CONNECTION
Order Information
LEAD FREE FINISH             TAPE AND REEL                      PART MARKING*             PACKAGE DESCRIPTION                             TEMPERATURE RANGE
LTC2471CDD#PBF               LTC2471CDD#TRPBF                   LFPW                      12-Lead Plastic (3mm × 3mm) DFN                 0°C to 70°C
LTC2471IDD#PBF               LTC2471IDD#TRPBF                   LFPW                      12-Lead Plastic (3mm × 3mm) DFN                 –40°C to 85°C
LTC2471CMS#PBF               LTC2471CMS#TRPBF                   2471                      12-Lead Plastic MSOP                            0°C to 70°C
LTC2471IMS#PBF               LTC2471IMS#TRPBF                   2471                      12-Lead Plastic MSOP                            –40°C to 85°C
LTC2473CDD#PBF               LTC2473CDD#TRPBF                   LFPX                      12-Lead Plastic (3mm × 3mm) DFN                 0°C to 70°C
LTC2473IDD#PBF               LTC2473IDD#TRPBF                   LFPX                      12-Lead Plastic (3mm × 3mm) DFN                 –40°C to 85°C
LTC2473CMS#PBF               LTC2473CMS#TRPBF                   2473                      12-Lead Plastic MSOP                            0°C to 70°C
LTC2473IMS#PBF               LTC2473IMS#TRPBF                   2473                      12-Lead Plastic MSOP                            –40°C to 85°C
Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/
                                                                                                                                                        24713fb
2                                                          For more information www.linear.com/LTC2471


                                                                                                           LTC2471/LTC2473
Electrical Characteristics                                           The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. (Note 2)
PARAMETER                                     CONDITIONS                                                           MIN      TYP    MAX     UNITS
Resolution                                                                                                                   16               Bits
Integral Nonlinearity                         Output Rate 208sps (Note 4)                                     l               2      8.5     LSB
                                              Output Rate 833sps (Note 4)                                     l               8      16      LSB
Offset Error                                                                                                  l              ±1     ±2.5      mV
Offset Error Drift                                                                                                          0.05          LSB/°C
Gain Error                                                                                                    l            ±0.01   ±0.25  % of FS
Gain Error Drift                                                                                              l             0.15          LSB/°C
Transition Noise                                                                                                              3            µVRMS
Power Supply Rejection DC                                                                                                    80                dB
Analog Inputs                           The l denotes the specifications which apply over the full operating temperature range, otherwise
specifications are at TA = 25°C.
SYMBOL                 PARAMETER                                 CONDITIONS                                      MIN     TYP      MAX      UNITS
VIN+                   Positive Input Voltage Range              LTC2473                                    l     0               VREF           V
VIN –                  Negative Input Voltage Range              LTC2473                                    l     0               VREF           V
VIN                    Input Voltage Range                       LTC2471                                    l     0               VREF           V
VOR+, VUR+             Overrange/Underrange Voltage, IN+         VIN– = 0.625V                                             8                 LSB
VOR–, VUR–             Overrange/Underrange Voltage, IN–         VIN+ = 0.625V                                             8                 LSB
CIN                    IN+, IN–, IN Sampling Capacitance                                                                0.35                   pF
IDC_LEAK(IN+, IN–, IN) IN+, IN– DC Leakage Current (LTC2473)     VIN = GND (Note 8)                         l    –10      ±1        10         nA
                       IN DC Leakage Current (LTC2471)           VIN = VCC (Note 8)                         l    –10      ±1       10          nA
ICONV                  Input Sampling Current (Notes 5, 8)                                                                50                   nA
VREF                   Reference Output Voltage                                                             l   1.247   1.25      1.253          V
                       Reference Voltage Coefficient             (Note 9)
                                                                 C-Grade                                    l             ±2       ±10    ppm/°C
                                                                 I-Grade                                                  ±5              ppm/°C
                       Reference Line Regulation                 2.7V ≤ VCC ≤ 5.5V                                       –90                   dB
                       Reference Short-Circuit Current           VCC = 5.5, Forcing Output to GND (Note 8)  l                      35         mA
                       COMP Pin Short-Circuit Current            VCC = 5.5, Forcing Output to GND (Note 8)  l                      200         µA
                       Reference Load Regulation                 2.7V ≤ VCC ≤ 5.5V, IOUT = 100μA Sourcing                3.5              mV/mA
                       Reference Output Noise Density            CCOMP= 0.1μF, CREFOUT = 0.1μF, At f =                    30              nV/√Hz
                                                                 1ksps
Power Requirements                                       The l denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C.
SYMBOL                 PARAMETER                                       CONDITIONS                                MIN     TYP       MAX     UNITS
VCC                    Supply Voltage                                                                       l    2.7               5.5           V
ICC                    Supply Current
                         Conversion                                    LTC2473 (Note 8)                     l             3.5        5        mA
                         Conversion                                    LTC2471 (Note 8)                     l             2.5        4        mA
                         Nap                                           (Note 8)                             l            800      1500         µA
                         Sleep                                         (Note 8)                             l             0.2        2         µA
                                                                                                                                           24713fb
                                                         For more information www.linear.com/LTC2471                                        3


LTC2471/LTC2473
I2C Inputs and Outputs                                          The l denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C. (Notes 2, 7)
SYMBOL                   PARAMETER                                      CONDITIONS                                       MIN         TYP          MAX      UNITS
VIH                      High Level Input Voltage                                                                 l     0.7VCC                                   V
VIL                      Low Level Input Voltage                                                                  l                             0.3VCC           V
II                       Digital Input Current                          (Note 8)                                  l      –10                       10          µA
VHYS                     Hysteresis of Schmidt Trigger Inputs           (Note 3)                                  l    0.05VCC                                   V
VOL                      Low Level Output Voltage (SDA)                 I = 3mA                                   l                                0.4           V
IIN                      Input Leakage                                  0.1VCC ≤ VIN ≤ 0.9VCC                     l                                 1          µA
CI                       Capacitance for Each I/O Pin                                                             l       10                                   pF
CB                       Capacitance Load for Each Bus Line                                                       l                               400          pF
VIH(A0)                  High Level Input Voltage for Address Pin                                                 l    0.95VCC                                   V
VIL(A0)                  Low Level Input Voltage for Address Pin                                                  l                             0.05VCC          V
I2C Timing Characteristics                                                The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. (Notes 2, 7)
SYMBOL             PARAMETER                                     CONDITIONS                                             MIN         TYP         MAX        UNITS
tCONV1             Conversion Time                               SPD = 0                                       l                     4          4.8           ms
tCONV2             Conversion Time                               SPD = 1                                       l                     1          1.2           ms
fSCL               SCL Clock Frequency                                                                         l         0                      400           kHz
tHD(SDA,STA)       Hold Time (Repeated) START Condition                                                        l        0.6                                    µs
tLOW               LOW Period of the SCL Pin                                                                   l        1.3                                    µs
tHIGH              HIGH Period of the SCL Pin                                                                  l        0.6                                    µs
tSU(STA)           Set-Up Time for a Repeated START                                                            l        0.6                                    µs
                   Condition
tHD(DAT)           Data Hold Time                                                                              l         0                      0.9            µs
tSU(DAT)           Data Set-Up Time                                                                            l        100                                    ns
tr                 Rise Time for SDA, SCL Signals                (Note 6)                                      l    20 + 0.1CB                  300            ns
tf                 Fall Time for SDA, SCL Signals                (Note 6)                                      l    20 + 0.1CB                  300            ns
tSU(STO)           Set-Up Time for STOP Condition                                                              l        0.6                                    µs
tBUF               Bus Free Time Between a STOP and                                                            l        1.3                                    µs
                   START Condition
tOF                Output Fall Time VIHMIN to VILMAX             Bus Load CB = 10pF to 400pF (Note 6)          l    20 + 0.1CB                  250            ns
tSP                Input Spike Suppression                                                                     l                                 50            ns
Note 1: Stresses beyond those listed under Absolute Maximum Ratings                  Note 4. Integral nonlinearity is defined as the deviation of a code from a
may cause permanent damage to the device. Exposure to any Absolute                   straight line passing through the actual endpoints of the transfer curve.
Maximum Rating condition for extended periods may affect device                      Note 5: Input sampling current is the average input current drawn from
reliability and lifetime.                                                            the input sampling network while the LTC2471/LTC2473 are converting.
Note 2. All voltage values are with respect to GND. VCC = 2.7V to 5.5V               Note 6: CB = capacitance of one bus line in pF.
unless otherwise specified.                                                          Note 7: All values refer to VIH(MIN) and VIL(MAX) levels.
             VREFCM = VREF/2, FS = VREF, –VREF ≤ VIN ≤ VREF                          Note 8: A positive current is flowing into the DUT pin.
             VIN = VIN+ – VIN –, VINCM = (VIN+ + VIN –)/2. (LTC2473)                 Note 9: Voltage temperature coefficient is calculated by dividing the
Note 3. Guaranteed by design, not subject to test.                                   maximum change in output voltage by the specified temperature range.
                                                                                                                                                           24713fb
4                                                            For more information www.linear.com/LTC2471


                                                                                                                                                                                                                LTC2471/LTC2473
Typical Performance Characteristics                                                                                                                                   (TA = 25°C, unless otherwise noted)
                                   Integral Nonlinearity                                                                Integral Nonlinearity                                                                                                      Maximum INL vs Temperature
                               3                                                                                    3                                                                                                                          6
                                 VCC = 2.7V                                                                                                                                                                                                        OUTPUT RATE = 208sps
                                 TA = –45°C, 25°C, 90°C
                               2 OUTPUT RATE = 208sps                                                               2                                                                                                                          4
                                                                                                                                                                                                                                                                    VCC = 5.5V
                               1                                                                                    1                                                                                                                          2
            INL (LSB)                                                                          INL (LSB)                                                                                                       INL (LSB)
                                                                                                                                                                                                                                                       VCC = 4.1V
                               0                                                                                    0                                                                                                                          0
                             –1                                                                                    –1                                                                                                                         –2      VCC = 2.7V
                             –2                                                                                    –2 VCC = 5.5V                                                                                                              –4
                                                                                                                       TA = –45°C, 25°C, 90°C
                                                                                                                       OUTPUT RATE = 208sps
                             –3                                                                                    –3                                                                                                                         –6
                              –1.25    –0.75   –0.25    0.25   0.75           1.25                                  –1.25    –0.75   –0.25    0.25  0.75                1.25                                                                    –50   –30   –10 10     30    50   70      90
                                       DIFFERENTIAL INPUT VOLTAGE (V)                                                       DIFFERENTIAL INPUT VOLTAGE (V)                                                                                                    TEMPERATURE (°C)
                                                                        24713 G01                                                                                 24713 G02                                                                                                        24713 G03
                                   Offset Error vs Temperature                                                          ADC Gain Error vs Temperature                                                                                              Transition Noise vs Temperature
                             35                                                                                    50                                                                                                                         10
                                                                                                                                                                                                                                               9
                             30                                                                                    40
                                                    VCC = 5.5V                                                                                                                                                                                 8
                                                                                                                                                                                                                  TRANSITION NOISE RMS (µV)
                                                                                            ADC GAIN ERROR (LSB)
                             25                                                                                                      VCC = 5.5V
        OFFSET ERROR (LSB)
                                                                                                                                                                                                                                               7
                                                                                                                   30
                                                                                                                                                                                                                                               6                    VCC = 5.5V
                             20
                                                                                                                   20                                                                                                                          5
                                                          VCC = 4.1V
                             15
                                                                                                                                                                                                                                               4
                                                                                                                   10            VCC = 4.1V
                             10                                                                                                                                                                                                                3
                                                                                                                                                                                                                                                             VCC = 2.7V
                                            VCC = 2.7V                                                                                                                                                                                         2
                                                                                                                    0
                              5                                                                                                  VCC = 2.7V
                                                                                                                                                                                                                                               1
                              0                                                                               –10                                                                                                                              0
                               –50    –30    –10 10     30    50       70      90                                –50 –30         –10 10   30    50          70        90                                                                        –50   –30   –10 10     30    50   70      90
                                               TEMPERATURE (°C)                                                                    TEMPERATURE (°C)                                                                                                           TEMPERATURE (°C)
                                                                        24713 G04                                                                                 24713 G05                                                                                                        24713 G06
                                   Conversion Mode Power Supply                                                         Sleep Mode Power Supply
                                   Current vs Temperature                                                               Current vs Temperature                                                                                                     VREF vs Temperature
                             4.0                                                                               350                                                                                              1.2508
                             3.9
                                             VCC = 5.5V                                                        300
                                                                                                                                                                                REFERENCE OUTPUT VOLTAGE (V)
                                                                                                                                                                                                                1.2507
                             3.8                                                                                                               VCC = 5.5V
CONVERSION CURRENT (mA)
                                                                                                               250
                                                                                     SLEEP CURRENT (nA)
                             3.7
                                                  VCC = 4.1V                                                                                                                                                    1.2506
                             3.6
                                                                                                               200
                             3.5                                                                                                                                                                                1.2505
                                                                                                               150                VCC = 4.1V
                             3.4
                                            VCC = 2.7V                                                                                                                                                          1.2504
                             3.3                                                                               100
                             3.2
                                                                                                                                                                                                                1.2503
                                                                                                                   50                          VCC = 2.7V
                             3.1
                             3.0                                                                                    0                                                                                           1.2502
                                –50   –30    –10 10     30    50       70      90                                    –50   –30   –10 10     30    50             70        90                                         –50                             –30   –10 10     30    50   70      90
                                               TEMPERATURE (°C)                                                                    TEMPERATURE (°C)                                                                                                           TEMPERATURE (°C)
                                                                        24713 G07                                                                                 24713 G08                                                                                                        24713 G09
                                                                                                                                                                                                                                                                                       24713fb
                                                                                                          For more information www.linear.com/LTC2471                                                                                                                                   5


   LTC2471/LTC2473
    Typical Performance Characteristics                                                                                                           (TA = 25°C, unless otherwise noted)
                        Power Supply Rejection
                        vs Frequency Applied to VCC                                                   Conversion Time vs Temperature                                     VREF vs VCC
                   0                                                                            4.4                                                           1.250345
                            TA = 25°C                                                                                                                                    TA = 25°C
                                                                                                                                                              1.250340
                 –20                                                                            4.3
                                                                                                                   VCC = 2.7V
                                                                                                                                                              1.250335
                                                                         CONVERSION TIME (ms)
                 –40                                                                            4.2
REJECTION (dB)
                                                                                                                                                              1.250330
                 –60                                                                            4.1                      VCC = 4.1V                    VREF (V)
                                                                                                                                                              1.250325
                                                                                                                                                              1.250320
                 –80                                                                            4.0
                                                                                                                                                              1.250315
                                                                                                                            VCC = 5.5V
                 –100                                                                           3.9
                                                                                                                                                              1.250310
                 –120                                                                           3.8                                                           1.250305
                        1      10   100 1k 10k 100k         1M    10M                              –50   –25    0    25     50        75         100                  2.0   2.5   3.0   3.5     4.0 4.5   5.0   5.5    6.0
                                    FREQUENCY AT VCC (Hz)                                                      TEMPERATURE (°C)                                                               VCC (V)
                                                            24713 G010                                                                     24713 G11                                                             24713 G12
   Pin Functions
   REFOUT (Pin 1): Reference Output Pin. Nominally 1.25V,                                                               SDA (Pin 6): Bidirectional Serial Data Line of the I2C Inter-
   this voltage sets the full-scale input range of the ADC. For                                                         face. The conversion result is output through the SDA pin.
   noise and reference stability connect to a 0.1µF capacitor                                                           The pin is high impedance unless the LTC2471/LTC2473
   tied to GND. This capacitor value must be less than or                                                               is in the data output mode. While the LTC2471/LTC2473 is
   equal to the capacitor tied to the reference compensa-                                                               in the data output mode, SDA is an open drain pull down
   tion pin (COMP). REFOUT must not be overdriven by an                                                                 (which requires an external 1.7k pull-up resistor to VCC).
   external reference.                                                                                                  REF– (Pin 8): Negative Reference Input to the ADC. The
   COMP (Pin 2): Internal Reference Compensation Pin. For                                                               voltage on this pin sets the zero input to the ADC. This
   low noise and reference stability, tie a 0.1μF capacitor to                                                          pin should tie directly to ground or the ground sense of
   GND.                                                                                                                 the input sensor.
   A0 (Pin 3): Chip Address Control Pin. The A0 pin can be                                                              IN+ (LTC2473), IN (LTC2471) (Pin 9): Positive input volt-
   tied to GND or VCC. If A0 is tied to GND, the LTC2471/                                                               age for the LTC2473 differential device. ADC input for the
   LTC2473 I2C address is 0010100. If A0 is tied to VCC, the                                                            LTC2471 single-ended device.
   LTC2471/LTC2473 I2C address is 1010100.
                                                                                                                        IN– (LTC2473), GND (LTC2471) (Pin 10): Negative input
   GND (Pins 4, 7, 11, (Exposed Pad Pin 13 – DFN Package                                                                voltage for the LTC2473 differential device. GND for the
   Only)): Ground. Connect exposed pad directly to the ground                                                           LTC2471 single-ended device.
   plane through a low impedance connection.
                                                                                                                        VCC (Pin 12): Positive Supply Voltage. Bypass to GND with
   SCL (Pin 5): Serial Clock Input of the     Interface. The             I 2C                                           a 10μF capacitor in parallel with a low-series-inductance
   LTC2471/LTC2473 can only act as an I2C slave and the SCL                                                             0.1μF capacitor located as close to pin 12 as possible.
   pin only accepts an external serial clock. Data is shifted
   into the SDA pin on the rising edges of SCL and output
   through the SDA pin on the falling edges of SCL.
                                                                                                                                                                                                                24713fb
   6                                                                                            For more information www.linear.com/LTC2471


                                                                                                            LTC2471/LTC2473
Block Diagram
                                                                          1              2        12
                                                                              REFOUT        COMP       VCC
                                                                                                                        3
                                                                                                                AO
                                                                             INTERNAL                                   5
                                                    ΔΣ A/D                  REFERENCE                   SPI    SCL
                                 9
                                     IN+          CONVERTER                                        INTERFACE            6
                                     (IN)                                                                      SDA
                                                                           DECIMATING
                                                                  –         SINC FILTER
                                                    ΔΣ A/D
                                10
                                     IN–          CONVERTER
                                     (GND)                                                          INTERNAL
                                                                                                  OSCILLATOR
                                                         REF–            4, 7, 11, 13 DD PACKAGE      GND
                                                      8
                                                                              4, 7, 11 MS PACKAGE                24713 BD
                                 ( ) PARENTHESIS INDICATE LTC2471
                                                       Figure 1. Functional Block Diagram
Applications Information
Converter Operation                                                                                           POWER-ON RESET
Converter Operation Cycle                                                                                          CONVERT
The LTC2471/LTC2473 are low power, delta sigma, analog
to digital converters with a simple I2C interface and a user                                                     SLEEP/NAP
selected 208sps/833sps output rate (see Figure 1). The
LTC2473 has a fully differential input while the LTC2471 is
single-ended. Both are pin and software compatible. Their                                                NO     READ/WRITE
                                                                                                               ACKNOWLEDGE
operation is composed of three distinct states: CONVERT,
SLEEP/NAP, and DATA INPUT/OUTPUT. The operation
begins with the CONVERT state (see Figure 2). Once the                                                                    YES
conversion is finished, the converter automatically pow-
ers down (NAP) or under user control, both the converter                                                     DATA INPUT/OUTPUT
and reference are powered down (SLEEP). The conversion
result is held in a static register while the device is in this
state. The cycle concludes with the DATA INPUT/OUTPUT                                                    NO
                                                                                                                      STOP
                                                                                                                        OR     YES
state. Once all 16-bits are read or an abort is initiated, the                                                  READ 16 BITS   24713 F02
device begins a new conversion.
The CONVERT state duration is determined by the LTC2471/
LTC2473 conversion time (nominally 4.8ms or 1.2ms                                        Figure 2. LTC2471/LTC2473 State Transition Diagram
depending on the selected output rate). Once started,
this operation can not be aborted except by a low power
supply condition (VCC < 2.1V) which generates an internal
power-on reset signal.
                                                                                                                                            24713fb
                                                     For more information www.linear.com/LTC2471                                             7


LTC2471/LTC2473
applications information
After the completion of a conversion, the LTC2471/LTC2473                                When VCC rises above this critical threshold, the converter
enters the SLEEP/NAP state and remains there until a valid                               generates an internal power-on reset (POR) signal for ap-
read/write is acknowledged. Following this condition, the                                proximately 0.5ms. For proper operation VDD needs to be
ADC transitions into the DATA INPUT/OUTPUT state.                                        restored to normal operating range (2.7V to 5.5V) before
While in the SLEEP/NAP state, the LTC2471/LTC2473’s                                      the conclusion of the POR cycle. The POR signal clears all
converters are powered down. This reduces the supply                                     internal registers. Following the POR signal, the LTC2471/
current by approximately 70%. While in the NAP state                                     LTC2473 start a conversion cycle and follow the succes-
the reference remains powered up. The user can power                                     sion of states shown in Figure 2. The reference startup
down both the reference and the converter by enabling                                    time following a POR is 12ms (CCOMP = CREFOUT = 0.1μF).
the sleep mode during the DATA INPUT/OUTPUT state.                                       The first conversion following power-up will be invalid
Once the next conversion is complete with the sleep                                      if the reference voltage has not completely settled (see
mode enabled, the SLEEP state is entered and power is                                    Figure 3). The first conversion following power up can be
reduced to 2μA (maximum). The reference is powered up                                    discarded using the data abort command or simply read
once a valid read/write is acknowledged. The reference                                   and ignored. Depending on the value chosen for CCOMP
startup time is 12ms (if the reference and compensation                                  and CREFOUT, the reference startup can take more than
capacitor values are both 0.1μF). As the reference and                                   one conversion period, see Figure 3. If the startup time is
compensation capacitors are decreased, the startup time                                  less than 1.2ms (833sps output rate) or 4.8ms (208sps
is reduced (see Figure 3), but the transition noise increases                            output rate) then conversions following the first period
(see Figure 4).                                                                          are accurate to the device specifications. If the startup
                                                                                         time exceeds 1.2ms or 4.8ms then the user can wait the
Power-Up Sequence                                                                        appropriate time or use the fixed conversion period as
                                                                                         a startup timer by ignoring results within the unsettled
When the power supply voltage (VCC) applied to the con-                                  period. Once the reference has settled, all subsequent
verter is below approximately 2.1V, the ADC performs a                                   conversion results are valid. If the user places the device
power-on reset. This feature guarantees the integrity of                                 into the sleep mode (SLP = 1, reference powered down)
the conversion result.                                                                   the reference will require a startup time proportional to
                                                                                         the value of CCOMP and CREFOUT (see Figure 3).
                    250                                                                                                          25
                    200                                                                                                          20
                                                                                                     TRANSITION NOISE (µV RMS)
                               VCC = 2.7V
                    150
                                                                                                                                 15
        TIME (ms)
                                       VCC = 4.1V
                    100
                                                                                                                                 10
                     50
                                                                                                                                  5
                      0       VCC = 5.5V
                    –50                                                                                                           0
                          1                0.1         0.01    0.001                                                             0.0001   0.001     0.01    0.1      1       10
                                           CAPACITANCE (µF)                                                                                       CAPACITANCE (µF)       24713 F04
                                                              24713 F03
       Figure 3. Reference Start-Up Time vs VREF and                                                Figure 4. Transition Noise RMS vs COMP and
       Compensation Capacitance                                                                     Reference Capacitance
                                                                                                                                                                                     24713fb
8                                                                For more information www.linear.com/LTC2471


                                                                                            LTC2471/LTC2473
Applications Information
Ease of Use                                                           I2C INTERFACE
The LTC2471/LTC2473 data output has no latency, filter                The LTC2471/LTC2473 communicate through an I2C in-
settling delay, or redundant results associated with the              terface. The I2C interface is a 2-wire open-drain interface
conversion cycle. There is a one-to-one correspondence                supporting multiple devices and masters on a single bus.
between the conversion and the output data. Therefore,                The connected devices can only pull the data line (SDA)
multiplexing multiple analog input voltages requires no               LOW and can never drive it HIGH. SDA must be externally
special actions.                                                      connected to the supply through a pull-up resistor. When
The LTC2471/LTC2473 include a proprietary input sampling              the data line is free, it is HIGH. Data on the I2C bus can
scheme that reduces the average input current by several              be transferred at rates up to 100kbits/s in the standard
orders of magnitude when compared to traditional delta-               mode and up to 400kbits/s in the fast mode.
sigma architectures. This allows external filter networks             Upon entering the DATA INPUT/OUTPUT state, SDA
to interface directly to the LTC2471/LTC2473. Since the               outputs the sign (D15) of the conversion result. During
average input sampling current is 50nA, an external RC                this state, the ADC shifts the conversion result serially
lowpass filter using 1kΩ and 0.1µF results in <1LSB                   through the SDA output pin under the control of the SCL
additional error. Additionally, there is negligible leakage           input pin. There is no latency in generating this data and
current between IN+ and IN– (for the LTC2473).                        the result corresponds to the last completed conversion.
                                                                      A new bit of data appears at the SDA pin following each
Input Voltage Range (LTC2471)                                         falling edge detected at the SCL input pin and appears
Ignoring offset and full-scale errors, the LTC2471 will               from MSB to LSB. The user can reliably latch this data on
theoretically output an “all zero” digital result when the            every rising edge of the external serial clock signal driving
input is at ground (a zero scale input) and an “all one”              the SCL pin.
digital result when the input is at VREF or higher (VREFOUT           Each device on the I2C bus is recognized by a unique
= 1.25V). In an underrange condition (for all input voltages          address stored in that device and can operate either as
below zero scale) the converter will generate the output              a transmitter or receiver, depending on the function of
code 0. In an overrange condition (for all input voltages             the device. In addition to transmitters and receivers,
greater than VREF) the converter will generate the output             devices can also be considered as masters or slaves when
code 65535.                                                           performing data transfers. A master is the device which
                                                                      initiates a data transfer on the bus and generates the
Input Voltage Range (LTC2473)
                                                                      clock signals to permit that transfer. Devices addressed
As detailed in the Output Data Format section, the output             by the master are considered a slave. The address of the
code is given as INT(32767.5 • (VIN+ – VIN–)/VREF + 32767.5.          LTC2471/LTC2473 is 0010100 (if A0 is tied to GND) or
For (VIN+ – VIN–) ≥ VREF, the output code is clamped at               1010100 (if A0 is tied to VCC).
65535 (all ones). For (VIN+ – VIN–) ≤ –VREF, the output
code is clamped at 0 (all zeroes).
                                                                                                                              24713fb
                                              For more information www.linear.com/LTC2471                                      9


LTC2471/LTC2473
Applications Information
The LTC2471/LTC2473 can only be addressed as a slave.                           Data Transferring
It can only transmit the last conversion result. The serial                     After the START condition, the I2C bus is busy and data
clock line, SCL, is always an input to the LTC2471/LTC2473                      transfer can begin between the master and the addressed
and the serial data line SDA is bidirectional. Figure 5 shows                   slave. Data is transferred over the bus in groups of nine
the definition of the I2C timing.                                               bits, one byte followed by one acknowledge (ACK) bit. The
                                                                                master releases the SDA line during the ninth SCL clock
The START and STOP Conditions
                                                                                cycle. The slave device can issue an ACK by pulling SDA
A START (S) condition is generated by transitioning SDA                         LOW or issue a Not Acknowledge (NACK) by leaving the
from HIGH to LOW while SCL is HIGH. The bus is consid-                          SDA line HIGH impedance (the external pull-up resistor
ered to be busy after the START condition. When the data                        will hold the line HIGH). Change of data only occurs while
transfer is finished, a STOP (P) condition is generated by                      the clock line (SCL) is LOW.
transitioning SDA from LOW to HIGH while SCL is HIGH.
                                                                                Output Data Format
The bus is free after a STOP is generated. START and STOP
conditions are always generated by the master.                                  After a START condition, the master sends a 7-bit address
                                                                                followed by a read request (R) bit. The bit R is 1 for a
When the bus is in use, it stays busy if a repeated START                       Read Request. If the 7-bit address matches the LTC2471/
(Sr) is generated instead of a STOP condition. The repeated                     LTC2473’s address (0010100 or 1010100, depending on
START timing is functionally identical to the START and                         the state of the pin A0) the ADC is selected. When the
is used for reading from the device before the initiation                       device is addressed during the conversion state, it does
of a new conversion.
          SDA
                                     tr          tSU(DAT)                                                        tr
              tf          tLOW                                   tf                           tHD(SDA) tSP             tBUF
          SCL
                         tHD(STA)                                      tSU(STA)                         tSU(STO)
                  S                     tHD(DAT)       tHIGH                         Sr                             P       S
                                                                                                                              24713 F05
                              Figure 5. Definition of Timing for Fast/Standard Mode Devices on the I2C Bus
                                                                                                                                        24713fb
10                                                      For more information www.linear.com/LTC2471


                                                                                                             LTC2471/LTC2473
Applications Information
not accept the request and issues a NACK by leaving the                           The LTC2473 (differential input) output code is given by
SDA line HIGH. If the conversion is complete, the LTC2471/                        INT(32767.5 • (VIN+ – VIN–)/VREF + 32767.5. The first bit
LTC2473 issue an ACK by pulling the SDA line LOW.                                 output by the LTC2473, D15, is the MSB, which is 1 for
                                                                                  VIN+ ≥ VIN– and 0 for VIN+ < VIN–. This bit is followed by
Following the ACK, the LTC2471/LTC2473 can output data.
                                                                                  successively less significant bits (D14, D13, …) until the
The data output stream is 16 bits long and is shifted out
                                                                                  LSB is output by the LTC2473, see Table 1.
on the falling edges of SCL (see Figure 6).
                                                                                  The LTC2471 (single-ended input) output code is a direct
The DATA INPUT/OUTPUT state is concluded once all 16
                                                                                  binary encoded result, see Table 1.
data bits have been read or after a STOP condition.
Table 1. LTC2471/LTC2473 Output Data Format
  SINGLE ENDED INPUT VIN         DIFFERENTIAL INPUT VOLTAGE               D15      D14       D13      D12...D2    D1    D0        CORRESPONDING
          (LTC2471)                   VIN+ – VIN– (LTC2473)              (MSB)                                        (LSB)        DECIMAL VALUE
            ≥VREF                               ≥VREF                      1         1         1         1         1     1                   65535
         VREF – 1LSB                        VREF – 1LSB                    1         1         1         1         1     0                   65534
         0.75 • VREF                         0.5 • VREF                    1         1         0         0         0     0                   49152
     0.75 • VREF – 1LSB                  0.5 • VREF – 1LSB                 1         0         1         1         1     1                   49151
          0.5 • VREF                              0                        1         0         0         0         0     0                   32768
      0.5 • VREF – 1LSB                        –1LSB                       0         1         1         1         1     1                   32767
         0.25 • VREF                        –0.5 • VREF                    0         1         0         0         0     0                   16384
     0.25 • VREF – 1LSB                 –0.5 • VREF – 1LSB                 0         0         1         1         1     1                   16383
               0                               ≤ –VREF                     0         0         0         0         0     0                     0
                                 1        7      8      9      1      2      3            8      9    1     2   3      8      9
            SCL
                                  7-BIT
            SDA                 ADDRESS           R           D15      D14   D13          D8          D7     D6  D5   D0
                                                              MSB                                                    LSB
                        START BY                     ACK BY                                   ACK BY                       NACK BY
                        MASTER                   LTC2471/LTC2473                              MASTER                       MASTER
                             SLEEP                                                     DATA OUTPUT                            CONVERSION
                                                                                                                                   24713 F06
                                                      Figure 6. Read Sequence Timing Diagram
                                                                                                                                                   24713fb
                                                          For more information www.linear.com/LTC2471                                            11


LTC2471/LTC2473
Applications Information
Data Input Format                                                       The sleep bit (SLP) is used to power down the on chip
                                                                        reference. In the default mode, the reference remains
After a START condition, the master sends a 7-bit ad-
                                                                        powered up even when the ADC is powered down. If the
dress followed by a read/write request (R/W) bit. The
                                                                        SLP bit is set HIGH, the reference will power down after
R/W bit is 0 for a write. The data input word is 4 bits long
                                                                        the next conversion is complete. It will remain powered
and consists of two enable bits (EN1 and EN2) and two
                                                                        down until a valid address is acknowledged. The reference
programming bits (SPD and SLP), see Figure 7. EN1 is
                                                                        startup time is approximately 12ms. In order to ensure a
applied to the first rising edge of SCL after a valid write
                                                                        stable reference for the following conversions, either the
address is acknowledged. Programming is enabled by
                                                                        data input/output time should be delayed 12ms after an
setting EN1 = 1 and EN2 = 0.
                                                                        address acknowledge or the first conversion following a
The speed bit (SPD) determines the output rate, SPD = 0                 reference start up should be discarded.
(default) for a 208sps and SPD = 1 for a 833sps output
rate. The sleep bit (SLP) is used to power down the                      Table 2. Input Data Format
on-chip reference. In the default mode, the reference re-                BIT NAME FUNCTION
mains powered up at the conclusion of each conversion                        EN1       Should Be High (EN1 = 1) in Order to Enable Program Mode
cycle while the ADC is automatically powered down at the                     EN2       Should Be Low (EN2 = 0) in Order to Enable Program Mode
end of each conversion cycle. If the SLP bit is set HIGH,                    SPD       Low (SPD = 0, Default) for 208sps, High (SPD = 1) for
                                                                                       833sps Output Rate
the reference and the ADC are powered down once the next
                                                                             SLP       Low (SLP = 0, Default) for Nap Mode, High (SLP = 1)
conversion cycle is completed. The reference and ADC are                               for Sleep Mode Where Both Reference and Converter Are
powered up again once a valid read/write is acknowledged.                              Powered Down
The following conversion is invalid if the next conversion
is started before the reference has started up (see Figure 3
for reference startup times as a function of compensation
capacitor and reference capacitor).
                          1      2    …      7       8        9       1       2       3        4       5      6       7       8       9
 SCL
                             7-BIT ADDRESS                         EN1     EN2     SPD      SLP
 SDA                                              W
                                                         ACK BY                                                                      ACK BY
        START BY                                     LTC2471/LTC2473                                                             LTC2471/LTC2473
         MASTER
                                             SLEEP                                               DATA INPUT
                                                                                                                                           24713 F07
                                   Figure 7. Timing Diagram for Writing to the LTC2471/LTC2473
                                                                                                                                               24713fb
12                                              For more information www.linear.com/LTC2471


                                                                                                               LTC2471/LTC2473
Applications Information
OPERATION SEQUENCE                                                                signal indicating the conversion cycle is in progress. See
                                                                                  Figure 9 for an example state diagram.
Continuous Read
Conversions from the LTC2471/LTC2473 can be continu-                              Discarding a Conversion Result and Initiating a New
ously read, see Figure 8. The R/W is 1 for a read. At the                         Conversion
end of a read operation, a new conversion automatically                           It is possible to start a new conversion without reading
begins. At the conclusion of the conversion cycle, the next                       the old result, as shown in Figure 10. Following a valid
result may be read using the method described above. If                           7-bit address, a read request (R/W) bit, and a valid ACK,
the conversion cycle is not complete and a valid address                          a STOP command will start a new conversion.
selects the device, the LTC2471/LTC2473 generate a NACK
                        7-BIT ADDRESS                                                                7-BIT ADDRESS
                   S                         R  ACK       READ          P                      S                         R ACK           READ          P
                     (0010100 OR 1010100)                                                         (0010100 OR 1010100)
CONVERSION                  SLEEP                   DATA OUTPUT            CONVERSION                    SLEEP                     DATA OUTPUT             CONVERSION
                                                                                                                                                     24713 F08
                                                              Figure 8. Consecutive Reading
                                                                              ACK      WRITE INPUT
                                 7-BIT ADDRESS:                   R/W
         I2C START                                                                    CONFIGURATION                 I2C STOP                     CONVERT
                              0010100 OR 1010100               BIT LOW
                                                                                        (FIGURE 7)
                                                                                                                                        CONVERSION
                                                                                                                                           FINISHED
                                                             WRITE INPUT
                                                           CONFIGURATION                    R/W                  7-BIT ADDRESS:
                               I2C (REPEAT) START                                                                                                I2C START
                                                              (FIGURE 7)                  BIT LOW              0010100 OR 1010100
                                                             FOR CYCLE N
                                                                                                                                        CONVERSION
                                                                                                                                           FINISHED
                                 7-BIT ADDRESS:                   R/W         ACK    READ DATA FROM      NAK
                                                                                                                    I2C STOP                     CONVERT
                              0010100 OR 1010100               BIT HIGH                 CYCLE N-1
                                                                                                                                                               24713 F09
                                                                                                   ACK
                                                                 Figure 9. I2C State Diagram
                                                                7-BIT ADDRESS
                                                        S                         R   ACK READ (OPTIONAL)     P
                                                            (0010100 OR 1010100)
                                    CONVERSION                      SLEEP                  DATA OUTPUT            CONVERSION
                                                                                                                         24713 F10
                                     Figure 10. Start a New Conversion without Reading Old Conversion Result
                                                                                                                                                                   24713fb
                                                          For more information www.linear.com/LTC2471                                                         13


LTC2471/LTC2473
applications information
PRESERVING THE CONVERTER ACCURACY                                       the decoupling capacitors described above, and the second
                                                                        to the ground return for the power supply voltage source.
The LTC2471/LTC2473 are designed to minimize the conver-
sion result’s sensitivity to device decoupling, PCB layout,
                                                                        REFOUT and COMP
anti-aliasing circuits, line and frequency perturbations.
Nevertheless, in order to preserve the high accuracy capa-              The on chip 1.25V reference is internally tied to the con-
bility of this part, some simple precautions are desirable.             verter’s reference input and is output to the REFOUT pin.
                                                                        A 0.1μF capacitor should be placed on the REFOUT pin.
Digital Signal Levels                                                   It is possible to reduce this capacitor, but the transition
Due to the nature of CMOS logic, it is advisable to keep input          noise increases (see Figure 4). A 0.1μF capacitor should
digital signals near GND or VCC. Voltages in the range of               also be placed on the COMP pin. This pin is tied to an
0.5V to VCC – 0.5V may result in additional current leakage             internal point in the reference and is used for stability.
from the part. Undershoot and overshoot should also be                  In order for the reference to remain stable, the capacitor
minimized, particularly while the chip is converting. It is             placed on the COMP pin must be greater than or equal
thus beneficial to keep edge rates of about 10ns and limit              to the capacitor tied to the REFOUT pin. The REFOUT pin
overshoot and undershoot to less than 0.3V.                             cannot be overridden by an external voltage.
                                                                        Depending on the size of the capacitors tied to the REFOUT
Driving VCC and GND                                                     and COMP pins, the internal reference has a corresponding
In relation to the VCC and GND pins, the LTC2471/LTC2473                start up time. This start up time is typically 12ms when
combines internal high frequency decoupling with damping                0.1μF capacitors are used. The first conversion following
elements, which reduce the ADC performance sensitivity                  power up can be discarded using the data abort com-
to PCB layout and external components. Nevertheless,
                                                                                 INTERNAL
the very high accuracy of this converter is best pre-                           REFERENCE
                                                                                                    VCC
                                                                                                          RSW
served by careful low and high frequency power supply                                         ILEAK
                                                                                                          15k
                                                                                                         (TYP)
decoupling.                                                                       REFOUT
                                                                                              ILEAK
A 0.1µF, high quality, ceramic capacitor in parallel with
a 10µF low ESR ceramic capacitor should be connected                                                VCC
between the VCC and GND pins, as close as possible to the                             IN
                                                                                 (LTC2471)
                                                                                                          RSW
                                                                                                          15k
                                                                                              ILEAK
package. The 0.1µF capacitor should be placed closest to                             IN+
                                                                                                         (TYP)
the ADC package. It is also desirable to avoid any via in the                    (LTC2473)
                                                                                              ILEAK
circuit path, starting from the converter VCC pin, passing
through these two decoupling capacitors, and returning                                              VCC                            CEQ
                                                                                                          RSW
to the converter GND pin. The area encompassed by this                                        ILEAK       15k
                                                                                                                                   0.35pF
                                                                                                                                   (TYP)
circuit path, as well as the path length, should be minimized.                       IN–
                                                                                                         (TYP)
                                                                                 (LTC2473)
As shown in Figure 11, REF– is used as the negative                                           ILEAK
reference voltage input to the ADC. This pin can be tied
directly to ground or Kelvin sensed to sensor ground. In                                            VCC
                                                                                                          RSW
the case where REF– is used as a sense input, it should                                       ILEAK       15k
                                                                                                         (TYP)
be bypassed to ground with a 0.1μF ceramic capacitor in                             REF –
                                                                                                                         24713 F11
parallel with a 10μF low ESR ceramic capacitor.                                               ILEAK
Very low impedance ground and power planes, and star
                                                                                Figure 11. LTC2471/LTC2473 Analog Input/Reference
connections at both VCC and GND pins, are preferable. The                       Equivalent Circuit
VCC pin should have two distinct connections: the first to
                                                                                                                                        24713fb
14                                              For more information www.linear.com/LTC2471


                                                                                               LTC2471/LTC2473
Applications Information
mand or simply read and ignored. Depending on the value                converter equivalent internal resistor RSW and sampling
chosen for CCOMP and CREFOUT, the reference startup can                capacitor CEQ.
take more than one conversion period, see Figure 3. If the             There are some immediate trade-offs in RS and CIN without
startup time is less than 1.2ms (833sps output rate) or                needing a full circuit analysis. Increasing RS and CIN can
4.8ms (208sps output rate) then conversions following                  give the following benefits:
the first period are accurate to the device specifications.
If the startup time exceeds 1.2ms or 4.8ms then the user               1) Due to the LTC2471/LTC2473’s input sampling algo-
can wait the appropriate time or use the fixed conversion                  rithm, the input current drawn by either IN+ or IN– over
period as a startup timer by ignoring results within the                   a conversion cycle is typically 50nA. A high RS • CIN
unsettled period. Once the reference has settled all sub-                  attenuates the high frequency components of the input
sequent conversion results are valid. If the user places the               current, and RS values up to 1k result in <1LSB error.
device into the sleep mode (SLP = 1, reference powered                 2) The bandwidth from VSIG is reduced at the input pins
down) the reference will require a startup time proportional               (IN+, IN– or IN). This bandwidth reduction isolates the
to the value of CCOMP and CREFOUT, see Figure 3.                           ADC from high frequency signals, and as such provides
If the reference is put to sleep (program SLP = 1 and CS =                 simple anti-aliasing and input noise reduction.
1) the reference is powered down after the next conversion.            3) Switching transients generated by the ADC are attenu-
This last conversion result is valid. On CS falling edge,                  ated before they go back to the signal source.
the reference is powered back up. In order to ensure the
reference output has settled before the next conversion,               4) A large CIN gives a better AC ground at the input pins,
the power up time can be extended by delaying the data                     helping reduce reflections back to the signal source.
read after the falling edge of CS. Once all 16 bits are read           5) Increasing RS protects the ADC by limiting the current
from the device or CS is brought HIGH, the next conver-                    during an outside-the-rails fault condition.
sion automatically begins. In the default operation, the
reference remains powered up at the conclusion of the                  There is a limit to how large RS • CIN should be for a given
                                                                       application. Increasing RS beyond a given point increases
conversion cycle.
Driving VIN+ and VIN–                                                                                           VCC
                                                                                                    IN              RSW
                                                                                                (LTC2471)            15k
The input drive requirements can best be analyzed using                             RS
                                                                                                   IN+
                                                                                                          ILEAK
                                                                                                                    (TYP)
the equivalent circuit of Figure 12. The input signal VSIG is                                   (LTC2473)
                                                                                                          ILEAK
                                                                                 +
connected to the ADC input pins (IN+ and IN–) through an                   SIG+            CIN                           CEQ
                                                                                 –                                                ICONV
                                                                                               CPAR                   0.35pF
equivalent source resistance RS. This resistor includes both                                                           (TYP)
the actual generator source resistance and any additional                                                       VCC
                                                                                                                    RSW
optional resistors connected to the input pins. Optional                            RS
                                                                                                          ILEAK      15k
                                                                                                   IN–              (TYP)
input capacitors CIN are also connected to the ADC input                                        (LTC2473)
pins. This capacitor is placed in parallel with the input                  SIG–  +
                                                                                 –
                                                                                           CIN            ILEAK
                                                                                                                         CEQ      ICONV
                                                                                               CPAR                   0.35pF
parasitic capacitance CPAR. This parasitic capacitance                                                                 (TYP)
includes elements from the printed circuit board (PCB)
                                                                                                                                24713 F12
and the associated input pin of the ADC. Depending on the
PCB layout, CPAR has typical values between 2pF and 15pF.                   Figure 12. LTC2471/LTC2473 Input Drive Equivalent Circuit
In addition, the equivalent circuit of Figure 12 includes the
                                                                                                                                    24713fb
                                               For more information www.linear.com/LTC2471                                     15


LTC2471/LTC2473
applications information
the voltage drop across RS due to the input current,                   ments, low impedance voltage source monitoring, and so
to the point that significant measurement errors exist.                on. The resultant INL vs VIN is shown in Figure 14. The
Additionally, for some applications, increasing the RS • CIN           measurements of Figure 14 include a capacitor CPAR cor-
product too much may unacceptably attenuate the signal                 responding to a minimum sized layout pad and a minimum
at frequencies of interest.                                            width input trace of about 1 inch length.
For most applications, it is desirable to implement CIN as
                                                                       Signal Bandwidth, Transition Noise and Noise
a high-quality 0.1µF ceramic capacitor and to set RS ≤
                                                                       Equivalent Input Bandwidth
1k. This capacitor should be located as close as possible
to the actual IN+, IN– and IN package pins. Furthermore,               The LTC2471/LTC2473 include a sinc2 type digital filter. The
the area encompassed by this circuit path, as well as the              first notch is located at 416Hz if the 208sps output rate is
path length, should be minimized.                                      selected and 1666Hz if the 833sps output rate is selected.
                                                                       The calculated input signal attenuation vs. frequency over a
In the case of a 2-wire sensor that is not remotely                    wide frequency range is shown in Figure 15. The calculated
grounded, it is desirable to split RS and place series                 input signal attenuation vs. frequency at low frequencies
resistors in the ADC input line as well as in the sensor               is shown in Figure 16. The converter noise level is about
ground return line, which should be tied to the ADC GND                3µVRMS and can be modeled by a white noise source con-
pin using a star connection topology.                                  nected at the input of a noise-free converter.
Figure 13 shows the measured LTC2473 INL vs Input                      On a related note, the LTC2473 uses two separate A/D
Voltage as a function of RS value with an input capacitor              converters to digitize the positive and negative inputs.
CIN = 0.1µF.                                                           Each of these A/D converters has 3µVRMS transition noise.
In some cases, RS can be increased above these guidelines.             If one of the input voltages is within this small transition
The input current is zero when the ADC is either in sleep              noise band, then the output will fluctuate one bit, regard-
or I/O modes. Thus, if the time constant of the input RC               less of the value of the other input voltage. If both of the
circuit t = RS • CIN, is of the same order of magnitude or             input voltages are within their transition noise bands, the
longer than the time periods between actual conversions,               output can fluctuate 2 bits.
then one can consider the input current to be reduced                  For a simple system noise analysis, the VIN drive circuit can
correspondingly.                                                       be modeled as a single-pole equivalent circuit character-
These considerations need to be balanced out by the input              ized by a pole location fi and a noise spectral density ni.
signal bandwidth. The 3dB bandwidth ≈ 1/(2pRSCIN).                     If the converter has an unlimited bandwidth, or at least a
                                                                       bandwidth substantially larger than fi, then the total noise
Finally, if the recommended choice for CIN is unacceptable             contribution of the external drive circuit would be:
for the user’s specific application, an alternate strategy is to
eliminate CIN and minimize CPAR and RS. In practical terms,                 Vn = n i π/2 • fi
this configuration corresponds to a low impedance sensor
directly connected to the ADC through minimum length                   Then, the total system noise level can be estimated as
traces. Actual applications include current measurements               the square root of the sum of (Vn2) and the square of the
through low value sense resistors, temperature measure-                LTC2471/LTC2473 noise floor.
                                                                                                                               24713fb
16                                             For more information www.linear.com/LTC2471


                                                                                                                                                                              LTC2471/LTC2473
applications information
                                       6                                                                                                                       6
                                               CIN = 0.1µF                                                                                                             CIN = 0
                                       5       VCC = 5V                                                                                                                VCC = 5V
                                       4       TA = 25°C                                                                                                       4       TA = 25°C
                                                                                                                                                                                   RS = 1k
                                       3
                                                  RS = 1k                                                                                                      2
                                       2
                      INL (LSB)                                                                                                                  INL (LSB)
                                       1                                                                                                                       0
                                       0
                                                                                                                                                              –2                             RS = 0k
                                      –1
                                      –2            RS = 0k                                                                                                   –4
                                      –3
                                      –4                                                                                                                      –6
                                       –1.25       –0.75   –0.25    0.25   0.75         1.25                                                                   –1.25       –0.75   –0.25    0.25   0.75         1.25
                                                   DIFFERENTIAL INPUT VOLTAGE (V)                                                                                          DIFFERENTIAL INPUT VOLTAGE (V)
                                                                                  24713 F13                                                                                                               24713 F14
                                     Figure 13. Measured INL vs Input Voltage                                                                                Figure 14. Measured INL vs Input Voltage
                                       0                                                                                                                       0
                                    –20                                                                                                                      –20
    INPUT SIGNAL ATTENUATION (dB)                                                                                           INPUT SIGNAL ATTENUATIOIN (dB)
                                     –40                                                                                                                     –40
                                     –60                                                                                                                     –60
                                     –80                                                                                                                     –80
                                    –100                                                                                                                 –100
                                    –120                                                                                                                 –120
                                    –140                                                                                                                 –140
                                           0            5       10         15            20                                                                        0       1000    2000    3000  4000          5000
                                                   INPUT SIGNAL FREQUENCY (MHz)                                                                                            INPUT SIGNAL FREQUENCY (Hz)
                                                                                  24713 F15                                                                                                               24713 F16
  Figure 15. LTC2473 Input Signal Attenuation vs                                                                           Figure 16. LTC2473 Input Signal Attenuation vs
  Frequency (208sps Mode)                                                                                                  Frequency (208sps Mode)
                                      0                                                                                                                        0
                                    –20                                                                                                                      –20
   INPUT SIGNAL ATTENUATIOIN (dB)                                                                                           INPUT SIGNAL ATTENUATIOIN (dB)
                                    –40                                                                                                                      –40
                                    –60                                                                                                                      –60
                                    –80                                                                                                                      –80
                                –100                                                                                                                     –100
                                –120                                                                                                                     –120
                                –140                                                                                                                     –140
                                           0           5         10      15              20                                                                        0           5        10       15              20
                                                   INPUT SIGNAL FREQUENCY (MHz)                                                                                            INPUT SIGNAL FREQUENCY (kHz)
                                                                                  24713 F17                                                                                                               24713 F18
  Figure 17. LTC2473 Input Signal Attenuation vs                                                                          Figure 18. LTC2473 Input Signal Attenuation vs
  Frequency (833sps Mode)                                                                                                 Frequency (833sps Mode)
                                                                                                                                                                                                                       24713fb
                                                                                          For more information www.linear.com/LTC2471                                                                                  17


LTC2471/LTC2473
Package Description
Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.
                                                                                   MS Package
                                                                              12-Lead Plastic MSOP
                                                                   (Reference LTC DWG # 05-08-1668 Rev A)
                                                                                                                                               4.039 ±0.102
                                                                                                                                               (.159 ±.004)
                                             0.889 ±0.127                                                                                        (NOTE 3)
                                             (.035 ±.005)                                                                                                               0.406 ±0.076
                                                                                                                                             12 11 10 9 8 7              (.016 ±.003)
                                                                                                                                                                                 REF
          5.10                                                                      DETAIL “A”                                                                      3.00 ±0.102
         (.201)                               3.20 – 3.45                  0.254                                            4.90 ±0.152
                                             (.126 – .136)                                                                                                          (.118 ±.004)
          MIN                                                              (.010)                                           (.193 ±.006)                              (NOTE 4)
                                                                                            0° – 6° TYP
                                                           GAUGE PLANE
                                                                                                     0.53 ±0.152
  0.42 ±0.038                                 0.65                                                                                           1 2 3 4 5 6
                                                                                                     (.021 ±.006)                   1.10                                   0.86
(.0165 ±.0015)                              (.0256)
                                              BSC                                                                                  (.043)                                 (.034)
      TYP                                                                             DETAIL “A”
                                                                                                                                    MAX                                     REF
           RECOMMENDED SOLDER PAD LAYOUT                     0.18                                             SEATING
                                                            (.007)                                              PLANE
                                                                                                                          0.22 – 0.38                                       0.1016 ±0.0508
                                                                                                                         (.009 – .015)                                          (.004 ±.002)
                                                                                                                               TYP         0.650
                                       NOTE:                                                                                              (.0256)
                                                                                                                                                                        MSOP (MS12) 0213 REV A
                                       1. DIMENSIONS IN MILLIMETER/(INCH)                                                                   BSC
                                       2. DRAWING NOT TO SCALE
                                       3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
                                          MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
                                       4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
                                          INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
                                       5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
                                                                                  DD Package
                                                                   12-Lead Plastic DFN (3mm × 3mm)
                                                                  (Reference LTC DWG # 05-08-1725 Rev A)
                                                                                                                                      R = 0.115                  0.40 ± 0.10
                                                                                                                                            TYP
                                                                                                                                         7                   12
                                                  0.70 ±0.05
  3.50 ±0.05                  2.38 ±0.05                                                                                                         2.38 ±0.10
                                                                                                         3.00 ±0.10
        2.10 ±0.05     1.65 ±0.05                    PACKAGE                                              (4 SIDES)                      1.65 ± 0.10
                                                     OUTLINE                                                                                                                  PIN 1 NOTCH
                                                                       PIN 1
                                                                   TOP MARK                                                                                                   R = 0.20 OR
                                                                (SEE NOTE 6)                                                                                                  0.25 × 45°
                                                                                                                                                                              CHAMFER
                                                                                                                                           6                   1
           0.25 ± 0.05                                                   0.200 REF                       0.75 ±0.05                                               0.23 ± 0.05
                                         0.45 BSC                                                                                                           0.45 BSC
                                                                                                                                                2.25 REF
                             2.25 REF                                                                                                                             (DD12) DFN 0106 REV A
                                                                                                                  0.00 – 0.05
       RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS                                                                                 BOTTOM VIEW—EXPOSED PAD
     APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED
                                                                      NOTE:
                                                                      1. DRAWING IS NOT A JEDEC PACKAGE OUTLINE
                                                                      2. DRAWING NOT TO SCALE
                                                                      3. ALL DIMENSIONS ARE IN MILLIMETERS
                                                                      4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
                                                                         MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
                                                                      5. EXPOSED PAD AND TIE BARS SHALL BE SOLDER PLATED
                                                                      6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE
                                                                         TOP AND BOTTOM OF PACKAGE
                                                                                                                                                                                         24713fb
18                                                                For more information www.linear.com/LTC2471


                                                                                                                             LTC2471/LTC2473
Revision History
REV DATE  DESCRIPTION                                                                                                                      PAGE NUMBER
 A  09/13 Clarified maximum operating output rate as 208sps/833sps.                                                                           Global
 B  03/14 Removed “No Missing Codes” resolution.                                                                                               1, 3
                                                                                                                                                    24713fb
                            Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
                            However, no responsibility is assumed for its use. Linear Technology Corporation makes no representa-
                                                    For more
                            tion that the interconnection         information
                                                          of its circuits        www.linear.com/LTC2471
                                                                          as described herein will not infringe on existing patent rights.      19


LTC2471/LTC2473
Typical Application
                                                                                     10µF                                 VCC
                                                                 0.1µF       VCC    0.1µF                                                    1µF
                                                                                                                          VCC
                                                                                                    VCC     VCC
                                                                         1      12                                        µC
                                                                                                1.7k    1.7k
                                 1k                                 REFOUT VCC               5
                                                             9                                                   4
                        IN+                                     IN+                     SCL                        SCK/SCL
                                                                                                                 7
                                                                         LTC2473                                   MOSI/SDA
                                 1k         0.1µF                                            6                   5
                                                                                        SDA                        MISO/SDO
                        IN–                                     IN–                          3
                                                            10                            A0                             GND
                                            0.1µF     0.1µF        COMP REF– GND
                                                                                                                            8
                                                                       2     8     7, 11, 4
                                                             0.1µF
                                                                                                                               24713 TA02
Related Parts
PART NUMBER            DESCRIPTION                                                             COMMENTS
LTC1860/LTC1861        12-Bit, 5V, 1-/2-Channel 250ksps SAR ADC in MSOP                        850µA at 250ksps, 2µA at 1ksps, SO-8 and MSOP Packages
LTC1860L/LTC1861L      12-Bit, 3V, 1-/2-Channel 150ksps SAR ADC                                450µA at 150ksps, 10µA at 1ksps, SO-8 and MSOP Packages
LTC1864/LTC1865        16-Bit, 5V, 1-/2-Channel 250ksps SAR ADC in MSOP                        850µA at 250ksps, 2µA at 1ksps, SO-8 and MSOP Packages
LTC1864L/LTC1865L      16-bit, 3V, 1-/2-Channel 150ksps SAR ADC                                450µA at 150ksps, 10µA at 1ksps, SO-8 and MSOP Packages
LTC2360                12-Bit, 100ksps SAR ADC                                                 3V Supply, 1.5mW at 100ksps, TSOT 6-Pin/8-Pin Packages
LTC2440                24-Bit No Latency ∆∑™ ADC                                               200nVRMS Noise, 4kHz Output Rate, 15ppm INL
LTC2480                16-Bit, Differential Input, No Latency ∆∑ ADC, with PGA,                Easy Drive™ Input Current Cancellation, 600nVRMS Noise,
                       Temp. Sensor, SPI                                                       Tiny 10-Lead DFN Package
LTC2481                16-Bit, Differential Input, No Latency ∆∑ ADC, with PGA,                Easy Drive Input Current Cancellation, 600nVRMS Noise,
                       Temp. Sensor, I2C                                                       Tiny 10-Lead DFN Package
LTC2482                16-Bit, Differential Input, No Latency ∆∑ ADC, SPI                      Easy Drive Input Current Cancellation, 600nVRMS Noise,
                                                                                               Tiny 10-Lead DFN Package
LTC2483                16-Bit, Differential Input, No Latency ∆∑ ADC, I2C                      Easy Drive Input Current Cancellation, 600nVRMS Noise,
                                                                                               Tiny 10-Lead DFN Package
LTC2484                24-Bit, Differential Input, No Latency ∆∑ ADC, SPI with                 Easy Drive Input Current Cancellation, 600nVRMS Noise,
                       Temp. Sensor                                                            Tiny 10-Lead DFN Package
LTC2485                24-Bit, Differential Input, No Latency ∆∑ ADC, I2C with                 Easy Drive Input Current Cancellation, 600nVRMS Noise,
                       Temp. Sensor                                                            Tiny 10-Lead DFN Package
LTC6241                Dual, 18MHz, Low Noise, Rail-to-Rail Op Amp                             550nVP-P Noise, 125µV Offset Max
LTC2450                Easy-to-Use, Ultra-Tiny 16-Bit ADC, SPI, 0V to 5.5V                     2 LSB INL, 50nA Sleep Current, Tiny 2mm × 2mm DFN-6 Package,
                       Input Range                                                             30Hz Output Rate
LTC2450-1              Easy-to-Use, Ultra-Tiny 16-Bit ADC, SPI, 0V to 5.5V                     2 LSB INL, 50nA Sleep Current, Tiny 2mm × 2mm DFN-6 Package,
                       Input Range                                                             60Hz Output Rate
LTC2451                Easy-to-Use, Ultra-Tiny 16-Bit ADC, I2C, 0V to 5.5V                     2 LSB INL, 50nA Sleep Current, Tiny 3mm × 2mm DFN-8 or TSOT
                       Input Range                                                             Package, Programmable 30Hz/60Hz Output Rates
LTC2452                Easy-to-Use, Ultra-Tiny 16-Bit Differential ADC, SPI,                   2 LSB INL, 50nA Sleep Current, Tiny 3mm × 2mm DFN-8 or TSOT
                       ±5.5V Input Range                                                       Package
LTC2453                Easy-to-Use, Ultra-Tiny 16-Bit Differential ADC, I2C,                   2 LSB INL, 50nA Sleep Current, Tiny 3mm × 2mm DFN-8 or TSOT
                       ±5.5V Input Range                                                       Package
LTC2460                Ultra-Tiny 16-Bit ∆∑ ADC with 10ppm Reference                           Pin and Software Compatible with LTC2471, 60Hz Output Rate
LTC2462                Ultra-Tiny 16-Bit ∆∑ ADC with 10ppm Reference                           Pin and Software Compatible with LTC2473, 60Hz Output Rate
                                                                                                                                                                 24713fb
20 Linear Technology Corporation
                                                                                                                                          LT 0314 REV B • PRINTED IN USA
           1630 McCarthy Blvd., Milpitas, CA 95035-7417   For more information www.linear.com/LTC2471
           (408) 432-1900 ● FAX: (408) 434-0507    ● www.linear.com/LTC2471                                                    LINEAR TECHNOLOGY CORPORATION 2010


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Analog Devices Inc.:
 LTC2473IMS#PBF LTC2473CMS#TRPBF LTC2471IDD#TRPBF LTC2471CMS#PBF LTC2471IMS#PBF
LTC2473IMS#TRPBF LTC2471IMS#TRPBF LTC2473IDD#PBF LTC2473CDD#TRPBF LTC2471IDD#PBF
LTC2471CDD#TRPBF LTC2473CMS#PBF LTC2473IDD#TRPBF LTC2471CMS#TRPBF LTC2473CDD#PBF
LTC2471CDD#PBF
