
*** Running vivado
    with args -log MyFIFO_vio_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source MyFIFO_vio_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source MyFIFO_vio_wrapper.tcl -notrace
Command: open_checkpoint D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/impl_1/MyFIFO_vio_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 294.312 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.323 . Memory (MB): peak = 1231.469 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.325 . Memory (MB): peak = 1231.469 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1231.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1231.469 ; gain = 937.156
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1247.734 ; gain = 16.266

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e9ee714e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.201 . Memory (MB): peak = 1335.605 ; gain = 87.871

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1515.730 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1606a8616

Time (s): cpu = 00:00:03 ; elapsed = 00:03:50 . Memory (MB): peak = 1515.730 ; gain = 51.469

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1cac44668

Time (s): cpu = 00:00:04 ; elapsed = 00:03:51 . Memory (MB): peak = 1515.730 ; gain = 51.469
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 8 cells
INFO: [Opt 31-1021] In phase Retarget, 95 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1cac44668

Time (s): cpu = 00:00:04 ; elapsed = 00:03:51 . Memory (MB): peak = 1515.730 ; gain = 51.469
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 79 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 13e450690

Time (s): cpu = 00:00:04 ; elapsed = 00:03:51 . Memory (MB): peak = 1515.730 ; gain = 51.469
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Sweep, 1024 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_0_IBUF_BUFG_inst to drive 1090 load(s) on clock net clk_0_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 1aa12e381

Time (s): cpu = 00:00:04 ; elapsed = 00:03:51 . Memory (MB): peak = 1515.730 ; gain = 51.469
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1aa12e381

Time (s): cpu = 00:00:04 ; elapsed = 00:03:51 . Memory (MB): peak = 1515.730 ; gain = 51.469
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1aa12e381

Time (s): cpu = 00:00:04 ; elapsed = 00:03:51 . Memory (MB): peak = 1515.730 ; gain = 51.469
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 86 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |               8  |                                             95  |
|  Constant propagation         |               0  |               0  |                                             79  |
|  Sweep                        |               0  |               2  |                                           1024  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             86  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1515.730 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d7ee2aaa

Time (s): cpu = 00:00:05 ; elapsed = 00:03:52 . Memory (MB): peak = 1515.730 ; gain = 51.469

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d7ee2aaa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1515.730 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d7ee2aaa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1515.730 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1515.730 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1d7ee2aaa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1515.730 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:03:58 . Memory (MB): peak = 1515.730 ; gain = 284.262
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1515.730 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1515.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/impl_1/MyFIFO_vio_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file MyFIFO_vio_wrapper_drc_opted.rpt -pb MyFIFO_vio_wrapper_drc_opted.pb -rpx MyFIFO_vio_wrapper_drc_opted.rpx
Command: report_drc -file MyFIFO_vio_wrapper_drc_opted.rpt -pb MyFIFO_vio_wrapper_drc_opted.pb -rpx MyFIFO_vio_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/impl_1/MyFIFO_vio_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1515.730 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fb327bd4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1515.730 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1515.730 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14614d383

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1515.730 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bb98bc7d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1515.730 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bb98bc7d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1515.730 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1bb98bc7d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1515.730 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 22a9bea92

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1515.730 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1515.730 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1f2b970e0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1515.730 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1cb37dea5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1515.730 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1cb37dea5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1515.730 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1de3805d9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1515.730 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ff86e8b7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1515.730 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1810e2fb7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1515.730 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a72b0722

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1515.730 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 219ce0e81

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1515.730 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19fc835c8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1515.730 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c5ed4e1d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1515.730 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c5ed4e1d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1515.730 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d8fadd37

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: d8fadd37

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1515.730 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.640. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: c2e23791

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1515.730 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: c2e23791

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1515.730 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c2e23791

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1515.730 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: c2e23791

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1515.730 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1515.730 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 11d0eb3fd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1515.730 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11d0eb3fd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1515.730 ; gain = 0.000
Ending Placer Task | Checksum: ecf52a8c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1515.730 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1515.730 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1515.730 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.710 . Memory (MB): peak = 1515.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/impl_1/MyFIFO_vio_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file MyFIFO_vio_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1515.730 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file MyFIFO_vio_wrapper_utilization_placed.rpt -pb MyFIFO_vio_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file MyFIFO_vio_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 1515.730 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 68f8a79a ConstDB: 0 ShapeSum: 83fc82f2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12cdccb76

Time (s): cpu = 00:00:57 ; elapsed = 00:00:52 . Memory (MB): peak = 1603.719 ; gain = 87.988
Post Restoration Checksum: NetGraph: a2ee6193 NumContArr: 89ee69e3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12cdccb76

Time (s): cpu = 00:00:57 ; elapsed = 00:00:52 . Memory (MB): peak = 1636.051 ; gain = 120.320

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12cdccb76

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 1642.047 ; gain = 126.316

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12cdccb76

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 1642.047 ; gain = 126.316
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1043b6516

Time (s): cpu = 00:01:00 ; elapsed = 00:00:54 . Memory (MB): peak = 1648.777 ; gain = 133.047
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.742  | TNS=0.000  | WHS=-0.163 | THS=-69.195|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: ed248af9

Time (s): cpu = 00:01:01 ; elapsed = 00:00:55 . Memory (MB): peak = 1648.777 ; gain = 133.047
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.742  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1aa601e37

Time (s): cpu = 00:01:01 ; elapsed = 00:00:55 . Memory (MB): peak = 1664.320 ; gain = 148.590
Phase 2 Router Initialization | Checksum: f5463025

Time (s): cpu = 00:01:01 ; elapsed = 00:00:55 . Memory (MB): peak = 1664.320 ; gain = 148.590

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1942
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1942
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 5d443201

Time (s): cpu = 00:01:02 ; elapsed = 00:00:56 . Memory (MB): peak = 1664.320 ; gain = 148.590

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 170
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.643  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: c42df434

Time (s): cpu = 00:01:05 ; elapsed = 00:00:57 . Memory (MB): peak = 1664.320 ; gain = 148.590

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.643  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 226e94479

Time (s): cpu = 00:01:05 ; elapsed = 00:00:57 . Memory (MB): peak = 1664.320 ; gain = 148.590
Phase 4 Rip-up And Reroute | Checksum: 226e94479

Time (s): cpu = 00:01:05 ; elapsed = 00:00:57 . Memory (MB): peak = 1664.320 ; gain = 148.590

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 22e67cdd1

Time (s): cpu = 00:01:05 ; elapsed = 00:00:58 . Memory (MB): peak = 1664.320 ; gain = 148.590
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.737  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1aac064dc

Time (s): cpu = 00:01:05 ; elapsed = 00:00:58 . Memory (MB): peak = 1664.320 ; gain = 148.590

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1aac064dc

Time (s): cpu = 00:01:05 ; elapsed = 00:00:58 . Memory (MB): peak = 1664.320 ; gain = 148.590
Phase 5 Delay and Skew Optimization | Checksum: 1aac064dc

Time (s): cpu = 00:01:05 ; elapsed = 00:00:58 . Memory (MB): peak = 1664.320 ; gain = 148.590

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18f9fc052

Time (s): cpu = 00:01:06 ; elapsed = 00:00:58 . Memory (MB): peak = 1664.320 ; gain = 148.590
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.737  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 239f6928f

Time (s): cpu = 00:01:06 ; elapsed = 00:00:58 . Memory (MB): peak = 1664.320 ; gain = 148.590
Phase 6 Post Hold Fix | Checksum: 239f6928f

Time (s): cpu = 00:01:06 ; elapsed = 00:00:58 . Memory (MB): peak = 1664.320 ; gain = 148.590

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.298015 %
  Global Horizontal Routing Utilization  = 0.353201 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d1a8a164

Time (s): cpu = 00:01:06 ; elapsed = 00:00:58 . Memory (MB): peak = 1664.320 ; gain = 148.590

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d1a8a164

Time (s): cpu = 00:01:06 ; elapsed = 00:00:58 . Memory (MB): peak = 1664.320 ; gain = 148.590

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 158b2bc9c

Time (s): cpu = 00:01:06 ; elapsed = 00:00:59 . Memory (MB): peak = 1664.320 ; gain = 148.590

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.737  | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 158b2bc9c

Time (s): cpu = 00:01:06 ; elapsed = 00:00:59 . Memory (MB): peak = 1664.320 ; gain = 148.590
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:06 ; elapsed = 00:00:59 . Memory (MB): peak = 1664.320 ; gain = 148.590

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:01 . Memory (MB): peak = 1664.320 ; gain = 148.590
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1664.320 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.601 . Memory (MB): peak = 1664.320 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/impl_1/MyFIFO_vio_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file MyFIFO_vio_wrapper_drc_routed.rpt -pb MyFIFO_vio_wrapper_drc_routed.pb -rpx MyFIFO_vio_wrapper_drc_routed.rpx
Command: report_drc -file MyFIFO_vio_wrapper_drc_routed.rpt -pb MyFIFO_vio_wrapper_drc_routed.pb -rpx MyFIFO_vio_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/impl_1/MyFIFO_vio_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file MyFIFO_vio_wrapper_methodology_drc_routed.rpt -pb MyFIFO_vio_wrapper_methodology_drc_routed.pb -rpx MyFIFO_vio_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file MyFIFO_vio_wrapper_methodology_drc_routed.rpt -pb MyFIFO_vio_wrapper_methodology_drc_routed.pb -rpx MyFIFO_vio_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Games/Verilog/11_sem/FIFO_Arty7/My_FIFO.runs/impl_1/MyFIFO_vio_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file MyFIFO_vio_wrapper_power_routed.rpt -pb MyFIFO_vio_wrapper_power_summary_routed.pb -rpx MyFIFO_vio_wrapper_power_routed.rpx
Command: report_power -file MyFIFO_vio_wrapper_power_routed.rpt -pb MyFIFO_vio_wrapper_power_summary_routed.pb -rpx MyFIFO_vio_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
100 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file MyFIFO_vio_wrapper_route_status.rpt -pb MyFIFO_vio_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file MyFIFO_vio_wrapper_timing_summary_routed.rpt -pb MyFIFO_vio_wrapper_timing_summary_routed.pb -rpx MyFIFO_vio_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file MyFIFO_vio_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file MyFIFO_vio_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file MyFIFO_vio_wrapper_bus_skew_routed.rpt -pb MyFIFO_vio_wrapper_bus_skew_routed.pb -rpx MyFIFO_vio_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Nov 25 17:06:32 2023...
