

================================================================
== Vivado HLS Report for 'ModExp_montMult'
================================================================
* Date:           Sat Jan 14 14:32:08 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        ws_rsa64bit
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     17.01|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6148|  6148|  6148|  6148|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  6144|  6144|         6|          -|          -|  1024|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   3428|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|    9225|   3075|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|   1040|
|Register         |        -|      -|   14378|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|   23603|   7543|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|      22|     14|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+-------+------+------+
    |              Instance              |              Module             | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------------------+---------------------------------+---------+-------+------+------+
    |ModExp_add_1026ns_1026ns_1026_2_U1  |ModExp_add_1026ns_1026ns_1026_2  |        0|      0|  3075|  1025|
    |ModExp_add_1026ns_1026ns_1026_2_U3  |ModExp_add_1026ns_1026ns_1026_2  |        0|      0|  3078|  1026|
    |ModExp_sub_1024ns_1024ns_1024_2_U2  |ModExp_sub_1024ns_1024ns_1024_2  |        0|      0|  3072|  1024|
    +------------------------------------+---------------------------------+---------+-------+------+------+
    |Total                               |                                 |        0|      0|  9225|  3075|
    +------------------------------------+---------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |i_fu_106_p2                        |     +    |      0|  0|    11|          11|           1|
    |exitcond_fu_100_p2                 |   icmp   |      0|  0|     5|          11|          12|
    |tmp_fu_124_p2                      |   icmp   |      0|  0|   337|        1025|        1025|
    |p_Val2_1_fu_142_p3                 |  select  |      0|  0|  1026|           1|        1026|
    |ssdm_int_V_write_assign_fu_180_p3  |  select  |      0|  0|  1024|           1|        1024|
    |tmp_5_fu_175_p3                    |  select  |      0|  0|  1025|           1|        1025|
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |Total                              |          |      0|  0|  3428|        1050|        4113|
    +-----------------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +-----------------+------+-----------+------+-----------+
    |       Name      |  LUT | Input Size| Bits | Total Bits|
    +-----------------+------+-----------+------+-----------+
    |ap_NS_fsm        |     4|         10|     1|         10|
    |i_assign_reg_65  |    11|          2|    11|         22|
    |p_s_reg_54       |  1025|          2|  1025|       2050|
    +-----------------+------+-----------+------+-----------+
    |Total            |  1040|         14|  1037|       2082|
    +-----------------+------+-----------+------+-----------+

    * Register: 
    +-------------------+------+----+------+-----------+
    |        Name       |  FF  | LUT| Bits | Const Bits|
    +-------------------+------+----+------+-----------+
    |M0_V_read_reg_185  |  1024|   0|  1024|          0|
    |M_V_cast_reg_205   |  1024|   0|  1025|          1|
    |M_V_reg_200        |  1024|   0|  1026|          2|
    |S_V_reg_244        |  1026|   0|  1026|          0|
    |X_V_reg_190        |  1024|   0|  1026|          2|
    |Y_V_reg_195        |  1024|   0|  1026|          2|
    |ap_CS_fsm          |     9|   0|     9|          0|
    |ap_return          |  1024|   0|  1024|          0|
    |i_assign_reg_65    |    11|   0|    11|          0|
    |i_reg_219          |    11|   0|    11|          0|
    |p_Val2_1_reg_249   |  1026|   0|  1026|          0|
    |p_cast_reg_210     |  1025|   0|  1026|          1|
    |p_s_reg_54         |  1025|   0|  1025|          0|
    |tmp_2_reg_264      |  1025|   0|  1025|          0|
    |tmp_3_reg_259      |  1025|   0|  1025|          0|
    |tmp_4_reg_239      |  1024|   0|  1024|          0|
    |tmp_6_reg_274      |  1024|   0|  1024|          0|
    |tmp_7_reg_224      |     1|   0|     1|          0|
    |tmp_8_reg_254      |     1|   0|     1|          0|
    |tmp_reg_229        |     1|   0|     1|          0|
    +-------------------+------+----+------+-----------+
    |Total              | 14378|   0| 14386|          8|
    +-------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+------+------------+-----------------+--------------+
| RTL Ports | Dir | Bits |  Protocol  |  Source Object  |    C Type    |
+-----------+-----+------+------------+-----------------+--------------+
|ap_clk     |  in |     1| ap_ctrl_hs | ModExp_montMult | return value |
|ap_rst     |  in |     1| ap_ctrl_hs | ModExp_montMult | return value |
|ap_start   |  in |     1| ap_ctrl_hs | ModExp_montMult | return value |
|ap_done    | out |     1| ap_ctrl_hs | ModExp_montMult | return value |
|ap_idle    | out |     1| ap_ctrl_hs | ModExp_montMult | return value |
|ap_ready   | out |     1| ap_ctrl_hs | ModExp_montMult | return value |
|ap_return  | out |  1024| ap_ctrl_hs | ModExp_montMult | return value |
|X0_V       |  in |  1024|   ap_none  |       X0_V      |    scalar    |
|Y0_V       |  in |  1024|   ap_none  |       Y0_V      |    scalar    |
|M0_V       |  in |  1024|   ap_none  |       M0_V      |    scalar    |
+-----------+-----+------+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	8  / (exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 
	9  / true
9 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_10 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecResourceLimit(i32 256, [4 x i8]* @p_str2, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind

ST_1: M0_V_read [1/1] 1.04ns
:1  %M0_V_read = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %M0_V)

ST_1: Y0_V_read [1/1] 1.04ns
:2  %Y0_V_read = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %Y0_V)

ST_1: X0_V_read [1/1] 1.04ns
:3  %X0_V_read = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %X0_V)

ST_1: X_V [1/1] 0.00ns
:4  %X_V = zext i1024 %X0_V_read to i1026

ST_1: Y_V [1/1] 0.00ns
:5  %Y_V = zext i1024 %Y0_V_read to i1026

ST_1: M_V [1/1] 0.00ns
:6  %M_V = zext i1024 %M0_V_read to i1026

ST_1: M_V_cast [1/1] 0.00ns
:7  %M_V_cast = zext i1024 %M0_V_read to i1025

ST_1: stg_18 [1/1] 1.57ns
:8  br label %1


 <State 2>: 17.01ns
ST_2: p_s [1/1] 0.00ns
:0  %p_s = phi i1025 [ 0, %0 ], [ %tmp_5, %_ZrsILi1026ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

ST_2: i_assign [1/1] 0.00ns
:1  %i_assign = phi i11 [ 0, %0 ], [ %i, %_ZrsILi1026ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

ST_2: p_cast [1/1] 0.00ns
:2  %p_cast = zext i1025 %p_s to i1026

ST_2: i_assign_cast1 [1/1] 0.00ns
:3  %i_assign_cast1 = zext i11 %i_assign to i32

ST_2: exitcond [1/1] 2.11ns
:4  %exitcond = icmp eq i11 %i_assign, -1024

ST_2: empty [1/1] 0.00ns
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

ST_2: i [1/1] 1.84ns
:6  %i = add i11 %i_assign, 1

ST_2: stg_26 [1/1] 0.00ns
:7  br i1 %exitcond, label %2, label %_ZrsILi1026ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

ST_2: tmp_7 [1/1] 0.00ns
_ZrsILi1026ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i1026.i32(i1026 %X_V, i32 %i_assign_cast1)

ST_2: S_V [2/2] 17.01ns
_ZrsILi1026ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %S_V = add i1026 %Y_V, %p_cast

ST_2: tmp [1/1] 12.02ns
:0  %tmp = icmp ult i1025 %p_s, %M_V_cast

ST_2: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = trunc i1025 %p_s to i1024

ST_2: tmp_4 [1/1] 0.00ns
:2  %tmp_4 = trunc i1025 %p_s to i1024

ST_2: tmp_6 [2/2] 16.89ns
:3  %tmp_6 = sub i1024 %tmp_1, %M0_V_read


 <State 3>: 17.01ns
ST_3: S_V [1/2] 17.01ns
_ZrsILi1026ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %S_V = add i1026 %Y_V, %p_cast


 <State 4>: 1.37ns
ST_4: p_Val2_1 [1/1] 1.37ns
_ZrsILi1026ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %p_Val2_1 = select i1 %tmp_7, i1026 %S_V, i1026 %p_cast

ST_4: tmp_8 [1/1] 0.00ns
_ZrsILi1026ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %tmp_8 = trunc i1026 %p_Val2_1 to i1

ST_4: tmp_3 [1/1] 0.00ns
_ZrsILi1026ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %tmp_3 = call i1025 @_ssdm_op_PartSelect.i1025.i1026.i32.i32(i1026 %p_Val2_1, i32 1, i32 1025)


 <State 5>: 17.01ns
ST_5: S_V_1 [2/2] 17.01ns
_ZrsILi1026ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %S_V_1 = add i1026 %M_V, %p_Val2_1


 <State 6>: 17.01ns
ST_6: S_V_1 [1/2] 17.01ns
_ZrsILi1026ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %S_V_1 = add i1026 %M_V, %p_Val2_1

ST_6: tmp_2 [1/1] 0.00ns
_ZrsILi1026ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %tmp_2 = call i1025 @_ssdm_op_PartSelect.i1025.i1026.i32.i32(i1026 %S_V_1, i32 1, i32 1025)


 <State 7>: 1.37ns
ST_7: tmp_5 [1/1] 1.37ns
_ZrsILi1026ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %tmp_5 = select i1 %tmp_8, i1025 %tmp_2, i1025 %tmp_3

ST_7: stg_41 [1/1] 0.00ns
_ZrsILi1026ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  br label %1


 <State 8>: 16.89ns
ST_8: tmp_6 [1/2] 16.89ns
:3  %tmp_6 = sub i1024 %tmp_1, %M0_V_read


 <State 9>: 1.37ns
ST_9: ssdm_int_V_write_assign [1/1] 1.37ns
:4  %ssdm_int_V_write_assign = select i1 %tmp, i1024 %tmp_4, i1024 %tmp_6

ST_9: stg_44 [1/1] 0.00ns
:5  ret i1024 %ssdm_int_V_write_assign



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ X0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Y0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_10                  (specresourcelimit) [ 0000000000]
M0_V_read               (read             ) [ 0011111110]
Y0_V_read               (read             ) [ 0000000000]
X0_V_read               (read             ) [ 0000000000]
X_V                     (zext             ) [ 0011111100]
Y_V                     (zext             ) [ 0011111100]
M_V                     (zext             ) [ 0011111100]
M_V_cast                (zext             ) [ 0011111100]
stg_18                  (br               ) [ 0111111100]
p_s                     (phi              ) [ 0010000000]
i_assign                (phi              ) [ 0010000000]
p_cast                  (zext             ) [ 0001100000]
i_assign_cast1          (zext             ) [ 0000000000]
exitcond                (icmp             ) [ 0011111100]
empty                   (speclooptripcount) [ 0000000000]
i                       (add              ) [ 0111111100]
stg_26                  (br               ) [ 0000000000]
tmp_7                   (bitselect        ) [ 0001100000]
tmp                     (icmp             ) [ 0000000011]
tmp_1                   (trunc            ) [ 0000000010]
tmp_4                   (trunc            ) [ 0000000011]
S_V                     (add              ) [ 0000100000]
p_Val2_1                (select           ) [ 0000011000]
tmp_8                   (trunc            ) [ 0000011100]
tmp_3                   (partselect       ) [ 0000011100]
S_V_1                   (add              ) [ 0000000000]
tmp_2                   (partselect       ) [ 0000000100]
tmp_5                   (select           ) [ 0111111100]
stg_41                  (br               ) [ 0111111100]
tmp_6                   (sub              ) [ 0000000001]
ssdm_int_V_write_assign (select           ) [ 0000000000]
stg_44                  (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Y0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1024"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1026.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i1025.i1026.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="M0_V_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1024" slack="0"/>
<pin id="38" dir="0" index="1" bw="1024" slack="0"/>
<pin id="39" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="M0_V_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="Y0_V_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1024" slack="0"/>
<pin id="44" dir="0" index="1" bw="1024" slack="0"/>
<pin id="45" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y0_V_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="X0_V_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1024" slack="0"/>
<pin id="50" dir="0" index="1" bw="1024" slack="0"/>
<pin id="51" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="X0_V_read/1 "/>
</bind>
</comp>

<comp id="54" class="1005" name="p_s_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1025" slack="1"/>
<pin id="56" dir="1" index="1" bw="1025" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_s_phi_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="1"/>
<pin id="60" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="1025" slack="1"/>
<pin id="62" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="4" bw="1025" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="65" class="1005" name="i_assign_reg_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="11" slack="1"/>
<pin id="67" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_assign (phireg) "/>
</bind>
</comp>

<comp id="69" class="1004" name="i_assign_phi_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="1"/>
<pin id="71" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="11" slack="0"/>
<pin id="73" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_assign/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="X_V_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1024" slack="0"/>
<pin id="78" dir="1" index="1" bw="1026" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="X_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="Y_V_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1024" slack="0"/>
<pin id="82" dir="1" index="1" bw="1026" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Y_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="M_V_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1024" slack="0"/>
<pin id="86" dir="1" index="1" bw="1026" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="M_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="M_V_cast_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1024" slack="0"/>
<pin id="90" dir="1" index="1" bw="1025" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="M_V_cast/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_cast_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1025" slack="0"/>
<pin id="94" dir="1" index="1" bw="1026" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_assign_cast1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="11" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_assign_cast1/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="exitcond_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="11" slack="0"/>
<pin id="102" dir="0" index="1" bw="11" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="11" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_7_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1024" slack="1"/>
<pin id="115" dir="0" index="2" bw="11" slack="0"/>
<pin id="116" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1024" slack="1"/>
<pin id="121" dir="0" index="1" bw="1025" slack="0"/>
<pin id="122" dir="1" index="2" bw="1026" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="S_V/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1025" slack="0"/>
<pin id="126" dir="0" index="1" bw="1025" slack="1"/>
<pin id="127" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1025" slack="0"/>
<pin id="131" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_4_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1025" slack="0"/>
<pin id="135" dir="1" index="1" bw="1024" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1024" slack="0"/>
<pin id="139" dir="0" index="1" bw="1024" slack="1"/>
<pin id="140" dir="1" index="2" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_Val2_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="2"/>
<pin id="144" dir="0" index="1" bw="1026" slack="1"/>
<pin id="145" dir="0" index="2" bw="1026" slack="2"/>
<pin id="146" dir="1" index="3" bw="1026" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_8_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1026" slack="0"/>
<pin id="149" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_3_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1025" slack="0"/>
<pin id="153" dir="0" index="1" bw="1026" slack="0"/>
<pin id="154" dir="0" index="2" bw="1" slack="0"/>
<pin id="155" dir="0" index="3" bw="12" slack="0"/>
<pin id="156" dir="1" index="4" bw="1025" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1024" slack="4"/>
<pin id="163" dir="0" index="1" bw="1026" slack="1"/>
<pin id="164" dir="1" index="2" bw="1026" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="S_V_1/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_2_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1025" slack="0"/>
<pin id="167" dir="0" index="1" bw="1026" slack="0"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="0" index="3" bw="12" slack="0"/>
<pin id="170" dir="1" index="4" bw="1025" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_5_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="3"/>
<pin id="177" dir="0" index="1" bw="1025" slack="1"/>
<pin id="178" dir="0" index="2" bw="1025" slack="3"/>
<pin id="179" dir="1" index="3" bw="1025" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="180" class="1004" name="ssdm_int_V_write_assign_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="2"/>
<pin id="182" dir="0" index="1" bw="1024" slack="2"/>
<pin id="183" dir="0" index="2" bw="1024" slack="1"/>
<pin id="184" dir="1" index="3" bw="1024" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ssdm_int_V_write_assign/9 "/>
</bind>
</comp>

<comp id="185" class="1005" name="M0_V_read_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1024" slack="1"/>
<pin id="187" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="M0_V_read "/>
</bind>
</comp>

<comp id="190" class="1005" name="X_V_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1026" slack="1"/>
<pin id="192" dir="1" index="1" bw="1026" slack="1"/>
</pin_list>
<bind>
<opset="X_V "/>
</bind>
</comp>

<comp id="195" class="1005" name="Y_V_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1026" slack="1"/>
<pin id="197" dir="1" index="1" bw="1026" slack="1"/>
</pin_list>
<bind>
<opset="Y_V "/>
</bind>
</comp>

<comp id="200" class="1005" name="M_V_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1026" slack="4"/>
<pin id="202" dir="1" index="1" bw="1026" slack="4"/>
</pin_list>
<bind>
<opset="M_V "/>
</bind>
</comp>

<comp id="205" class="1005" name="M_V_cast_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1025" slack="1"/>
<pin id="207" dir="1" index="1" bw="1025" slack="1"/>
</pin_list>
<bind>
<opset="M_V_cast "/>
</bind>
</comp>

<comp id="210" class="1005" name="p_cast_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1026" slack="1"/>
<pin id="212" dir="1" index="1" bw="1026" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="219" class="1005" name="i_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="11" slack="0"/>
<pin id="221" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="224" class="1005" name="tmp_7_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="2"/>
<pin id="226" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="229" class="1005" name="tmp_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="2"/>
<pin id="231" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="234" class="1005" name="tmp_1_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1024" slack="1"/>
<pin id="236" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="239" class="1005" name="tmp_4_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1024" slack="2"/>
<pin id="241" dir="1" index="1" bw="1024" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="244" class="1005" name="S_V_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1026" slack="1"/>
<pin id="246" dir="1" index="1" bw="1026" slack="1"/>
</pin_list>
<bind>
<opset="S_V "/>
</bind>
</comp>

<comp id="249" class="1005" name="p_Val2_1_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1026" slack="1"/>
<pin id="251" dir="1" index="1" bw="1026" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="254" class="1005" name="tmp_8_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="259" class="1005" name="tmp_3_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1025" slack="3"/>
<pin id="261" dir="1" index="1" bw="1025" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="264" class="1005" name="tmp_2_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1025" slack="1"/>
<pin id="266" dir="1" index="1" bw="1025" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="269" class="1005" name="tmp_5_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1025" slack="1"/>
<pin id="271" dir="1" index="1" bw="1025" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="274" class="1005" name="tmp_6_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1024" slack="1"/>
<pin id="276" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="14" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="57"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="64"><net_src comp="54" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="65" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="48" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="42" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="36" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="36" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="58" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="69" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="69" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="69" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="96" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="123"><net_src comp="92" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="58" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="58" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="58" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="129" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="150"><net_src comp="142" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="142" pin="3"/><net_sink comp="151" pin=1"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="161" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="32" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="188"><net_src comp="36" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="193"><net_src comp="76" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="198"><net_src comp="80" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="203"><net_src comp="84" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="208"><net_src comp="88" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="213"><net_src comp="92" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="222"><net_src comp="106" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="227"><net_src comp="112" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="232"><net_src comp="124" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="237"><net_src comp="129" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="242"><net_src comp="133" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="247"><net_src comp="119" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="252"><net_src comp="142" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="257"><net_src comp="147" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="262"><net_src comp="151" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="267"><net_src comp="165" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="272"><net_src comp="175" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="277"><net_src comp="137" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="180" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: ModExp_montMult : X0_V | {1 }
	Port: ModExp_montMult : Y0_V | {1 }
	Port: ModExp_montMult : M0_V | {1 }
  - Chain level:
	State 1
	State 2
		p_cast : 1
		i_assign_cast1 : 1
		exitcond : 1
		i : 1
		stg_26 : 2
		tmp_7 : 2
		S_V : 2
		tmp : 1
		tmp_1 : 1
		tmp_4 : 1
		tmp_6 : 2
	State 3
	State 4
		tmp_8 : 1
		tmp_3 : 1
	State 5
	State 6
		tmp_2 : 1
	State 7
	State 8
	State 9
		stg_44 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |            i_fu_106            |    0    |    11   |
|    add   |           grp_fu_119           |   3075  |   1025  |
|          |           grp_fu_161           |   3078  |   1026  |
|----------|--------------------------------|---------|---------|
|    sub   |           grp_fu_137           |   3072  |   1024  |
|----------|--------------------------------|---------|---------|
|          |         p_Val2_1_fu_142        |    0    |   1026  |
|  select  |          tmp_5_fu_175          |    0    |   1025  |
|          | ssdm_int_V_write_assign_fu_180 |    0    |   1024  |
|----------|--------------------------------|---------|---------|
|   icmp   |         exitcond_fu_100        |    0    |    4    |
|          |           tmp_fu_124           |    0    |   337   |
|----------|--------------------------------|---------|---------|
|          |      M0_V_read_read_fu_36      |    0    |    0    |
|   read   |      Y0_V_read_read_fu_42      |    0    |    0    |
|          |      X0_V_read_read_fu_48      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |            X_V_fu_76           |    0    |    0    |
|          |            Y_V_fu_80           |    0    |    0    |
|   zext   |            M_V_fu_84           |    0    |    0    |
|          |         M_V_cast_fu_88         |    0    |    0    |
|          |          p_cast_fu_92          |    0    |    0    |
|          |      i_assign_cast1_fu_96      |    0    |    0    |
|----------|--------------------------------|---------|---------|
| bitselect|          tmp_7_fu_112          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_1_fu_129          |    0    |    0    |
|   trunc  |          tmp_4_fu_133          |    0    |    0    |
|          |          tmp_8_fu_147          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|          tmp_3_fu_151          |    0    |    0    |
|          |          tmp_2_fu_165          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |   9225  |   6502  |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|M0_V_read_reg_185|  1024  |
| M_V_cast_reg_205|  1025  |
|   M_V_reg_200   |  1026  |
|   S_V_reg_244   |  1026  |
|   X_V_reg_190   |  1026  |
|   Y_V_reg_195   |  1026  |
| i_assign_reg_65 |   11   |
|    i_reg_219    |   11   |
| p_Val2_1_reg_249|  1026  |
|  p_cast_reg_210 |  1026  |
|    p_s_reg_54   |  1025  |
|  tmp_1_reg_234  |  1024  |
|  tmp_2_reg_264  |  1025  |
|  tmp_3_reg_259  |  1025  |
|  tmp_4_reg_239  |  1024  |
|  tmp_5_reg_269  |  1025  |
|  tmp_6_reg_274  |  1024  |
|  tmp_7_reg_224  |    1   |
|  tmp_8_reg_254  |    1   |
|   tmp_reg_229   |    1   |
+-----------------+--------+
|      Total      |  15402 |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_119 |  p1  |   2  | 1025 |  2050  ||   1025  |
| grp_fu_137 |  p0  |   2  | 1024 |  2048  ||   1024  |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  4098  ||  3.142  ||   2049  |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  9225  |  6502  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |  2049  |
|  Register |    -   |  15402 |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  24627 |  8551  |
+-----------+--------+--------+--------+
