============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
  Generated on:           Oct 06 2021  08:48:08 pm
  Module:                 fsm
  Technology library:     NanGate_15nm_OCL revision 1.0
  Operating conditions:   worst_low (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin               Type      Fanout Load Slew Delay Arrival   
                                             (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------
(clock clk)                launch                                  0 R 
savings_local_reg[0]/CLK                             0             0 R 
savings_local_reg[0]/Q     DFFSNQ_X1       3  2.6    5   +15      15 F 
g12742/A1                                                 +0      15   
g12742/ZN                  NOR2_X1         3  3.8   12    +8      23 R 
g12691/A1                                                 +0      23   
g12691/ZN                  OAI21_X1        2  2.5    8    +7      30 F 
g12667/A1                                                 +0      30   
g12667/ZN                  AOI22_X1        2  2.5   10    +8      39 R 
g12652/A1                                                 +0      39   
g12652/ZN                  OAI21_X1        2  2.3    8    +6      45 F 
g12639/A1                                                 +0      45   
g12639/ZN                  AOI21_X1        2  2.5    9    +7      52 R 
g12631/A1                                                 +0      52   
g12631/ZN                  OAI21_X1        2  2.3    8    +6      59 F 
g12627/B                                                  +0      59   
g12627/ZN                  OAI21_X1        1  1.0    5    +5      64 R 
g12620/B                                                  +0      64   
g12620/ZN                  OAI21_X1        2  2.3    7    +6      70 F 
g12610/A1                                                 +0      70   
g12610/ZN                  AOI22_X1        2  2.5   10    +8      78 R 
g12601/A1                                                 +0      78   
g12601/ZN                  OAI22_X1        2  2.3    8    +7      85 F 
g12591/A1                                                 +0      85   
g12591/ZN                  AOI22_X1        2  2.5   10    +8      93 R 
g12582/A1                                                 +0      93   
g12582/ZN                  OAI21_X1        2  2.3    8    +6      99 F 
g12574/A1                                                 +0      99   
g12574/ZN                  AOI22_X1        2  2.5   10    +8     107 R 
g12565/A1                                                 +0     107   
g12565/ZN                  OAI22_X1        2  1.6    7    +6     113 F 
g12557/A1                                                 +0     113   
g12557/ZN                  OAI22_X1        2  2.0    9    +6     120 R 
g12555/A2                                                 +0     120   
g12555/Z                   OR3_X2          3  3.1    4    +8     128 R 
g12550/A2                                                 +0     128   
g12550/ZN                  NOR2_X1         7  6.2   10    +7     135 F 
g12535/A1                                                 +0     135   
g12535/ZN                  NOR2_X1         7  7.1   21   +14     149 R 
g12534/I                                                  +0     149   
g12534/ZN                  INV_X1          2  1.7    7    +6     155 F 
g12511/A1                                                 +0     155   
g12511/ZN                  NAND2_X1        1  0.9    3    +4     159 R 
g12461/B1                                                 +0     159   
g12461/ZN                  AOI22_X1        1  0.8    5    +4     163 F 
g12433/A1                                                 +0     163   
g12433/ZN                  NOR2_X1         1  0.6    4    +3     166 R 
savings_local_reg[0]/D     DFFSNQ_X1                      +0     166   
savings_local_reg[0]/CLK   setup                     0    +8     175 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                capture                               500 R 
-----------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :     325ps 
Start-point  : savings_local_reg[0]/CLK
End-point    : savings_local_reg[0]/D
