

================================================================
== Vitis HLS Report for 'axil_conv2D'
================================================================
* Date:           Wed May 21 15:43:58 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        axil_conv2D
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.769 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   179529|   179529|  1.795 ms|  1.795 ms|  179530|  179530|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |                                        |                             |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
        |                Instance                |            Module           |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |grp_axil_conv2D_Pipeline_loop_m_fu_143  |axil_conv2D_Pipeline_loop_m  |     1851|     1851|  18.510 us|  18.510 us|  1850|  1850|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_axil_conv2D_Pipeline_loop_k_fu_149  |axil_conv2D_Pipeline_loop_k  |       19|       19|   0.190 us|   0.190 us|    12|    12|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_i   |   177676|   177676|      2066|          -|          -|    86|        no|
        | + loop_j  |     2064|     2064|        24|          -|          -|    86|        no|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 9 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%acc_1_loc = alloca i64 1"   --->   Operation 11 'alloca' 'acc_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @axil_conv2D_Pipeline_loop_m, i32 %image_out"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln28 = store i7 0, i7 %i" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 13 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %phi_mul"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.81>
ST_2 : Operation 15 [1/1] (1.00ns)   --->   "%bias_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %bias"   --->   Operation 15 'read' 'bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [../../lab1_files/hls/axil_conv2D.cpp:12]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in, void @empty_2, i32 0, i32 0, void @empty_12, i32 1, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %image_in, i64 666, i64 207, i64 1"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_in"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_out, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_3, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_out, void @empty_2, i32 0, i32 0, void @empty_12, i32 1, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %image_out, i64 666, i64 207, i64 1"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_out"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_4, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights, void @empty_2, i32 0, i32 0, void @empty_12, i32 1, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %weights, i64 666, i64 207, i64 1"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bias"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias, void @empty, i32 4294967295, i32 4294967295, void @empty_13, i32 0, i32 0, void @empty_0, void @empty_5, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias, void @empty_6, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/2] (4.81ns)   --->   "%call_ln0 = call void @axil_conv2D_Pipeline_loop_m, i32 %image_out"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 4.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%acc = trunc i32 %bias_read"   --->   Operation 34 'trunc' 'acc' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln28 = br void %loop_j" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 35 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.45>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%phi_mul_load = load i13 %phi_mul" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 36 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 37 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.67ns)   --->   "%add_ln28 = add i13 %phi_mul_load, i13 86" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 38 'add' 'add_ln28' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.87ns)   --->   "%icmp_ln28 = icmp_eq  i7 %i_1, i7 86" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 39 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.87ns)   --->   "%i_2 = add i7 %i_1, i7 1" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 40 'add' 'i_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %loop_j.split, void %for.end68" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 41 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 86, i64 86, i64 86" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 43 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i13 %phi_mul_load" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 44 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.58ns)   --->   "%br_ln30 = br void %loop_k" [../../lab1_files/hls/axil_conv2D.cpp:30]   --->   Operation 45 'br' 'br_ln30' <Predicate = (!icmp_ln28)> <Delay = 1.58>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [../../lab1_files/hls/axil_conv2D.cpp:62]   --->   Operation 46 'ret' 'ret_ln62' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.57>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%j = phi i7 0, void %loop_j.split, i7 %j_1, void %loop_k.split"   --->   Operation 47 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.87ns)   --->   "%icmp_ln30 = icmp_eq  i7 %j, i7 86" [../../lab1_files/hls/axil_conv2D.cpp:30]   --->   Operation 48 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (1.87ns)   --->   "%j_1 = add i7 %j, i7 1" [../../lab1_files/hls/axil_conv2D.cpp:30]   --->   Operation 49 'add' 'j_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %loop_k.split, void %for.inc66" [../../lab1_files/hls/axil_conv2D.cpp:30]   --->   Operation 50 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i7 %j" [../../lab1_files/hls/axil_conv2D.cpp:30]   --->   Operation 51 'zext' 'zext_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (2.70ns)   --->   "%call_ln28 = call void @axil_conv2D_Pipeline_loop_k, i21 %acc, i7 %i_1, i7 %j, i32 %image_in, i8 %weights, i21 %acc_1_loc" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 52 'call' 'call_ln28' <Predicate = (!icmp_ln30)> <Delay = 2.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = trunc i7 %j" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 53 'trunc' 'trunc_ln56_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.56ns)   --->   "%add_ln56 = add i2 %trunc_ln56, i2 %trunc_ln56_1" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 54 'add' 'add_ln56' <Predicate = (!icmp_ln30)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (1.67ns)   --->   "%add_ln56_1 = add i13 %phi_mul_load, i13 %zext_ln30" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 55 'add' 'add_ln56_1' <Predicate = (!icmp_ln30)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln56_1, i32 2, i32 12" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 56 'partselect' 'lshr_ln' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln28 = store i7 %i_2, i7 %i" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 57 'store' 'store_ln28' <Predicate = (icmp_ln30)> <Delay = 1.58>
ST_4 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln28 = store i13 %add_ln28, i13 %phi_mul" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 58 'store' 'store_ln28' <Predicate = (icmp_ln30)> <Delay = 1.58>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln28 = br void %loop_j" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 59 'br' 'br_ln28' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln28 = call void @axil_conv2D_Pipeline_loop_k, i21 %acc, i7 %i_1, i7 %j, i32 %image_in, i8 %weights, i21 %acc_1_loc" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 60 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i11 %lshr_ln" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 61 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%image_out_addr = getelementptr i32 %image_out, i64 0, i64 %zext_ln56_1" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 62 'getelementptr' 'image_out_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [2/2] (3.25ns)   --->   "%image_out_load = load i11 %image_out_addr" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 63 'load' 'image_out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1849> <RAM>

State 6 <SV = 5> <Delay = 6.76>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%acc_1_loc_load = load i21 %acc_1_loc"   --->   Operation 64 'load' 'acc_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %acc_1_loc_load, i32 8, i32 20" [../../lab1_files/hls/axil_conv2D.cpp:49]   --->   Operation 65 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.67ns)   --->   "%icmp_ln49 = icmp_sgt  i13 %tmp, i13 0" [../../lab1_files/hls/axil_conv2D.cpp:49]   --->   Operation 66 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node shl_ln56)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %acc_1_loc_load, i32 20" [../../lab1_files/hls/axil_conv2D.cpp:51]   --->   Operation 67 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node shl_ln56)   --->   "%trunc_ln32 = trunc i21 %acc_1_loc_load" [../../lab1_files/hls/axil_conv2D.cpp:32]   --->   Operation 68 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node shl_ln56)   --->   "%acc_sat_2_cast_cast = select i1 %icmp_ln49, i20 255, i20 0" [../../lab1_files/hls/axil_conv2D.cpp:49]   --->   Operation 69 'select' 'acc_sat_2_cast_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node shl_ln56)   --->   "%empty = or i1 %icmp_ln49, i1 %tmp_1" [../../lab1_files/hls/axil_conv2D.cpp:49]   --->   Operation 70 'or' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node shl_ln56)   --->   "%acc_sat = select i1 %empty, i20 %acc_sat_2_cast_cast, i20 %trunc_ln32" [../../lab1_files/hls/axil_conv2D.cpp:49]   --->   Operation 71 'select' 'acc_sat' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node shl_ln56)   --->   "%zext_ln32 = zext i20 %acc_sat" [../../lab1_files/hls/axil_conv2D.cpp:32]   --->   Operation 72 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node shl_ln56)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %add_ln56, i3 0" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 73 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node shl_ln56)   --->   "%zext_ln56 = zext i5 %shl_ln" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 74 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (4.09ns) (out node of the LUT)   --->   "%shl_ln56 = shl i32 %zext_ln32, i32 %zext_ln56" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 75 'shl' 'shl_ln56' <Predicate = true> <Delay = 4.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/2] (3.25ns)   --->   "%image_out_load = load i11 %image_out_addr" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 76 'load' 'image_out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1849> <RAM>
ST_6 : Operation 77 [1/1] (0.99ns)   --->   "%or_ln56 = or i32 %image_out_load, i32 %shl_ln56" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 77 'or' 'or_ln56' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 78 [2/2] (3.25ns)   --->   "%store_ln56 = store i32 %or_ln56, i11 %image_out_addr" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 78 'store' 'store_ln56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1849> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 86, i64 86, i64 86" [../../lab1_files/hls/axil_conv2D.cpp:31]   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../../lab1_files/hls/axil_conv2D.cpp:30]   --->   Operation 80 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/2] (3.25ns)   --->   "%store_ln56 = store i32 %or_ln56, i11 %image_out_addr" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 81 'store' 'store_ln56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1849> <RAM>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln30 = br void %loop_k" [../../lab1_files/hls/axil_conv2D.cpp:30]   --->   Operation 82 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ image_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ image_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul                (alloca           ) [ 011111111]
i                      (alloca           ) [ 011111111]
acc_1_loc              (alloca           ) [ 001111111]
store_ln28             (store            ) [ 000000000]
store_ln0              (store            ) [ 000000000]
bias_read              (read             ) [ 000000000]
spectopmodule_ln12     (spectopmodule    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specmemcore_ln0        (specmemcore      ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specmemcore_ln0        (specmemcore      ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specmemcore_ln0        (specmemcore      ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
specinterface_ln0      (specinterface    ) [ 000000000]
call_ln0               (call             ) [ 000000000]
acc                    (trunc            ) [ 000111111]
br_ln28                (br               ) [ 000000000]
phi_mul_load           (load             ) [ 000011111]
i_1                    (load             ) [ 000011111]
add_ln28               (add              ) [ 000011111]
icmp_ln28              (icmp             ) [ 000111111]
i_2                    (add              ) [ 000011111]
br_ln28                (br               ) [ 000000000]
speclooptripcount_ln28 (speclooptripcount) [ 000000000]
specloopname_ln28      (specloopname     ) [ 000000000]
trunc_ln56             (trunc            ) [ 000011111]
br_ln30                (br               ) [ 000111111]
ret_ln62               (ret              ) [ 000000000]
j                      (phi              ) [ 000011000]
icmp_ln30              (icmp             ) [ 000111111]
j_1                    (add              ) [ 000111111]
br_ln30                (br               ) [ 000000000]
zext_ln30              (zext             ) [ 000000000]
trunc_ln56_1           (trunc            ) [ 000000000]
add_ln56               (add              ) [ 000001100]
add_ln56_1             (add              ) [ 000000000]
lshr_ln                (partselect       ) [ 000001000]
store_ln28             (store            ) [ 000000000]
store_ln28             (store            ) [ 000000000]
br_ln28                (br               ) [ 000000000]
call_ln28              (call             ) [ 000000000]
zext_ln56_1            (zext             ) [ 000000000]
image_out_addr         (getelementptr    ) [ 000000111]
acc_1_loc_load         (load             ) [ 000000000]
tmp                    (partselect       ) [ 000000000]
icmp_ln49              (icmp             ) [ 000000000]
tmp_1                  (bitselect        ) [ 000000000]
trunc_ln32             (trunc            ) [ 000000000]
acc_sat_2_cast_cast    (select           ) [ 000000000]
empty                  (or               ) [ 000000000]
acc_sat                (select           ) [ 000000000]
zext_ln32              (zext             ) [ 000000000]
shl_ln                 (bitconcatenate   ) [ 000000000]
zext_ln56              (zext             ) [ 000000000]
shl_ln56               (shl              ) [ 000000000]
image_out_load         (load             ) [ 000000000]
or_ln56                (or               ) [ 000000011]
speclooptripcount_ln31 (speclooptripcount) [ 000000000]
specloopname_ln30      (specloopname     ) [ 000000000]
store_ln56             (store            ) [ 000000000]
br_ln30                (br               ) [ 000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="image_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_out"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_conv2D_Pipeline_loop_m"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_conv2D_Pipeline_loop_k"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i21.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="phi_mul_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="acc_1_loc_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="21" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_1_loc/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="bias_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_read/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="image_out_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="11" slack="0"/>
<pin id="122" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_out_addr/5 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="1"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="image_out_load/5 store_ln56/7 "/>
</bind>
</comp>

<comp id="131" class="1005" name="j_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="1"/>
<pin id="133" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="j_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="7" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_axil_conv2D_Pipeline_loop_m_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_axil_conv2D_Pipeline_loop_k_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="21" slack="2"/>
<pin id="152" dir="0" index="2" bw="7" slack="2"/>
<pin id="153" dir="0" index="3" bw="7" slack="0"/>
<pin id="154" dir="0" index="4" bw="32" slack="0"/>
<pin id="155" dir="0" index="5" bw="8" slack="0"/>
<pin id="156" dir="0" index="6" bw="21" slack="3"/>
<pin id="157" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln28/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln28_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="7" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln0_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="13" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="acc_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="1" index="1" bw="21" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="acc/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="phi_mul_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="13" slack="2"/>
<pin id="178" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_1_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="2"/>
<pin id="181" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln28_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="13" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln28_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="0" index="1" bw="7" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="i_2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="trunc_ln56_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="13" slack="0"/>
<pin id="202" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln30_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="0" index="1" bw="7" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="j_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln30_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln56_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="0"/>
<pin id="222" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56_1/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln56_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="1"/>
<pin id="226" dir="0" index="1" bw="2" slack="0"/>
<pin id="227" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln56_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="7" slack="0"/>
<pin id="232" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56_1/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="lshr_ln_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="11" slack="0"/>
<pin id="236" dir="0" index="1" bw="13" slack="0"/>
<pin id="237" dir="0" index="2" bw="3" slack="0"/>
<pin id="238" dir="0" index="3" bw="5" slack="0"/>
<pin id="239" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln28_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="1"/>
<pin id="246" dir="0" index="1" bw="7" slack="3"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln28_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="13" slack="1"/>
<pin id="250" dir="0" index="1" bw="13" slack="3"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln56_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="1"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_1/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="acc_1_loc_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="21" slack="5"/>
<pin id="258" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_1_loc_load/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="13" slack="0"/>
<pin id="261" dir="0" index="1" bw="21" slack="0"/>
<pin id="262" dir="0" index="2" bw="5" slack="0"/>
<pin id="263" dir="0" index="3" bw="6" slack="0"/>
<pin id="264" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln49_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="13" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="21" slack="0"/>
<pin id="278" dir="0" index="2" bw="6" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="trunc_ln32_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="21" slack="0"/>
<pin id="285" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="acc_sat_2_cast_cast_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="9" slack="0"/>
<pin id="290" dir="0" index="2" bw="1" slack="0"/>
<pin id="291" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_sat_2_cast_cast/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="empty_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="acc_sat_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="9" slack="0"/>
<pin id="304" dir="0" index="2" bw="20" slack="0"/>
<pin id="305" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_sat/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln32_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="20" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="shl_ln_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="0" index="1" bw="2" slack="2"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln56_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="shl_ln56_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="20" slack="0"/>
<pin id="326" dir="0" index="1" bw="5" slack="0"/>
<pin id="327" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln56/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="or_ln56_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln56/6 "/>
</bind>
</comp>

<comp id="336" class="1005" name="phi_mul_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="13" slack="0"/>
<pin id="338" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="343" class="1005" name="i_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="0"/>
<pin id="345" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="350" class="1005" name="acc_1_loc_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="21" slack="3"/>
<pin id="352" dir="1" index="1" bw="21" slack="3"/>
</pin_list>
<bind>
<opset="acc_1_loc "/>
</bind>
</comp>

<comp id="356" class="1005" name="acc_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="21" slack="2"/>
<pin id="358" dir="1" index="1" bw="21" slack="2"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="364" class="1005" name="i_1_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="7" slack="2"/>
<pin id="366" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="369" class="1005" name="add_ln28_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="13" slack="1"/>
<pin id="371" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="377" class="1005" name="i_2_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="7" slack="1"/>
<pin id="379" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="382" class="1005" name="trunc_ln56_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="1"/>
<pin id="384" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln56 "/>
</bind>
</comp>

<comp id="390" class="1005" name="j_1_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="7" slack="0"/>
<pin id="392" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="395" class="1005" name="add_ln56_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="2" slack="2"/>
<pin id="397" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="add_ln56 "/>
</bind>
</comp>

<comp id="400" class="1005" name="lshr_ln_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="11" slack="1"/>
<pin id="402" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="405" class="1005" name="image_out_addr_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="11" slack="1"/>
<pin id="407" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="image_out_addr "/>
</bind>
</comp>

<comp id="410" class="1005" name="or_ln56_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln56 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="80" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="135" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="158"><net_src comp="72" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="135" pin="4"/><net_sink comp="149" pin=3"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="149" pin=4"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="149" pin=5"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="112" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="58" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="179" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="60" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="179" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="62" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="176" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="135" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="60" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="135" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="62" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="135" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="135" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="216" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="74" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="229" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="76" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="78" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="255"><net_src comp="252" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="265"><net_src comp="82" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="84" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="86" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="273"><net_src comp="259" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="16" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="88" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="256" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="86" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="256" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="269" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="90" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="92" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="299"><net_src comp="269" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="275" pin="3"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="287" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="283" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="312"><net_src comp="301" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="94" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="96" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="323"><net_src comp="313" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="309" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="320" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="125" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="324" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="100" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="346"><net_src comp="104" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="353"><net_src comp="108" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="149" pin=6"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="359"><net_src comp="172" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="367"><net_src comp="179" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="372"><net_src comp="182" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="380"><net_src comp="194" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="385"><net_src comp="200" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="393"><net_src comp="210" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="398"><net_src comp="224" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="403"><net_src comp="234" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="408"><net_src comp="118" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="413"><net_src comp="330" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="125" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: image_out | {1 2 7 8 }
 - Input state : 
	Port: axil_conv2D : image_in | {4 5 }
	Port: axil_conv2D : image_out | {5 6 }
	Port: axil_conv2D : weights | {4 5 }
	Port: axil_conv2D : bias | {2 }
  - Chain level:
	State 1
		store_ln28 : 1
		store_ln0 : 1
	State 2
	State 3
		add_ln28 : 1
		icmp_ln28 : 1
		i_2 : 1
		br_ln28 : 2
		trunc_ln56 : 1
	State 4
		icmp_ln30 : 1
		j_1 : 1
		br_ln30 : 2
		zext_ln30 : 1
		call_ln28 : 1
		trunc_ln56_1 : 1
		add_ln56 : 2
		add_ln56_1 : 2
		lshr_ln : 3
	State 5
		image_out_addr : 1
		image_out_load : 2
	State 6
		tmp : 1
		icmp_ln49 : 2
		tmp_1 : 1
		trunc_ln32 : 1
		acc_sat_2_cast_cast : 3
		empty : 3
		acc_sat : 3
		zext_ln32 : 4
		zext_ln56 : 1
		shl_ln56 : 5
		or_ln56 : 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   call   | grp_axil_conv2D_Pipeline_loop_m_fu_143 |    0    |  1.588  |    22   |    33   |
|          | grp_axil_conv2D_Pipeline_loop_k_fu_149 |    3    |  12.309 |   281   |   571   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |             add_ln28_fu_182            |    0    |    0    |    0    |    14   |
|          |               i_2_fu_194               |    0    |    0    |    0    |    14   |
|    add   |               j_1_fu_210               |    0    |    0    |    0    |    14   |
|          |             add_ln56_fu_224            |    0    |    0    |    0    |    10   |
|          |            add_ln56_1_fu_229           |    0    |    0    |    0    |    14   |
|----------|----------------------------------------|---------|---------|---------|---------|
|    shl   |             shl_ln56_fu_324            |    0    |    0    |    0    |    51   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |            icmp_ln28_fu_188            |    0    |    0    |    0    |    14   |
|   icmp   |            icmp_ln30_fu_204            |    0    |    0    |    0    |    14   |
|          |            icmp_ln49_fu_269            |    0    |    0    |    0    |    14   |
|----------|----------------------------------------|---------|---------|---------|---------|
|    or    |              empty_fu_295              |    0    |    0    |    0    |    2    |
|          |             or_ln56_fu_330             |    0    |    0    |    0    |    32   |
|----------|----------------------------------------|---------|---------|---------|---------|
|  select  |       acc_sat_2_cast_cast_fu_287       |    0    |    0    |    0    |    9    |
|          |             acc_sat_fu_301             |    0    |    0    |    0    |    20   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   read   |          bias_read_read_fu_112         |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |               acc_fu_172               |    0    |    0    |    0    |    0    |
|   trunc  |            trunc_ln56_fu_200           |    0    |    0    |    0    |    0    |
|          |           trunc_ln56_1_fu_220          |    0    |    0    |    0    |    0    |
|          |            trunc_ln32_fu_283           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |            zext_ln30_fu_216            |    0    |    0    |    0    |    0    |
|   zext   |           zext_ln56_1_fu_252           |    0    |    0    |    0    |    0    |
|          |            zext_ln32_fu_309            |    0    |    0    |    0    |    0    |
|          |            zext_ln56_fu_320            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|partselect|             lshr_ln_fu_234             |    0    |    0    |    0    |    0    |
|          |               tmp_fu_259               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
| bitselect|              tmp_1_fu_275              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|bitconcatenate|              shl_ln_fu_313             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   Total  |                                        |    3    |  13.897 |   303   |   826   |
|----------|----------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   acc_1_loc_reg_350  |   21   |
|      acc_reg_356     |   21   |
|   add_ln28_reg_369   |   13   |
|   add_ln56_reg_395   |    2   |
|      i_1_reg_364     |    7   |
|      i_2_reg_377     |    7   |
|       i_reg_343      |    7   |
|image_out_addr_reg_405|   11   |
|      j_1_reg_390     |    7   |
|       j_reg_131      |    7   |
|    lshr_ln_reg_400   |   11   |
|    or_ln56_reg_410   |   32   |
|    phi_mul_reg_336   |   13   |
|  trunc_ln56_reg_382  |    2   |
+----------------------+--------+
|         Total        |   161  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_125 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|     j_reg_131     |  p0  |   2  |   7  |   14   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   36   ||  3.176  ||    0    ||    18   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |   13   |   303  |   826  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   18   |
|  Register |    -   |    -   |   161  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   17   |   464  |   844  |
+-----------+--------+--------+--------+--------+
