
---------- Begin Simulation Statistics ----------
final_tick                               92801905409000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  36880                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828564                       # Number of bytes of host memory used
host_op_rate                                    59762                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   271.15                       # Real time elapsed on the host
host_tick_rate                               76746993                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16204568                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020810                       # Number of seconds simulated
sim_ticks                                 20809982750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   16                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     77.78%     77.78% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::MemRead                        4     22.22%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       212860                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        433931                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1910745                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       173696                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4211378                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1569085                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1910745                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       341660                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4217806                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             164                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        22299                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13186914                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9576259                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       173707                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1904056                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        660994                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     13891136                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16204550                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     39688177                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.408297                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.310275                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     33991051     85.65%     85.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2047131      5.16%     90.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1382289      3.48%     94.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       782151      1.97%     96.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       574498      1.45%     97.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        79718      0.20%     97.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       130561      0.33%     98.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        39784      0.10%     98.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       660994      1.67%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     39688177                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16204186                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3567032                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11575705     71.43%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3567032     22.01%     93.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1061813      6.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16204550                       # Class of committed instruction
system.switch_cpus.commit.refs                4628845                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16204550                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.161994                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.161994                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      35552488                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       31668547                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1632583                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2787335                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         173841                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1472758                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4815278                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 44513                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1551648                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1606                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4217806                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2865760                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              38467529                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         21917                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               22901755                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          988                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          347682                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.101341                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2976645                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1569249                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.550259                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     41619014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.884774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.316575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         35672614     85.71%     85.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           103800      0.25%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           557391      1.34%     87.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           295827      0.71%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           428203      1.03%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           361068      0.87%     89.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1136994      2.73%     92.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           127685      0.31%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2935432      7.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     41619014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                     930                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       184406                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2397287                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.585685                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6823194                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1551648                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        18049886                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6566429                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         4726                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2107108                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     30071586                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5271546                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       261182                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      24376184                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         334438                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1518341                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         173841                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2363048                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       244380                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        55288                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          194                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2999372                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1045295                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          194                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        90611                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        93795                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28289327                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23643738                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.633946                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17933903                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.568087                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23657685                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         33531665                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19695712                       # number of integer regfile writes
system.switch_cpus.ipc                       0.240269                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.240269                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        12813      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      17639455     71.60%     71.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1817      0.01%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5359133     21.75%     93.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1624152      6.59%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       24637370                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              289411                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011747                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           77944     26.93%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     26.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          75399     26.05%     52.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        136068     47.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       24913968                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     91207377                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     23643738                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     43938718                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           30071586                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          24637370                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     13866949                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        24216                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     22581782                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     41619014                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.591974                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.306482                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     31166525     74.89%     74.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4327270     10.40%     85.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2396253      5.76%     91.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1677796      4.03%     95.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       876186      2.11%     97.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       495720      1.19%     98.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       362715      0.87%     99.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       207820      0.50%     99.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       108729      0.26%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     41619014                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.591961                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2865935                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   178                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       360262                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       474341                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6566429                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2107108                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12659815                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 41619944                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        26250587                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20622243                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4538818                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2067840                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1753113                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        170228                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      81786975                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       30799208                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     38993550                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3519799                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3251670                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         173841                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       9606938                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         18371188                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     46360758                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           9020811                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             69122869                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            62125336                       # The number of ROB writes
system.switch_cpus.timesIdled                      15                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2090965                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          476                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4182973                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            476                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 92801905409000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             141968                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       135173                       # Transaction distribution
system.membus.trans_dist::CleanEvict            77687                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79103                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79103                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        141968                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       655002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       655002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 655002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     22799616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     22799616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22799616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            221071                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  221071    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              221071                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1025207500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1174841500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  20809982750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92801905409000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 92801905409000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 92801905409000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2012226                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       301483                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2002559                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            79782                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           79782                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            19                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2012207                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6274943                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6274981                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    144531136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              144532352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          213077                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8651072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2305085                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000206                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014369                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2304609     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    476      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2305085                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2257794500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3137979000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            15.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             27000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 92801905409000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1870937                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1870937                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1870937                       # number of overall hits
system.l2.overall_hits::total                 1870937                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           18                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       221049                       # number of demand (read+write) misses
system.l2.demand_misses::total                 221071                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           18                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       221049                       # number of overall misses
system.l2.overall_misses::total                221071                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1599000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  19197710000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19199309000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1599000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  19197710000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19199309000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           18                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2091986                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2092008                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           18                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2091986                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2092008                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.105665                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.105674                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.105665                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.105674                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 86848.210125                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86846.800349                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86848.210125                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86846.800349                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              135173                       # number of writebacks
system.l2.writebacks::total                    135173                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       221049                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            221067                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       221049                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           221067                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1419000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  16987220000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16988639000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1419000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  16987220000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16988639000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.105665                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.105672                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.105665                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.105672                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76848.210125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76848.371761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76848.210125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76848.371761                       # average overall mshr miss latency
system.l2.replacements                         213077                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       166310                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           166310                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       166310                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       166310                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          259                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           259                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          679                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   679                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        79103                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79103                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6773162500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6773162500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        79782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             79782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.991489                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991489                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85624.597044                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85624.597044                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        79103                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79103                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5982132500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5982132500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.991489                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991489                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75624.597044                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75624.597044                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1599000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1599000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             19                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88833.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84157.894737                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1419000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1419000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.947368                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78833.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78833.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1870258                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1870258                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       141946                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          141949                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  12424547500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  12424547500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2012204                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2012207                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.070543                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.070544                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87530.099474                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87528.249583                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       141946                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       141946                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  11005087500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11005087500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.070543                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.070542                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77530.099474                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77530.099474                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 92801905409000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8094.345590                       # Cycle average of tags in use
system.l2.tags.total_refs                     3289559                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    213077                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.438358                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              92781095427000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.733189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.014249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.871935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.258889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8091.467329                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.987728                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988079                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4503                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1523                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          991                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16953161                       # Number of tag accesses
system.l2.tags.data_accesses                 16953161                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 92801905409000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     14147136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14148544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8651072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8651072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       221049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              221071                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       135173                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135173                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              3075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              9226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        55358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    679824494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             679892154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         3075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        55358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            58433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      415717404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            415717404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      415717404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             3075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             9226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        55358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    679824494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1095609558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    135173.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        18.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    220976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000094150500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8226                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8226                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              559259                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             127138                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      221067                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     135173                       # Number of write requests accepted
system.mem_ctrls.readBursts                    221067                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   135173                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     73                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8738                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3737294500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1104970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7880932000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16911.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35661.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   163289                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  102508                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                221067                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               135173                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  148125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        90336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    252.293305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.272654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.189556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        33194     36.75%     36.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24988     27.66%     64.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10673     11.81%     76.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6372      7.05%     83.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4803      5.32%     88.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3624      4.01%     92.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2133      2.36%     94.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1418      1.57%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3131      3.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        90336                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8226                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.856796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.952103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     63.295332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8224     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8226                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8226                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.428762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.404218                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.929408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6667     81.05%     81.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              111      1.35%     82.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              981     11.93%     94.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              418      5.08%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               45      0.55%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8226                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14143616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8649152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14148288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8651072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       679.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       415.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    679.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    415.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20809202000                       # Total gap between requests
system.mem_ctrls.avgGap                      58413.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     14142464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8649152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 55358.046848933598                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 679599986.693886160851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 415625140.294746279716                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           18                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       221049                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       135173                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       676750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   7880255250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 502708481000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37597.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     35649.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3719000.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            329989380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            175385925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           839371260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          356703480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1642318080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8327794050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        978094080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12649656255                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        607.864812                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2415417500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    694720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  17699834500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            315038220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            167439195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           738525900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          348742980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1642318080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8194326270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1090523040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12496913685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        600.524942                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2726158000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    694720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  17389094000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    20809972000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92801905409000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2865732                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2865744                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2865732                       # number of overall hits
system.cpu.icache.overall_hits::total         2865744                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.cpu.icache.overall_misses::total            29                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2151000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2151000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2151000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2151000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2865760                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2865773                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2865760                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2865773                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76821.428571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74172.413793                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76821.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74172.413793                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           18                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1626500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1626500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90361.111111                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90361.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90361.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90361.111111                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2865732                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2865744                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           28                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            29                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2151000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2151000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2865760                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2865773                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76821.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74172.413793                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1626500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1626500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90361.111111                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90361.111111                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92801905409000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004253                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000224                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004029                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5731565                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5731565                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92801905409000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92801905409000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92801905409000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92801905409000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92801905409000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92801905409000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92801905409000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3479970                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3479971                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3479970                       # number of overall hits
system.cpu.dcache.overall_hits::total         3479971                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2325057                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2325060                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2325057                       # number of overall misses
system.cpu.dcache.overall_misses::total       2325060                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  50423130935                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  50423130935                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  50423130935                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  50423130935                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5805027                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5805031                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5805027                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5805031                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.400525                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.400525                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.400525                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.400525                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 21686.836467                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21686.808485                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 21686.836467                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21686.808485                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5280349                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            343487                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.372777                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       166310                       # number of writebacks
system.cpu.dcache.writebacks::total            166310                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       233071                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       233071                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       233071                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       233071                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2091986                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2091986                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2091986                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2091986                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  43091304935                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  43091304935                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  43091304935                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  43091304935                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.360375                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.360375                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.360375                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.360375                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 20598.275961                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20598.275961                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 20598.275961                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20598.275961                       # average overall mshr miss latency
system.cpu.dcache.replacements                2090965                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2497941                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2497942                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2245273                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2245276                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  43426310000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  43426310000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4743214                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4743218                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.473365                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.473366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 19341.215968                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19341.190125                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       233069                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       233069                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2012204                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2012204                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  36174288500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  36174288500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.424228                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.424228                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 17977.445875                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17977.445875                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       982029                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         982029                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        79784                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79784                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6996820935                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6996820935                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.075139                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.075139                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87697.043706                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87697.043706                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        79782                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        79782                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6917016435                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6917016435                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.075138                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075138                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86698.960104                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86698.960104                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92801905409000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.229365                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5570658                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2090965                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.664157                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.229364                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000224                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000224                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          840                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          184                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13702051                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13702051                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               92889453069000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47691                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828836                       # Number of bytes of host memory used
host_op_rate                                    76768                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   838.74                       # Real time elapsed on the host
host_tick_rate                              104380489                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000016                       # Number of instructions simulated
sim_ops                                      64387781                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.087548                       # Number of seconds simulated
sim_ticks                                 87547660000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1616931                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3233864                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5025385                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       406376                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     10846941                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4027957                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5025385                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       997428                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        10862643                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             482                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        50878                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          36886340                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         27201766                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       406377                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5534160                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1930945                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     33700150                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000006                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48183213                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    170457307                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.282670                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.107487                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    153501966     90.05%     90.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      6129637      3.60%     93.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      4112308      2.41%     96.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2428719      1.42%     97.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1459613      0.86%     98.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       266783      0.16%     98.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       468476      0.27%     98.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       158860      0.09%     98.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1930945      1.13%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    170457307                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          48182487                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10410175                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     34222064     71.02%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10410175     21.61%     92.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      3550974      7.37%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48183213                       # Class of committed instruction
system.switch_cpus.commit.refs               13961149                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000006                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48183213                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.836509                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.836509                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     158890909                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       85646089                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          4316794                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6925266                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         406899                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4555357                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13320762                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                120280                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4884053                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4321                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            10862643                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           7974235                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             166441487                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         52162                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               61761717                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2477                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          813798                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.062038                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8244361                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4028439                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.352732                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    175095225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.558408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.881495                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        159090664     90.86%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           278018      0.16%     91.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1661011      0.95%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           730395      0.42%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1276425      0.73%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1149527      0.66%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2873804      1.64%     95.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           395899      0.23%     95.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7639482      4.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    175095225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                      95                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       428211                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          6736354                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.388006                       # Inst execution rate
system.switch_cpus.iew.exec_refs             19278939                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4884053                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        98645271                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      17365655                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        11816                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6651783                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     81840182                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      14394886                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       565941                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      67937972                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1066619                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4579471                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         406899                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       7232930                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       588210                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       176428                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          140                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          727                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      6955484                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3100791                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          727                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       212760                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       215451                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          78756179                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              66229870                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.616916                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          48585985                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.378250                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               66264357                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         96050373                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        54612518                       # number of integer regfile writes
system.switch_cpus.ipc                       0.171335                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.171335                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        31128      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      48850235     71.31%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         4894      0.01%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     14545117     21.23%     92.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      5072536      7.40%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68503910                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              756933                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011049                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          191046     25.24%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     25.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         169745     22.43%     47.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        396142     52.34%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       69229715                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    312906000                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     66229870                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    115497824                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           81840182                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68503910                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     33656920                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        46019                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     54829073                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    175095225                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.391238                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.067228                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    144178106     82.34%     82.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     14147641      8.08%     90.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      6841436      3.91%     94.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4671144      2.67%     97.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2303364      1.32%     98.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1276711      0.73%     99.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       931566      0.53%     99.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       488498      0.28%     99.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       256759      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    175095225                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.391238                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             7974718                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   483                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1385997                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1912629                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     17365655                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6651783                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        35112239                       # number of misc regfile reads
system.switch_cpus.numCycles                175095320                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       129661280                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      60917994                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       15448817                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          5606941                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        3911379                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        348481                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     222573786                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       83572040                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    104929158                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9253026                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       11542140                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         406899                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      30167079                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         44011102                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    128140876                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          28388951                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            250409725                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           168411483                       # The number of ROB writes
system.switch_cpus.timesIdled                       4                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5704613                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2114                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11409229                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2114                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  87547660000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1398899                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       399139                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1217792                       # Transaction distribution
system.membus.trans_dist::ReadExReq            218034                       # Transaction distribution
system.membus.trans_dist::ReadExResp           218034                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1398899                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4850797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4850797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4850797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    129028608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    129028608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               129028608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1616933                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1616933    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1616933                       # Request fanout histogram
system.membus.reqLayer2.occupancy          5175960000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8499369500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  87547660000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87547660000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  87547660000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  87547660000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5484556                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       819030                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6503555                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           220058                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          220057                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5484558                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17113842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17113842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    391968256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              391968256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1617972                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25544896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7322588                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000289                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016989                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7320474     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2114      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7322588                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6124505500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8556919500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  87547660000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      4087681                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4087681                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      4087681                       # number of overall hits
system.l2.overall_hits::total                 4087681                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1616935                       # number of demand (read+write) misses
system.l2.demand_misses::total                1616935                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1616935                       # number of overall misses
system.l2.overall_misses::total               1616935                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 136166327500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     136166327500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 136166327500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    136166327500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5704616                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5704616                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5704616                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5704616                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.283443                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.283443                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.283443                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.283443                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 84212.616772                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84212.616772                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84212.616772                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84212.616772                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              399139                       # number of writebacks
system.l2.writebacks::total                    399139                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1616935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1616935                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1616935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1616935                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 119996997500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 119996997500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 119996997500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 119996997500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.283443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.283443                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.283443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.283443                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74212.629141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74212.629141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74212.629141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74212.629141                       # average overall mshr miss latency
system.l2.replacements                        1617972                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       419891                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           419891                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       419891                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       419891                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1074                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1074                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         2024                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2024                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       218034                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              218034                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  18381603000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18381603000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       220058                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            220058                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.990802                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.990802                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84306.131154                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84306.131154                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       218034                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         218034                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  16201263000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16201263000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.990802                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.990802                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74306.131154                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74306.131154                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      4085657                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4085657                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1398901                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1398901                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 117784724500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 117784724500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5484558                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5484558                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.255062                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.255062                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84198.041534                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84198.041534                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1398901                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1398901                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 103795734500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 103795734500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.255062                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.255062                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74198.055831                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74198.055831                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  87547660000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                    12301308                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1626164                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.564617                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.853682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8190.146318                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          346                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2894                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          812                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  47254888                       # Number of tag accesses
system.l2.tags.data_accesses                 47254888                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  87547660000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    103483712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          103483712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25544896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25544896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1616933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1616933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       399139                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             399139                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1182027161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1182027161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      291782739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            291782739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      291782739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1182027161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1473809900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    399123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1616583.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000264782500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24610                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24610                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3514294                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             375110                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1616933                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     399139                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1616933                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   399139                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    350                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    16                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            123237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            107224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            100674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             92328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             89352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             86008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             76931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             69656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            120206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            155411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           127672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           102642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            76140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            53911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            96135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           139056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             25046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25016                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  22826764000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8082915000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             53137695250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14120.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32870.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1320510                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  330098                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1616933                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               399139                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  851834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  566115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  163583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   35051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  26317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  26770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       365107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    353.337208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   207.519064                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   352.666988                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       115429     31.62%     31.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        92146     25.24%     56.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        32641      8.94%     65.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        20785      5.69%     71.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        16323      4.47%     75.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13490      3.69%     79.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11058      3.03%     82.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9880      2.71%     85.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        53355     14.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       365107                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      65.690573                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     42.500715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    106.638798                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          18228     74.07%     74.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         3900     15.85%     89.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         1177      4.78%     94.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          487      1.98%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          275      1.12%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          135      0.55%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           80      0.33%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           65      0.26%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           45      0.18%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           39      0.16%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           25      0.10%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           24      0.10%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           18      0.07%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           22      0.09%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           19      0.08%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           14      0.06%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            8      0.03%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           11      0.04%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            2      0.01%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            7      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            4      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            8      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            4      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            5      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24610                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.218407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.205110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.684700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22118     89.87%     89.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              278      1.13%     91.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1644      6.68%     97.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              485      1.97%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               74      0.30%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24610                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              103461312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   22400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25544640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               103483712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25544896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1181.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       291.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1182.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    291.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   87548317000                       # Total gap between requests
system.mem_ctrls.avgGap                      43425.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    103461312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25544640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1181771300.340865850449                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 291779814.560434877872                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1616933                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       399139                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  53137695250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2138294261750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32863.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5357267.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1371322680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            728871495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6220175220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1043963460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6911012160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      35386441320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3819192960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55480979295                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        633.723155                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9375700250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2923440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  75248519750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1235562720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            656709570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5322227400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1039521240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6911012160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      33657586860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5275070400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54097690350                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        617.922745                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13269346000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2923440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  71354874000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   108357632000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92889453069000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10839967                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10839979                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10839967                       # number of overall hits
system.cpu.icache.overall_hits::total        10839979                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.cpu.icache.overall_misses::total            29                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2151000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2151000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2151000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2151000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10839995                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10840008                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10839995                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10840008                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76821.428571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74172.413793                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76821.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74172.413793                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           18                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1626500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1626500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90361.111111                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90361.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90361.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90361.111111                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10839967                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10839979                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           28                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            29                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2151000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2151000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10839995                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10840008                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76821.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74172.413793                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1626500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1626500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90361.111111                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90361.111111                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92889453069000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.022156                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10839998                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                19                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          570526.210526                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.001167                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.020990                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000041                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000043                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21680035                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21680035                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92889453069000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92889453069000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92889453069000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92889453069000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92889453069000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92889453069000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92889453069000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     13803484                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13803485                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13803484                       # number of overall hits
system.cpu.dcache.overall_hits::total        13803485                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8667442                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8667445                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8667442                       # number of overall misses
system.cpu.dcache.overall_misses::total       8667445                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 270153508313                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 270153508313                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 270153508313                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 270153508313                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22470926                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22470930                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22470926                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22470930                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.385718                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.385718                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.385718                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.385718                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 31168.770245                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31168.759457                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 31168.770245                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31168.759457                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     25257538                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1233930                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.469182                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       586201                       # number of writebacks
system.cpu.dcache.writebacks::total            586201                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       870840                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       870840                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       870840                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       870840                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7796602                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7796602                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7796602                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7796602                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 233336470314                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 233336470314                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 233336470314                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 233336470314                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.346964                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.346964                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.346964                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.346964                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 29927.969943                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29927.969943                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 29927.969943                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29927.969943                       # average overall mshr miss latency
system.cpu.dcache.replacements                7795578                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9490558                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9490559                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8367595                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8367598                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 244170877500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 244170877500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17858153                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17858157                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.468559                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.468559                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 29180.532459                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29180.521997                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       870830                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       870830                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7496765                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7496765                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 207653850500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 207653850500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.419795                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.419795                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 27699.127624                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27699.127624                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4312926                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4312926                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       299847                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       299847                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  25982630813                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25982630813                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4612773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4612773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.065004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.065004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 86652.962387                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86652.962387                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       299837                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       299837                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  25682619814                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25682619814                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.065001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.065001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 85655.272078                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85655.272078                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92889453069000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             1.194262                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            21600087                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7796602                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.770449                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     1.194260                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.001166                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.001166                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          381                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          641                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52738462                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52738462                       # Number of data accesses

---------- End Simulation Statistics   ----------
