#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-debug_acc+all' '-sverilog' '-nc' '-l' 'comp_log' '+v2k' '-lca' '-kdb' '-cpp' 'g++-4.8' '-cc' 'gcc-4.8' '-LDFLAGS' '-Wl,--no-as-needed' '-j8' '-f' '/home/remo/ICdesign/systemverilog/sim/filelist.f' '-timescale=1ns/1ps' '+notimingcheck' '+nospecify' 2>&1
