Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Dec 11 17:45:52 2023
| Host         : R9-5950X running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_control_timing_summary_routed.rpt -pb main_control_timing_summary_routed.pb -rpx main_control_timing_summary_routed.rpx -warn_on_violation
| Design       : main_control
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         54          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
SYNTH-10   Warning           Wide multiplier                                     6           
TIMING-16  Warning           Large setup violation                               3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (54)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (100)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (54)
-------------------------
 There are 54 register/latch pins with no clock driven by root clock pin: nolabel_line64/baudrate_gen/baud_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (100)
--------------------------------------------------
 There are 100 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.532      -37.450                      3                  646        0.179        0.000                      0                  646        3.000        0.000                       0                   328  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
nolabel_line56/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0         {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0         {0.000 5.000}      10.000          100.000         
sys_clk_pin                  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
nolabel_line56/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0             -12.532      -37.450                      3                  581        0.179        0.000                      0                  581        9.500        0.000                       0                   290  
  clkfbout_clk_wiz_0                                                                                                                                                           7.845        0.000                       0                     3  
sys_clk_pin                        3.633        0.000                      0                   65        0.264        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line56/inst/clk_in1
  To Clock:  nolabel_line56/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line56/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line56/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line56/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line56/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line56/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line56/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line56/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line56/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack      -12.532ns,  Total Violation      -37.450ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.532ns  (required time - arrival time)
  Source:                 nolabel_line59/ball_c_t_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line59/rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.354ns  (logic 15.132ns (46.770%)  route 17.222ns (53.230%))
  Logic Levels:           51  (CARRY4=30 LUT2=1 LUT3=4 LUT4=1 LUT5=4 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 21.434 - 20.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.565     1.565    nolabel_line59/clk_out1
    SLICE_X35Y0          FDPE                                         r  nolabel_line59/ball_c_t_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDPE (Prop_fdpe_C_Q)         0.456     2.021 r  nolabel_line59/ball_c_t_reg[5]/Q
                         net (fo=115, routed)         0.867     2.889    nolabel_line59/ball_c_t_reg[8]_0[5]
    SLICE_X36Y1          LUT3 (Prop_lut3_I0_O)        0.124     3.013 r  nolabel_line59/rgb_reg[2]_i_7477/O
                         net (fo=4, routed)           0.665     3.677    nolabel_line59/rgb_reg[2]_i_7477_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.203 r  nolabel_line59/rgb_reg_reg[2]_i_9431/CO[3]
                         net (fo=1, routed)           0.000     4.203    nolabel_line59/rgb_reg_reg[2]_i_9431_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  nolabel_line59/rgb_reg_reg[2]_i_9049/CO[3]
                         net (fo=1, routed)           0.000     4.317    nolabel_line59/rgb_reg_reg[2]_i_9049_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.431 r  nolabel_line59/rgb_reg_reg[2]_i_8414/CO[3]
                         net (fo=1, routed)           0.000     4.431    nolabel_line59/rgb_reg_reg[2]_i_8414_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.545 r  nolabel_line59/rgb_reg_reg[2]_i_7608/CO[3]
                         net (fo=1, routed)           0.000     4.545    nolabel_line59/rgb_reg_reg[2]_i_7608_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.767 r  nolabel_line59/rgb_reg_reg[2]_i_7602/O[0]
                         net (fo=3, routed)           0.974     5.741    nolabel_line59/rgb_reg_reg[2]_i_7602_n_7
    SLICE_X32Y10         LUT3 (Prop_lut3_I2_O)        0.299     6.040 r  nolabel_line59/rgb_reg[2]_i_6717/O
                         net (fo=1, routed)           0.686     6.726    nolabel_line59/rgb_reg[2]_i_6717_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.276 r  nolabel_line59/rgb_reg_reg[2]_i_5998/CO[3]
                         net (fo=1, routed)           0.000     7.276    nolabel_line59/rgb_reg_reg[2]_i_5998_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.591 r  nolabel_line59/rgb_reg_reg[2]_i_6698/O[3]
                         net (fo=3, routed)           0.649     8.239    nolabel_line59/rgb_reg_reg[2]_i_6698_n_4
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.307     8.546 r  nolabel_line59/rgb_reg[2]_i_8552/O
                         net (fo=1, routed)           0.330     8.876    nolabel_line59/rgb_reg[2]_i_8552_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.402 r  nolabel_line59/rgb_reg_reg[2]_i_7736/CO[3]
                         net (fo=1, routed)           0.000     9.402    nolabel_line59/rgb_reg_reg[2]_i_7736_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.736 r  nolabel_line59/rgb_reg_reg[2]_i_7628/O[1]
                         net (fo=11, routed)          0.853    10.590    nolabel_line59/rgb_reg_reg[2]_i_7628_n_6
    SLICE_X35Y15         LUT2 (Prop_lut2_I0_O)        0.303    10.893 r  nolabel_line59/rgb_reg[2]_i_8466/O
                         net (fo=1, routed)           0.000    10.893    nolabel_line59/rgb_reg[2]_i_8466_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.425 r  nolabel_line59/rgb_reg_reg[2]_i_7609/CO[3]
                         net (fo=1, routed)           0.000    11.425    nolabel_line59/rgb_reg_reg[2]_i_7609_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.539 r  nolabel_line59/rgb_reg_reg[2]_i_6754/CO[3]
                         net (fo=1, routed)           0.000    11.539    nolabel_line59/rgb_reg_reg[2]_i_6754_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.653 r  nolabel_line59/rgb_reg_reg[2]_i_6004/CO[3]
                         net (fo=1, routed)           0.000    11.653    nolabel_line59/rgb_reg_reg[2]_i_6004_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.767 r  nolabel_line59/rgb_reg_reg[2]_i_5561/CO[3]
                         net (fo=1, routed)           0.000    11.767    nolabel_line59/rgb_reg_reg[2]_i_5561_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.101 r  nolabel_line59/rgb_reg_reg[2]_i_5221/O[1]
                         net (fo=53, routed)          1.184    13.284    nolabel_line59/rgb_reg_reg[2]_i_5221_n_6
    SLICE_X36Y9          LUT4 (Prop_lut4_I2_O)        0.303    13.587 r  nolabel_line59/rgb_reg[2]_i_5567/O
                         net (fo=1, routed)           0.000    13.587    nolabel_line59/rgb_reg[2]_i_5567_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    14.078 r  nolabel_line59/rgb_reg_reg[2]_i_5222/CO[1]
                         net (fo=52, routed)          0.832    14.910    nolabel_line59/rgb_reg_reg[2]_i_5222_n_2
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.329    15.239 r  nolabel_line59/rgb_reg[2]_i_7740/O
                         net (fo=12, routed)          1.164    16.403    nolabel_line59/rgb_reg[2]_i_7740_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.124    16.527 r  nolabel_line59/rgb_reg[2]_i_9491/O
                         net (fo=1, routed)           0.000    16.527    nolabel_line59/rgb_reg[2]_i_9491_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.059 r  nolabel_line59/rgb_reg_reg[2]_i_9112/CO[3]
                         net (fo=1, routed)           0.000    17.059    nolabel_line59/rgb_reg_reg[2]_i_9112_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.173 r  nolabel_line59/rgb_reg_reg[2]_i_8521/CO[3]
                         net (fo=1, routed)           0.000    17.173    nolabel_line59/rgb_reg_reg[2]_i_8521_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.287 r  nolabel_line59/rgb_reg_reg[2]_i_7677/CO[3]
                         net (fo=1, routed)           0.000    17.287    nolabel_line59/rgb_reg_reg[2]_i_7677_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.401 r  nolabel_line59/rgb_reg_reg[2]_i_6797/CO[3]
                         net (fo=1, routed)           0.000    17.401    nolabel_line59/rgb_reg_reg[2]_i_6797_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.640 r  nolabel_line59/rgb_reg_reg[2]_i_7733/O[2]
                         net (fo=3, routed)           0.335    17.975    nolabel_line59/rgb_reg_reg[2]_i_7733_n_5
    SLICE_X39Y17         LUT6 (Prop_lut6_I5_O)        0.302    18.277 r  nolabel_line59/rgb_reg[2]_i_6814/O
                         net (fo=2, routed)           0.625    18.902    nolabel_line59/rgb_reg[2]_i_6814_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    19.026 r  nolabel_line59/rgb_reg[2]_i_6817/O
                         net (fo=1, routed)           0.000    19.026    nolabel_line59/rgb_reg[2]_i_6817_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.402 r  nolabel_line59/rgb_reg_reg[2]_i_6044/CO[3]
                         net (fo=1, routed)           0.000    19.402    nolabel_line59/rgb_reg_reg[2]_i_6044_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.621 r  nolabel_line59/rgb_reg_reg[2]_i_6052/O[0]
                         net (fo=3, routed)           0.324    19.945    nolabel_line59/rgb_reg_reg[2]_i_6052_n_7
    SLICE_X43Y19         LUT3 (Prop_lut3_I2_O)        0.295    20.240 f  nolabel_line59/rgb_reg[2]_i_6043/O
                         net (fo=2, routed)           0.164    20.404    nolabel_line59/rgb_reg[2]_i_6043_n_0
    SLICE_X43Y19         LUT5 (Prop_lut5_I1_O)        0.124    20.528 r  nolabel_line59/rgb_reg[2]_i_5574/O
                         net (fo=2, routed)           0.774    21.302    nolabel_line59/rgb_reg[2]_i_5574_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.687 r  nolabel_line59/rgb_reg_reg[2]_i_5225/CO[3]
                         net (fo=1, routed)           0.000    21.687    nolabel_line59/rgb_reg_reg[2]_i_5225_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.909 r  nolabel_line59/rgb_reg_reg[2]_i_5570/O[0]
                         net (fo=2, routed)           0.486    22.395    nolabel_line59/rgb_reg_reg[2]_i_5570_n_7
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    23.118 r  nolabel_line59/rgb_reg_reg[2]_i_5224/O[1]
                         net (fo=1, routed)           0.666    23.784    nolabel_line59/rgb_reg_reg[2]_i_5224_n_6
    SLICE_X39Y15         LUT6 (Prop_lut6_I5_O)        0.303    24.087 r  nolabel_line59/rgb_reg[2]_i_3578/O
                         net (fo=1, routed)           0.000    24.087    nolabel_line59/rgb_reg[2]_i_3578_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.488 r  nolabel_line59/rgb_reg_reg[2]_i_2093/CO[3]
                         net (fo=1, routed)           0.000    24.488    nolabel_line59/rgb_reg_reg[2]_i_2093_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.710 r  nolabel_line59/rgb_reg_reg[2]_i_3573/O[0]
                         net (fo=7, routed)           0.334    25.044    nolabel_line59/rgb_reg_reg[2]_i_3573_n_7
    SLICE_X39Y18         LUT5 (Prop_lut5_I1_O)        0.299    25.343 r  nolabel_line59/rgb_reg[2]_i_2088/O
                         net (fo=1, routed)           0.332    25.675    nolabel_line59/rgb_reg[2]_i_2088_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    26.212 r  nolabel_line59/rgb_reg_reg[2]_i_1061/O[2]
                         net (fo=1, routed)           0.758    26.970    nolabel_line59/char_rom22/pixel3[4]
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678    27.648 r  nolabel_line59/rgb_reg_reg[2]_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.648    nolabel_line59/rgb_reg_reg[2]_i_507_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.963 r  nolabel_line59/rgb_reg_reg[2]_i_3571/O[3]
                         net (fo=112, routed)         1.413    29.376    nolabel_line59/rgb_reg_reg[2]_i_3571_n_4
    SLICE_X42Y23         LUT6 (Prop_lut6_I2_O)        0.307    29.683 r  nolabel_line59/rgb_reg[2]_i_2163/O
                         net (fo=1, routed)           0.000    29.683    nolabel_line59/rgb_reg[2]_i_2163_n_0
    SLICE_X42Y23         MUXF7 (Prop_muxf7_I1_O)      0.247    29.930 r  nolabel_line59/rgb_reg_reg[2]_i_1099/O
                         net (fo=1, routed)           0.000    29.930    nolabel_line59/rgb_reg_reg[2]_i_1099_n_0
    SLICE_X42Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    30.028 r  nolabel_line59/rgb_reg_reg[2]_i_525/O
                         net (fo=1, routed)           0.668    30.696    nolabel_line59/rgb_reg_reg[2]_i_525_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I0_O)        0.319    31.015 r  nolabel_line59/rgb_reg[2]_i_264/O
                         net (fo=1, routed)           0.643    31.659    nolabel_line59/rgb_reg[2]_i_264_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I1_O)        0.124    31.783 r  nolabel_line59/rgb_reg[2]_i_123/O
                         net (fo=1, routed)           0.000    31.783    nolabel_line59/rgb_reg[2]_i_123_n_0
    SLICE_X45Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    32.000 r  nolabel_line59/rgb_reg_reg[2]_i_43/O
                         net (fo=8, routed)           0.417    32.417    nolabel_line62/lowerText11[0]
    SLICE_X45Y25         LUT6 (Prop_lut6_I4_O)        0.299    32.716 r  nolabel_line62/rgb_reg[2]_i_16_comp_1/O
                         net (fo=2, routed)           1.080    33.795    nolabel_line62/rgb_reg[2]_i_16_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    33.919 r  nolabel_line62/rgb_reg[2]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    33.919    nolabel_line59/D[2]
    SLICE_X49Y24         FDRE                                         r  nolabel_line59/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.434    21.434    nolabel_line59/clk_out1
    SLICE_X49Y24         FDRE                                         r  nolabel_line59/rgb_reg_reg[2]/C
                         clock pessimism              0.008    21.442    
                         clock uncertainty           -0.084    21.359    
    SLICE_X49Y24         FDRE (Setup_fdre_C_D)        0.029    21.388    nolabel_line59/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         21.388    
                         arrival time                         -33.919    
  -------------------------------------------------------------------
                         slack                                -12.532    

Slack (VIOLATED) :        -12.466ns  (required time - arrival time)
  Source:                 nolabel_line59/ball_c_t_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line59/rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.291ns  (logic 15.132ns (46.862%)  route 17.159ns (53.138%))
  Logic Levels:           51  (CARRY4=30 LUT2=1 LUT3=4 LUT4=1 LUT5=4 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 21.434 - 20.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.565     1.565    nolabel_line59/clk_out1
    SLICE_X35Y0          FDPE                                         r  nolabel_line59/ball_c_t_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDPE (Prop_fdpe_C_Q)         0.456     2.021 r  nolabel_line59/ball_c_t_reg[5]/Q
                         net (fo=115, routed)         0.867     2.889    nolabel_line59/ball_c_t_reg[8]_0[5]
    SLICE_X36Y1          LUT3 (Prop_lut3_I0_O)        0.124     3.013 r  nolabel_line59/rgb_reg[2]_i_7477/O
                         net (fo=4, routed)           0.665     3.677    nolabel_line59/rgb_reg[2]_i_7477_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.203 r  nolabel_line59/rgb_reg_reg[2]_i_9431/CO[3]
                         net (fo=1, routed)           0.000     4.203    nolabel_line59/rgb_reg_reg[2]_i_9431_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  nolabel_line59/rgb_reg_reg[2]_i_9049/CO[3]
                         net (fo=1, routed)           0.000     4.317    nolabel_line59/rgb_reg_reg[2]_i_9049_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.431 r  nolabel_line59/rgb_reg_reg[2]_i_8414/CO[3]
                         net (fo=1, routed)           0.000     4.431    nolabel_line59/rgb_reg_reg[2]_i_8414_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.545 r  nolabel_line59/rgb_reg_reg[2]_i_7608/CO[3]
                         net (fo=1, routed)           0.000     4.545    nolabel_line59/rgb_reg_reg[2]_i_7608_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.767 r  nolabel_line59/rgb_reg_reg[2]_i_7602/O[0]
                         net (fo=3, routed)           0.974     5.741    nolabel_line59/rgb_reg_reg[2]_i_7602_n_7
    SLICE_X32Y10         LUT3 (Prop_lut3_I2_O)        0.299     6.040 r  nolabel_line59/rgb_reg[2]_i_6717/O
                         net (fo=1, routed)           0.686     6.726    nolabel_line59/rgb_reg[2]_i_6717_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.276 r  nolabel_line59/rgb_reg_reg[2]_i_5998/CO[3]
                         net (fo=1, routed)           0.000     7.276    nolabel_line59/rgb_reg_reg[2]_i_5998_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.591 r  nolabel_line59/rgb_reg_reg[2]_i_6698/O[3]
                         net (fo=3, routed)           0.649     8.239    nolabel_line59/rgb_reg_reg[2]_i_6698_n_4
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.307     8.546 r  nolabel_line59/rgb_reg[2]_i_8552/O
                         net (fo=1, routed)           0.330     8.876    nolabel_line59/rgb_reg[2]_i_8552_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.402 r  nolabel_line59/rgb_reg_reg[2]_i_7736/CO[3]
                         net (fo=1, routed)           0.000     9.402    nolabel_line59/rgb_reg_reg[2]_i_7736_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.736 r  nolabel_line59/rgb_reg_reg[2]_i_7628/O[1]
                         net (fo=11, routed)          0.853    10.590    nolabel_line59/rgb_reg_reg[2]_i_7628_n_6
    SLICE_X35Y15         LUT2 (Prop_lut2_I0_O)        0.303    10.893 r  nolabel_line59/rgb_reg[2]_i_8466/O
                         net (fo=1, routed)           0.000    10.893    nolabel_line59/rgb_reg[2]_i_8466_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.425 r  nolabel_line59/rgb_reg_reg[2]_i_7609/CO[3]
                         net (fo=1, routed)           0.000    11.425    nolabel_line59/rgb_reg_reg[2]_i_7609_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.539 r  nolabel_line59/rgb_reg_reg[2]_i_6754/CO[3]
                         net (fo=1, routed)           0.000    11.539    nolabel_line59/rgb_reg_reg[2]_i_6754_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.653 r  nolabel_line59/rgb_reg_reg[2]_i_6004/CO[3]
                         net (fo=1, routed)           0.000    11.653    nolabel_line59/rgb_reg_reg[2]_i_6004_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.767 r  nolabel_line59/rgb_reg_reg[2]_i_5561/CO[3]
                         net (fo=1, routed)           0.000    11.767    nolabel_line59/rgb_reg_reg[2]_i_5561_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.101 r  nolabel_line59/rgb_reg_reg[2]_i_5221/O[1]
                         net (fo=53, routed)          1.184    13.284    nolabel_line59/rgb_reg_reg[2]_i_5221_n_6
    SLICE_X36Y9          LUT4 (Prop_lut4_I2_O)        0.303    13.587 r  nolabel_line59/rgb_reg[2]_i_5567/O
                         net (fo=1, routed)           0.000    13.587    nolabel_line59/rgb_reg[2]_i_5567_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    14.078 r  nolabel_line59/rgb_reg_reg[2]_i_5222/CO[1]
                         net (fo=52, routed)          0.832    14.910    nolabel_line59/rgb_reg_reg[2]_i_5222_n_2
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.329    15.239 r  nolabel_line59/rgb_reg[2]_i_7740/O
                         net (fo=12, routed)          1.164    16.403    nolabel_line59/rgb_reg[2]_i_7740_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.124    16.527 r  nolabel_line59/rgb_reg[2]_i_9491/O
                         net (fo=1, routed)           0.000    16.527    nolabel_line59/rgb_reg[2]_i_9491_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.059 r  nolabel_line59/rgb_reg_reg[2]_i_9112/CO[3]
                         net (fo=1, routed)           0.000    17.059    nolabel_line59/rgb_reg_reg[2]_i_9112_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.173 r  nolabel_line59/rgb_reg_reg[2]_i_8521/CO[3]
                         net (fo=1, routed)           0.000    17.173    nolabel_line59/rgb_reg_reg[2]_i_8521_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.287 r  nolabel_line59/rgb_reg_reg[2]_i_7677/CO[3]
                         net (fo=1, routed)           0.000    17.287    nolabel_line59/rgb_reg_reg[2]_i_7677_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.401 r  nolabel_line59/rgb_reg_reg[2]_i_6797/CO[3]
                         net (fo=1, routed)           0.000    17.401    nolabel_line59/rgb_reg_reg[2]_i_6797_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.640 r  nolabel_line59/rgb_reg_reg[2]_i_7733/O[2]
                         net (fo=3, routed)           0.335    17.975    nolabel_line59/rgb_reg_reg[2]_i_7733_n_5
    SLICE_X39Y17         LUT6 (Prop_lut6_I5_O)        0.302    18.277 r  nolabel_line59/rgb_reg[2]_i_6814/O
                         net (fo=2, routed)           0.625    18.902    nolabel_line59/rgb_reg[2]_i_6814_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    19.026 r  nolabel_line59/rgb_reg[2]_i_6817/O
                         net (fo=1, routed)           0.000    19.026    nolabel_line59/rgb_reg[2]_i_6817_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.402 r  nolabel_line59/rgb_reg_reg[2]_i_6044/CO[3]
                         net (fo=1, routed)           0.000    19.402    nolabel_line59/rgb_reg_reg[2]_i_6044_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.621 r  nolabel_line59/rgb_reg_reg[2]_i_6052/O[0]
                         net (fo=3, routed)           0.324    19.945    nolabel_line59/rgb_reg_reg[2]_i_6052_n_7
    SLICE_X43Y19         LUT3 (Prop_lut3_I2_O)        0.295    20.240 f  nolabel_line59/rgb_reg[2]_i_6043/O
                         net (fo=2, routed)           0.164    20.404    nolabel_line59/rgb_reg[2]_i_6043_n_0
    SLICE_X43Y19         LUT5 (Prop_lut5_I1_O)        0.124    20.528 r  nolabel_line59/rgb_reg[2]_i_5574/O
                         net (fo=2, routed)           0.774    21.302    nolabel_line59/rgb_reg[2]_i_5574_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.687 r  nolabel_line59/rgb_reg_reg[2]_i_5225/CO[3]
                         net (fo=1, routed)           0.000    21.687    nolabel_line59/rgb_reg_reg[2]_i_5225_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.909 r  nolabel_line59/rgb_reg_reg[2]_i_5570/O[0]
                         net (fo=2, routed)           0.486    22.395    nolabel_line59/rgb_reg_reg[2]_i_5570_n_7
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    23.118 r  nolabel_line59/rgb_reg_reg[2]_i_5224/O[1]
                         net (fo=1, routed)           0.666    23.784    nolabel_line59/rgb_reg_reg[2]_i_5224_n_6
    SLICE_X39Y15         LUT6 (Prop_lut6_I5_O)        0.303    24.087 r  nolabel_line59/rgb_reg[2]_i_3578/O
                         net (fo=1, routed)           0.000    24.087    nolabel_line59/rgb_reg[2]_i_3578_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.488 r  nolabel_line59/rgb_reg_reg[2]_i_2093/CO[3]
                         net (fo=1, routed)           0.000    24.488    nolabel_line59/rgb_reg_reg[2]_i_2093_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.710 r  nolabel_line59/rgb_reg_reg[2]_i_3573/O[0]
                         net (fo=7, routed)           0.334    25.044    nolabel_line59/rgb_reg_reg[2]_i_3573_n_7
    SLICE_X39Y18         LUT5 (Prop_lut5_I1_O)        0.299    25.343 r  nolabel_line59/rgb_reg[2]_i_2088/O
                         net (fo=1, routed)           0.332    25.675    nolabel_line59/rgb_reg[2]_i_2088_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    26.212 r  nolabel_line59/rgb_reg_reg[2]_i_1061/O[2]
                         net (fo=1, routed)           0.758    26.970    nolabel_line59/char_rom22/pixel3[4]
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678    27.648 r  nolabel_line59/rgb_reg_reg[2]_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.648    nolabel_line59/rgb_reg_reg[2]_i_507_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.963 r  nolabel_line59/rgb_reg_reg[2]_i_3571/O[3]
                         net (fo=112, routed)         1.413    29.376    nolabel_line59/rgb_reg_reg[2]_i_3571_n_4
    SLICE_X42Y23         LUT6 (Prop_lut6_I2_O)        0.307    29.683 r  nolabel_line59/rgb_reg[2]_i_2163/O
                         net (fo=1, routed)           0.000    29.683    nolabel_line59/rgb_reg[2]_i_2163_n_0
    SLICE_X42Y23         MUXF7 (Prop_muxf7_I1_O)      0.247    29.930 r  nolabel_line59/rgb_reg_reg[2]_i_1099/O
                         net (fo=1, routed)           0.000    29.930    nolabel_line59/rgb_reg_reg[2]_i_1099_n_0
    SLICE_X42Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    30.028 r  nolabel_line59/rgb_reg_reg[2]_i_525/O
                         net (fo=1, routed)           0.668    30.696    nolabel_line59/rgb_reg_reg[2]_i_525_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I0_O)        0.319    31.015 r  nolabel_line59/rgb_reg[2]_i_264/O
                         net (fo=1, routed)           0.643    31.659    nolabel_line59/rgb_reg[2]_i_264_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I1_O)        0.124    31.783 r  nolabel_line59/rgb_reg[2]_i_123/O
                         net (fo=1, routed)           0.000    31.783    nolabel_line59/rgb_reg[2]_i_123_n_0
    SLICE_X45Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    32.000 r  nolabel_line59/rgb_reg_reg[2]_i_43/O
                         net (fo=8, routed)           0.395    32.395    nolabel_line62/lowerText11[0]
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.299    32.694 r  nolabel_line62/rgb_reg[2]_i_3_comp/O
                         net (fo=3, routed)           1.038    33.732    nolabel_line62/rgb_reg[2]_i_3_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I1_O)        0.124    33.856 r  nolabel_line62/rgb_reg[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    33.856    nolabel_line59/D[0]
    SLICE_X49Y24         FDRE                                         r  nolabel_line59/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.434    21.434    nolabel_line59/clk_out1
    SLICE_X49Y24         FDRE                                         r  nolabel_line59/rgb_reg_reg[0]/C
                         clock pessimism              0.008    21.442    
                         clock uncertainty           -0.084    21.359    
    SLICE_X49Y24         FDRE (Setup_fdre_C_D)        0.031    21.390    nolabel_line59/rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         21.390    
                         arrival time                         -33.856    
  -------------------------------------------------------------------
                         slack                                -12.466    

Slack (VIOLATED) :        -12.452ns  (required time - arrival time)
  Source:                 nolabel_line59/ball_c_t_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line59/rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.277ns  (logic 15.132ns (46.882%)  route 17.145ns (53.118%))
  Logic Levels:           51  (CARRY4=30 LUT2=1 LUT3=4 LUT4=1 LUT5=4 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 21.434 - 20.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.565     1.565    nolabel_line59/clk_out1
    SLICE_X35Y0          FDPE                                         r  nolabel_line59/ball_c_t_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDPE (Prop_fdpe_C_Q)         0.456     2.021 r  nolabel_line59/ball_c_t_reg[5]/Q
                         net (fo=115, routed)         0.867     2.889    nolabel_line59/ball_c_t_reg[8]_0[5]
    SLICE_X36Y1          LUT3 (Prop_lut3_I0_O)        0.124     3.013 r  nolabel_line59/rgb_reg[2]_i_7477/O
                         net (fo=4, routed)           0.665     3.677    nolabel_line59/rgb_reg[2]_i_7477_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.203 r  nolabel_line59/rgb_reg_reg[2]_i_9431/CO[3]
                         net (fo=1, routed)           0.000     4.203    nolabel_line59/rgb_reg_reg[2]_i_9431_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.317 r  nolabel_line59/rgb_reg_reg[2]_i_9049/CO[3]
                         net (fo=1, routed)           0.000     4.317    nolabel_line59/rgb_reg_reg[2]_i_9049_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.431 r  nolabel_line59/rgb_reg_reg[2]_i_8414/CO[3]
                         net (fo=1, routed)           0.000     4.431    nolabel_line59/rgb_reg_reg[2]_i_8414_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.545 r  nolabel_line59/rgb_reg_reg[2]_i_7608/CO[3]
                         net (fo=1, routed)           0.000     4.545    nolabel_line59/rgb_reg_reg[2]_i_7608_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.767 r  nolabel_line59/rgb_reg_reg[2]_i_7602/O[0]
                         net (fo=3, routed)           0.974     5.741    nolabel_line59/rgb_reg_reg[2]_i_7602_n_7
    SLICE_X32Y10         LUT3 (Prop_lut3_I2_O)        0.299     6.040 r  nolabel_line59/rgb_reg[2]_i_6717/O
                         net (fo=1, routed)           0.686     6.726    nolabel_line59/rgb_reg[2]_i_6717_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.276 r  nolabel_line59/rgb_reg_reg[2]_i_5998/CO[3]
                         net (fo=1, routed)           0.000     7.276    nolabel_line59/rgb_reg_reg[2]_i_5998_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.591 r  nolabel_line59/rgb_reg_reg[2]_i_6698/O[3]
                         net (fo=3, routed)           0.649     8.239    nolabel_line59/rgb_reg_reg[2]_i_6698_n_4
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.307     8.546 r  nolabel_line59/rgb_reg[2]_i_8552/O
                         net (fo=1, routed)           0.330     8.876    nolabel_line59/rgb_reg[2]_i_8552_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.402 r  nolabel_line59/rgb_reg_reg[2]_i_7736/CO[3]
                         net (fo=1, routed)           0.000     9.402    nolabel_line59/rgb_reg_reg[2]_i_7736_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.736 r  nolabel_line59/rgb_reg_reg[2]_i_7628/O[1]
                         net (fo=11, routed)          0.853    10.590    nolabel_line59/rgb_reg_reg[2]_i_7628_n_6
    SLICE_X35Y15         LUT2 (Prop_lut2_I0_O)        0.303    10.893 r  nolabel_line59/rgb_reg[2]_i_8466/O
                         net (fo=1, routed)           0.000    10.893    nolabel_line59/rgb_reg[2]_i_8466_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.425 r  nolabel_line59/rgb_reg_reg[2]_i_7609/CO[3]
                         net (fo=1, routed)           0.000    11.425    nolabel_line59/rgb_reg_reg[2]_i_7609_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.539 r  nolabel_line59/rgb_reg_reg[2]_i_6754/CO[3]
                         net (fo=1, routed)           0.000    11.539    nolabel_line59/rgb_reg_reg[2]_i_6754_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.653 r  nolabel_line59/rgb_reg_reg[2]_i_6004/CO[3]
                         net (fo=1, routed)           0.000    11.653    nolabel_line59/rgb_reg_reg[2]_i_6004_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.767 r  nolabel_line59/rgb_reg_reg[2]_i_5561/CO[3]
                         net (fo=1, routed)           0.000    11.767    nolabel_line59/rgb_reg_reg[2]_i_5561_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.101 r  nolabel_line59/rgb_reg_reg[2]_i_5221/O[1]
                         net (fo=53, routed)          1.184    13.284    nolabel_line59/rgb_reg_reg[2]_i_5221_n_6
    SLICE_X36Y9          LUT4 (Prop_lut4_I2_O)        0.303    13.587 r  nolabel_line59/rgb_reg[2]_i_5567/O
                         net (fo=1, routed)           0.000    13.587    nolabel_line59/rgb_reg[2]_i_5567_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    14.078 r  nolabel_line59/rgb_reg_reg[2]_i_5222/CO[1]
                         net (fo=52, routed)          0.832    14.910    nolabel_line59/rgb_reg_reg[2]_i_5222_n_2
    SLICE_X36Y14         LUT5 (Prop_lut5_I1_O)        0.329    15.239 r  nolabel_line59/rgb_reg[2]_i_7740/O
                         net (fo=12, routed)          1.164    16.403    nolabel_line59/rgb_reg[2]_i_7740_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.124    16.527 r  nolabel_line59/rgb_reg[2]_i_9491/O
                         net (fo=1, routed)           0.000    16.527    nolabel_line59/rgb_reg[2]_i_9491_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.059 r  nolabel_line59/rgb_reg_reg[2]_i_9112/CO[3]
                         net (fo=1, routed)           0.000    17.059    nolabel_line59/rgb_reg_reg[2]_i_9112_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.173 r  nolabel_line59/rgb_reg_reg[2]_i_8521/CO[3]
                         net (fo=1, routed)           0.000    17.173    nolabel_line59/rgb_reg_reg[2]_i_8521_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.287 r  nolabel_line59/rgb_reg_reg[2]_i_7677/CO[3]
                         net (fo=1, routed)           0.000    17.287    nolabel_line59/rgb_reg_reg[2]_i_7677_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.401 r  nolabel_line59/rgb_reg_reg[2]_i_6797/CO[3]
                         net (fo=1, routed)           0.000    17.401    nolabel_line59/rgb_reg_reg[2]_i_6797_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.640 r  nolabel_line59/rgb_reg_reg[2]_i_7733/O[2]
                         net (fo=3, routed)           0.335    17.975    nolabel_line59/rgb_reg_reg[2]_i_7733_n_5
    SLICE_X39Y17         LUT6 (Prop_lut6_I5_O)        0.302    18.277 r  nolabel_line59/rgb_reg[2]_i_6814/O
                         net (fo=2, routed)           0.625    18.902    nolabel_line59/rgb_reg[2]_i_6814_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124    19.026 r  nolabel_line59/rgb_reg[2]_i_6817/O
                         net (fo=1, routed)           0.000    19.026    nolabel_line59/rgb_reg[2]_i_6817_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.402 r  nolabel_line59/rgb_reg_reg[2]_i_6044/CO[3]
                         net (fo=1, routed)           0.000    19.402    nolabel_line59/rgb_reg_reg[2]_i_6044_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.621 r  nolabel_line59/rgb_reg_reg[2]_i_6052/O[0]
                         net (fo=3, routed)           0.324    19.945    nolabel_line59/rgb_reg_reg[2]_i_6052_n_7
    SLICE_X43Y19         LUT3 (Prop_lut3_I2_O)        0.295    20.240 f  nolabel_line59/rgb_reg[2]_i_6043/O
                         net (fo=2, routed)           0.164    20.404    nolabel_line59/rgb_reg[2]_i_6043_n_0
    SLICE_X43Y19         LUT5 (Prop_lut5_I1_O)        0.124    20.528 r  nolabel_line59/rgb_reg[2]_i_5574/O
                         net (fo=2, routed)           0.774    21.302    nolabel_line59/rgb_reg[2]_i_5574_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.687 r  nolabel_line59/rgb_reg_reg[2]_i_5225/CO[3]
                         net (fo=1, routed)           0.000    21.687    nolabel_line59/rgb_reg_reg[2]_i_5225_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.909 r  nolabel_line59/rgb_reg_reg[2]_i_5570/O[0]
                         net (fo=2, routed)           0.486    22.395    nolabel_line59/rgb_reg_reg[2]_i_5570_n_7
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    23.118 r  nolabel_line59/rgb_reg_reg[2]_i_5224/O[1]
                         net (fo=1, routed)           0.666    23.784    nolabel_line59/rgb_reg_reg[2]_i_5224_n_6
    SLICE_X39Y15         LUT6 (Prop_lut6_I5_O)        0.303    24.087 r  nolabel_line59/rgb_reg[2]_i_3578/O
                         net (fo=1, routed)           0.000    24.087    nolabel_line59/rgb_reg[2]_i_3578_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.488 r  nolabel_line59/rgb_reg_reg[2]_i_2093/CO[3]
                         net (fo=1, routed)           0.000    24.488    nolabel_line59/rgb_reg_reg[2]_i_2093_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.710 r  nolabel_line59/rgb_reg_reg[2]_i_3573/O[0]
                         net (fo=7, routed)           0.334    25.044    nolabel_line59/rgb_reg_reg[2]_i_3573_n_7
    SLICE_X39Y18         LUT5 (Prop_lut5_I1_O)        0.299    25.343 r  nolabel_line59/rgb_reg[2]_i_2088/O
                         net (fo=1, routed)           0.332    25.675    nolabel_line59/rgb_reg[2]_i_2088_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    26.212 r  nolabel_line59/rgb_reg_reg[2]_i_1061/O[2]
                         net (fo=1, routed)           0.758    26.970    nolabel_line59/char_rom22/pixel3[4]
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678    27.648 r  nolabel_line59/rgb_reg_reg[2]_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.648    nolabel_line59/rgb_reg_reg[2]_i_507_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.963 r  nolabel_line59/rgb_reg_reg[2]_i_3571/O[3]
                         net (fo=112, routed)         1.413    29.376    nolabel_line59/rgb_reg_reg[2]_i_3571_n_4
    SLICE_X42Y23         LUT6 (Prop_lut6_I2_O)        0.307    29.683 r  nolabel_line59/rgb_reg[2]_i_2163/O
                         net (fo=1, routed)           0.000    29.683    nolabel_line59/rgb_reg[2]_i_2163_n_0
    SLICE_X42Y23         MUXF7 (Prop_muxf7_I1_O)      0.247    29.930 r  nolabel_line59/rgb_reg_reg[2]_i_1099/O
                         net (fo=1, routed)           0.000    29.930    nolabel_line59/rgb_reg_reg[2]_i_1099_n_0
    SLICE_X42Y23         MUXF8 (Prop_muxf8_I0_O)      0.098    30.028 r  nolabel_line59/rgb_reg_reg[2]_i_525/O
                         net (fo=1, routed)           0.668    30.696    nolabel_line59/rgb_reg_reg[2]_i_525_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I0_O)        0.319    31.015 r  nolabel_line59/rgb_reg[2]_i_264/O
                         net (fo=1, routed)           0.643    31.659    nolabel_line59/rgb_reg[2]_i_264_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I1_O)        0.124    31.783 r  nolabel_line59/rgb_reg[2]_i_123/O
                         net (fo=1, routed)           0.000    31.783    nolabel_line59/rgb_reg[2]_i_123_n_0
    SLICE_X45Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    32.000 r  nolabel_line59/rgb_reg_reg[2]_i_43/O
                         net (fo=8, routed)           0.515    32.515    nolabel_line62/lowerText11[0]
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.299    32.814 r  nolabel_line62/rgb_reg[2]_i_48/O
                         net (fo=3, routed)           0.904    33.718    nolabel_line62/rgb_reg[2]_i_48_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    33.842 r  nolabel_line62/rgb_reg[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    33.842    nolabel_line59/D[1]
    SLICE_X49Y24         FDRE                                         r  nolabel_line59/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.434    21.434    nolabel_line59/clk_out1
    SLICE_X49Y24         FDRE                                         r  nolabel_line59/rgb_reg_reg[1]/C
                         clock pessimism              0.008    21.442    
                         clock uncertainty           -0.084    21.359    
    SLICE_X49Y24         FDRE (Setup_fdre_C_D)        0.031    21.390    nolabel_line59/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         21.390    
                         arrival time                         -33.842    
  -------------------------------------------------------------------
                         slack                                -12.452    

Slack (MET) :             6.493ns  (required time - arrival time)
  Source:                 nolabel_line59/ball_c_t_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_digit1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.386ns  (logic 1.816ns (13.566%)  route 11.570ns (86.434%))
  Logic Levels:           8  (LUT2=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 21.514 - 20.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.564     1.564    nolabel_line59/clk_out1
    SLICE_X39Y8          FDCE                                         r  nolabel_line59/ball_c_t_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.419     1.983 r  nolabel_line59/ball_c_t_reg[30]/Q
                         net (fo=87, routed)          4.183     6.166    nolabel_line59/ball_c_t[30]
    SLICE_X14Y3          LUT2 (Prop_lut2_I1_O)        0.325     6.491 r  nolabel_line59/vertical_velocity_reg[30]_i_52/O
                         net (fo=1, routed)           0.440     6.931    nolabel_line59/vertical_velocity_reg[30]_i_52_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.328     7.259 r  nolabel_line59/vertical_velocity_reg[30]_i_13/O
                         net (fo=1, routed)           0.171     7.430    nolabel_line59/vertical_velocity_reg[30]_i_13_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.554 f  nolabel_line59/vertical_velocity_reg[30]_i_5/O
                         net (fo=3, routed)           0.918     8.472    nolabel_line59/vertical_velocity_reg[30]_i_5_n_0
    SLICE_X29Y0          LUT6 (Prop_lut6_I0_O)        0.124     8.596 f  nolabel_line59/ball_c_t[8]_i_3/O
                         net (fo=6, routed)           1.800    10.396    nolabel_line59/ball_c_t[8]_i_3_n_0
    SLICE_X36Y22         LUT2 (Prop_lut2_I1_O)        0.124    10.520 f  nolabel_line59/player1_score_digit1[3]_i_4/O
                         net (fo=3, routed)           2.139    12.660    nolabel_line59/score_checker1
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.124    12.784 r  nolabel_line59/player1_score_digit1[3]_i_5/O
                         net (fo=2, routed)           0.679    13.463    nolabel_line64/player1_score_digit1_reg[3]
    SLICE_X58Y37         LUT3 (Prop_lut3_I1_O)        0.124    13.587 r  nolabel_line64/player1_score_digit1[3]_i_6/O
                         net (fo=3, routed)           0.666    14.252    nolabel_line64/player1_score_digit1[3]_i_6_n_0
    SLICE_X59Y37         LUT3 (Prop_lut3_I0_O)        0.124    14.376 r  nolabel_line64/player1_score_digit1[1]_i_1/O
                         net (fo=1, routed)           0.574    14.951    nolabel_line64_n_67
    SLICE_X58Y37         FDRE                                         r  player1_score_digit1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.514    21.514    clk_50
    SLICE_X58Y37         FDRE                                         r  player1_score_digit1_reg[1]/C
                         clock pessimism              0.080    21.594    
                         clock uncertainty           -0.084    21.511    
    SLICE_X58Y37         FDRE (Setup_fdre_C_D)       -0.067    21.444    player1_score_digit1_reg[1]
  -------------------------------------------------------------------
                         required time                         21.444    
                         arrival time                         -14.951    
  -------------------------------------------------------------------
                         slack                                  6.493    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 nolabel_line59/ball_c_t_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_digit1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.892ns  (logic 1.720ns (13.342%)  route 11.172ns (86.658%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 21.514 - 20.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.564     1.564    nolabel_line59/clk_out1
    SLICE_X39Y8          FDCE                                         r  nolabel_line59/ball_c_t_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.419     1.983 f  nolabel_line59/ball_c_t_reg[30]/Q
                         net (fo=87, routed)          4.183     6.166    nolabel_line59/ball_c_t[30]
    SLICE_X14Y3          LUT2 (Prop_lut2_I1_O)        0.325     6.491 f  nolabel_line59/vertical_velocity_reg[30]_i_52/O
                         net (fo=1, routed)           0.440     6.931    nolabel_line59/vertical_velocity_reg[30]_i_52_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.328     7.259 f  nolabel_line59/vertical_velocity_reg[30]_i_13/O
                         net (fo=1, routed)           0.171     7.430    nolabel_line59/vertical_velocity_reg[30]_i_13_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.554 r  nolabel_line59/vertical_velocity_reg[30]_i_5/O
                         net (fo=3, routed)           0.918     8.472    nolabel_line59/vertical_velocity_reg[30]_i_5_n_0
    SLICE_X29Y0          LUT6 (Prop_lut6_I0_O)        0.124     8.596 r  nolabel_line59/ball_c_t[8]_i_3/O
                         net (fo=6, routed)           1.800    10.396    nolabel_line59/ball_c_t[8]_i_3_n_0
    SLICE_X36Y22         LUT2 (Prop_lut2_I1_O)        0.124    10.520 r  nolabel_line59/player1_score_digit1[3]_i_4/O
                         net (fo=3, routed)           2.139    12.660    nolabel_line59/score_checker1
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.124    12.784 f  nolabel_line59/player1_score_digit1[3]_i_5/O
                         net (fo=2, routed)           1.138    13.922    nolabel_line59/player1_score_digit1_reg[0]_4
    SLICE_X58Y37         LUT4 (Prop_lut4_I3_O)        0.152    14.074 r  nolabel_line59/player1_score_digit1[3]_i_1/O
                         net (fo=4, routed)           0.382    14.456    player1_score_digit1
    SLICE_X59Y37         FDRE                                         r  player1_score_digit1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.514    21.514    clk_50
    SLICE_X59Y37         FDRE                                         r  player1_score_digit1_reg[0]/C
                         clock pessimism              0.080    21.594    
                         clock uncertainty           -0.084    21.511    
    SLICE_X59Y37         FDRE (Setup_fdre_C_CE)      -0.407    21.104    player1_score_digit1_reg[0]
  -------------------------------------------------------------------
                         required time                         21.104    
                         arrival time                         -14.456    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 nolabel_line59/ball_c_t_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_digit1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.892ns  (logic 1.720ns (13.342%)  route 11.172ns (86.658%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 21.514 - 20.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.564     1.564    nolabel_line59/clk_out1
    SLICE_X39Y8          FDCE                                         r  nolabel_line59/ball_c_t_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.419     1.983 f  nolabel_line59/ball_c_t_reg[30]/Q
                         net (fo=87, routed)          4.183     6.166    nolabel_line59/ball_c_t[30]
    SLICE_X14Y3          LUT2 (Prop_lut2_I1_O)        0.325     6.491 f  nolabel_line59/vertical_velocity_reg[30]_i_52/O
                         net (fo=1, routed)           0.440     6.931    nolabel_line59/vertical_velocity_reg[30]_i_52_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.328     7.259 f  nolabel_line59/vertical_velocity_reg[30]_i_13/O
                         net (fo=1, routed)           0.171     7.430    nolabel_line59/vertical_velocity_reg[30]_i_13_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.554 r  nolabel_line59/vertical_velocity_reg[30]_i_5/O
                         net (fo=3, routed)           0.918     8.472    nolabel_line59/vertical_velocity_reg[30]_i_5_n_0
    SLICE_X29Y0          LUT6 (Prop_lut6_I0_O)        0.124     8.596 r  nolabel_line59/ball_c_t[8]_i_3/O
                         net (fo=6, routed)           1.800    10.396    nolabel_line59/ball_c_t[8]_i_3_n_0
    SLICE_X36Y22         LUT2 (Prop_lut2_I1_O)        0.124    10.520 r  nolabel_line59/player1_score_digit1[3]_i_4/O
                         net (fo=3, routed)           2.139    12.660    nolabel_line59/score_checker1
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.124    12.784 f  nolabel_line59/player1_score_digit1[3]_i_5/O
                         net (fo=2, routed)           1.138    13.922    nolabel_line59/player1_score_digit1_reg[0]_4
    SLICE_X58Y37         LUT4 (Prop_lut4_I3_O)        0.152    14.074 r  nolabel_line59/player1_score_digit1[3]_i_1/O
                         net (fo=4, routed)           0.382    14.456    player1_score_digit1
    SLICE_X59Y37         FDRE                                         r  player1_score_digit1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.514    21.514    clk_50
    SLICE_X59Y37         FDRE                                         r  player1_score_digit1_reg[2]/C
                         clock pessimism              0.080    21.594    
                         clock uncertainty           -0.084    21.511    
    SLICE_X59Y37         FDRE (Setup_fdre_C_CE)      -0.407    21.104    player1_score_digit1_reg[2]
  -------------------------------------------------------------------
                         required time                         21.104    
                         arrival time                         -14.456    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 nolabel_line59/ball_c_t_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_digit1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.892ns  (logic 1.720ns (13.342%)  route 11.172ns (86.658%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 21.514 - 20.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.564     1.564    nolabel_line59/clk_out1
    SLICE_X39Y8          FDCE                                         r  nolabel_line59/ball_c_t_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.419     1.983 f  nolabel_line59/ball_c_t_reg[30]/Q
                         net (fo=87, routed)          4.183     6.166    nolabel_line59/ball_c_t[30]
    SLICE_X14Y3          LUT2 (Prop_lut2_I1_O)        0.325     6.491 f  nolabel_line59/vertical_velocity_reg[30]_i_52/O
                         net (fo=1, routed)           0.440     6.931    nolabel_line59/vertical_velocity_reg[30]_i_52_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.328     7.259 f  nolabel_line59/vertical_velocity_reg[30]_i_13/O
                         net (fo=1, routed)           0.171     7.430    nolabel_line59/vertical_velocity_reg[30]_i_13_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.554 r  nolabel_line59/vertical_velocity_reg[30]_i_5/O
                         net (fo=3, routed)           0.918     8.472    nolabel_line59/vertical_velocity_reg[30]_i_5_n_0
    SLICE_X29Y0          LUT6 (Prop_lut6_I0_O)        0.124     8.596 r  nolabel_line59/ball_c_t[8]_i_3/O
                         net (fo=6, routed)           1.800    10.396    nolabel_line59/ball_c_t[8]_i_3_n_0
    SLICE_X36Y22         LUT2 (Prop_lut2_I1_O)        0.124    10.520 r  nolabel_line59/player1_score_digit1[3]_i_4/O
                         net (fo=3, routed)           2.139    12.660    nolabel_line59/score_checker1
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.124    12.784 f  nolabel_line59/player1_score_digit1[3]_i_5/O
                         net (fo=2, routed)           1.138    13.922    nolabel_line59/player1_score_digit1_reg[0]_4
    SLICE_X58Y37         LUT4 (Prop_lut4_I3_O)        0.152    14.074 r  nolabel_line59/player1_score_digit1[3]_i_1/O
                         net (fo=4, routed)           0.382    14.456    player1_score_digit1
    SLICE_X59Y37         FDRE                                         r  player1_score_digit1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.514    21.514    clk_50
    SLICE_X59Y37         FDRE                                         r  player1_score_digit1_reg[3]/C
                         clock pessimism              0.080    21.594    
                         clock uncertainty           -0.084    21.511    
    SLICE_X59Y37         FDRE (Setup_fdre_C_CE)      -0.407    21.104    player1_score_digit1_reg[3]
  -------------------------------------------------------------------
                         required time                         21.104    
                         arrival time                         -14.456    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.837ns  (required time - arrival time)
  Source:                 nolabel_line59/ball_c_t_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_digit1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.702ns  (logic 1.720ns (13.541%)  route 10.982ns (86.459%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 21.514 - 20.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.564     1.564    nolabel_line59/clk_out1
    SLICE_X39Y8          FDCE                                         r  nolabel_line59/ball_c_t_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.419     1.983 f  nolabel_line59/ball_c_t_reg[30]/Q
                         net (fo=87, routed)          4.183     6.166    nolabel_line59/ball_c_t[30]
    SLICE_X14Y3          LUT2 (Prop_lut2_I1_O)        0.325     6.491 f  nolabel_line59/vertical_velocity_reg[30]_i_52/O
                         net (fo=1, routed)           0.440     6.931    nolabel_line59/vertical_velocity_reg[30]_i_52_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.328     7.259 f  nolabel_line59/vertical_velocity_reg[30]_i_13/O
                         net (fo=1, routed)           0.171     7.430    nolabel_line59/vertical_velocity_reg[30]_i_13_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.554 r  nolabel_line59/vertical_velocity_reg[30]_i_5/O
                         net (fo=3, routed)           0.918     8.472    nolabel_line59/vertical_velocity_reg[30]_i_5_n_0
    SLICE_X29Y0          LUT6 (Prop_lut6_I0_O)        0.124     8.596 r  nolabel_line59/ball_c_t[8]_i_3/O
                         net (fo=6, routed)           1.800    10.396    nolabel_line59/ball_c_t[8]_i_3_n_0
    SLICE_X36Y22         LUT2 (Prop_lut2_I1_O)        0.124    10.520 r  nolabel_line59/player1_score_digit1[3]_i_4/O
                         net (fo=3, routed)           2.139    12.660    nolabel_line59/score_checker1
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.124    12.784 f  nolabel_line59/player1_score_digit1[3]_i_5/O
                         net (fo=2, routed)           1.138    13.922    nolabel_line59/player1_score_digit1_reg[0]_4
    SLICE_X58Y37         LUT4 (Prop_lut4_I3_O)        0.152    14.074 r  nolabel_line59/player1_score_digit1[3]_i_1/O
                         net (fo=4, routed)           0.193    14.267    player1_score_digit1
    SLICE_X58Y37         FDRE                                         r  player1_score_digit1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.514    21.514    clk_50
    SLICE_X58Y37         FDRE                                         r  player1_score_digit1_reg[1]/C
                         clock pessimism              0.080    21.594    
                         clock uncertainty           -0.084    21.511    
    SLICE_X58Y37         FDRE (Setup_fdre_C_CE)      -0.407    21.104    player1_score_digit1_reg[1]
  -------------------------------------------------------------------
                         required time                         21.104    
                         arrival time                         -14.267    
  -------------------------------------------------------------------
                         slack                                  6.837    

Slack (MET) :             7.144ns  (required time - arrival time)
  Source:                 nolabel_line59/ball_c_t_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_digit2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.397ns  (logic 1.718ns (13.858%)  route 10.679ns (86.142%))
  Logic Levels:           7  (LUT2=3 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 21.515 - 20.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.564     1.564    nolabel_line59/clk_out1
    SLICE_X39Y8          FDCE                                         r  nolabel_line59/ball_c_t_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.419     1.983 f  nolabel_line59/ball_c_t_reg[30]/Q
                         net (fo=87, routed)          4.183     6.166    nolabel_line59/ball_c_t[30]
    SLICE_X14Y3          LUT2 (Prop_lut2_I1_O)        0.325     6.491 f  nolabel_line59/vertical_velocity_reg[30]_i_52/O
                         net (fo=1, routed)           0.440     6.931    nolabel_line59/vertical_velocity_reg[30]_i_52_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.328     7.259 f  nolabel_line59/vertical_velocity_reg[30]_i_13/O
                         net (fo=1, routed)           0.171     7.430    nolabel_line59/vertical_velocity_reg[30]_i_13_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.554 r  nolabel_line59/vertical_velocity_reg[30]_i_5/O
                         net (fo=3, routed)           0.918     8.472    nolabel_line59/vertical_velocity_reg[30]_i_5_n_0
    SLICE_X29Y0          LUT6 (Prop_lut6_I0_O)        0.124     8.596 r  nolabel_line59/ball_c_t[8]_i_3/O
                         net (fo=6, routed)           1.800    10.396    nolabel_line59/ball_c_t[8]_i_3_n_0
    SLICE_X36Y22         LUT2 (Prop_lut2_I1_O)        0.124    10.520 r  nolabel_line59/player1_score_digit1[3]_i_4/O
                         net (fo=3, routed)           2.138    12.658    nolabel_line59/score_checker1
    SLICE_X58Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.782 r  nolabel_line59/player1_score_digit2[3]_i_3/O
                         net (fo=1, routed)           0.646    13.429    nolabel_line59/player1_score_digit2[3]_i_3_n_0
    SLICE_X58Y38         LUT2 (Prop_lut2_I0_O)        0.150    13.579 r  nolabel_line59/player1_score_digit2[3]_i_1/O
                         net (fo=4, routed)           0.382    13.961    player1_score_digit2
    SLICE_X59Y38         FDRE                                         r  player1_score_digit2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.515    21.515    clk_50
    SLICE_X59Y38         FDRE                                         r  player1_score_digit2_reg[2]/C
                         clock pessimism              0.080    21.595    
                         clock uncertainty           -0.084    21.512    
    SLICE_X59Y38         FDRE (Setup_fdre_C_CE)      -0.407    21.105    player1_score_digit2_reg[2]
  -------------------------------------------------------------------
                         required time                         21.105    
                         arrival time                         -13.961    
  -------------------------------------------------------------------
                         slack                                  7.144    

Slack (MET) :             7.144ns  (required time - arrival time)
  Source:                 nolabel_line59/ball_c_t_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_digit2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.397ns  (logic 1.718ns (13.858%)  route 10.679ns (86.142%))
  Logic Levels:           7  (LUT2=3 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 21.515 - 20.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.564     1.564    nolabel_line59/clk_out1
    SLICE_X39Y8          FDCE                                         r  nolabel_line59/ball_c_t_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.419     1.983 f  nolabel_line59/ball_c_t_reg[30]/Q
                         net (fo=87, routed)          4.183     6.166    nolabel_line59/ball_c_t[30]
    SLICE_X14Y3          LUT2 (Prop_lut2_I1_O)        0.325     6.491 f  nolabel_line59/vertical_velocity_reg[30]_i_52/O
                         net (fo=1, routed)           0.440     6.931    nolabel_line59/vertical_velocity_reg[30]_i_52_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.328     7.259 f  nolabel_line59/vertical_velocity_reg[30]_i_13/O
                         net (fo=1, routed)           0.171     7.430    nolabel_line59/vertical_velocity_reg[30]_i_13_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.554 r  nolabel_line59/vertical_velocity_reg[30]_i_5/O
                         net (fo=3, routed)           0.918     8.472    nolabel_line59/vertical_velocity_reg[30]_i_5_n_0
    SLICE_X29Y0          LUT6 (Prop_lut6_I0_O)        0.124     8.596 r  nolabel_line59/ball_c_t[8]_i_3/O
                         net (fo=6, routed)           1.800    10.396    nolabel_line59/ball_c_t[8]_i_3_n_0
    SLICE_X36Y22         LUT2 (Prop_lut2_I1_O)        0.124    10.520 r  nolabel_line59/player1_score_digit1[3]_i_4/O
                         net (fo=3, routed)           2.138    12.658    nolabel_line59/score_checker1
    SLICE_X58Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.782 r  nolabel_line59/player1_score_digit2[3]_i_3/O
                         net (fo=1, routed)           0.646    13.429    nolabel_line59/player1_score_digit2[3]_i_3_n_0
    SLICE_X58Y38         LUT2 (Prop_lut2_I0_O)        0.150    13.579 r  nolabel_line59/player1_score_digit2[3]_i_1/O
                         net (fo=4, routed)           0.382    13.961    player1_score_digit2
    SLICE_X59Y38         FDRE                                         r  player1_score_digit2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.515    21.515    clk_50
    SLICE_X59Y38         FDRE                                         r  player1_score_digit2_reg[3]/C
                         clock pessimism              0.080    21.595    
                         clock uncertainty           -0.084    21.512    
    SLICE_X59Y38         FDRE (Setup_fdre_C_CE)      -0.407    21.105    player1_score_digit2_reg[3]
  -------------------------------------------------------------------
                         required time                         21.105    
                         arrival time                         -13.961    
  -------------------------------------------------------------------
                         slack                                  7.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 nolabel_line62/y_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/y_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.594%)  route 0.126ns (40.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.567     0.567    nolabel_line62/clk_out1
    SLICE_X15Y2          FDRE                                         r  nolabel_line62/y_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  nolabel_line62/y_counter_reg[6]/Q
                         net (fo=60, routed)          0.126     0.834    nolabel_line62/y_control[6]
    SLICE_X14Y2          LUT6 (Prop_lut6_I1_O)        0.045     0.879 r  nolabel_line62/y_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.879    nolabel_line62/y_counter[8]_i_1_n_0
    SLICE_X14Y2          FDRE                                         r  nolabel_line62/y_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.837     0.837    nolabel_line62/clk_out1
    SLICE_X14Y2          FDRE                                         r  nolabel_line62/y_counter_reg[8]/C
                         clock pessimism             -0.257     0.580    
    SLICE_X14Y2          FDRE (Hold_fdre_C_D)         0.120     0.700    nolabel_line62/y_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 nolabel_line59/scorer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line59/horizontal_velocity_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.790%)  route 0.130ns (41.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.562     0.562    nolabel_line59/clk_out1
    SLICE_X13Y14         FDRE                                         r  nolabel_line59/scorer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  nolabel_line59/scorer_reg/Q
                         net (fo=4, routed)           0.130     0.833    nolabel_line59/vertical_velocity_reg[2]
    SLICE_X14Y14         LUT6 (Prop_lut6_I3_O)        0.045     0.878 r  nolabel_line59/horizontal_velocity_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.878    nolabel_line59/horizontal_velocity_reg[1]_i_1_n_0
    SLICE_X14Y14         FDCE                                         r  nolabel_line59/horizontal_velocity_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.831     0.831    nolabel_line59/clk_out1
    SLICE_X14Y14         FDCE                                         r  nolabel_line59/horizontal_velocity_reg_reg[1]/C
                         clock pessimism             -0.254     0.577    
    SLICE_X14Y14         FDCE (Hold_fdce_C_D)         0.121     0.698    nolabel_line59/horizontal_velocity_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 nolabel_line62/counter_v_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/counter_v_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.724%)  route 0.111ns (37.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.595     0.595    nolabel_line62/clk_out1
    SLICE_X58Y0          FDCE                                         r  nolabel_line62/counter_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y0          FDCE (Prop_fdce_C_Q)         0.141     0.736 r  nolabel_line62/counter_v_reg[0]/Q
                         net (fo=8, routed)           0.111     0.846    nolabel_line62/counter_v_reg[0]
    SLICE_X59Y0          LUT6 (Prop_lut6_I2_O)        0.045     0.891 r  nolabel_line62/counter_v[5]_i_1/O
                         net (fo=1, routed)           0.000     0.891    nolabel_line62/p_0_in__0[5]
    SLICE_X59Y0          FDCE                                         r  nolabel_line62/counter_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.865     0.865    nolabel_line62/clk_out1
    SLICE_X59Y0          FDCE                                         r  nolabel_line62/counter_v_reg[5]/C
                         clock pessimism             -0.257     0.608    
    SLICE_X59Y0          FDCE (Hold_fdce_C_D)         0.092     0.700    nolabel_line62/counter_v_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 nolabel_line62/counter_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/counter_h_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.569     0.569    nolabel_line62/clk_out1
    SLICE_X56Y1          FDCE                                         r  nolabel_line62/counter_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y1          FDCE (Prop_fdce_C_Q)         0.164     0.733 r  nolabel_line62/counter_h_reg[0]/Q
                         net (fo=8, routed)           0.127     0.859    nolabel_line62/counter_h_reg[0]
    SLICE_X57Y1          LUT3 (Prop_lut3_I1_O)        0.048     0.907 r  nolabel_line62/counter_h[2]_i_1/O
                         net (fo=1, routed)           0.000     0.907    nolabel_line62/p_0_in[2]
    SLICE_X57Y1          FDCE                                         r  nolabel_line62/counter_h_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.838     0.838    nolabel_line62/clk_out1
    SLICE_X57Y1          FDCE                                         r  nolabel_line62/counter_h_reg[2]/C
                         clock pessimism             -0.256     0.582    
    SLICE_X57Y1          FDCE (Hold_fdce_C_D)         0.107     0.689    nolabel_line62/counter_h_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 nolabel_line62/counter_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/counter_v_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.595     0.595    nolabel_line62/clk_out1
    SLICE_X59Y0          FDCE                                         r  nolabel_line62/counter_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          FDCE (Prop_fdce_C_Q)         0.141     0.736 r  nolabel_line62/counter_v_reg[4]/Q
                         net (fo=9, routed)           0.143     0.879    nolabel_line62/counter_v_reg[4]
    SLICE_X58Y0          LUT6 (Prop_lut6_I4_O)        0.045     0.924 r  nolabel_line62/counter_v[6]_i_1/O
                         net (fo=1, routed)           0.000     0.924    nolabel_line62/p_0_in__0[6]
    SLICE_X58Y0          FDCE                                         r  nolabel_line62/counter_v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.865     0.865    nolabel_line62/clk_out1
    SLICE_X58Y0          FDCE                                         r  nolabel_line62/counter_v_reg[6]/C
                         clock pessimism             -0.257     0.608    
    SLICE_X58Y0          FDCE (Hold_fdce_C_D)         0.091     0.699    nolabel_line62/counter_v_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 nolabel_line62/x_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/x_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.412%)  route 0.144ns (43.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.593     0.593    nolabel_line62/clk_out1
    SLICE_X59Y8          FDRE                                         r  nolabel_line62/x_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  nolabel_line62/x_counter_reg[4]/Q
                         net (fo=71, routed)          0.144     0.877    nolabel_line62/x_counter_reg[9]_0[2]
    SLICE_X58Y8          LUT6 (Prop_lut6_I2_O)        0.045     0.922 r  nolabel_line62/x_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.922    nolabel_line62/x_counter[5]_i_1_n_0
    SLICE_X58Y8          FDRE                                         r  nolabel_line62/x_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.863     0.863    nolabel_line62/clk_out1
    SLICE_X58Y8          FDRE                                         r  nolabel_line62/x_counter_reg[5]/C
                         clock pessimism             -0.257     0.606    
    SLICE_X58Y8          FDRE (Hold_fdre_C_D)         0.091     0.697    nolabel_line62/x_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 nolabel_line62/counter_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/counter_h_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.569     0.569    nolabel_line62/clk_out1
    SLICE_X56Y1          FDCE                                         r  nolabel_line62/counter_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y1          FDCE (Prop_fdce_C_Q)         0.164     0.733 r  nolabel_line62/counter_h_reg[0]/Q
                         net (fo=8, routed)           0.128     0.860    nolabel_line62/counter_h_reg[0]
    SLICE_X57Y1          LUT4 (Prop_lut4_I2_O)        0.045     0.905 r  nolabel_line62/counter_h[3]_i_1/O
                         net (fo=1, routed)           0.000     0.905    nolabel_line62/p_0_in[3]
    SLICE_X57Y1          FDCE                                         r  nolabel_line62/counter_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.838     0.838    nolabel_line62/clk_out1
    SLICE_X57Y1          FDCE                                         r  nolabel_line62/counter_h_reg[3]/C
                         clock pessimism             -0.256     0.582    
    SLICE_X57Y1          FDCE (Hold_fdce_C_D)         0.092     0.674    nolabel_line62/counter_h_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 nolabel_line62/counter_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/counter_h_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.569     0.569    nolabel_line62/clk_out1
    SLICE_X56Y1          FDCE                                         r  nolabel_line62/counter_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y1          FDCE (Prop_fdce_C_Q)         0.164     0.733 r  nolabel_line62/counter_h_reg[0]/Q
                         net (fo=8, routed)           0.127     0.859    nolabel_line62/counter_h_reg[0]
    SLICE_X57Y1          LUT2 (Prop_lut2_I0_O)        0.045     0.904 r  nolabel_line62/counter_h[1]_i_1/O
                         net (fo=1, routed)           0.000     0.904    nolabel_line62/p_0_in[1]
    SLICE_X57Y1          FDCE                                         r  nolabel_line62/counter_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.838     0.838    nolabel_line62/clk_out1
    SLICE_X57Y1          FDCE                                         r  nolabel_line62/counter_h_reg[1]/C
                         clock pessimism             -0.256     0.582    
    SLICE_X57Y1          FDCE (Hold_fdce_C_D)         0.091     0.673    nolabel_line62/counter_h_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 nolabel_line62/counter_h_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/counter_h_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.532%)  route 0.148ns (41.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.569     0.569    nolabel_line62/clk_out1
    SLICE_X56Y0          FDCE                                         r  nolabel_line62/counter_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y0          FDCE (Prop_fdce_C_Q)         0.164     0.733 r  nolabel_line62/counter_h_reg[9]/Q
                         net (fo=5, routed)           0.148     0.881    nolabel_line62/counter_h_reg[9]
    SLICE_X56Y0          LUT6 (Prop_lut6_I0_O)        0.045     0.926 r  nolabel_line62/counter_h[9]_i_2/O
                         net (fo=1, routed)           0.000     0.926    nolabel_line62/p_0_in[9]
    SLICE_X56Y0          FDCE                                         r  nolabel_line62/counter_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.838     0.838    nolabel_line62/clk_out1
    SLICE_X56Y0          FDCE                                         r  nolabel_line62/counter_h_reg[9]/C
                         clock pessimism             -0.269     0.569    
    SLICE_X56Y0          FDCE (Hold_fdce_C_D)         0.121     0.690    nolabel_line62/counter_h_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 nolabel_line62/counter_v_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line62/counter_v_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.465%)  route 0.162ns (46.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.595     0.595    nolabel_line62/clk_out1
    SLICE_X58Y0          FDCE                                         r  nolabel_line62/counter_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y0          FDCE (Prop_fdce_C_Q)         0.141     0.736 f  nolabel_line62/counter_v_reg[9]/Q
                         net (fo=6, routed)           0.162     0.897    nolabel_line62/counter_v_reg[9]
    SLICE_X59Y1          LUT6 (Prop_lut6_I1_O)        0.045     0.942 r  nolabel_line62/counter_v[3]_i_1/O
                         net (fo=1, routed)           0.000     0.942    nolabel_line62/p_0_in__0[3]
    SLICE_X59Y1          FDCE                                         r  nolabel_line62/counter_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.865     0.865    nolabel_line62/clk_out1
    SLICE_X59Y1          FDCE                                         r  nolabel_line62/counter_v_reg[3]/C
                         clock pessimism             -0.254     0.611    
    SLICE_X59Y1          FDCE (Hold_fdce_C_D)         0.092     0.703    nolabel_line62/counter_v_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { nolabel_line56/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    nolabel_line56/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X59Y37     player1_score_digit1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X58Y37     player1_score_digit1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X59Y37     player1_score_digit1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X59Y37     player1_score_digit1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X58Y38     player1_score_digit2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X58Y38     player1_score_digit2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X59Y38     player1_score_digit2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X59Y38     player1_score_digit2_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y37     player1_score_digit1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y37     player1_score_digit1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y37     player1_score_digit1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y37     player1_score_digit1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y37     player1_score_digit1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y37     player1_score_digit1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y37     player1_score_digit1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y37     player1_score_digit1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y38     player1_score_digit2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y38     player1_score_digit2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y37     player1_score_digit1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y37     player1_score_digit1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y37     player1_score_digit1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y37     player1_score_digit1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y37     player1_score_digit1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y37     player1_score_digit1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y37     player1_score_digit1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y37     player1_score_digit1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y38     player1_score_digit2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y38     player1_score_digit2_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line56/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    nolabel_line56/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line56/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line56/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line56/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  nolabel_line56/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 nolabel_line64/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/baudrate_gen/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 2.316ns (39.387%)  route 3.564ns (60.612%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563     5.084    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y39         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  nolabel_line64/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.666     6.206    nolabel_line64/baudrate_gen/counter_reg[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.843 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.843    nolabel_line64/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.960 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.960    nolabel_line64/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.077    nolabel_line64/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.194    nolabel_line64/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.311 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.311    nolabel_line64/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.428 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.428    nolabel_line64/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.647 f  nolabel_line64/baudrate_gen/counter_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.857     8.505    nolabel_line64/baudrate_gen/p_0_in__3[25]
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.295     8.800 f  nolabel_line64/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.777     9.577    nolabel_line64/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.701 r  nolabel_line64/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.263    10.964    nolabel_line64/baudrate_gen/clear
    SLICE_X37Y45         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y45         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.429    14.597    nolabel_line64/baudrate_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 nolabel_line64/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/baudrate_gen/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 2.316ns (39.387%)  route 3.564ns (60.612%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563     5.084    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y39         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  nolabel_line64/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.666     6.206    nolabel_line64/baudrate_gen/counter_reg[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.843 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.843    nolabel_line64/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.960 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.960    nolabel_line64/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.077    nolabel_line64/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.194    nolabel_line64/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.311 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.311    nolabel_line64/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.428 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.428    nolabel_line64/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.647 f  nolabel_line64/baudrate_gen/counter_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.857     8.505    nolabel_line64/baudrate_gen/p_0_in__3[25]
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.295     8.800 f  nolabel_line64/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.777     9.577    nolabel_line64/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.701 r  nolabel_line64/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.263    10.964    nolabel_line64/baudrate_gen/clear
    SLICE_X37Y45         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y45         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.429    14.597    nolabel_line64/baudrate_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 nolabel_line64/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/baudrate_gen/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 2.316ns (39.387%)  route 3.564ns (60.612%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563     5.084    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y39         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  nolabel_line64/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.666     6.206    nolabel_line64/baudrate_gen/counter_reg[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.843 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.843    nolabel_line64/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.960 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.960    nolabel_line64/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.077    nolabel_line64/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.194    nolabel_line64/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.311 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.311    nolabel_line64/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.428 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.428    nolabel_line64/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.647 f  nolabel_line64/baudrate_gen/counter_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.857     8.505    nolabel_line64/baudrate_gen/p_0_in__3[25]
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.295     8.800 f  nolabel_line64/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.777     9.577    nolabel_line64/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.701 r  nolabel_line64/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.263    10.964    nolabel_line64/baudrate_gen/clear
    SLICE_X37Y45         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y45         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[26]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.429    14.597    nolabel_line64/baudrate_gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 nolabel_line64/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/baudrate_gen/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 2.316ns (39.387%)  route 3.564ns (60.612%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563     5.084    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y39         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  nolabel_line64/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.666     6.206    nolabel_line64/baudrate_gen/counter_reg[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.843 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.843    nolabel_line64/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.960 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.960    nolabel_line64/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.077    nolabel_line64/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.194    nolabel_line64/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.311 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.311    nolabel_line64/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.428 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.428    nolabel_line64/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.647 f  nolabel_line64/baudrate_gen/counter_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.857     8.505    nolabel_line64/baudrate_gen/p_0_in__3[25]
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.295     8.800 f  nolabel_line64/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.777     9.577    nolabel_line64/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.701 r  nolabel_line64/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.263    10.964    nolabel_line64/baudrate_gen/clear
    SLICE_X37Y45         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y45         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[27]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y45         FDRE (Setup_fdre_C_R)       -0.429    14.597    nolabel_line64/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 nolabel_line64/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/baudrate_gen/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 2.316ns (39.489%)  route 3.549ns (60.511%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563     5.084    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y39         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  nolabel_line64/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.666     6.206    nolabel_line64/baudrate_gen/counter_reg[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.843 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.843    nolabel_line64/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.960 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.960    nolabel_line64/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.077    nolabel_line64/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.194    nolabel_line64/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.311 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.311    nolabel_line64/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.428 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.428    nolabel_line64/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.647 f  nolabel_line64/baudrate_gen/counter_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.857     8.505    nolabel_line64/baudrate_gen/p_0_in__3[25]
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.295     8.800 f  nolabel_line64/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.777     9.577    nolabel_line64/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.701 r  nolabel_line64/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.248    10.949    nolabel_line64/baudrate_gen/clear
    SLICE_X37Y46         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y46         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    nolabel_line64/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.949    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 nolabel_line64/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/baudrate_gen/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 2.316ns (39.489%)  route 3.549ns (60.511%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563     5.084    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y39         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  nolabel_line64/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.666     6.206    nolabel_line64/baudrate_gen/counter_reg[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.843 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.843    nolabel_line64/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.960 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.960    nolabel_line64/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.077    nolabel_line64/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.194    nolabel_line64/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.311 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.311    nolabel_line64/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.428 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.428    nolabel_line64/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.647 f  nolabel_line64/baudrate_gen/counter_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.857     8.505    nolabel_line64/baudrate_gen/p_0_in__3[25]
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.295     8.800 f  nolabel_line64/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.777     9.577    nolabel_line64/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.701 r  nolabel_line64/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.248    10.949    nolabel_line64/baudrate_gen/clear
    SLICE_X37Y46         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y46         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    nolabel_line64/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.949    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 nolabel_line64/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/baudrate_gen/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 2.316ns (39.489%)  route 3.549ns (60.511%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563     5.084    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y39         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  nolabel_line64/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.666     6.206    nolabel_line64/baudrate_gen/counter_reg[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.843 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.843    nolabel_line64/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.960 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.960    nolabel_line64/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.077    nolabel_line64/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.194    nolabel_line64/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.311 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.311    nolabel_line64/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.428 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.428    nolabel_line64/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.647 f  nolabel_line64/baudrate_gen/counter_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.857     8.505    nolabel_line64/baudrate_gen/p_0_in__3[25]
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.295     8.800 f  nolabel_line64/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.777     9.577    nolabel_line64/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.701 r  nolabel_line64/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.248    10.949    nolabel_line64/baudrate_gen/clear
    SLICE_X37Y46         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y46         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    nolabel_line64/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.949    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 nolabel_line64/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/baudrate_gen/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 2.316ns (39.489%)  route 3.549ns (60.511%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563     5.084    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y39         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  nolabel_line64/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.666     6.206    nolabel_line64/baudrate_gen/counter_reg[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.843 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.843    nolabel_line64/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.960 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.960    nolabel_line64/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.077    nolabel_line64/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.194    nolabel_line64/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.311 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.311    nolabel_line64/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.428 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.428    nolabel_line64/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.647 f  nolabel_line64/baudrate_gen/counter_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.857     8.505    nolabel_line64/baudrate_gen/p_0_in__3[25]
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.295     8.800 f  nolabel_line64/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.777     9.577    nolabel_line64/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.701 r  nolabel_line64/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.248    10.949    nolabel_line64/baudrate_gen/clear
    SLICE_X37Y46         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y46         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    nolabel_line64/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.949    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 nolabel_line64/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/baudrate_gen/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 2.316ns (40.337%)  route 3.426ns (59.663%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563     5.084    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y39         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  nolabel_line64/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.666     6.206    nolabel_line64/baudrate_gen/counter_reg[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.843 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.843    nolabel_line64/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.960 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.960    nolabel_line64/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.077    nolabel_line64/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.194    nolabel_line64/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.311 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.311    nolabel_line64/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.428 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.428    nolabel_line64/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.647 f  nolabel_line64/baudrate_gen/counter_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.857     8.505    nolabel_line64/baudrate_gen/p_0_in__3[25]
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.295     8.800 f  nolabel_line64/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.777     9.577    nolabel_line64/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.701 r  nolabel_line64/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.125    10.826    nolabel_line64/baudrate_gen/clear
    SLICE_X37Y44         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y44         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[20]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    nolabel_line64/baudrate_gen/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 nolabel_line64/baudrate_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/baudrate_gen/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 2.316ns (40.337%)  route 3.426ns (59.663%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563     5.084    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y39         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  nolabel_line64/baudrate_gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.666     6.206    nolabel_line64/baudrate_gen/counter_reg[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.843 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.843    nolabel_line64/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.960 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.960    nolabel_line64/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.077    nolabel_line64/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.194    nolabel_line64/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.311 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.311    nolabel_line64/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.428 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.428    nolabel_line64/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.647 f  nolabel_line64/baudrate_gen/counter_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.857     8.505    nolabel_line64/baudrate_gen/p_0_in__3[25]
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.295     8.800 f  nolabel_line64/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.777     9.577    nolabel_line64/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.701 r  nolabel_line64/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.125    10.826    nolabel_line64/baudrate_gen/clear
    SLICE_X37Y44         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y44         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[21]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    nolabel_line64/baudrate_gen/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                  3.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line64/baudrate_gen/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/baudrate_gen/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y42         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line64/baudrate_gen/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.706    nolabel_line64/baudrate_gen/counter_reg[15]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  nolabel_line64/baudrate_gen/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    nolabel_line64/baudrate_gen/counter_reg[12]_i_1_n_4
    SLICE_X37Y42         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y42         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    nolabel_line64/baudrate_gen/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line64/baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/baudrate_gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y43         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line64/baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.707    nolabel_line64/baudrate_gen/counter_reg[19]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  nolabel_line64/baudrate_gen/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    nolabel_line64/baudrate_gen/counter_reg[16]_i_1_n_4
    SLICE_X37Y43         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y43         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    nolabel_line64/baudrate_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line64/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/baudrate_gen/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y44         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line64/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.707    nolabel_line64/baudrate_gen/counter_reg[23]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  nolabel_line64/baudrate_gen/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    nolabel_line64/baudrate_gen/counter_reg[20]_i_1_n_4
    SLICE_X37Y44         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y44         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    nolabel_line64/baudrate_gen/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line64/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y45         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line64/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.120     1.707    nolabel_line64/baudrate_gen/counter_reg[27]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  nolabel_line64/baudrate_gen/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    nolabel_line64/baudrate_gen/counter_reg[24]_i_1_n_4
    SLICE_X37Y45         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y45         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    nolabel_line64/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line64/baudrate_gen/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y46         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line64/baudrate_gen/counter_reg[31]/Q
                         net (fo=2, routed)           0.120     1.707    nolabel_line64/baudrate_gen/counter_reg[31]
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  nolabel_line64/baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    nolabel_line64/baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X37Y46         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y46         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    nolabel_line64/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line64/baudrate_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/baudrate_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y39         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  nolabel_line64/baudrate_gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.705    nolabel_line64/baudrate_gen/counter_reg[3]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  nolabel_line64/baudrate_gen/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.813    nolabel_line64/baudrate_gen/counter_reg[0]_i_2_n_4
    SLICE_X37Y39         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.957    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y39         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    nolabel_line64/baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line64/baudrate_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/baudrate_gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y40         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line64/baudrate_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.706    nolabel_line64/baudrate_gen/counter_reg[7]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  nolabel_line64/baudrate_gen/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    nolabel_line64/baudrate_gen/counter_reg[4]_i_1_n_4
    SLICE_X37Y40         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y40         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    nolabel_line64/baudrate_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 nolabel_line64/baudrate_gen/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/baudrate_gen/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y42         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line64/baudrate_gen/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.703    nolabel_line64/baudrate_gen/counter_reg[12]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  nolabel_line64/baudrate_gen/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.818    nolabel_line64/baudrate_gen/counter_reg[12]_i_1_n_7
    SLICE_X37Y42         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y42         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    nolabel_line64/baudrate_gen/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 nolabel_line64/baudrate_gen/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/baudrate_gen/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y43         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line64/baudrate_gen/counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.704    nolabel_line64/baudrate_gen/counter_reg[16]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  nolabel_line64/baudrate_gen/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.819    nolabel_line64/baudrate_gen/counter_reg[16]_i_1_n_7
    SLICE_X37Y43         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y43         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[16]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    nolabel_line64/baudrate_gen/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 nolabel_line64/baudrate_gen/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line64/baudrate_gen/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y44         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line64/baudrate_gen/counter_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    nolabel_line64/baudrate_gen/counter_reg[20]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  nolabel_line64/baudrate_gen/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.819    nolabel_line64/baudrate_gen/counter_reg[20]_i_1_n_7
    SLICE_X37Y44         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    nolabel_line64/baudrate_gen/clk
    SLICE_X37Y44         FDRE                                         r  nolabel_line64/baudrate_gen/counter_reg[20]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    nolabel_line64/baudrate_gen/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   nolabel_line64/baudrate_gen/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y39   nolabel_line64/baudrate_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y41   nolabel_line64/baudrate_gen/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y41   nolabel_line64/baudrate_gen/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y42   nolabel_line64/baudrate_gen/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y42   nolabel_line64/baudrate_gen/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y42   nolabel_line64/baudrate_gen/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y42   nolabel_line64/baudrate_gen/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y43   nolabel_line64/baudrate_gen/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   nolabel_line64/baudrate_gen/baud_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   nolabel_line64/baudrate_gen/baud_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y39   nolabel_line64/baudrate_gen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y39   nolabel_line64/baudrate_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y41   nolabel_line64/baudrate_gen/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y41   nolabel_line64/baudrate_gen/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y41   nolabel_line64/baudrate_gen/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y41   nolabel_line64/baudrate_gen/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y42   nolabel_line64/baudrate_gen/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y42   nolabel_line64/baudrate_gen/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   nolabel_line64/baudrate_gen/baud_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   nolabel_line64/baudrate_gen/baud_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y39   nolabel_line64/baudrate_gen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y39   nolabel_line64/baudrate_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y41   nolabel_line64/baudrate_gen/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y41   nolabel_line64/baudrate_gen/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y41   nolabel_line64/baudrate_gen/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y41   nolabel_line64/baudrate_gen/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y42   nolabel_line64/baudrate_gen/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y42   nolabel_line64/baudrate_gen/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line64/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.167ns  (logic 3.974ns (48.659%)  route 4.193ns (51.341%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE                         0.000     0.000 r  nolabel_line64/transmitter/bit_out_reg/C
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line64/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           4.193     4.649    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.167 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     8.167    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            nolabel_line64/receiver/done_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.535ns  (logic 1.704ns (26.078%)  route 4.831ns (73.922%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.682     6.138    nolabel_line64/receiver/RsRx_IBUF
    SLICE_X5Y1           LUT4 (Prop_lut4_I2_O)        0.124     6.262 r  nolabel_line64/receiver/done_i_2/O
                         net (fo=1, routed)           0.149     6.411    nolabel_line64/receiver/done_i_2_n_0
    SLICE_X5Y1           LUT4 (Prop_lut4_I0_O)        0.124     6.535 r  nolabel_line64/receiver/done_i_1/O
                         net (fo=1, routed)           0.000     6.535    nolabel_line64/receiver/done_i_1_n_0
    SLICE_X5Y1           FDRE                                         r  nolabel_line64/receiver/done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            nolabel_line64/receiver/data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.431ns  (logic 1.580ns (24.570%)  route 4.851ns (75.430%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.851     6.307    nolabel_line64/receiver/RsRx_IBUF
    SLICE_X4Y2           LUT6 (Prop_lut6_I0_O)        0.124     6.431 r  nolabel_line64/receiver/data[5]_i_1/O
                         net (fo=1, routed)           0.000     6.431    nolabel_line64/receiver/data[5]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  nolabel_line64/receiver/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            nolabel_line64/receiver/data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.289ns  (logic 1.580ns (25.127%)  route 4.709ns (74.873%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.709     6.165    nolabel_line64/receiver/RsRx_IBUF
    SLICE_X4Y1           LUT6 (Prop_lut6_I0_O)        0.124     6.289 r  nolabel_line64/receiver/data[3]_i_1/O
                         net (fo=1, routed)           0.000     6.289    nolabel_line64/receiver/data[3]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  nolabel_line64/receiver/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            nolabel_line64/receiver/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.221ns  (logic 1.580ns (25.399%)  route 4.641ns (74.601%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.641     6.097    nolabel_line64/receiver/RsRx_IBUF
    SLICE_X4Y2           LUT6 (Prop_lut6_I0_O)        0.124     6.221 r  nolabel_line64/receiver/data[1]_i_1/O
                         net (fo=1, routed)           0.000     6.221    nolabel_line64/receiver/data[1]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  nolabel_line64/receiver/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            nolabel_line64/receiver/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.197ns  (logic 1.580ns (25.499%)  route 4.617ns (74.501%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.617     6.073    nolabel_line64/receiver/RsRx_IBUF
    SLICE_X4Y2           LUT6 (Prop_lut6_I0_O)        0.124     6.197 r  nolabel_line64/receiver/data[2]_i_1/O
                         net (fo=1, routed)           0.000     6.197    nolabel_line64/receiver/data[2]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  nolabel_line64/receiver/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            nolabel_line64/receiver/data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.066ns  (logic 1.580ns (26.051%)  route 4.486ns (73.949%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.486     5.942    nolabel_line64/receiver/RsRx_IBUF
    SLICE_X4Y1           LUT6 (Prop_lut6_I0_O)        0.124     6.066 r  nolabel_line64/receiver/data[7]_i_1/O
                         net (fo=1, routed)           0.000     6.066    nolabel_line64/receiver/data[7]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  nolabel_line64/receiver/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            nolabel_line64/receiver/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.044ns  (logic 1.580ns (26.145%)  route 4.464ns (73.855%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.464     5.920    nolabel_line64/receiver/RsRx_IBUF
    SLICE_X4Y2           LUT6 (Prop_lut6_I0_O)        0.124     6.044 r  nolabel_line64/receiver/data[6]_i_1/O
                         net (fo=1, routed)           0.000     6.044    nolabel_line64/receiver/data[6]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  nolabel_line64/receiver/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            nolabel_line64/receiver/data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.842ns  (logic 1.580ns (27.048%)  route 4.262ns (72.952%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.262     5.718    nolabel_line64/receiver/RsRx_IBUF
    SLICE_X5Y1           LUT5 (Prop_lut5_I0_O)        0.124     5.842 r  nolabel_line64/receiver/data[0]_i_1/O
                         net (fo=1, routed)           0.000     5.842    nolabel_line64/receiver/data[0]_i_1_n_0
    SLICE_X5Y1           FDRE                                         r  nolabel_line64/receiver/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            nolabel_line64/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.787ns  (logic 1.580ns (27.307%)  route 4.207ns (72.693%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.207     5.663    nolabel_line64/receiver/RsRx_IBUF
    SLICE_X5Y1           LUT6 (Prop_lut6_I0_O)        0.124     5.787 r  nolabel_line64/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     5.787    nolabel_line64/receiver/receiving_i_1_n_0
    SLICE_X5Y1           FDRE                                         r  nolabel_line64/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line64/payload_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line64/transmitter/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE                         0.000     0.000 r  nolabel_line64/payload_reg[1]/C
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line64/payload_reg[1]/Q
                         net (fo=1, routed)           0.112     0.253    nolabel_line64/transmitter/Q[1]
    SLICE_X5Y2           FDRE                                         r  nolabel_line64/transmitter/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line64/payload_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line64/transmitter/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE                         0.000     0.000 r  nolabel_line64/payload_reg[5]/C
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line64/payload_reg[5]/Q
                         net (fo=1, routed)           0.112     0.253    nolabel_line64/transmitter/Q[5]
    SLICE_X3Y2           FDRE                                         r  nolabel_line64/transmitter/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line64/payload_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line64/transmitter/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.164ns (63.959%)  route 0.092ns (36.041%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE                         0.000     0.000 r  nolabel_line64/payload_reg[2]/C
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line64/payload_reg[2]/Q
                         net (fo=1, routed)           0.092     0.256    nolabel_line64/transmitter/Q[2]
    SLICE_X5Y2           FDRE                                         r  nolabel_line64/transmitter/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line64/payload_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line64/transmitter/temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.085%)  route 0.179ns (55.915%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDRE                         0.000     0.000 r  nolabel_line64/payload_reg[7]/C
    SLICE_X4Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line64/payload_reg[7]/Q
                         net (fo=1, routed)           0.179     0.320    nolabel_line64/transmitter/Q[7]
    SLICE_X3Y2           FDRE                                         r  nolabel_line64/transmitter/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line64/receiver/data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line64/payload_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.965%)  route 0.180ns (56.035%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE                         0.000     0.000 r  nolabel_line64/receiver/data_reg[6]/C
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line64/receiver/data_reg[6]/Q
                         net (fo=9, routed)           0.180     0.321    nolabel_line64/incoming_data[6]
    SLICE_X6Y1           FDRE                                         r  nolabel_line64/payload_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line64/receiver/data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line64/payload_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.551%)  route 0.183ns (56.449%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE                         0.000     0.000 r  nolabel_line64/receiver/data_reg[2]/C
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line64/receiver/data_reg[2]/Q
                         net (fo=6, routed)           0.183     0.324    nolabel_line64/incoming_data[2]
    SLICE_X6Y1           FDRE                                         r  nolabel_line64/payload_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line64/payload_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line64/transmitter/temp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.164ns (50.382%)  route 0.162ns (49.618%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE                         0.000     0.000 r  nolabel_line64/payload_reg[6]/C
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line64/payload_reg[6]/Q
                         net (fo=1, routed)           0.162     0.326    nolabel_line64/transmitter/Q[6]
    SLICE_X5Y2           FDRE                                         r  nolabel_line64/transmitter/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line64/receiver/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line64/receiver/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.112%)  route 0.145ns (43.888%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  nolabel_line64/receiver/count_reg[5]/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line64/receiver/count_reg[5]/Q
                         net (fo=9, routed)           0.145     0.286    nolabel_line64/receiver/count_reg[5]
    SLICE_X1Y1           LUT6 (Prop_lut6_I0_O)        0.045     0.331 r  nolabel_line64/receiver/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.331    nolabel_line64/receiver/p_0_in__1[5]
    SLICE_X1Y1           FDRE                                         r  nolabel_line64/receiver/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line64/transmitter/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line64/transmitter/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.475%)  route 0.149ns (44.525%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE                         0.000     0.000 r  nolabel_line64/transmitter/count_reg[3]/C
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line64/transmitter/count_reg[3]/Q
                         net (fo=6, routed)           0.149     0.290    nolabel_line64/transmitter/count_reg[3]
    SLICE_X3Y0           LUT6 (Prop_lut6_I2_O)        0.045     0.335 r  nolabel_line64/transmitter/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.335    nolabel_line64/transmitter/count[5]_i_1__0_n_0
    SLICE_X3Y0           FDRE                                         r  nolabel_line64/transmitter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line64/payload_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line64/transmitter/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.164ns (48.789%)  route 0.172ns (51.211%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE                         0.000     0.000 r  nolabel_line64/payload_reg[0]/C
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line64/payload_reg[0]/Q
                         net (fo=1, routed)           0.172     0.336    nolabel_line64/transmitter/Q[0]
    SLICE_X3Y2           FDRE                                         r  nolabel_line64/transmitter/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 player1_score_digit2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.114ns  (logic 4.582ns (50.281%)  route 4.531ns (49.719%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.634     1.634    clk_50
    SLICE_X59Y38         FDRE                                         r  player1_score_digit2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.419     2.053 f  player1_score_digit2_reg[3]/Q
                         net (fo=12, routed)          0.909     2.963    nolabel_line112/b_OBUF_inst_i_1_7
    SLICE_X59Y38         LUT6 (Prop_lut6_I1_O)        0.299     3.262 r  nolabel_line112/a_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.150     4.412    nolabel_line112/a_OBUF_inst_i_5_n_0
    SLICE_X60Y36         LUT4 (Prop_lut4_I2_O)        0.153     4.565 r  nolabel_line112/f_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.472     7.037    f_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.711    10.748 r  f_OBUF_inst/O
                         net (fo=0)                   0.000    10.748    f
    V5                                                                r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player1_score_digit1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.901ns  (logic 4.235ns (47.586%)  route 4.665ns (52.414%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.633     1.633    clk_50
    SLICE_X59Y37         FDRE                                         r  player1_score_digit1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.456     2.089 r  player1_score_digit1_reg[0]/Q
                         net (fo=16, routed)          0.997     3.087    nolabel_line112/Q[0]
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.124     3.211 r  nolabel_line112/a_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.995     4.205    nolabel_line112/a_OBUF_inst_i_4_n_0
    SLICE_X60Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.329 r  nolabel_line112/g_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.673     7.003    g_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.534 r  g_OBUF_inst/O
                         net (fo=0)                   0.000    10.534    g
    U7                                                                r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player1_score_digit2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.869ns  (logic 4.362ns (49.183%)  route 4.507ns (50.817%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.634     1.634    clk_50
    SLICE_X59Y38         FDRE                                         r  player1_score_digit2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.419     2.053 r  player1_score_digit2_reg[3]/Q
                         net (fo=12, routed)          0.909     2.963    nolabel_line112/b_OBUF_inst_i_1_7
    SLICE_X59Y38         LUT6 (Prop_lut6_I1_O)        0.299     3.262 f  nolabel_line112/a_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.150     4.412    nolabel_line112/a_OBUF_inst_i_5_n_0
    SLICE_X60Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.536 r  nolabel_line112/e_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.447     6.983    e_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.503 r  e_OBUF_inst/O
                         net (fo=0)                   0.000    10.503    e
    U5                                                                r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player1_score_digit1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.446ns  (logic 4.467ns (52.891%)  route 3.979ns (47.109%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.633     1.633    clk_50
    SLICE_X59Y37         FDRE                                         r  player1_score_digit1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.456     2.089 f  player1_score_digit1_reg[0]/Q
                         net (fo=16, routed)          0.997     3.087    nolabel_line112/Q[0]
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.124     3.211 f  nolabel_line112/a_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.827     4.037    nolabel_line112/a_OBUF_inst_i_4_n_0
    SLICE_X60Y36         LUT4 (Prop_lut4_I2_O)        0.148     4.185 r  nolabel_line112/c_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.155     6.340    c_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.739    10.079 r  c_OBUF_inst/O
                         net (fo=0)                   0.000    10.079    c
    U8                                                                r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player1_score_digit1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.446ns  (logic 4.465ns (52.863%)  route 3.981ns (47.137%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.633     1.633    clk_50
    SLICE_X59Y37         FDRE                                         r  player1_score_digit1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.456     2.089 r  player1_score_digit1_reg[0]/Q
                         net (fo=16, routed)          0.997     3.087    nolabel_line112/Q[0]
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.124     3.211 r  nolabel_line112/a_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.825     4.035    nolabel_line112/a_OBUF_inst_i_4_n_0
    SLICE_X60Y36         LUT4 (Prop_lut4_I2_O)        0.150     4.185 r  nolabel_line112/a_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.159     6.344    a_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.735    10.079 r  a_OBUF_inst/O
                         net (fo=0)                   0.000    10.079    a
    W7                                                                r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player1_score_digit1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.320ns  (logic 4.233ns (50.879%)  route 4.087ns (49.121%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.633     1.633    clk_50
    SLICE_X59Y37         FDRE                                         r  player1_score_digit1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.456     2.089 r  player1_score_digit1_reg[0]/Q
                         net (fo=16, routed)          0.997     3.087    nolabel_line112/Q[0]
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.124     3.211 r  nolabel_line112/a_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.827     4.037    nolabel_line112/a_OBUF_inst_i_4_n_0
    SLICE_X60Y36         LUT4 (Prop_lut4_I2_O)        0.124     4.161 r  nolabel_line112/b_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.263     6.424    b_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.953 r  b_OBUF_inst/O
                         net (fo=0)                   0.000     9.953    b
    W6                                                                r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player1_score_digit1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.202ns  (logic 4.240ns (51.689%)  route 3.963ns (48.311%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.633     1.633    clk_50
    SLICE_X59Y37         FDRE                                         r  player1_score_digit1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.456     2.089 r  player1_score_digit1_reg[0]/Q
                         net (fo=16, routed)          0.997     3.087    nolabel_line112/Q[0]
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.124     3.211 r  nolabel_line112/a_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.825     4.035    nolabel_line112/a_OBUF_inst_i_4_n_0
    SLICE_X60Y36         LUT4 (Prop_lut4_I1_O)        0.124     4.159 r  nolabel_line112/d_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.141     6.300    d_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.836 r  d_OBUF_inst/O
                         net (fo=0)                   0.000     9.836    d
    V8                                                                r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line62/vertical_scanning_buffer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vertical_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.111ns  (logic 3.959ns (48.813%)  route 4.152ns (51.187%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.638     1.638    nolabel_line62/clk_out1
    SLICE_X58Y1          FDRE                                         r  nolabel_line62/vertical_scanning_buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.456     2.094 r  nolabel_line62/vertical_scanning_buffer_reg/Q
                         net (fo=1, routed)           4.152     6.246    vertical_sync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     9.750 r  vertical_sync_OBUF_inst/O
                         net (fo=0)                   0.000     9.750    vertical_sync
    R19                                                               r  vertical_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line62/horizontal_scanning_buffer_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            horizontal_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.859ns  (logic 3.953ns (50.291%)  route 3.907ns (49.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.571     1.571    nolabel_line62/clk_out1
    SLICE_X49Y1          FDCE                                         r  nolabel_line62/horizontal_scanning_buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDCE (Prop_fdce_C_Q)         0.456     2.027 r  nolabel_line62/horizontal_scanning_buffer_reg/Q
                         net (fo=1, routed)           3.907     5.934    horizontal_sync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     9.431 r  horizontal_sync_OBUF_inst/O
                         net (fo=0)                   0.000     9.431    horizontal_sync
    P19                                                               r  horizontal_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line59/rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.816ns  (logic 3.986ns (51.004%)  route 3.829ns (48.996%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.550     1.550    nolabel_line59/clk_out1
    SLICE_X49Y24         FDRE                                         r  nolabel_line59/rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDRE (Prop_fdre_C_Q)         0.456     2.006 r  nolabel_line59/rgb_reg_reg[1]/Q
                         net (fo=1, routed)           3.829     5.836    rgb_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530     9.366 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.366    rgb[1]
    D17                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line112/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.064ns  (logic 1.386ns (67.180%)  route 0.677ns (32.820%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.593     0.593    nolabel_line112/clk_out1
    SLICE_X62Y38         FDRE                                         r  nolabel_line112/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  nolabel_line112/count_reg[17]/Q
                         net (fo=9, routed)           0.298     1.032    nolabel_line112/p_0_in[1]
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.077 r  nolabel_line112/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.379     1.456    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.656 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.656    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line112/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 1.453ns (69.650%)  route 0.633ns (30.350%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.593     0.593    nolabel_line112/clk_out1
    SLICE_X62Y38         FDRE                                         r  nolabel_line112/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  nolabel_line112/count_reg[17]/Q
                         net (fo=9, routed)           0.298     1.032    nolabel_line112/p_0_in[1]
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.046     1.078 r  nolabel_line112/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.335     1.413    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     2.679 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.679    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line112/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.410ns (65.532%)  route 0.742ns (34.468%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.593     0.593    nolabel_line112/clk_out1
    SLICE_X62Y38         FDRE                                         r  nolabel_line112/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  nolabel_line112/count_reg[16]/Q
                         net (fo=9, routed)           0.336     1.070    nolabel_line112/p_0_in[0]
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.115 r  nolabel_line112/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.405     1.520    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     2.744 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.744    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line112/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.462ns (65.814%)  route 0.760ns (34.186%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.593     0.593    nolabel_line112/clk_out1
    SLICE_X62Y38         FDRE                                         r  nolabel_line112/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.141     0.734 f  nolabel_line112/count_reg[16]/Q
                         net (fo=9, routed)           0.336     1.070    nolabel_line112/p_0_in[0]
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.043     1.113 r  nolabel_line112/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.423     1.536    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     2.815 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.815    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player1_score_digit1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.340ns  (logic 1.467ns (62.704%)  route 0.873ns (37.296%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.591     0.591    clk_50
    SLICE_X59Y37         FDRE                                         r  player1_score_digit1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.141     0.732 f  player1_score_digit1_reg[2]/Q
                         net (fo=11, routed)          0.165     0.897    nolabel_line112/Q[2]
    SLICE_X59Y36         LUT6 (Prop_lut6_I2_O)        0.045     0.942 r  nolabel_line112/a_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.157     1.099    nolabel_line112/a_OBUF_inst_i_2_n_0
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.045     1.144 r  nolabel_line112/d_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.551     1.694    d_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.931 r  d_OBUF_inst/O
                         net (fo=0)                   0.000     2.931    d
    V8                                                                r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player1_score_digit1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.461ns (61.746%)  route 0.905ns (38.254%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.591     0.591    clk_50
    SLICE_X59Y37         FDRE                                         r  player1_score_digit1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  player1_score_digit1_reg[2]/Q
                         net (fo=11, routed)          0.165     0.897    nolabel_line112/Q[2]
    SLICE_X59Y36         LUT6 (Prop_lut6_I2_O)        0.045     0.942 f  nolabel_line112/a_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.153     1.095    nolabel_line112/a_OBUF_inst_i_2_n_0
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.045     1.140 r  nolabel_line112/b_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.587     1.727    b_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.957 r  b_OBUF_inst/O
                         net (fo=0)                   0.000     2.957    b
    W6                                                                r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player1_score_digit1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.414ns  (logic 1.519ns (62.912%)  route 0.895ns (37.088%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.591     0.591    clk_50
    SLICE_X59Y37         FDRE                                         r  player1_score_digit1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.141     0.732 f  player1_score_digit1_reg[2]/Q
                         net (fo=11, routed)          0.165     0.897    nolabel_line112/Q[2]
    SLICE_X59Y36         LUT6 (Prop_lut6_I2_O)        0.045     0.942 r  nolabel_line112/a_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.157     1.099    nolabel_line112/a_OBUF_inst_i_2_n_0
    SLICE_X60Y36         LUT4 (Prop_lut4_I0_O)        0.048     1.147 r  nolabel_line112/a_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.573     1.720    a_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.285     3.005 r  a_OBUF_inst/O
                         net (fo=0)                   0.000     3.005    a
    W7                                                                r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player1_score_digit1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.536ns (63.573%)  route 0.880ns (36.427%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.591     0.591    clk_50
    SLICE_X59Y37         FDRE                                         r  player1_score_digit1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.141     0.732 f  player1_score_digit1_reg[2]/Q
                         net (fo=11, routed)          0.165     0.897    nolabel_line112/Q[2]
    SLICE_X59Y36         LUT6 (Prop_lut6_I2_O)        0.045     0.942 r  nolabel_line112/a_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.153     1.095    nolabel_line112/a_OBUF_inst_i_2_n_0
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.048     1.143 r  nolabel_line112/c_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.562     1.705    c_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.302     3.007 r  c_OBUF_inst/O
                         net (fo=0)                   0.000     3.007    c
    U8                                                                r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line59/rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.345ns (54.426%)  route 1.126ns (45.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.553     0.553    nolabel_line59/clk_out1
    SLICE_X49Y24         FDRE                                         r  nolabel_line59/rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  nolabel_line59/rgb_reg_reg[2]/Q
                         net (fo=1, routed)           1.126     1.820    rgb_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.023 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.023    rgb[2]
    N19                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line59/rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.531ns  (logic 1.367ns (54.001%)  route 1.164ns (45.999%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.553     0.553    nolabel_line59/clk_out1
    SLICE_X49Y24         FDRE                                         r  nolabel_line59/rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  nolabel_line59/rgb_reg_reg[0]/Q
                         net (fo=1, routed)           1.164     1.858    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.083 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.083    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line56/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line56/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     6.575    nolabel_line56/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  nolabel_line56/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    nolabel_line56/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.000 f  nolabel_line56/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    nolabel_line56/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  nolabel_line56/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line56/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line56/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line56/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  nolabel_line56/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    nolabel_line56/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line56/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    nolabel_line56/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  nolabel_line56/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           435 Endpoints
Min Delay           435 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line64/reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line62/x_counter_reg[8]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.118ns  (logic 0.801ns (7.204%)  route 10.317ns (92.796%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE                         0.000     0.000 r  nolabel_line64/reset_reg/C
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.478     0.478 f  nolabel_line64/reset_reg/Q
                         net (fo=176, routed)         6.289     6.767    nolabel_line64/reset
    SLICE_X53Y1          LUT3 (Prop_lut3_I1_O)        0.323     7.090 r  nolabel_line64/x_counter[8]_i_1/O
                         net (fo=41, routed)          4.028    11.118    nolabel_line62/x_counter_reg[0]_0
    SLICE_X41Y3          FDRE                                         r  nolabel_line62/x_counter_reg[8]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.447     1.447    nolabel_line62/clk_out1
    SLICE_X41Y3          FDRE                                         r  nolabel_line62/x_counter_reg[8]_rep/C

Slack:                    inf
  Source:                 nolabel_line64/reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line62/x_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.690ns  (logic 0.801ns (7.493%)  route 9.889ns (92.507%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE                         0.000     0.000 r  nolabel_line64/reset_reg/C
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.478     0.478 f  nolabel_line64/reset_reg/Q
                         net (fo=176, routed)         6.289     6.767    nolabel_line64/reset
    SLICE_X53Y1          LUT3 (Prop_lut3_I1_O)        0.323     7.090 r  nolabel_line64/x_counter[8]_i_1/O
                         net (fo=41, routed)          3.600    10.690    nolabel_line62/x_counter_reg[0]_0
    SLICE_X41Y5          FDRE                                         r  nolabel_line62/x_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.447     1.447    nolabel_line62/clk_out1
    SLICE_X41Y5          FDRE                                         r  nolabel_line62/x_counter_reg[8]/C

Slack:                    inf
  Source:                 nolabel_line64/reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line62/x_counter_reg[4]_rep__3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.342ns  (logic 0.801ns (7.745%)  route 9.541ns (92.255%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE                         0.000     0.000 r  nolabel_line64/reset_reg/C
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.478     0.478 f  nolabel_line64/reset_reg/Q
                         net (fo=176, routed)         6.289     6.767    nolabel_line64/reset
    SLICE_X53Y1          LUT3 (Prop_lut3_I1_O)        0.323     7.090 r  nolabel_line64/x_counter[8]_i_1/O
                         net (fo=41, routed)          3.252    10.342    nolabel_line62/x_counter_reg[0]_0
    SLICE_X45Y10         FDRE                                         r  nolabel_line62/x_counter_reg[4]_rep__3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.446     1.446    nolabel_line62/clk_out1
    SLICE_X45Y10         FDRE                                         r  nolabel_line62/x_counter_reg[4]_rep__3/C

Slack:                    inf
  Source:                 nolabel_line64/reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line62/x_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.284ns  (logic 0.801ns (7.789%)  route 9.483ns (92.211%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE                         0.000     0.000 r  nolabel_line64/reset_reg/C
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.478     0.478 f  nolabel_line64/reset_reg/Q
                         net (fo=176, routed)         6.289     6.767    nolabel_line64/reset
    SLICE_X53Y1          LUT3 (Prop_lut3_I1_O)        0.323     7.090 r  nolabel_line64/x_counter[8]_i_1/O
                         net (fo=41, routed)          3.194    10.284    nolabel_line62/x_counter_reg[0]_0
    SLICE_X49Y15         FDRE                                         r  nolabel_line62/x_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.445     1.445    nolabel_line62/clk_out1
    SLICE_X49Y15         FDRE                                         r  nolabel_line62/x_counter_reg[2]/C

Slack:                    inf
  Source:                 nolabel_line64/reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line62/x_counter_reg[5]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.244ns  (logic 0.801ns (7.820%)  route 9.443ns (92.180%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE                         0.000     0.000 r  nolabel_line64/reset_reg/C
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.478     0.478 f  nolabel_line64/reset_reg/Q
                         net (fo=176, routed)         6.289     6.767    nolabel_line64/reset
    SLICE_X53Y1          LUT3 (Prop_lut3_I1_O)        0.323     7.090 r  nolabel_line64/x_counter[8]_i_1/O
                         net (fo=41, routed)          3.153    10.244    nolabel_line62/x_counter_reg[0]_0
    SLICE_X50Y9          FDRE                                         r  nolabel_line62/x_counter_reg[5]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.450     1.450    nolabel_line62/clk_out1
    SLICE_X50Y9          FDRE                                         r  nolabel_line62/x_counter_reg[5]_rep__0/C

Slack:                    inf
  Source:                 nolabel_line64/reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line62/x_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.244ns  (logic 0.801ns (7.820%)  route 9.443ns (92.180%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE                         0.000     0.000 r  nolabel_line64/reset_reg/C
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.478     0.478 f  nolabel_line64/reset_reg/Q
                         net (fo=176, routed)         6.289     6.767    nolabel_line64/reset
    SLICE_X53Y1          LUT3 (Prop_lut3_I1_O)        0.323     7.090 r  nolabel_line64/x_counter[8]_i_1/O
                         net (fo=41, routed)          3.153    10.244    nolabel_line62/x_counter_reg[0]_0
    SLICE_X51Y9          FDRE                                         r  nolabel_line62/x_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.450     1.450    nolabel_line62/clk_out1
    SLICE_X51Y9          FDRE                                         r  nolabel_line62/x_counter_reg[6]/C

Slack:                    inf
  Source:                 nolabel_line64/reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line62/y_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.171ns  (logic 1.130ns (11.110%)  route 9.041ns (88.890%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE                         0.000     0.000 r  nolabel_line64/reset_reg/C
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.478     0.478 f  nolabel_line64/reset_reg/Q
                         net (fo=176, routed)         6.023     6.501    nolabel_line62/reset
    SLICE_X53Y1          LUT4 (Prop_lut4_I3_O)        0.320     6.821 r  nolabel_line62/y_counter[7]_i_1/O
                         net (fo=10, routed)          2.340     9.162    nolabel_line62/y_counter
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.332     9.494 r  nolabel_line62/y_counter[5]_i_1/O
                         net (fo=1, routed)           0.677    10.171    nolabel_line62/y_counter[5]_i_1_n_0
    SLICE_X15Y15         FDRE                                         r  nolabel_line62/y_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.444     1.444    nolabel_line62/clk_out1
    SLICE_X15Y15         FDRE                                         r  nolabel_line62/y_counter_reg[5]/C

Slack:                    inf
  Source:                 nolabel_line64/reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            player1_score_digit1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.121ns  (logic 0.897ns (8.863%)  route 9.224ns (91.137%))
  Logic Levels:           3  (FDRE=1 LUT3=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE                         0.000     0.000 r  nolabel_line64/reset_reg/C
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.478     0.478 f  nolabel_line64/reset_reg/Q
                         net (fo=176, routed)         7.984     8.462    nolabel_line64/reset
    SLICE_X58Y37         LUT3 (Prop_lut3_I0_O)        0.295     8.757 r  nolabel_line64/player1_score_digit1[3]_i_6/O
                         net (fo=3, routed)           0.666     9.423    nolabel_line64/player1_score_digit1[3]_i_6_n_0
    SLICE_X59Y37         LUT3 (Prop_lut3_I0_O)        0.124     9.547 r  nolabel_line64/player1_score_digit1[1]_i_1/O
                         net (fo=1, routed)           0.574    10.121    nolabel_line64_n_67
    SLICE_X58Y37         FDRE                                         r  player1_score_digit1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.514     1.514    clk_50
    SLICE_X58Y37         FDRE                                         r  player1_score_digit1_reg[1]/C

Slack:                    inf
  Source:                 nolabel_line64/reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line62/x_counter_reg[8]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.113ns  (logic 0.801ns (7.921%)  route 9.312ns (92.079%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE                         0.000     0.000 r  nolabel_line64/reset_reg/C
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.478     0.478 f  nolabel_line64/reset_reg/Q
                         net (fo=176, routed)         6.289     6.767    nolabel_line64/reset
    SLICE_X53Y1          LUT3 (Prop_lut3_I1_O)        0.323     7.090 r  nolabel_line64/x_counter[8]_i_1/O
                         net (fo=41, routed)          3.023    10.113    nolabel_line62/x_counter_reg[0]_0
    SLICE_X49Y13         FDRE                                         r  nolabel_line62/x_counter_reg[8]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.446     1.446    nolabel_line62/clk_out1
    SLICE_X49Y13         FDRE                                         r  nolabel_line62/x_counter_reg[8]_rep__0/C

Slack:                    inf
  Source:                 nolabel_line64/reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line62/x_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.073ns  (logic 0.801ns (7.952%)  route 9.272ns (92.048%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE                         0.000     0.000 r  nolabel_line64/reset_reg/C
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.478     0.478 f  nolabel_line64/reset_reg/Q
                         net (fo=176, routed)         6.289     6.767    nolabel_line64/reset
    SLICE_X53Y1          LUT3 (Prop_lut3_I1_O)        0.323     7.090 r  nolabel_line64/x_counter[8]_i_1/O
                         net (fo=41, routed)          2.983    10.073    nolabel_line62/x_counter_reg[0]_0
    SLICE_X51Y11         FDRE                                         r  nolabel_line62/x_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         1.449     1.449    nolabel_line62/clk_out1
    SLICE_X51Y11         FDRE                                         r  nolabel_line62/x_counter_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line64/reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line59/ball_c_l_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.148ns (32.133%)  route 0.313ns (67.867%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE                         0.000     0.000 r  nolabel_line64/reset_reg/C
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.148     0.148 f  nolabel_line64/reset_reg/Q
                         net (fo=176, routed)         0.313     0.461    nolabel_line59/reset
    SLICE_X7Y11          FDCE                                         f  nolabel_line59/ball_c_l_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.862     0.862    nolabel_line59/clk_out1
    SLICE_X7Y11          FDCE                                         r  nolabel_line59/ball_c_l_reg[0]/C

Slack:                    inf
  Source:                 nolabel_line64/reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line59/ball_c_l_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.148ns (32.133%)  route 0.313ns (67.867%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE                         0.000     0.000 r  nolabel_line64/reset_reg/C
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.148     0.148 f  nolabel_line64/reset_reg/Q
                         net (fo=176, routed)         0.313     0.461    nolabel_line59/reset
    SLICE_X7Y11          FDCE                                         f  nolabel_line59/ball_c_l_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.862     0.862    nolabel_line59/clk_out1
    SLICE_X7Y11          FDCE                                         r  nolabel_line59/ball_c_l_reg[1]/C

Slack:                    inf
  Source:                 nolabel_line64/reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line59/ball_c_t_reg[6]_replica_2/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.537ns  (logic 0.148ns (27.542%)  route 0.389ns (72.458%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE                         0.000     0.000 r  nolabel_line64/reset_reg/C
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.148     0.148 f  nolabel_line64/reset_reg/Q
                         net (fo=176, routed)         0.389     0.537    nolabel_line59/reset
    SLICE_X11Y5          FDCE                                         f  nolabel_line59/ball_c_t_reg[6]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.836     0.836    nolabel_line59/clk_out1
    SLICE_X11Y5          FDCE                                         r  nolabel_line59/ball_c_t_reg[6]_replica_2/C

Slack:                    inf
  Source:                 nolabel_line64/reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line59/ball_c_l_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.148ns (25.526%)  route 0.432ns (74.474%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE                         0.000     0.000 r  nolabel_line64/reset_reg/C
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.148     0.148 f  nolabel_line64/reset_reg/Q
                         net (fo=176, routed)         0.432     0.580    nolabel_line59/reset
    SLICE_X6Y13          FDPE                                         f  nolabel_line59/ball_c_l_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.859     0.859    nolabel_line59/clk_out1
    SLICE_X6Y13          FDPE                                         r  nolabel_line59/ball_c_l_reg[2]/C

Slack:                    inf
  Source:                 nolabel_line64/reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line59/ball_c_l_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.148ns (25.526%)  route 0.432ns (74.474%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE                         0.000     0.000 r  nolabel_line64/reset_reg/C
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.148     0.148 f  nolabel_line64/reset_reg/Q
                         net (fo=176, routed)         0.432     0.580    nolabel_line59/reset
    SLICE_X6Y13          FDPE                                         f  nolabel_line59/ball_c_l_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.859     0.859    nolabel_line59/clk_out1
    SLICE_X6Y13          FDPE                                         r  nolabel_line59/ball_c_l_reg[3]/C

Slack:                    inf
  Source:                 nolabel_line64/reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line59/ball_c_t_reg[6]_replica_1/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.148ns (22.783%)  route 0.502ns (77.217%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE                         0.000     0.000 r  nolabel_line64/reset_reg/C
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.148     0.148 f  nolabel_line64/reset_reg/Q
                         net (fo=176, routed)         0.502     0.650    nolabel_line59/reset
    SLICE_X13Y5          FDCE                                         f  nolabel_line59/ball_c_t_reg[6]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.836     0.836    nolabel_line59/clk_out1
    SLICE_X13Y5          FDCE                                         r  nolabel_line59/ball_c_t_reg[6]_replica_1/C

Slack:                    inf
  Source:                 nolabel_line64/top_button_l_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line59/topbar_l_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.209ns (28.177%)  route 0.533ns (71.823%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE                         0.000     0.000 r  nolabel_line64/top_button_l_reg/C
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line64/top_button_l_reg/Q
                         net (fo=59, routed)          0.422     0.586    nolabel_line59/top_button_l
    SLICE_X2Y19          LUT5 (Prop_lut5_I1_O)        0.045     0.631 r  nolabel_line59/topbar_l[1]_i_1/O
                         net (fo=31, routed)          0.111     0.742    nolabel_line59/topbar_l[1]_i_1_n_0
    SLICE_X1Y20          FDCE                                         r  nolabel_line59/topbar_l_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.855     0.855    nolabel_line59/clk_out1
    SLICE_X1Y20          FDCE                                         r  nolabel_line59/topbar_l_reg[5]/C

Slack:                    inf
  Source:                 nolabel_line64/top_button_l_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line59/topbar_l_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.209ns (28.177%)  route 0.533ns (71.823%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE                         0.000     0.000 r  nolabel_line64/top_button_l_reg/C
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line64/top_button_l_reg/Q
                         net (fo=59, routed)          0.422     0.586    nolabel_line59/top_button_l
    SLICE_X2Y19          LUT5 (Prop_lut5_I1_O)        0.045     0.631 r  nolabel_line59/topbar_l[1]_i_1/O
                         net (fo=31, routed)          0.111     0.742    nolabel_line59/topbar_l[1]_i_1_n_0
    SLICE_X1Y20          FDCE                                         r  nolabel_line59/topbar_l_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.855     0.855    nolabel_line59/clk_out1
    SLICE_X1Y20          FDCE                                         r  nolabel_line59/topbar_l_reg[6]/C

Slack:                    inf
  Source:                 nolabel_line64/top_button_l_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line59/topbar_l_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.209ns (28.177%)  route 0.533ns (71.823%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE                         0.000     0.000 r  nolabel_line64/top_button_l_reg/C
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line64/top_button_l_reg/Q
                         net (fo=59, routed)          0.422     0.586    nolabel_line59/top_button_l
    SLICE_X2Y19          LUT5 (Prop_lut5_I1_O)        0.045     0.631 r  nolabel_line59/topbar_l[1]_i_1/O
                         net (fo=31, routed)          0.111     0.742    nolabel_line59/topbar_l[1]_i_1_n_0
    SLICE_X1Y20          FDCE                                         r  nolabel_line59/topbar_l_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.855     0.855    nolabel_line59/clk_out1
    SLICE_X1Y20          FDCE                                         r  nolabel_line59/topbar_l_reg[7]/C

Slack:                    inf
  Source:                 nolabel_line64/top_button_l_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line59/topbar_l_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.209ns (28.177%)  route 0.533ns (71.823%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE                         0.000     0.000 r  nolabel_line64/top_button_l_reg/C
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line64/top_button_l_reg/Q
                         net (fo=59, routed)          0.422     0.586    nolabel_line59/top_button_l
    SLICE_X2Y19          LUT5 (Prop_lut5_I1_O)        0.045     0.631 r  nolabel_line59/topbar_l[1]_i_1/O
                         net (fo=31, routed)          0.111     0.742    nolabel_line59/topbar_l[1]_i_1_n_0
    SLICE_X1Y20          FDPE                                         r  nolabel_line59/topbar_l_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line56/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line56/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line56/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line56/inst/clkout1_buf/O
                         net (fo=288, routed)         0.855     0.855    nolabel_line59/clk_out1
    SLICE_X1Y20          FDPE                                         r  nolabel_line59/topbar_l_reg[8]/C





