Release 14.7 Drc P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Jun 12 17:51:34 2017

drc -z MIPS_Test_v.ncd MIPS_Test_v.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   MIPS_student/ALU/ALU_Result_cmp_eq0000 is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
