Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Jul 24 21:20:53 2021
| Host         : DESKTOP-RE08DTS running 64-bit major release  (build 9200)
| Command      : report_design_analysis -complexity -timing -setup -max_paths 10 -congestion -name design_analysis_1 -file D:/GitCode/Sketch_IP_1080p/report/design_analysis_report.txt
| Design       : imageProcessTop
| Device       : xc7z020
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Complexity Characteristics (Cells)
3. Placed Maximum Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. Routed Maximum Level Congestion Reporting
6. SLR Net Crossing Reporting
7. Placed Tile Based Congestion Metric (Vertical)
8. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

+----------+-------------+------------+-------------+------------+------------+-------+--------------------+--------------+--------+-------------------------------------------------------------+-------------------+-----------------+-----------+------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-------------------------+-------------------------+
|   Paths  | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Relationship | Logic Levels | Routes |                         Logical Path                        | Start Point Clock | End Point Clock | DSP Block | BRAM | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive |     Start Point Pin     |      End Point Pin      |
+----------+-------------+------------+-------------+------------+------------+-------+--------------------+--------------+--------+-------------------------------------------------------------+-------------------+-----------------+-----------+------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-------------------------+-------------------------+
| Path #1  |      10.000 |      9.505 | 2.095(23%)  | 7.410(77%) |     -0.078 | 0.411 | Safely Timed       |            9 |      7 | FDRE LUT1 RAMD64E LUT3 LUT6 MUXF7 MUXF8 LUT6 LUT6 LUT6 FDRE | axi_clk           | axi_clk         | None      | None |            0 |                0 |             0 |       0 |          60 |          0 |          0 | FDRE/C                    | FDRE/D                  | rdPntr3_reg[1]/C        | stage1_data_reg[3][3]/D |
| Path #2  |      10.000 |      9.372 | 2.095(23%)  | 7.277(77%) |     -0.149 | 0.473 | Safely Timed       |            9 |      7 | FDRE LUT3 RAMD64E LUT3 LUT6 MUXF7 MUXF8 LUT6 LUT3 LUT6 FDRE | axi_clk           | axi_clk         | None      | None |            0 |                0 |             0 |       0 |          90 |          0 |          0 | FDRE/C                    | FDRE/D                  | rdPntr3_reg[1]_rep__3/C | stage1_data_reg[6][4]/D |
| Path #3  |      10.000 |      9.435 | 2.095(23%)  | 7.340(77%) |     -0.078 | 0.483 | Safely Timed       |            9 |      7 | FDRE LUT1 RAMD64E LUT3 LUT6 MUXF7 MUXF8 LUT6 LUT6 LUT6 FDRE | axi_clk           | axi_clk         | None      | None |            0 |                0 |             0 |       0 |          60 |          0 |          0 | FDRE/C                    | FDRE/D                  | rdPntr3_reg[1]/C        | stage1_data_reg[6][1]/D |
| Path #4  |      10.000 |      9.431 | 2.153(23%)  | 7.278(77%) |     -0.071 | 0.494 | Safely Timed       |            9 |      7 | FDRE LUT3 RAMD64E LUT3 LUT6 MUXF7 MUXF8 LUT6 LUT3 LUT6 FDRE | axi_clk           | axi_clk         | None      | None |            0 |                0 |             0 |       0 |          90 |          0 |          0 | FDRE/C                    | FDRE/D                  | rdPntr3_reg[2]_rep__2/C | stage1_data_reg[0][4]/D |
| Path #5  |      10.000 |      9.424 | 2.095(23%)  | 7.329(77%) |     -0.075 | 0.495 | Safely Timed       |            9 |      7 | FDRE LUT1 RAMD64E LUT3 LUT6 MUXF7 MUXF8 LUT6 LUT6 LUT6 FDRE | axi_clk           | axi_clk         | None      | None |            0 |                0 |             0 |       0 |          60 |          0 |          0 | FDRE/C                    | FDRE/D                  | rdPntr3_reg[1]/C        | stage1_data_reg[3][1]/D |
| Path #6  |      10.000 |      9.422 | 1.827(20%)  | 7.595(80%) |     -0.076 | 0.499 | Safely Timed       |            9 |      7 | FDRE LUT2 RAMD64E LUT3 LUT5 MUXF7 MUXF8 LUT6 LUT6 LUT6 FDRE | axi_clk           | axi_clk         | None      | None |            0 |                0 |             0 |       0 |          90 |          0 |          0 | FDRE/C                    | FDRE/D                  | rdPntr3_reg[2]_rep__0/C | stage1_data_reg[0][2]/D |
| Path #7  |      10.000 |      9.417 | 1.827(20%)  | 7.590(80%) |     -0.076 | 0.503 | Safely Timed       |            9 |      7 | FDRE LUT2 RAMD64E LUT3 LUT5 MUXF7 MUXF8 LUT6 LUT6 LUT6 FDRE | axi_clk           | axi_clk         | None      | None |            0 |                0 |             0 |       0 |          90 |          0 |          0 | FDRE/C                    | FDRE/D                  | rdPntr3_reg[2]_rep__0/C | stage1_data_reg[6][2]/D |
| Path #8  |      10.000 |      9.376 | 1.858(20%)  | 7.518(80%) |     -0.097 | 0.521 | Safely Timed       |            9 |      7 | FDRE LUT4 RAMD64E LUT4 LUT6 MUXF7 MUXF8 LUT6 LUT6 LUT6 FDRE | axi_clk           | axi_clk         | None      | None |            0 |                0 |             0 |       0 |          90 |          0 |          0 | FDRE/C                    | FDRE/D                  | rdPntr2_reg[1]_rep__2/C | stage1_data_reg[7][1]/D |
| Path #9  |      10.000 |      9.481 | 2.058(22%)  | 7.423(78%) |      0.016 | 0.530 | Safely Timed       |            9 |      7 | FDRE LUT4 RAMD64E LUT3 LUT6 MUXF7 MUXF8 LUT6 LUT6 LUT6 FDRE | axi_clk           | axi_clk         | None      | None |            0 |                0 |             0 |       0 |          90 |          0 |          0 | FDRE/C                    | FDRE/D                  | rdPntr3_reg[3]_rep__0/C | stage1_data_reg[6][0]/D |
| Path #10 |      10.000 |      9.309 | 2.095(23%)  | 7.214(77%) |     -0.149 | 0.538 | Safely Timed       |            9 |      7 | FDRE LUT3 RAMD64E LUT3 LUT6 MUXF7 MUXF8 LUT6 LUT3 LUT6 FDRE | axi_clk           | axi_clk         | None      | None |            0 |                0 |             0 |       0 |          90 |          0 |          0 | FDRE/C                    | FDRE/D                  | rdPntr3_reg[1]_rep__3/C | stage1_data_reg[3][4]/D |
+----------+-------------+------------+-------------+------------+------------+-------+--------------------+--------------+--------+-------------------------------------------------------------+-------------------+-----------------+-----------+------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Complexity Characteristics (Cells)
-------------------------------------

+----------+-----------------+------+----------------+-----------------+------------+-----------+------------+------------+-----------+-------------+------------+-----+------+------+
| Instance |      Module     | Rent | Average Fanout | Total Instances |    LUT1    |    LUT2   |    LUT3    |    LUT4    |    LUT5   |     LUT6    | Memory LUT | DSP | RAMB | MUXF |
+----------+-----------------+------+----------------+-----------------+------------+-----------+------------+------------+-----------+-------------+------------+-----+------+------+
| (top)    | imageProcessTop |   -^ |           6.92 |           10299 |  172(6.3%) | 129(4.7%) | 643(23.6%) | 524(19.3%) | 179(6.6%) | 1074(39.5%) |         18 |   0 |    1 |  260 |
|  IC      |    imageControl |   -^ |           7.48 |            8536 |   37(1.7%) |  85(3.9%) | 445(20.6%) | 417(19.3%) | 146(6.8%) | 1026(47.6%) |          0 |   0 |    0 |  260 |
|  conv1   |           conv1 | 0.36 |           1.74 |            1614 | 127(24.7%) |  33(6.4%) | 194(37.7%) |  94(18.3%) |  28(5.4%) |    38(7.4%) |         17 |   0 |    0 |    0 |
+----------+-----------------+------+----------------+-----------------+------------+-----------+------------+------------+-----------+-------------+------------+-----+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small
**** -^ -> There is no trend between module partitions and external edges. Hence Rent is not computable


3. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+-----------------------+---------------+------+------+------+------+------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |       Cell Names      | Combined LUTs | LUT6 | LUT5 | Flop | MUXF | RAMB | DSP |
+-----------+------------------+------------+---------------------------------+-----------------------+---------------+------+------+------+------+------+-----+
| North     |                0 |        66% | (CLBLM_L_X10Y25,CLBLM_L_X10Y25) | imageProcessTop(100%) |            0% |   0% |   0% |  31% |   0% | NA   | NA  |
| East      |                0 |        84% | (CLBLM_L_X10Y25,CLBLM_L_X10Y25) | imageProcessTop(100%) |            0% |   0% |   0% |  31% |   0% | NA   | NA  |
| South     |                0 |        66% | (CLBLM_R_X31Y64,CLBLM_R_X31Y64) | imageProcessTop(100%) |            0% |  25% |   0% |   6% |   0% | NA   | NA  |
| West      |                0 |        84% | (CLBLM_R_X29Y14,CLBLM_R_X29Y14) | imageProcessTop(100%) |            0% |   0% |   0% |   6% |   0% | NA   | NA  |
+-----------+------------------+------------+---------------------------------+-----------------------+---------------+------+------+------+------+------+-----+


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------------------+------------+---------------------------------+-----------------------+---------------+------+------+------+------+------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |       Cell Names      | Combined LUTs | LUT6 | LUT5 | Flop | MUXF | BRAM | DSP |
+-----------+------------------+------------+---------------------------------+-----------------------+---------------+------+------+------+------+------+-----+
| North     |                0 |       111% | (CLBLL_L_X20Y38,CLBLL_L_X20Y38) | imageProcessTop(100%) |            0% |  87% |  12% |  31% |   0% | NA   | NA  |
| North     |                0 |       127% | (CLBLL_L_X30Y14,CLBLL_L_X30Y14) | imageProcessTop(100%) |            0% |   0% |   0% |  31% |   0% | NA   | NA  |
| East      |                0 |       102% | (CLBLM_R_X15Y43,CLBLM_R_X15Y43) | imageProcessTop(100%) |            0% |   0% |  25% |  37% |   0% | NA   | NA  |
| East      |                0 |       102% | (CLBLM_L_X10Y25,CLBLM_L_X10Y25) | imageProcessTop(100%) |            0% |   0% |   0% |  31% |   0% | NA   | NA  |
| East      |                0 |       102% | (CLBLL_L_X30Y13,CLBLL_L_X30Y13) | imageProcessTop(100%) |            0% |   0% |  25% |  75% |   0% | NA   | NA  |
| South     |                0 |       108% | (CLBLM_L_X8Y24,CLBLM_L_X8Y24)   | imageProcessTop(100%) |            0% |   0% |  12% |  43% |   0% | NA   | NA  |
| West      |                0 |       107% | (CLBLM_R_X19Y33,CLBLM_R_X19Y33) | imageProcessTop(100%) |            0% |  37% |  12% |  25% |   0% | NA   | NA  |
| West      |                0 |       160% | (CLBLM_R_X29Y22,CLBLM_R_X29Y22) | imageProcessTop(100%) |            0% |   0% |  12% |  31% |   0% | NA   | NA  |
| West      |                0 |       110% | (CLBLL_L_X30Y21,CLBLL_L_X30Y21) | imageProcessTop(100%) |            0% |   0% |   0% |  31% |   0% | NA   | NA  |
+-----------+------------------+------------+---------------------------------+-----------------------+---------------+------+------+------+------+------+-----+
* Congested regions with less than 95% congestion are not reported.


5. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+-----------------------+---------------+------+------+------+------+------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |       Cell Names      | Combined LUTs | LUT6 | LUT5 | Flop | MUXF | RAMB | DSP |
+-----------+------------------+------------+---------------------------------+-----------------------+---------------+------+------+------+------+------+-----+
| West      |                0 |        85% | (CLBLM_R_X29Y22,CLBLM_R_X29Y22) | imageProcessTop(100%) |            0% |   0% |  12% |  31% |   0% | NA   | NA  |
+-----------+------------------+------------+---------------------------------+-----------------------+---------------+------+------+------+------+------+-----+
* Congested regions with less than 85% congestion are not reported.


6. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


7. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+-----------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |       Cell Names      | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+-----------------------+---------------------+
| CLBLM_R_X23Y37 | 63              | 117          | 40%                  | imageProcessTop(100%) | N                   |
| CLBLM_L_X24Y37 | 64              | 117          | 38%                  | imageProcessTop(100%) | N                   |
| CLBLM_R_X23Y35 | 63              | 119          | 37%                  | imageProcessTop(100%) | N                   |
| CLBLM_R_X23Y36 | 63              | 118          | 37%                  | imageProcessTop(100%) | N                   |
| CLBLM_L_X24Y29 | 64              | 125          | 36%                  | imageProcessTop(100%) | N                   |
| CLBLM_R_X11Y27 | 33              | 127          | 35%                  | imageProcessTop(100%) | N                   |
| CLBLM_R_X29Y67 | 77              | 86           | 33%                  | imageProcessTop(100%) | N                   |
| CLBLM_R_X23Y29 | 63              | 125          | 32%                  | imageProcessTop(100%) | N                   |
| CLBLM_R_X23Y53 | 63              | 100          | 32%                  | imageProcessTop(100%) | N                   |
| CLBLM_L_X24Y36 | 64              | 118          | 32%                  | imageProcessTop(100%) | N                   |
+----------------+-----------------+--------------+----------------------+-----------------------+---------------------+


8. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+-----------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |       Cell Names      | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+-----------------------+---------------------+
| CLBLM_R_X29Y14 | 77              | 141          | 42%                  | imageProcessTop(100%) | N                   |
| CLBLM_R_X11Y27 | 33              | 127          | 42%                  | imageProcessTop(100%) | N                   |
| CLBLL_L_X28Y14 | 74              | 141          | 40%                  | imageProcessTop(100%) | N                   |
| CLBLM_R_X15Y40 | 43              | 114          | 39%                  | imageProcessTop(100%) | N                   |
| CLBLM_R_X11Y12 | 33              | 143          | 39%                  | imageProcessTop(100%) | N                   |
| CLBLM_R_X11Y30 | 33              | 124          | 38%                  | imageProcessTop(100%) | N                   |
| CLBLM_R_X31Y14 | 81              | 141          | 38%                  | imageProcessTop(100%) | N                   |
| CLBLM_L_X10Y30 | 30              | 124          | 38%                  | imageProcessTop(100%) | N                   |
| CLBLM_L_X16Y40 | 44              | 114          | 37%                  | imageProcessTop(100%) | N                   |
| CLBLM_R_X15Y15 | 43              | 140          | 37%                  | imageProcessTop(100%) | N                   |
+----------------+-----------------+--------------+----------------------+-----------------------+---------------------+


