<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p723" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_723{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_723{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_723{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_723{left:70px;bottom:405px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t5_723{left:70px;bottom:388px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#t6_723{left:70px;bottom:371px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t7_723{left:70px;bottom:354px;letter-spacing:-0.17px;word-spacing:-0.68px;}
#t8_723{left:70px;bottom:338px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t9_723{left:70px;bottom:313px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_723{left:70px;bottom:296px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_723{left:70px;bottom:279px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_723{left:70px;bottom:263px;letter-spacing:-0.31px;}
#td_723{left:102px;bottom:1054px;letter-spacing:0.11px;word-spacing:0.03px;}
#te_723{left:188px;bottom:1054px;letter-spacing:0.13px;word-spacing:0.01px;}
#tf_723{left:79px;bottom:1031px;letter-spacing:-0.12px;}
#tg_723{left:79px;bottom:1016px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#th_723{left:234px;bottom:1031px;letter-spacing:-0.14px;}
#ti_723{left:304px;bottom:1031px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tj_723{left:499px;bottom:1031px;letter-spacing:-0.12px;}
#tk_723{left:79px;bottom:991px;letter-spacing:-0.15px;}
#tl_723{left:234px;bottom:991px;letter-spacing:-0.16px;}
#tm_723{left:304px;bottom:991px;letter-spacing:-0.14px;}
#tn_723{left:499px;bottom:991px;letter-spacing:-0.11px;}
#to_723{left:499px;bottom:975px;letter-spacing:-0.11px;}
#tp_723{left:499px;bottom:958px;letter-spacing:-0.11px;}
#tq_723{left:499px;bottom:941px;letter-spacing:-0.11px;}
#tr_723{left:499px;bottom:924px;letter-spacing:-0.11px;}
#ts_723{left:79px;bottom:900px;letter-spacing:-0.14px;}
#tt_723{left:234px;bottom:900px;letter-spacing:-0.15px;}
#tu_723{left:304px;bottom:900px;letter-spacing:-0.15px;}
#tv_723{left:304px;bottom:878px;letter-spacing:-0.15px;}
#tw_723{left:499px;bottom:900px;letter-spacing:-0.13px;}
#tx_723{left:499px;bottom:883px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#ty_723{left:499px;bottom:866px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tz_723{left:499px;bottom:845px;letter-spacing:-0.11px;}
#t10_723{left:499px;bottom:828px;letter-spacing:-0.13px;}
#t11_723{left:499px;bottom:811px;letter-spacing:-0.12px;}
#t12_723{left:499px;bottom:790px;letter-spacing:-0.12px;}
#t13_723{left:499px;bottom:773px;letter-spacing:-0.12px;}
#t14_723{left:499px;bottom:756px;letter-spacing:-0.12px;}
#t15_723{left:499px;bottom:739px;letter-spacing:-0.11px;}
#t16_723{left:79px;bottom:715px;letter-spacing:-0.15px;}
#t17_723{left:234px;bottom:715px;letter-spacing:-0.14px;}
#t18_723{left:304px;bottom:715px;letter-spacing:-0.14px;}
#t19_723{left:499px;bottom:715px;letter-spacing:-0.11px;}
#t1a_723{left:499px;bottom:698px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t1b_723{left:499px;bottom:681px;letter-spacing:-0.11px;}
#t1c_723{left:499px;bottom:664px;letter-spacing:-0.11px;}
#t1d_723{left:499px;bottom:648px;letter-spacing:-0.11px;}
#t1e_723{left:499px;bottom:631px;letter-spacing:-0.11px;word-spacing:-0.72px;}
#t1f_723{left:499px;bottom:614px;letter-spacing:-0.11px;word-spacing:-0.71px;}
#t1g_723{left:499px;bottom:597px;letter-spacing:-0.12px;word-spacing:-0.06px;}
#t1h_723{left:79px;bottom:573px;letter-spacing:-0.15px;}
#t1i_723{left:234px;bottom:573px;letter-spacing:-0.16px;}
#t1j_723{left:304px;bottom:573px;letter-spacing:-0.16px;}
#t1k_723{left:499px;bottom:573px;letter-spacing:-0.11px;}
#t1l_723{left:499px;bottom:556px;letter-spacing:-0.11px;}
#t1m_723{left:499px;bottom:539px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_723{left:499px;bottom:522px;letter-spacing:-0.12px;}
#t1o_723{left:499px;bottom:506px;letter-spacing:-0.11px;}
#t1p_723{left:499px;bottom:489px;letter-spacing:-0.11px;}
#t1q_723{left:499px;bottom:467px;letter-spacing:-0.12px;}
#t1r_723{left:499px;bottom:451px;letter-spacing:-0.11px;}
#t1s_723{left:499px;bottom:434px;letter-spacing:-0.12px;}

.s1_723{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_723{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_723{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_723{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_723{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s6_723{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts723" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg723Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg723" style="-webkit-user-select: none;"><object width="935" height="1210" data="723/723.svg" type="image/svg+xml" id="pdf723" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_723" class="t s1_723">Vol. 3B </span><span id="t2_723" class="t s1_723">20-9 </span>
<span id="t3_723" class="t s2_723">PERFORMANCE MONITORING </span>
<span id="t4_723" class="t s3_723">IA32_PERF_GLOBAL_STATUS MSR provides single-bit status for software to query the overflow condition of each </span>
<span id="t5_723" class="t s3_723">performance counter. IA32_PERF_GLOBAL_STATUS[bit 62] indicates overflow conditions of the DS area data </span>
<span id="t6_723" class="t s3_723">buffer. IA32_PERF_GLOBAL_STATUS[bit 63] provides a CondChgd bit to indicate changes to the state of perfor- </span>
<span id="t7_723" class="t s3_723">mance monitoring hardware. Figure 20-4 shows the layout of IA32_PERF_GLOBAL_STATUS. A value of 1 in bits 0, </span>
<span id="t8_723" class="t s3_723">1, 32 through 34 indicates a counter overflow condition has occurred in the associated counter. </span>
<span id="t9_723" class="t s3_723">When a performance counter is configured for PEBS, overflow condition in the counter generates a performance- </span>
<span id="ta_723" class="t s3_723">monitoring interrupt signaling a PEBS event. On a PEBS event, the processor stores data records into the buffer </span>
<span id="tb_723" class="t s3_723">area (see Section 18.15.5), clears the counter overflow status., and sets the “OvfBuffer” bit in IA32_PERF_- </span>
<span id="tc_723" class="t s3_723">GLOBAL_STATUS. </span>
<span id="td_723" class="t s4_723">Table 20-2. </span><span id="te_723" class="t s4_723">Association of Fixed-Function Performance Counters with Architectural Performance Events </span>
<span id="tf_723" class="t s5_723">Fixed-Function </span>
<span id="tg_723" class="t s5_723">Performance Counter </span>
<span id="th_723" class="t s5_723">Address </span><span id="ti_723" class="t s5_723">Event Mask Mnemonic </span><span id="tj_723" class="t s5_723">Description </span>
<span id="tk_723" class="t s6_723">IA32_FIXED_CTR0 </span><span id="tl_723" class="t s6_723">309H </span><span id="tm_723" class="t s6_723">INST_RETIRED.ANY </span><span id="tn_723" class="t s6_723">This event counts the number of instructions that retire </span>
<span id="to_723" class="t s6_723">execution. For instructions that consist of multiple uops, </span>
<span id="tp_723" class="t s6_723">this event counts the retirement of the last uop of the </span>
<span id="tq_723" class="t s6_723">instruction. The counter continues counting during </span>
<span id="tr_723" class="t s6_723">hardware interrupts, traps, and in-side interrupt handlers. </span>
<span id="ts_723" class="t s6_723">IA32_FIXED_CTR1 </span><span id="tt_723" class="t s6_723">30AH </span><span id="tu_723" class="t s6_723">CPU_CLK_UNHALTED.THREAD </span>
<span id="tv_723" class="t s6_723">CPU_CLK_UNHALTED.CORE </span>
<span id="tw_723" class="t s6_723">The CPU_CLK_UNHALTED.THREAD event counts the </span>
<span id="tx_723" class="t s6_723">number of core cycles while the logical processor is not in a </span>
<span id="ty_723" class="t s6_723">halt state. </span>
<span id="tz_723" class="t s6_723">If there is only one logical processor in a processor core, </span>
<span id="t10_723" class="t s6_723">CPU_CLK_UNHALTED.CORE counts the unhalted cycles of </span>
<span id="t11_723" class="t s6_723">the processor core. </span>
<span id="t12_723" class="t s6_723">The core frequency may change from time to time due to </span>
<span id="t13_723" class="t s6_723">transitions associated with Enhanced Intel SpeedStep </span>
<span id="t14_723" class="t s6_723">Technology or TM2. For this reason this event may have a </span>
<span id="t15_723" class="t s6_723">changing ratio with regards to time. </span>
<span id="t16_723" class="t s6_723">IA32_FIXED_CTR2 </span><span id="t17_723" class="t s6_723">30BH </span><span id="t18_723" class="t s6_723">CPU_CLK_UNHALTED.REF_TSC </span><span id="t19_723" class="t s6_723">This event counts the number of reference cycles at the </span>
<span id="t1a_723" class="t s6_723">TSC rate when the core is not in a halt state and not in a TM </span>
<span id="t1b_723" class="t s6_723">stop-clock state. The core enters the halt state when it is </span>
<span id="t1c_723" class="t s6_723">running the HLT instruction or the MWAIT instruction. This </span>
<span id="t1d_723" class="t s6_723">event is not affected by core frequency changes (e.g., P </span>
<span id="t1e_723" class="t s6_723">states) but counts at the same frequency as the time stamp </span>
<span id="t1f_723" class="t s6_723">counter. This event can approximate elapsed time while the </span>
<span id="t1g_723" class="t s6_723">core was not in a halt state and not in a TM stopclock state. </span>
<span id="t1h_723" class="t s6_723">IA32_FIXED_CTR3 </span><span id="t1i_723" class="t s6_723">30CH </span><span id="t1j_723" class="t s6_723">TOPDOWN.SLOTS </span><span id="t1k_723" class="t s6_723">This event counts the number of available slots for an </span>
<span id="t1l_723" class="t s6_723">unhalted logical processor. The event increments by </span>
<span id="t1m_723" class="t s6_723">machine-width of the narrowest pipeline as employed by </span>
<span id="t1n_723" class="t s6_723">the Top-down Microarchitecture Analysis method. The </span>
<span id="t1o_723" class="t s6_723">count is distributed among unhalted logical processors </span>
<span id="t1p_723" class="t s6_723">(hyper-threads) who share the same physical core. </span>
<span id="t1q_723" class="t s6_723">Software can use this event as the denominator for the </span>
<span id="t1r_723" class="t s6_723">top-level metrics of the Top-down Microarchitecture </span>
<span id="t1s_723" class="t s6_723">Analysis method. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
