15:20:27
"C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "test_syn.prj" -log "test_Implmnt/test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of test_Implmnt/test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\eda\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: WE2332207

# Mon Jul 24 15:20:28 2023

#Implementation: test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Top entity is set to EC5LP.
File C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd changed - recompiling
File C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":569:43:569:46|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":572:12:572:15|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1225:23:1225:30|count_go is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1229:8:1229:16|adc_clock is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd changed - recompiling
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Synthesizing work.ec5lp.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":613:7:613:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":675:7:675:9|Synthesizing work.tff.sim.
Post processing for work.tff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":147:7:147:9|Synthesizing work.dff.sim.
Post processing for work.dff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1664:7:1664:18|Synthesizing work.ice40_sbiood.rtl.
@N: CD630 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd":3592:10:3592:17|Synthesizing sb_ice40_components_syn.sb_io_od.syn_black_box.
Post processing for sb_ice40_components_syn.sb_io_od.syn_black_box
Post processing for work.ice40_sbiood.rtl
@W: CL167 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1687:2:1687:7|Input dout1 of instance ODInst is floating
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":113:7:113:12|Synthesizing work.logic1.sim.
Post processing for work.logic1.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":75:7:75:14|Synthesizing work.inverter.sim.
Post processing for work.inverter.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":893:7:893:18|Synthesizing work.bufferulogic.sim.
Post processing for work.bufferulogic.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":198:7:198:17|Synthesizing work.maincircuit.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":613:7:613:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":643:4:643:5|Optimizing register bit count(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":643:4:643:5|Pruning unused register count(0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":806:7:806:23|Synthesizing work.memory_to_process.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":842:8:842:15|Signal done_int is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.memory_to_process.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":325:7:325:15|Synthesizing work.cont_done.v3_test.
Post processing for work.cont_done.v3_test
@W: CL169 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":553:4:553:5|Pruning unused register Trigg_1. Make sure that there are no unused intermediate registers.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":553:4:553:5|All reachable assignments to memoryTrig(0) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":553:4:553:5|All reachable assignments to memoryTrig(1) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":553:4:553:5|All reachable assignments to memoryTrig(2) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":553:4:553:5|All reachable assignments to memoryTrig(3) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":553:4:553:5|All reachable assignments to memoryTrig(4) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":553:4:553:5|All reachable assignments to memoryTrig(5) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":553:4:553:5|All reachable assignments to memoryTrig(6) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":553:4:553:5|All reachable assignments to memoryTrig(7) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":553:4:553:5|All reachable assignments to memoryTrig(8) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":553:4:553:5|All reachable assignments to memoryTrig(9) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":553:4:553:5|All reachable assignments to memoryTrig(10) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":553:4:553:5|All reachable assignments to memoryTrig(11) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":553:4:553:5|All reachable assignments to memoryTrig(12) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":553:4:553:5|All reachable assignments to memoryTrig(13) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":553:4:553:5|All reachable assignments to memoryTrig(14) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":553:4:553:5|All reachable assignments to memoryTrig(15) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":553:4:553:5|All reachable assignments to memoryTrig(16) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":553:4:553:5|All reachable assignments to memoryTrig(17) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":553:4:553:5|All reachable assignments to memoryTrig(18) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":731:7:731:19|Synthesizing work.pretrig_value.student.
Post processing for work.pretrig_value.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1030:7:1030:14|Synthesizing work.main_mux.student.
@W: CD434 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1073:29:1073:35|Signal af_miso in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1072:6:1072:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1099:14:1099:21|Referenced variable af_ncs_f is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1100:16:1100:26|Referenced variable af_fram_sdi is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1119:17:1119:27|Referenced variable fw_fram_sdi is not in sensitivity list.
Post processing for work.main_mux.student
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1076:2:1076:5|Latch generated from process for signal FRAM_SDI(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1076:2:1076:5|Latch generated from process for signal ADC_CLOCK; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1076:2:1076:5|Latch generated from process for signal FR_NCS(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":933:7:933:20|Synthesizing work.fram_writeread.student_v3.
@W: CG296 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":996:14:996:20|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":998:15:998:15|Referenced variable m is not in sensitivity list.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":963:8:963:9|Signal go is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":964:8:964:12|Signal count is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":965:8:965:17|Signal countvalue is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.fram_writeread.student_v3
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":972:4:972:5|Latch generated from process for signal SDI(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":972:4:972:5|Latch generated from process for signal SDI(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":972:4:972:5|Latch generated from process for signal SDI(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":972:4:972:5|Latch generated from process for signal SDI(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":972:4:972:5|Latch generated from process for signal NCs(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":247:7:247:15|Synthesizing work.adc_write.student_v3.
@W: CD434 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":283:19:283:21|Signal sdo in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":294:14:294:20|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":296:15:296:15|Referenced variable m is not in sensitivity list.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":277:8:277:12|Signal count is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":278:8:278:9|Signal go is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":279:8:279:14|Signal miso_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":281:8:281:14|Signal clockgo is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.adc_write.student_v3
@W: CL240 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":255:8:255:11|Signal MISO is floating; a simulation mismatch is possible.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1153:7:1153:17|Synthesizing work.adc_to_fpga.student.
Post processing for work.adc_to_fpga.student
@W: CL169 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1202:2:1202:3|Pruning unused register done16_1. Make sure that there are no unused intermediate registers.
Post processing for work.maincircuit.struct
@W: CL240 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":214:8:214:10|Signal cal is floating; a simulation mismatch is possible.
@W: CL168 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1630:4:1630:7|Removing instance U_10 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1610:4:1610:7|Removing instance U_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Post processing for work.ec5lp.struct
@W: CL168 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":2002:4:2002:6|Removing instance U_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1992:4:1992:6|Removing instance U_6 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1899:6:1899:7|Pruning unused register fpga_miso_in_2. Make sure that there are no unused intermediate registers.
@W: CL279 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1202:2:1202:3|Pruning register bits 3 to 1 of fram_clock(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1202:2:1202:3|Pruning register bits 3 to 1 of ncs_fram(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":250:8:250:10|Input SDO is unused.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":251:8:251:12|Input clock is unused.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":253:8:253:12|Input reset is unused.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":937:8:937:12|Input clock is unused.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":939:8:939:12|Input reset is unused.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1035:8:1035:14|Input AF_MISO is unused.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1039:8:1039:14|Input AW_MISO is unused.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":331:8:331:8|Input M is unused.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":334:8:334:18|Input preTriggVal is unused.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":846:2:846:3|Optimizing register bit count(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":846:2:846:3|Optimizing register bit count(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":846:2:846:3|Optimizing register bit count(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":846:2:846:3|Optimizing register bit count(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":846:2:846:3|Optimizing register bit count(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":846:2:846:3|Optimizing register bit count(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":846:2:846:3|Optimizing register bit count(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":846:2:846:3|Optimizing register bit count(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":846:2:846:3|Optimizing register bit count(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":846:2:846:3|Optimizing register bit count(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":846:2:846:3|Optimizing register bit count(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":846:2:846:3|Optimizing register bit count(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":846:2:846:3|Optimizing register bit count(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":846:2:846:3|Optimizing register bit count(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":846:2:846:3|Pruning register bits 18 to 5 of count(18 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":619:8:619:12|Input clock is unused.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":620:8:620:12|Input reset is unused.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":204:8:204:15|Input acq_trig is unused.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":207:8:207:13|Input clk_en is unused.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":643:4:643:5|Optimizing register bit count(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":643:4:643:5|Pruning register bit 5 of count(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 24 15:20:29 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Selected library: work cell: EC5LP view struct as top level
@N: NF107 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Selected library: work cell: EC5LP view struct as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 24 15:20:29 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 24 15:20:29 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\synwork\test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Selected library: work cell: EC5LP view struct as top level
@N: NF107 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Selected library: work cell: EC5LP view struct as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul 24 15:20:30 2023

###########################################################]
Pre-mapping Report

# Mon Jul 24 15:20:30 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\test_scck.rpt 
Printing clock  summary report in "C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: MO111 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1895:17:1895:18|Tristate driver io_fpga_miso_1 (in view: work.EC5LP(struct)) on net io_fpga_miso (in view: work.EC5LP(struct)) has its enable tied to GND.
@N: BN115 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1957:4:1957:6|Removing instance I28 (in view: work.EC5LP(struct)) of type view:work.logic1(sim) because it does not drive other instances.
@N: BN115 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1573:4:1573:7|Removing instance U_13 (in view: work.mainCircuit(struct)) of type view:work.memory_to_process(student) because it does not drive other instances.
@N: BN115 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1550:4:1550:7|Removing instance U_12 (in view: work.mainCircuit(struct)) of type view:work.PRETRIG_VALUE(student) because it does not drive other instances.
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Removing sequential instance acq_trig (in view: work.EC5LP(struct)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Removing sequential instance clk_en (in view: work.EC5LP(struct)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":553:4:553:5|Removing sequential instance Memory[18:0] (in view: work.cont_done(v3_test)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Removing sequential instance acq_pretrig (in view: work.EC5LP(struct)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist EC5LP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                       Requested     Requested     Clock                             Clock                     Clock
Clock                       Frequency     Period        Type                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------
EC5LP|iGCK_clk              1.0 MHz       1000.000      inferred                          Autoconstr_clkgroup_0     77   
System                      978.2 MHz     1.022         system                            system_clkgroup           17   
TFF|q_int_derived_clock     1.0 MHz       1000.000      derived (from EC5LP|iGCK_clk)     Autoconstr_clkgroup_0     1    
=========================================================================================================================

@W: MT531 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":972:4:972:5|Found signal identified as System clock which controls 17 sequential elements including I_DUT.U_4.NCs_1[3].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1202:2:1202:3|Found inferred clock EC5LP|iGCK_clk which controls 77 sequential elements including I_DUT.U_6.count[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1895:17:1895:18|Tristate driver io_fpga_miso_1 (in view: work.EC5LP(struct)) on net io_fpga_miso (in view: work.EC5LP(struct)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 24 15:20:30 2023

###########################################################]
Map & Optimize Report

# Mon Jul 24 15:20:30 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: MO111 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1895:17:1895:18|Tristate driver io_fpga_miso_1 (in view: work.EC5LP(struct)) on net io_fpga_miso (in view: work.EC5LP(struct)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":553:4:553:5|Removing sequential instance count_memory[18:0] (in view: work.cont_done(v3_test)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: MO231 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":643:4:643:5|Found counter in view:work.mainCircuit(struct) instance U_2.count[4:0] 
@N: MO231 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1202:2:1202:3|Found counter in view:work.ADC_TO_FPGA(student) instance count[4:0] 
@N: MO231 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":553:4:553:5|Found counter in view:work.cont_done(v3_test) instance count_preTrig[18:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_ret[2] (in view: ScratchLib.cell48(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_ret[3] (in view: ScratchLib.cell48(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_ret[0] (in view: ScratchLib.cell48(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_ret[1] (in view: ScratchLib.cell48(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MF578 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1076:2:1076:5|Incompatible asynchronous control logic preventing generated clock conversion of I_DUT.U_5.FRAM_SDI[3] (in view: work.EC5LP(struct)).
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_0_ret[1] (in view: ScratchLib.cell56(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_0_ret[3] (in view: ScratchLib.cell56(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_0_ret[2] (in view: ScratchLib.cell56(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_0_ret[0] (in view: ScratchLib.cell56(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_1_ret[2] (in view: ScratchLib.cell63(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_1_ret[3] (in view: ScratchLib.cell63(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_1_ret[1] (in view: ScratchLib.cell68(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_1_ret[0] (in view: ScratchLib.cell68(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_2_ret[1] (in view: ScratchLib.cell71(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_2_ret[2] (in view: ScratchLib.cell76(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_3_ret[1] (in view: ScratchLib.cell76(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_2_ret[0] (in view: ScratchLib.cell76(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_2_ret[3] (in view: ScratchLib.cell80(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_3_ret[3] (in view: ScratchLib.cell85(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_3_ret[0] (in view: ScratchLib.cell88(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Removing sequential instance fpga_m[0] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m[0] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Removing sequential instance fpga_m[1] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m[1] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Removing sequential instance fpga_m[2] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m[2] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Removing sequential instance fpga_m[3] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m[3] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Removing sequential instance fpga_m_0[1] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_0[1] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Removing sequential instance fpga_m_0[3] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_0[3] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Removing sequential instance fpga_m_0[2] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_0[2] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Removing sequential instance fpga_m_0[0] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_0[0] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Removing sequential instance fpga_m_1[3] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_1[3] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Removing sequential instance fpga_m_1[2] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_1[2] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Removing sequential instance fpga_m_1[0] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_1[0] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Removing sequential instance fpga_m_1[1] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_1[1] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Removing sequential instance fpga_m_2[1] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_2[1] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Removing sequential instance fpga_m_2[0] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_2[0] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Removing sequential instance fpga_m_3[1] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_3[1] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Removing sequential instance fpga_m_2[2] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_2[2] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Removing sequential instance fpga_m_2[3] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_2[3] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Removing sequential instance fpga_m_3[3] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_3[3] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Removing sequential instance fpga_m_3[0] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1868:6:1868:7|Boundary register fpga_m_3[0] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.35ns		 153 /        76
   2		0h:00m:00s		    -2.35ns		 152 /        76
   3		0h:00m:00s		    -2.35ns		 151 /        76



@N: FX1016 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":20:8:20:15|SB_GB_IO inserted on the port iGCK_clk.
@N: FX1017 :|SB_GB inserted on the net lsig_resetSynch_n_i.
@N: FX1017 :|SB_GB inserted on the net N_96_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Warning: Found 17 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net I_DUT.fram_sdiFW[0]
1) instance I_DUT.U_4.SDI_1_latch[0] (in view: work.EC5LP(struct)), output net I_DUT.fram_sdiFW[0] (in view: work.EC5LP(struct))
    net        I_DUT.fram_sdiFW[0]
    input  pin I_DUT.U_4.SDI_1_latch[0]/I1
    instance   I_DUT.U_4.SDI_1_latch[0] (cell SB_LUT4)
    output pin I_DUT.U_4.SDI_1_latch[0]/O
    net        I_DUT.fram_sdiFW[0]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.fram_sdiFW[1]
2) instance I_DUT.U_4.SDI_1_latch[1] (in view: work.EC5LP(struct)), output net I_DUT.fram_sdiFW[1] (in view: work.EC5LP(struct))
    net        I_DUT.fram_sdiFW[1]
    input  pin I_DUT.U_4.SDI_1_latch[1]/I1
    instance   I_DUT.U_4.SDI_1_latch[1] (cell SB_LUT4)
    output pin I_DUT.U_4.SDI_1_latch[1]/O
    net        I_DUT.fram_sdiFW[1]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.fram_sdiFW[2]
3) instance I_DUT.U_4.SDI_1_latch[2] (in view: work.EC5LP(struct)), output net I_DUT.fram_sdiFW[2] (in view: work.EC5LP(struct))
    net        I_DUT.fram_sdiFW[2]
    input  pin I_DUT.U_4.SDI_1_latch[2]/I1
    instance   I_DUT.U_4.SDI_1_latch[2] (cell SB_LUT4)
    output pin I_DUT.U_4.SDI_1_latch[2]/O
    net        I_DUT.fram_sdiFW[2]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.fram_sdiFW[3]
4) instance I_DUT.U_4.SDI_1_latch[3] (in view: work.EC5LP(struct)), output net I_DUT.fram_sdiFW[3] (in view: work.EC5LP(struct))
    net        I_DUT.fram_sdiFW[3]
    input  pin I_DUT.U_4.SDI_1_latch[3]/I1
    instance   I_DUT.U_4.SDI_1_latch[3] (cell SB_LUT4)
    output pin I_DUT.U_4.SDI_1_latch[3]/O
    net        I_DUT.fram_sdiFW[3]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_4.NCs_1[3]
5) instance I_DUT.U_4.NCs_1_latch[3] (in view: work.EC5LP(struct)), output net I_DUT.U_4.NCs_1[3] (in view: work.EC5LP(struct))
    net        I_DUT.U_4.NCs_1[3]
    input  pin I_DUT.U_4.NCs_1_latch[3]/I1
    instance   I_DUT.U_4.NCs_1_latch[3] (cell SB_LUT4)
    output pin I_DUT.U_4.NCs_1_latch[3]/O
    net        I_DUT.U_4.NCs_1[3]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.fram_ncsFW[2]
6) instance I_DUT.U_4.NCs_1_latch[2] (in view: work.EC5LP(struct)), output net I_DUT.fram_ncsFW[2] (in view: work.EC5LP(struct))
    net        I_DUT.fram_ncsFW[2]
    input  pin I_DUT.U_4.NCs_1_latch[2]/I1
    instance   I_DUT.U_4.NCs_1_latch[2] (cell SB_LUT4)
    output pin I_DUT.U_4.NCs_1_latch[2]/O
    net        I_DUT.fram_ncsFW[2]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.fram_ncsFW[1]
7) instance I_DUT.U_4.NCs_1_latch[1] (in view: work.EC5LP(struct)), output net I_DUT.fram_ncsFW[1] (in view: work.EC5LP(struct))
    net        I_DUT.fram_ncsFW[1]
    input  pin I_DUT.U_4.NCs_1_latch[1]/I1
    instance   I_DUT.U_4.NCs_1_latch[1] (cell SB_LUT4)
    output pin I_DUT.U_4.NCs_1_latch[1]/O
    net        I_DUT.fram_ncsFW[1]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.fram_ncsFW[0]
8) instance I_DUT.U_4.NCs_1_latch[0] (in view: work.EC5LP(struct)), output net I_DUT.fram_ncsFW[0] (in view: work.EC5LP(struct))
    net        I_DUT.fram_ncsFW[0]
    input  pin I_DUT.U_4.NCs_1_latch[0]/I3
    instance   I_DUT.U_4.NCs_1_latch[0] (cell SB_LUT4)
    output pin I_DUT.U_4.NCs_1_latch[0]/O
    net        I_DUT.fram_ncsFW[0]
@W: BN137 :|Found combinational loop during mapping at net o_fram_ncs_c[2]
9) instance I_DUT.U_5.FR_NCS_latch[2] (in view: work.EC5LP(struct)), output net o_fram_ncs_c[2] (in view: work.EC5LP(struct))
    net        o_fram_ncs_c[2]
    input  pin I_DUT.U_5.FR_NCS_latch[2]/I1
    instance   I_DUT.U_5.FR_NCS_latch[2] (cell SB_LUT4)
    output pin I_DUT.U_5.FR_NCS_latch[2]/O
    net        o_fram_ncs_c[2]
@W: BN137 :|Found combinational loop during mapping at net o_fram_ncs_c[1]
10) instance I_DUT.U_5.FR_NCS_latch[1] (in view: work.EC5LP(struct)), output net o_fram_ncs_c[1] (in view: work.EC5LP(struct))
    net        o_fram_ncs_c[1]
    input  pin I_DUT.U_5.FR_NCS_latch[1]/I1
    instance   I_DUT.U_5.FR_NCS_latch[1] (cell SB_LUT4)
    output pin I_DUT.U_5.FR_NCS_latch[1]/O
    net        o_fram_ncs_c[1]
@W: BN137 :|Found combinational loop during mapping at net o_fram_ncs_c[0]
11) instance I_DUT.U_5.FR_NCS_latch[0] (in view: work.EC5LP(struct)), output net o_fram_ncs_c[0] (in view: work.EC5LP(struct))
    net        o_fram_ncs_c[0]
    input  pin I_DUT.U_5.FR_NCS_latch[0]/I1
    instance   I_DUT.U_5.FR_NCS_latch[0] (cell SB_LUT4)
    output pin I_DUT.U_5.FR_NCS_latch[0]/O
    net        o_fram_ncs_c[0]
@W: BN137 :|Found combinational loop during mapping at net o_adc_sclk_c
12) instance I_DUT.U_5.ADC_CLOCK_latch (in view: work.EC5LP(struct)), output net o_adc_sclk_c (in view: work.EC5LP(struct))
    net        o_adc_sclk_c
    input  pin I_DUT.U_5.ADC_CLOCK_latch/I1
    instance   I_DUT.U_5.ADC_CLOCK_latch (cell SB_LUT4)
    output pin I_DUT.U_5.ADC_CLOCK_latch/O
    net        o_adc_sclk_c
@W: BN137 :|Found combinational loop during mapping at net o_fram_sdi_c[3]
13) instance I_DUT.U_5.FRAM_SDI_latch[3] (in view: work.EC5LP(struct)), output net o_fram_sdi_c[3] (in view: work.EC5LP(struct))
    net        o_fram_sdi_c[3]
    input  pin I_DUT.U_5.FRAM_SDI_latch[3]/I1
    instance   I_DUT.U_5.FRAM_SDI_latch[3] (cell SB_LUT4)
    output pin I_DUT.U_5.FRAM_SDI_latch[3]/O
    net        o_fram_sdi_c[3]
@W: BN137 :|Found combinational loop during mapping at net o_fram_sdi_c[2]
14) instance I_DUT.U_5.FRAM_SDI_latch[2] (in view: work.EC5LP(struct)), output net o_fram_sdi_c[2] (in view: work.EC5LP(struct))
    net        o_fram_sdi_c[2]
    input  pin I_DUT.U_5.FRAM_SDI_latch[2]/I1
    instance   I_DUT.U_5.FRAM_SDI_latch[2] (cell SB_LUT4)
    output pin I_DUT.U_5.FRAM_SDI_latch[2]/O
    net        o_fram_sdi_c[2]
@W: BN137 :|Found combinational loop during mapping at net o_fram_sdi_c[1]
15) instance I_DUT.U_5.FRAM_SDI_latch[1] (in view: work.EC5LP(struct)), output net o_fram_sdi_c[1] (in view: work.EC5LP(struct))
    net        o_fram_sdi_c[1]
    input  pin I_DUT.U_5.FRAM_SDI_latch[1]/I1
    instance   I_DUT.U_5.FRAM_SDI_latch[1] (cell SB_LUT4)
    output pin I_DUT.U_5.FRAM_SDI_latch[1]/O
    net        o_fram_sdi_c[1]
@W: BN137 :|Found combinational loop during mapping at net o_fram_sdi_c[0]
16) instance I_DUT.U_5.FRAM_SDI_latch[0] (in view: work.EC5LP(struct)), output net o_fram_sdi_c[0] (in view: work.EC5LP(struct))
    net        o_fram_sdi_c[0]
    input  pin I_DUT.U_5.FRAM_SDI_latch[0]/I1
    instance   I_DUT.U_5.FRAM_SDI_latch[0] (cell SB_LUT4)
    output pin I_DUT.U_5.FRAM_SDI_latch[0]/O
    net        o_fram_sdi_c[0]
@W: BN137 :|Found combinational loop during mapping at net o_fram_ncs_c[3]
17) instance I_DUT.U_5.FR_NCS_latch[3] (in view: work.EC5LP(struct)), output net o_fram_ncs_c[3] (in view: work.EC5LP(struct))
    net        o_fram_ncs_c[3]
    input  pin I_DUT.U_5.FR_NCS_latch[3]/I1
    instance   I_DUT.U_5.FR_NCS_latch[3] (cell SB_LUT4)
    output pin I_DUT.U_5.FR_NCS_latch[3]/O
    net        o_fram_ncs_c[3]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: MT611 :|Automatically generated clock TFF|q_int_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 76 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       iGCK_clk_ibuf_gb_io     SB_GB_IO               76         adc_sdo[0]     
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\synwork\test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)

Warning: Found 17 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_4.fram_ncsFW[0]
1) instance fpga_m_1_ret_2_RNICK9D1 (in view: work.FRAM_WriteRead(netlist)), output net fram_ncsFW[0] (in view: work.FRAM_WriteRead(netlist))
    net        I_DUT.U_4.fram_ncsFW[0]
    input  pin I_DUT.U_4.fpga_m_1_ret_2_RNICK9D1/I3
    instance   I_DUT.U_4.fpga_m_1_ret_2_RNICK9D1 (cell SB_LUT4)
    output pin I_DUT.U_4.fpga_m_1_ret_2_RNICK9D1/O
    net        I_DUT.U_4.fram_ncsFW[0]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_4.fram_ncsFW[1]
2) instance fpga_m_ret_3_RNIVKFO1 (in view: work.FRAM_WriteRead(netlist)), output net fram_ncsFW[1] (in view: work.FRAM_WriteRead(netlist))
    net        I_DUT.U_4.fram_ncsFW[1]
    input  pin I_DUT.U_4.fpga_m_ret_3_RNIVKFO1/I1
    instance   I_DUT.U_4.fpga_m_ret_3_RNIVKFO1 (cell SB_LUT4)
    output pin I_DUT.U_4.fpga_m_ret_3_RNIVKFO1/O
    net        I_DUT.U_4.fram_ncsFW[1]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_4.fram_ncsFW[2]
3) instance fpga_m_ret_1_RNITKFO1 (in view: work.FRAM_WriteRead(netlist)), output net fram_ncsFW[2] (in view: work.FRAM_WriteRead(netlist))
    net        I_DUT.U_4.fram_ncsFW[2]
    input  pin I_DUT.U_4.fpga_m_ret_1_RNITKFO1/I1
    instance   I_DUT.U_4.fpga_m_ret_1_RNITKFO1 (cell SB_LUT4)
    output pin I_DUT.U_4.fpga_m_ret_1_RNITKFO1/O
    net        I_DUT.U_4.fram_ncsFW[2]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_4.NCs_1[3]
4) instance fpga_m_1_ret_4_RNIPITB1 (in view: work.FRAM_WriteRead(netlist)), output net NCs_1[3] (in view: work.FRAM_WriteRead(netlist))
    net        I_DUT.U_4.NCs_1[3]
    input  pin I_DUT.U_4.fpga_m_1_ret_4_RNIPITB1/I1
    instance   I_DUT.U_4.fpga_m_1_ret_4_RNIPITB1 (cell SB_LUT4)
    output pin I_DUT.U_4.fpga_m_1_ret_4_RNIPITB1/O
    net        I_DUT.U_4.NCs_1[3]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_4.fram_sdiFW[3]
5) instance fpga_m_1_ret_0_RNIHLR01 (in view: work.FRAM_WriteRead(netlist)), output net fram_sdiFW[3] (in view: work.FRAM_WriteRead(netlist))
    net        I_DUT.U_4.fram_sdiFW[3]
    input  pin I_DUT.U_4.fpga_m_1_ret_0_RNIHLR01/I1
    instance   I_DUT.U_4.fpga_m_1_ret_0_RNIHLR01 (cell SB_LUT4)
    output pin I_DUT.U_4.fpga_m_1_ret_0_RNIHLR01/O
    net        I_DUT.U_4.fram_sdiFW[3]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_4.fram_sdiFW[2]
6) instance fpga_m_ret_7_RNI8C4K (in view: work.FRAM_WriteRead(netlist)), output net fram_sdiFW[2] (in view: work.FRAM_WriteRead(netlist))
    net        I_DUT.U_4.fram_sdiFW[2]
    input  pin I_DUT.U_4.fpga_m_ret_7_RNI8C4K/I1
    instance   I_DUT.U_4.fpga_m_ret_7_RNI8C4K (cell SB_LUT4)
    output pin I_DUT.U_4.fpga_m_ret_7_RNI8C4K/O
    net        I_DUT.U_4.fram_sdiFW[2]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_4.fram_sdiFW[1]
7) instance fpga_m_2_ret_RNI3S711 (in view: work.FRAM_WriteRead(netlist)), output net fram_sdiFW[1] (in view: work.FRAM_WriteRead(netlist))
    net        I_DUT.U_4.fram_sdiFW[1]
    input  pin I_DUT.U_4.fpga_m_2_ret_RNI3S711/I1
    instance   I_DUT.U_4.fpga_m_2_ret_RNI3S711 (cell SB_LUT4)
    output pin I_DUT.U_4.fpga_m_2_ret_RNI3S711/O
    net        I_DUT.U_4.fram_sdiFW[1]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_4.fram_sdiFW[0]
8) instance fpga_m_1_ret_5_RNIMLR01 (in view: work.FRAM_WriteRead(netlist)), output net fram_sdiFW[0] (in view: work.FRAM_WriteRead(netlist))
    net        I_DUT.U_4.fram_sdiFW[0]
    input  pin I_DUT.U_4.fpga_m_1_ret_5_RNIMLR01/I1
    instance   I_DUT.U_4.fpga_m_1_ret_5_RNIMLR01 (cell SB_LUT4)
    output pin I_DUT.U_4.fpga_m_1_ret_5_RNIMLR01/O
    net        I_DUT.U_4.fram_sdiFW[0]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_ncs_c[3]
9) instance fpga_m_ret_3_RNIEEUH2 (in view: work.MAIN_MUX(netlist)), output net o_fram_ncs_c[3] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_ncs_c[3]
    input  pin I_DUT.U_5.fpga_m_ret_3_RNIEEUH2/I1
    instance   I_DUT.U_5.fpga_m_ret_3_RNIEEUH2 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_3_RNIEEUH2/O
    net        I_DUT.U_5.o_fram_ncs_c[3]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_sdi_c[0]
10) instance fpga_m_ret_2_RNICHKL2 (in view: work.MAIN_MUX(netlist)), output net o_fram_sdi_c[0] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_sdi_c[0]
    input  pin I_DUT.U_5.fpga_m_ret_2_RNICHKL2/I1
    instance   I_DUT.U_5.fpga_m_ret_2_RNICHKL2 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_2_RNICHKL2/O
    net        I_DUT.U_5.o_fram_sdi_c[0]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_sdi_c[1]
11) instance fpga_m_ret_2_RNIDIKL2 (in view: work.MAIN_MUX(netlist)), output net o_fram_sdi_c[1] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_sdi_c[1]
    input  pin I_DUT.U_5.fpga_m_ret_2_RNIDIKL2/I1
    instance   I_DUT.U_5.fpga_m_ret_2_RNIDIKL2 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_2_RNIDIKL2/O
    net        I_DUT.U_5.o_fram_sdi_c[1]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_sdi_c[2]
12) instance fpga_m_ret_2_RNIEJKL2 (in view: work.MAIN_MUX(netlist)), output net o_fram_sdi_c[2] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_sdi_c[2]
    input  pin I_DUT.U_5.fpga_m_ret_2_RNIEJKL2/I1
    instance   I_DUT.U_5.fpga_m_ret_2_RNIEJKL2 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_2_RNIEJKL2/O
    net        I_DUT.U_5.o_fram_sdi_c[2]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_sdi_c[3]
13) instance fpga_m_ret_2_RNIFKKL2 (in view: work.MAIN_MUX(netlist)), output net o_fram_sdi_c[3] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_sdi_c[3]
    input  pin I_DUT.U_5.fpga_m_ret_2_RNIFKKL2/I1
    instance   I_DUT.U_5.fpga_m_ret_2_RNIFKKL2 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_2_RNIFKKL2/O
    net        I_DUT.U_5.o_fram_sdi_c[3]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_adc_sclk_c
14) instance fpga_m_ret_2_RNIA3DR3 (in view: work.MAIN_MUX(netlist)), output net o_adc_sclk_c (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_adc_sclk_c
    input  pin I_DUT.U_5.fpga_m_ret_2_RNIA3DR3/I1
    instance   I_DUT.U_5.fpga_m_ret_2_RNIA3DR3 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_2_RNIA3DR3/O
    net        I_DUT.U_5.o_adc_sclk_c
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_ncs_c[0]
15) instance fpga_m_ret_3_RNIEEUH2_2 (in view: work.MAIN_MUX(netlist)), output net o_fram_ncs_c[0] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_ncs_c[0]
    input  pin I_DUT.U_5.fpga_m_ret_3_RNIEEUH2_2/I1
    instance   I_DUT.U_5.fpga_m_ret_3_RNIEEUH2_2 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_3_RNIEEUH2_2/O
    net        I_DUT.U_5.o_fram_ncs_c[0]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_ncs_c[1]
16) instance fpga_m_ret_3_RNIEEUH2_1 (in view: work.MAIN_MUX(netlist)), output net o_fram_ncs_c[1] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_ncs_c[1]
    input  pin I_DUT.U_5.fpga_m_ret_3_RNIEEUH2_1/I1
    instance   I_DUT.U_5.fpga_m_ret_3_RNIEEUH2_1 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_3_RNIEEUH2_1/O
    net        I_DUT.U_5.o_fram_ncs_c[1]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_ncs_c[2]
17) instance fpga_m_ret_3_RNIEEUH2_0 (in view: work.MAIN_MUX(netlist)), output net o_fram_ncs_c[2] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_ncs_c[2]
    input  pin I_DUT.U_5.fpga_m_ret_3_RNIEEUH2_0/I1
    instance   I_DUT.U_5.fpga_m_ret_3_RNIEEUH2_0 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_3_RNIEEUH2_0/O
    net        I_DUT.U_5.o_fram_ncs_c[2]
End of loops
@W: MT246 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1687:2:1687:7|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock EC5LP|iGCK_clk with period 7.47ns. Please declare a user-defined clock on object "p:iGCK_clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jul 24 15:20:31 2023
#


Top view:               EC5LP
Requested Frequency:    133.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.317

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
EC5LP|iGCK_clk     133.9 MHz     113.9 MHz     7.466         8.783         -1.317     inferred     Autoconstr_clkgroup_0
System             344.2 MHz     NA            2.906         NA            NA         system       system_clkgroup      
========================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------
Starting        Ending          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------
EC5LP|iGCK_clk  System          |  7.466       4.442   |  No paths    -      |  No paths    -      |  No paths    -    
EC5LP|iGCK_clk  EC5LP|iGCK_clk  |  7.466       -1.318  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: EC5LP|iGCK_clk
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                  Arrival           
Instance               Reference          Type         Pin     Net               Time        Slack 
                       Clock                                                                       
---------------------------------------------------------------------------------------------------
I_DUT.U_2.count[0]     EC5LP|iGCK_clk     SB_DFFR      Q       count[0]          0.796       -1.317
I_DUT.U_6.finish_d     EC5LP|iGCK_clk     SB_DFFR      Q       finish_d          0.796       -1.317
I_DUT.U_2.count[1]     EC5LP|iGCK_clk     SB_DFFR      Q       count[1]          0.796       -1.245
fpga_m_4[0]            EC5LP|iGCK_clk     SB_DFFR      Q       fpga_m[0]         0.796       -1.245
I_DUT.U_6.is_up        EC5LP|iGCK_clk     SB_DFFS      Q       is_up             0.796       -1.245
I_DUT.U_2.count[4]     EC5LP|iGCK_clk     SB_DFFR      Q       count[4]          0.796       -1.214
fpga_m_3[2]            EC5LP|iGCK_clk     SB_DFFR      Q       fpga_m[2]         0.796       -1.173
I_DUT.U_6.count[1]     EC5LP|iGCK_clk     SB_DFFER     Q       count[1]          0.796       -1.142
fpga_m_ret_14          EC5LP|iGCK_clk     SB_DFFS      Q       fpga_m_i_1[1]     0.796       -1.142
I_DUT.U_6.count[2]     EC5LP|iGCK_clk     SB_DFFER     Q       count[2]          0.796       -1.080
===================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference          Type         Pin     Net             Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
I_DUT.U_6.adc_clock     EC5LP|iGCK_clk     SB_DFFS      D       adc_clock       7.311        -1.317
I_DUT.U_6.down_ncs      EC5LP|iGCK_clk     SB_DFFS      D       down_ncs_0      7.311        -1.317
I_DUT.U_6.count[0]      EC5LP|iGCK_clk     SB_DFFER     D       count_lm[0]     7.311        -1.224
I_DUT.U_6.count[1]      EC5LP|iGCK_clk     SB_DFFER     D       count_lm[1]     7.311        -1.224
I_DUT.U_6.count[2]      EC5LP|iGCK_clk     SB_DFFER     D       count_lm[2]     7.311        -1.224
I_DUT.U_6.count[3]      EC5LP|iGCK_clk     SB_DFFER     D       count_lm[3]     7.311        -1.224
I_DUT.U_6.count[4]      EC5LP|iGCK_clk     SB_DFFER     D       count_lm[4]     7.311        -1.173
I_DUT.U_6.count_go      EC5LP|iGCK_clk     SB_DFFR      D       N_67_i          7.311        -1.173
I_DUT.U_6.sdi[0]        EC5LP|iGCK_clk     SB_DFFER     D       sdi_3[0]        7.311        -1.080
I_DUT.U_6.sdi[1]        EC5LP|iGCK_clk     SB_DFFER     D       sdi_3[1]        7.311        -1.080
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          I_DUT.U_2.count[0] / Q
    Ending point:                            I_DUT.U_6.down_ncs / D
    The start point is clocked by            EC5LP|iGCK_clk [rising] on pin C
    The end   point is clocked by            EC5LP|iGCK_clk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
I_DUT.U_2.count[0]             SB_DFFR     Q        Out     0.796     0.796       -         
count[0]                       Net         -        -       1.599     -           3         
I_DUT.U_2.count_RNITQ99[4]     SB_LUT4     I0       In      -         2.395       -         
I_DUT.U_2.count_RNITQ99[4]     SB_LUT4     O        Out     0.661     3.056       -         
count11_0_2                    Net         -        -       1.371     -           1         
I_DUT.U_3.q_int_RNI5U9M        SB_LUT4     I0       In      -         4.427       -         
I_DUT.U_3.q_int_RNI5U9M        SB_LUT4     O        Out     0.661     5.089       -         
q_int_RNI5U9M                  Net         -        -       1.371     -           2         
I_DUT.U_6.down_ncs_RNO         SB_LUT4     I0       In      -         6.460       -         
I_DUT.U_6.down_ncs_RNO         SB_LUT4     O        Out     0.661     7.121       -         
down_ncs_0                     Net         -        -       1.507     -           1         
I_DUT.U_6.down_ncs             SB_DFFS     D        In      -         8.628       -         
============================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          I_DUT.U_6.finish_d / Q
    Ending point:                            I_DUT.U_6.adc_clock / D
    The start point is clocked by            EC5LP|iGCK_clk [rising] on pin C
    The end   point is clocked by            EC5LP|iGCK_clk [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                         Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
I_DUT.U_6.finish_d           SB_DFFR     Q        Out     0.796     0.796       -         
finish_d                     Net         -        -       1.599     -           5         
I_DUT.U_6.is_up_RNIQT8I      SB_LUT4     I0       In      -         2.395       -         
I_DUT.U_6.is_up_RNIQT8I      SB_LUT4     O        Out     0.661     3.056       -         
un3_is_up_i_0_o3_out         Net         -        -       1.371     -           5         
I_DUT.U_6.is_up_RNI05LV1     SB_LUT4     I0       In      -         4.427       -         
I_DUT.U_6.is_up_RNI05LV1     SB_LUT4     O        Out     0.661     5.089       -         
un3_is_up_i_0                Net         -        -       1.371     -           7         
I_DUT.U_6.adc_clock_RNO      SB_LUT4     I0       In      -         6.460       -         
I_DUT.U_6.adc_clock_RNO      SB_LUT4     O        Out     0.661     7.121       -         
adc_clock                    Net         -        -       1.507     -           1         
I_DUT.U_6.adc_clock          SB_DFFS     D        In      -         8.628       -         
==========================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          I_DUT.U_2.count[1] / Q
    Ending point:                            I_DUT.U_6.down_ncs / D
    The start point is clocked by            EC5LP|iGCK_clk [rising] on pin C
    The end   point is clocked by            EC5LP|iGCK_clk [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
I_DUT.U_2.count[1]             SB_DFFR     Q        Out     0.796     0.796       -         
count[1]                       Net         -        -       1.599     -           3         
I_DUT.U_2.count_RNITQ99[4]     SB_LUT4     I1       In      -         2.395       -         
I_DUT.U_2.count_RNITQ99[4]     SB_LUT4     O        Out     0.589     2.984       -         
count11_0_2                    Net         -        -       1.371     -           1         
I_DUT.U_3.q_int_RNI5U9M        SB_LUT4     I0       In      -         4.355       -         
I_DUT.U_3.q_int_RNI5U9M        SB_LUT4     O        Out     0.661     5.017       -         
q_int_RNI5U9M                  Net         -        -       1.371     -           2         
I_DUT.U_6.down_ncs_RNO         SB_LUT4     I0       In      -         6.388       -         
I_DUT.U_6.down_ncs_RNO         SB_LUT4     O        Out     0.661     7.049       -         
down_ncs_0                     Net         -        -       1.507     -           1         
I_DUT.U_6.down_ncs             SB_DFFS     D        In      -         8.556       -         
============================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          fpga_m_4[0] / Q
    Ending point:                            I_DUT.U_6.adc_clock / D
    The start point is clocked by            EC5LP|iGCK_clk [rising] on pin C
    The end   point is clocked by            EC5LP|iGCK_clk [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
fpga_m_4[0]                           SB_DFFR     Q        Out     0.796     0.796       -         
fpga_m[0]                             Net         -        -       1.599     -           6         
I_DUT.U_5.mux\.adc_clock12_i_0_o3     SB_LUT4     I0       In      -         2.395       -         
I_DUT.U_5.mux\.adc_clock12_i_0_o3     SB_LUT4     O        Out     0.661     3.056       -         
N_83                                  Net         -        -       1.371     -           20        
I_DUT.U_6.is_up_RNI05LV1              SB_LUT4     I1       In      -         4.427       -         
I_DUT.U_6.is_up_RNI05LV1              SB_LUT4     O        Out     0.589     5.017       -         
un3_is_up_i_0                         Net         -        -       1.371     -           7         
I_DUT.U_6.adc_clock_RNO               SB_LUT4     I0       In      -         6.388       -         
I_DUT.U_6.adc_clock_RNO               SB_LUT4     O        Out     0.661     7.049       -         
adc_clock                             Net         -        -       1.507     -           1         
I_DUT.U_6.adc_clock                   SB_DFFS     D        In      -         8.556       -         
===================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          I_DUT.U_6.is_up / Q
    Ending point:                            I_DUT.U_6.adc_clock / D
    The start point is clocked by            EC5LP|iGCK_clk [rising] on pin C
    The end   point is clocked by            EC5LP|iGCK_clk [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                         Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
I_DUT.U_6.is_up              SB_DFFS     Q        Out     0.796     0.796       -         
is_up                        Net         -        -       1.599     -           3         
I_DUT.U_6.is_up_RNIQT8I      SB_LUT4     I1       In      -         2.395       -         
I_DUT.U_6.is_up_RNIQT8I      SB_LUT4     O        Out     0.589     2.984       -         
un3_is_up_i_0_o3_out         Net         -        -       1.371     -           5         
I_DUT.U_6.is_up_RNI05LV1     SB_LUT4     I0       In      -         4.355       -         
I_DUT.U_6.is_up_RNI05LV1     SB_LUT4     O        Out     0.661     5.017       -         
un3_is_up_i_0                Net         -        -       1.371     -           7         
I_DUT.U_6.adc_clock_RNO      SB_LUT4     I0       In      -         6.388       -         
I_DUT.U_6.adc_clock_RNO      SB_LUT4     O        Out     0.661     7.049       -         
adc_clock                    Net         -        -       1.507     -           1         
I_DUT.U_6.adc_clock          SB_DFFS     D        In      -         8.556       -         
==========================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for EC5LP 

Mapping to part: ice5lp1ksg48
Cell usage:
GND             12 uses
SB_CARRY        32 uses
SB_DFFER        30 uses
SB_DFFES        2 uses
SB_DFFR         28 uses
SB_DFFS         16 uses
SB_GB           2 uses
SB_IO_OD        3 uses
VCC             12 uses
SB_LUT4         146 uses

I/O ports: 35
I/O primitives: 29
SB_GB_IO       1 use
SB_IO          28 uses

I/O Register bits:                  0
Register bits not including I/Os:   76 (7%)
Total load per clock:
   EC5LP|iGCK_clk: 1

@S |Mapping Summary:
Total  LUTs: 146 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 146 = 146 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jul 24 15:20:31 2023

###########################################################]


Synthesis exit by 0.
Current Implementation test_Implmnt its sbt path: C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
15:25:48
