Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Wed Nov 30 12:10:40 2016
| Host         : sorina running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file LED_Buzzer_Control_wrapper_timing_summary_routed.rpt -rpx LED_Buzzer_Control_wrapper_timing_summary_routed.rpx
| Design       : LED_Buzzer_Control_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/counter_pwm1_carry__2_i_2/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg3_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg3_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 29 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.976        0.000                      0                 1543       -1.348       -5.616                     17                 1543        9.020        0.000                       0                   704  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.976        0.000                      0                 1543       -1.348       -5.616                     17                 1543        9.020        0.000                       0                   704  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.976ns,  Total Violation        0.000ns
Hold  :           17  Failing Endpoints,  Worst Slack       -1.348ns,  Total Violation       -5.616ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.976ns  (required time - arrival time)
  Source:                 LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.952ns  (logic 2.330ns (33.518%)  route 4.622ns (66.482%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.033ns = ( 21.033 - 20.000 ) 
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         2.004     2.004    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y44          FDRE                                         r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.419     2.423 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           1.629     4.051    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X3Y45          LUT3 (Prop_lut3_I1_O)        0.296     4.347 f  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.818     5.166    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I3_O)        0.124     5.290 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4/O
                         net (fo=16, routed)          1.601     6.891    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X1Y40          LUT4 (Prop_lut4_I1_O)        0.124     7.015 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     7.015    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[0]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.439 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.573     8.012    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/C[1]
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.303     8.315 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_9/O
                         net (fo=1, routed)           0.000     8.315    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_9_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.955 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     8.955    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/O[3]
    SLICE_X2Y40          FDRE                                         r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         1.033    21.033    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y40          FDRE                                         r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.139    21.172    
                         clock uncertainty           -0.302    20.870    
    SLICE_X2Y40          FDRE (Setup_fdre_C_D)        0.062    20.932    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         20.932    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                 11.976    

Slack (MET) :             12.036ns  (required time - arrival time)
  Source:                 LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 2.270ns (32.939%)  route 4.622ns (67.061%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.033ns = ( 21.033 - 20.000 ) 
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         2.004     2.004    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y44          FDRE                                         r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.419     2.423 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           1.629     4.051    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X3Y45          LUT3 (Prop_lut3_I1_O)        0.296     4.347 f  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.818     5.166    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I3_O)        0.124     5.290 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4/O
                         net (fo=16, routed)          1.601     6.891    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X1Y40          LUT4 (Prop_lut4_I1_O)        0.124     7.015 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     7.015    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[0]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.439 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.573     8.012    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/C[1]
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.303     8.315 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_9/O
                         net (fo=1, routed)           0.000     8.315    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_9_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.895 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     8.895    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/O[2]
    SLICE_X2Y40          FDRE                                         r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         1.033    21.033    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y40          FDRE                                         r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.139    21.172    
                         clock uncertainty           -0.302    20.870    
    SLICE_X2Y40          FDRE (Setup_fdre_C_D)        0.062    20.932    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         20.932    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                 12.036    

Slack (MET) :             12.353ns  (required time - arrival time)
  Source:                 LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 1.933ns (29.400%)  route 4.642ns (70.600%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.033ns = ( 21.033 - 20.000 ) 
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         2.004     2.004    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y44          FDRE                                         r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.419     2.423 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           1.629     4.051    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X3Y45          LUT3 (Prop_lut3_I1_O)        0.296     4.347 f  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.818     5.166    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I3_O)        0.124     5.290 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4/O
                         net (fo=16, routed)          1.601     6.891    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X1Y40          LUT4 (Prop_lut4_I1_O)        0.124     7.015 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     7.015    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[0]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.262 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.594     7.856    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/C[0]
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.299     8.155 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     8.155    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_10_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.579 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     8.579    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/O[1]
    SLICE_X2Y40          FDRE                                         r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         1.033    21.033    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y40          FDRE                                         r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.139    21.172    
                         clock uncertainty           -0.302    20.870    
    SLICE_X2Y40          FDRE (Setup_fdre_C_D)        0.062    20.932    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         20.932    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                 12.353    

Slack (MET) :             12.530ns  (required time - arrival time)
  Source:                 LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 1.756ns (27.447%)  route 4.642ns (72.553%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.033ns = ( 21.033 - 20.000 ) 
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         2.004     2.004    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y44          FDRE                                         r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.419     2.423 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=5, routed)           1.629     4.051    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X3Y45          LUT3 (Prop_lut3_I1_O)        0.296     4.347 f  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           0.818     5.166    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I3_O)        0.124     5.290 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4/O
                         net (fo=16, routed)          1.601     6.891    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X1Y40          LUT4 (Prop_lut4_I1_O)        0.124     7.015 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     7.015    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[0]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.262 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/O[0]
                         net (fo=1, routed)           0.594     7.856    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/C[0]
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.299     8.155 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     8.155    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_10_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.402 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     8.402    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/O[0]
    SLICE_X2Y40          FDRE                                         r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         1.033    21.033    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y40          FDRE                                         r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
                         clock pessimism              0.139    21.172    
                         clock uncertainty           -0.302    20.870    
    SLICE_X2Y40          FDRE (Setup_fdre_C_D)        0.062    20.932    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]
  -------------------------------------------------------------------
                         required time                         20.932    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                 12.530    

Slack (MET) :             13.153ns  (required time - arrival time)
  Source:                 LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 2.104ns (38.493%)  route 3.362ns (61.507%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 23.047 - 20.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         3.812     3.812    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y52          SRL16E                                       r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.614     5.426 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/Q
                         net (fo=2, routed)           0.947     6.372    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.124     6.496 f  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5/O
                         net (fo=1, routed)           0.469     6.965    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I0_O)        0.124     7.089 f  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.573     7.663    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_0
    SLICE_X5Y52          LUT5 (Prop_lut5_I3_O)        0.124     7.787 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=7, routed)           0.732     8.519    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X3Y50          LUT2 (Prop_lut2_I1_O)        0.118     8.637 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.641     9.277    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X4Y53          FDRE                                         r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         3.047    23.047    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X4Y53          FDRE                                         r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism              0.412    23.459    
                         clock uncertainty           -0.302    23.157    
    SLICE_X4Y53          FDRE (Setup_fdre_C_R)       -0.726    22.431    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         22.431    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                 13.153    

Slack (MET) :             13.153ns  (required time - arrival time)
  Source:                 LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 2.104ns (38.493%)  route 3.362ns (61.507%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 23.047 - 20.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         3.812     3.812    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y52          SRL16E                                       r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.614     5.426 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/Q
                         net (fo=2, routed)           0.947     6.372    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.124     6.496 f  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5/O
                         net (fo=1, routed)           0.469     6.965    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I0_O)        0.124     7.089 f  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.573     7.663    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_0
    SLICE_X5Y52          LUT5 (Prop_lut5_I3_O)        0.124     7.787 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=7, routed)           0.732     8.519    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X3Y50          LUT2 (Prop_lut2_I1_O)        0.118     8.637 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.641     9.277    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X4Y53          FDRE                                         r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         3.047    23.047    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X4Y53          FDRE                                         r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism              0.412    23.459    
                         clock uncertainty           -0.302    23.157    
    SLICE_X4Y53          FDRE (Setup_fdre_C_R)       -0.726    22.431    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         22.431    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                 13.153    

Slack (MET) :             13.153ns  (required time - arrival time)
  Source:                 LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 2.104ns (38.493%)  route 3.362ns (61.507%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 23.047 - 20.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         3.812     3.812    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y52          SRL16E                                       r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.614     5.426 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/Q
                         net (fo=2, routed)           0.947     6.372    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.124     6.496 f  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5/O
                         net (fo=1, routed)           0.469     6.965    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I0_O)        0.124     7.089 f  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.573     7.663    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_0
    SLICE_X5Y52          LUT5 (Prop_lut5_I3_O)        0.124     7.787 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=7, routed)           0.732     8.519    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X3Y50          LUT2 (Prop_lut2_I1_O)        0.118     8.637 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.641     9.277    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X4Y53          FDRE                                         r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         3.047    23.047    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X4Y53          FDRE                                         r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism              0.412    23.459    
                         clock uncertainty           -0.302    23.157    
    SLICE_X4Y53          FDRE (Setup_fdre_C_R)       -0.726    22.431    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         22.431    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                 13.153    

Slack (MET) :             13.153ns  (required time - arrival time)
  Source:                 LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 2.104ns (38.493%)  route 3.362ns (61.507%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 23.047 - 20.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         3.812     3.812    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y52          SRL16E                                       r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.614     5.426 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/Q
                         net (fo=2, routed)           0.947     6.372    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.124     6.496 f  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5/O
                         net (fo=1, routed)           0.469     6.965    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I0_O)        0.124     7.089 f  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.573     7.663    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_0
    SLICE_X5Y52          LUT5 (Prop_lut5_I3_O)        0.124     7.787 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=7, routed)           0.732     8.519    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X3Y50          LUT2 (Prop_lut2_I1_O)        0.118     8.637 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.641     9.277    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X4Y53          FDRE                                         r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         3.047    23.047    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X4Y53          FDRE                                         r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                         clock pessimism              0.412    23.459    
                         clock uncertainty           -0.302    23.157    
    SLICE_X4Y53          FDRE (Setup_fdre_C_R)       -0.726    22.431    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         22.431    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                 13.153    

Slack (MET) :             13.153ns  (required time - arrival time)
  Source:                 LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 2.104ns (38.493%)  route 3.362ns (61.507%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 23.047 - 20.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         3.812     3.812    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y52          SRL16E                                       r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.614     5.426 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/Q
                         net (fo=2, routed)           0.947     6.372    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.124     6.496 f  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5/O
                         net (fo=1, routed)           0.469     6.965    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I0_O)        0.124     7.089 f  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.573     7.663    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_0
    SLICE_X5Y52          LUT5 (Prop_lut5_I3_O)        0.124     7.787 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=7, routed)           0.732     8.519    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X3Y50          LUT2 (Prop_lut2_I1_O)        0.118     8.637 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.641     9.277    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X4Y53          FDRE                                         r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         3.047    23.047    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X4Y53          FDRE                                         r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/C
                         clock pessimism              0.412    23.459    
                         clock uncertainty           -0.302    23.157    
    SLICE_X4Y53          FDRE (Setup_fdre_C_R)       -0.726    22.431    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         22.431    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                 13.153    

Slack (MET) :             13.248ns  (required time - arrival time)
  Source:                 LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 2.104ns (38.493%)  route 3.362ns (61.507%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 23.047 - 20.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         3.812     3.812    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y52          SRL16E                                       r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.614     5.426 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/Q
                         net (fo=2, routed)           0.947     6.372    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.124     6.496 f  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5/O
                         net (fo=1, routed)           0.469     6.965    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I0_O)        0.124     7.089 f  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.573     7.663    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_0
    SLICE_X5Y52          LUT5 (Prop_lut5_I3_O)        0.124     7.787 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=7, routed)           0.732     8.519    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X3Y50          LUT2 (Prop_lut2_I1_O)        0.118     8.637 r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.641     9.277    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X5Y53          FDRE                                         r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         3.047    23.047    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X5Y53          FDRE                                         r  LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism              0.412    23.459    
                         clock uncertainty           -0.302    23.157    
    SLICE_X5Y53          FDRE (Setup_fdre_C_R)       -0.631    22.526    LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         22.526    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                 13.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.348ns  (arrival time - required time)
  Source:                 LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.518ns (27.287%)  route 1.380ns (72.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         1.526     1.526    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y39          FDSE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.418     1.944 r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=33, routed)          1.380     3.325    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr[3]
    SLICE_X16Y44         LUT6 (Prop_lut6_I3_O)        0.100     3.425 r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     3.425    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X16Y44         FDRE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         4.474     4.474    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y44         FDRE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism             -0.032     4.442    
    SLICE_X16Y44         FDRE (Hold_fdre_C_D)         0.330     4.772    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.772    
                         arrival time                           3.425    
  -------------------------------------------------------------------
                         slack                                 -1.348    

Slack (VIOLATED) :        -0.630ns  (arrival time - required time)
  Source:                 LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.518ns (25.376%)  route 1.523ns (74.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.960ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         1.526     1.526    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y39          FDSE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.418     1.944 r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=33, routed)          1.523     3.468    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr[2]
    SLICE_X13Y47         LUT6 (Prop_lut6_I5_O)        0.100     3.568 r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     3.568    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X13Y47         FDRE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         3.960     3.960    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y47         FDRE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism             -0.032     3.928    
    SLICE_X13Y47         FDRE (Hold_fdre_C_D)         0.269     4.197    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -4.197    
                         arrival time                           3.568    
  -------------------------------------------------------------------
                         slack                                 -0.630    

Slack (VIOLATED) :        -0.629ns  (arrival time - required time)
  Source:                 LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.518ns (25.351%)  route 1.525ns (74.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.960ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         1.526     1.526    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y39          FDSE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.418     1.944 r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=33, routed)          1.525     3.470    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr[2]
    SLICE_X13Y47         LUT6 (Prop_lut6_I5_O)        0.100     3.570 r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     3.570    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X13Y47         FDRE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         3.960     3.960    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y47         FDRE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.032     3.928    
    SLICE_X13Y47         FDRE (Hold_fdre_C_D)         0.270     4.198    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.198    
                         arrival time                           3.570    
  -------------------------------------------------------------------
                         slack                                 -0.629    

Slack (VIOLATED) :        -0.364ns  (arrival time - required time)
  Source:                 LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.518ns (29.669%)  route 1.228ns (70.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         1.526     1.526    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y39          FDSE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.418     1.944 r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=33, routed)          1.228     3.172    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr[2]
    SLICE_X9Y46          LUT6 (Prop_lut6_I5_O)        0.100     3.272 r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     3.272    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X9Y46          FDRE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         3.398     3.398    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y46          FDRE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism             -0.032     3.366    
    SLICE_X9Y46          FDRE (Hold_fdre_C_D)         0.270     3.636    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.636    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                 -0.364    

Slack (VIOLATED) :        -0.329ns  (arrival time - required time)
  Source:                 LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.518ns (29.112%)  route 1.261ns (70.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         1.526     1.526    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y39          FDSE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.418     1.944 r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=33, routed)          1.261     3.206    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr[2]
    SLICE_X9Y46          LUT6 (Prop_lut6_I5_O)        0.100     3.306 r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     3.306    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X9Y46          FDRE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         3.398     3.398    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y46          FDRE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism             -0.032     3.366    
    SLICE_X9Y46          FDRE (Hold_fdre_C_D)         0.269     3.635    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.635    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                 -0.329    

Slack (VIOLATED) :        -0.327ns  (arrival time - required time)
  Source:                 LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.518ns (29.063%)  route 1.264ns (70.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         1.526     1.526    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y39          FDSE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.418     1.944 r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=33, routed)          1.264     3.209    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr[2]
    SLICE_X9Y46          LUT6 (Prop_lut6_I5_O)        0.100     3.309 r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     3.309    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X9Y46          FDRE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         3.398     3.398    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y46          FDRE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.032     3.366    
    SLICE_X9Y46          FDRE (Hold_fdre_C_D)         0.270     3.636    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.636    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                 -0.327    

Slack (VIOLATED) :        -0.305ns  (arrival time - required time)
  Source:                 LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.209ns (33.569%)  route 0.414ns (66.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         0.762     0.762    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y39          FDSE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.164     0.926 r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=33, routed)          0.414     1.340    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr[3]
    SLICE_X10Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.385 r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.385    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X10Y42         FDRE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         1.582     1.582    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y42         FDRE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.013     1.569    
    SLICE_X10Y42         FDRE (Hold_fdre_C_D)         0.121     1.690    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                 -0.305    

Slack (VIOLATED) :        -0.304ns  (arrival time - required time)
  Source:                 LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.209ns (33.569%)  route 0.414ns (66.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         0.762     0.762    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y39          FDSE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.164     0.926 r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=33, routed)          0.414     1.340    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr[3]
    SLICE_X10Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.385 r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.385    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X10Y42         FDRE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         1.582     1.582    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y42         FDRE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism             -0.013     1.569    
    SLICE_X10Y42         FDRE (Hold_fdre_C_D)         0.120     1.689    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                 -0.304    

Slack (VIOLATED) :        -0.243ns  (arrival time - required time)
  Source:                 LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.528%)  route 0.476ns (69.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         0.762     0.762    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y39          FDSE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.164     0.926 r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=33, routed)          0.476     1.402    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr[3]
    SLICE_X10Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.447 r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     1.447    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X10Y42         FDRE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         1.582     1.582    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y42         FDRE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism             -0.013     1.569    
    SLICE_X10Y42         FDRE (Hold_fdre_C_D)         0.121     1.690    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                 -0.243    

Slack (VIOLATED) :        -0.194ns  (arrival time - required time)
  Source:                 LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.518ns (27.034%)  route 1.398ns (72.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         1.526     1.526    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y39          FDSE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDSE (Prop_fdse_C_Q)         0.418     1.944 r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=33, routed)          1.398     3.342    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_araddr[3]
    SLICE_X9Y46          LUT6 (Prop_lut6_I3_O)        0.100     3.442 r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     3.442    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X9Y46          FDRE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=705, routed)         3.398     3.398    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y46          FDRE                                         r  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism             -0.032     3.366    
    SLICE_X9Y46          FDRE (Hold_fdre_C_D)         0.271     3.637    LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.637    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                 -0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y42  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y42  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y49  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y49  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y49  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y49  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y44  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y49  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[20]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y49  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[21]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y49  LED_Buzzer_Control_i/PWM_0/U0/PWM_v1_0_S00_AXI_inst/slv_reg2_reg[22]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43   LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43   LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y45   LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45   LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y45   LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y45   LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y45   LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45   LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46   LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46   LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42   LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45   LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47   LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47   LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y45   LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46   LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46   LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46   LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46   LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42   LED_Buzzer_Control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK



