
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003639                       # Number of seconds simulated
sim_ticks                                  3639364581                       # Number of ticks simulated
final_tick                               533210708835                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 122701                       # Simulator instruction rate (inst/s)
host_op_rate                                   155524                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 220707                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889212                       # Number of bytes of host memory used
host_seconds                                 16489.54                       # Real time elapsed on the host
sim_insts                                  2023286531                       # Number of instructions simulated
sim_ops                                    2564519021                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       308352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       173184                       # Number of bytes read from this memory
system.physmem.bytes_read::total               492672                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11136                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       192768                       # Number of bytes written to this memory
system.physmem.bytes_written::total            192768                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2409                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1353                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3849                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1506                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1506                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1547523                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     84726878                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1512352                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     47586329                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               135373082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1547523                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1512352                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3059875                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          52967488                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               52967488                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          52967488                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1547523                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     84726878                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1512352                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     47586329                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              188340570                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8727494                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3088873                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2535929                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206395                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1268114                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1195868                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299331                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8837                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3318232                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16800606                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3088873                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1495199                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3600823                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039594                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        787921                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632740                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92521                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8537008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.414726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.313654                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4936185     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354850      4.16%     61.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          338902      3.97%     65.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315028      3.69%     69.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          264778      3.10%     72.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188174      2.20%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          133868      1.57%     76.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          208177      2.44%     78.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1797046     21.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8537008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.353924                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.925021                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3474163                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       754264                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3440234                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        42174                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        826170                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       497172                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3880                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19966626                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10435                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        826170                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3655804                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         387485                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        87063                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3294017                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       286466                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19368769                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           69                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156826                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        80323                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26848269                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90219959                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90219959                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10053091                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3609                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1894                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           699206                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1899532                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014416                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23751                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       421795                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18055814                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3505                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14606291                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23485                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5725744                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17510433                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          253                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8537008                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.710938                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839106                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3054574     35.78%     35.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1712519     20.06%     55.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1358987     15.92%     71.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       814784      9.54%     81.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835394      9.79%     91.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381001      4.46%     95.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       242700      2.84%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67727      0.79%     99.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69322      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8537008                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63483     58.33%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20940     19.24%     77.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24405     22.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12013092     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200530      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1543705     10.57%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847370      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14606291                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.673595                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             108828                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007451                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37881901                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23785288                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14235577                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14715119                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45912                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       667169                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          402                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232447                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           77                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        826170                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         299368                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13845                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18059320                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        83652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1899532                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014416                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1884                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9446                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1420                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121804                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116697                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238501                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14366264                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465433                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240025                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2299609                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018964                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834176                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.646093                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14246057                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14235577                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9200564                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24898535                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.631119                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369522                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5820825                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205547                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7710838                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.587271                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.111583                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3120729     40.47%     40.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049361     26.58%     67.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849786     11.02%     78.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431341      5.59%     83.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450119      5.84%     89.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226697      2.94%     92.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155468      2.02%     94.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89230      1.16%     95.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338107      4.38%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7710838                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009335                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338107                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25432591                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36946769                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4102                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 190486                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.872749                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.872749                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.145804                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.145804                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64936918                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19474849                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18736273                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3244                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8727494                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3141083                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2558029                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       210598                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1273899                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1215618                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          331333                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9336                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3131977                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17341390                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3141083                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1546951                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3818074                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1133912                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        669844                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1533167                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89128                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8539269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.513796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4721195     55.29%     55.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          333550      3.91%     59.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          271886      3.18%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          655649      7.68%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          176073      2.06%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          235970      2.76%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          163258      1.91%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           95482      1.12%     77.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1886206     22.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8539269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359907                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.986984                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3269520                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       655564                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3671594                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23529                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        919060                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       533914                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          320                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20782560                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1665                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        919060                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3509317                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         104355                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       206241                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3450349                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       349942                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20046289                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          136                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        139067                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       114722                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28019875                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93597696                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93597696                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17198909                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10820961                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4211                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2528                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           983512                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1888925                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       979822                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19539                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       310466                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18934004                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4220                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15012868                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30831                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6522104                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20100225                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          796                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8539269                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.758098                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896648                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3004204     35.18%     35.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1824670     21.37%     56.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1176244     13.77%     70.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       883064     10.34%     80.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       768235      9.00%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       399252      4.68%     94.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       341867      4.00%     98.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67748      0.79%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73985      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8539269                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          88734     69.09%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         20256     15.77%     84.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        19444     15.14%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12477721     83.11%     83.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       209547      1.40%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1676      0.01%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1497629      9.98%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       826295      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15012868                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.720181                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             128435                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008555                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38724271                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25460512                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14629801                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15141303                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        57694                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       749645                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          369                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          187                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       249345                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           37                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        919060                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          56290                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8050                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18938226                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42288                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1888925                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       979822                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2512                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6579                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          187                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       126304                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121550                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       247854                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14776731                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1404812                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       236137                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2209575                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2082460                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            804763                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.693124                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14639787                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14629801                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9514752                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27039953                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.676289                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351878                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10078679                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12387825                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6550614                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3424                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       214076                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7620208                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.625654                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.145462                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2972152     39.00%     39.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2104727     27.62%     66.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       849533     11.15%     77.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       488714      6.41%     84.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       389517      5.11%     89.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       161697      2.12%     91.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       192373      2.52%     93.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94861      1.24%     95.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       366634      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7620208                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10078679                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12387825                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1869757                       # Number of memory references committed
system.switch_cpus1.commit.loads              1139280                       # Number of loads committed
system.switch_cpus1.commit.membars               1702                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1776948                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11165291                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       252575                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       366634                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26191844                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38796596                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3331                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 188225                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10078679                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12387825                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10078679                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.865936                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.865936                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.154819                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.154819                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66475997                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20198188                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19157748                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3418                       # number of misc regfile writes
system.l20.replacements                          2453                       # number of replacements
system.l20.tagsinuse                      4094.978095                       # Cycle average of tags in use
system.l20.total_refs                          502596                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6549                       # Sample count of references to valid blocks.
system.l20.avg_refs                         76.743930                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.437750                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    38.335397                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1192.070560                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2854.134388                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002548                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009359                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.291033                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.696810                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999751                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         7976                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   7977                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1655                       # number of Writeback hits
system.l20.Writeback_hits::total                 1655                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         8024                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8025                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         8024                       # number of overall hits
system.l20.overall_hits::total                   8025                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2409                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2453                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2409                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2453                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2409                       # number of overall misses
system.l20.overall_misses::total                 2453                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5661137                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    226251266                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      231912403                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5661137                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    226251266                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       231912403                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5661137                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    226251266                       # number of overall miss cycles
system.l20.overall_miss_latency::total      231912403                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10385                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10430                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1655                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1655                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10433                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10478                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10433                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10478                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.231969                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.235187                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.230902                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.234110                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.230902                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.234110                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 128662.204545                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 93919.163968                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 94542.357521                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 128662.204545                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 93919.163968                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 94542.357521                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 128662.204545                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 93919.163968                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 94542.357521                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 605                       # number of writebacks
system.l20.writebacks::total                      605                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2409                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2453                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2409                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2453                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2409                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2453                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5333509                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    208366604                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    213700113                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5333509                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    208366604                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    213700113                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5333509                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    208366604                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    213700113                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.231969                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.235187                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.230902                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.234110                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.230902                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.234110                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121216.113636                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86495.061851                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 87117.860987                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 121216.113636                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 86495.061851                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 87117.860987                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 121216.113636                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 86495.061851                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 87117.860987                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1397                       # number of replacements
system.l21.tagsinuse                      4094.308850                       # Cycle average of tags in use
system.l21.total_refs                          351853                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5491                       # Sample count of references to valid blocks.
system.l21.avg_refs                         64.078128                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          162.318592                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    39.722424                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   699.092849                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3193.174985                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.039629                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.009698                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.170677                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.779584                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999587                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4201                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4202                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2487                       # number of Writeback hits
system.l21.Writeback_hits::total                 2487                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4253                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4254                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4253                       # number of overall hits
system.l21.overall_hits::total                   4254                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1352                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1395                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1353                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1396                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1353                       # number of overall misses
system.l21.overall_misses::total                 1396                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4965362                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    114312840                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      119278202                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data        62260                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total        62260                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4965362                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    114375100                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       119340462                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4965362                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    114375100                       # number of overall miss cycles
system.l21.overall_miss_latency::total      119340462                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5553                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5597                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2487                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2487                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           53                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               53                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5606                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5650                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5606                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5650                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.243472                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.249241                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.018868                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.018868                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.241349                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.247080                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.241349                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.247080                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 115473.534884                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 84550.917160                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 85504.087455                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data        62260                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total        62260                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 115473.534884                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 84534.441981                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 85487.436963                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 115473.534884                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 84534.441981                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 85487.436963                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 901                       # number of writebacks
system.l21.writebacks::total                      901                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1352                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1395                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1353                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1396                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1353                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1396                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4634078                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    103757931                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    108392009                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data        54462                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total        54462                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4634078                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    103812393                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    108446471                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4634078                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    103812393                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    108446471                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.243472                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.249241                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.018868                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.241349                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.247080                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.241349                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.247080                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 107769.255814                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 76744.031805                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 77700.364875                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        54462                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        54462                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 107769.255814                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 76727.563193                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 77683.718481                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 107769.255814                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 76727.563193                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 77683.718481                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               578.651422                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641367                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709285.609215                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.773930                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.877492                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065343                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861983                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927326                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632673                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632673                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632673                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632673                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632673                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632673                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           67                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           67                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           67                       # number of overall misses
system.cpu0.icache.overall_misses::total           67                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8116710                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8116710                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8116710                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8116710                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8116710                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8116710                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632740                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632740                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632740                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632740                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632740                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632740                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 121144.925373                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 121144.925373                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 121144.925373                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 121144.925373                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 121144.925373                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 121144.925373                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           22                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           22                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5853466                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5853466                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5853466                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5853466                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5853466                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5853466                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 130077.022222                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 130077.022222                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 130077.022222                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 130077.022222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 130077.022222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 130077.022222                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10433                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174373722                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10689                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16313.380298                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.278876                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.721124                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899527                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100473                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1128979                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1128979                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778471                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778471                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1744                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1744                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907450                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907450                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907450                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907450                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36948                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36948                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          174                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          174                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37122                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37122                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37122                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37122                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1514882576                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1514882576                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5674763                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5674763                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1520557339                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1520557339                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1520557339                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1520557339                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1165927                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1165927                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1744                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944572                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944572                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944572                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944572                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031690                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031690                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000223                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000223                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019090                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019090                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019090                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019090                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41000.394500                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41000.394500                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32613.580460                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32613.580460                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 40961.083428                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40961.083428                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 40961.083428                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40961.083428                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1655                       # number of writebacks
system.cpu0.dcache.writebacks::total             1655                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26563                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26563                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          126                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          126                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26689                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26689                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26689                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26689                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10385                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10385                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10433                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10433                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10433                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10433                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    298298833                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    298298833                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       916787                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       916787                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    299215620                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    299215620                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    299215620                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    299215620                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008907                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008907                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005365                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005365                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005365                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005365                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 28724.008955                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28724.008955                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19099.729167                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19099.729167                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 28679.729704                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 28679.729704                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 28679.729704                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 28679.729704                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               514.672641                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004749768                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1939671.366795                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.672641                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065181                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.824796                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1533104                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1533104                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1533104                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1533104                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1533104                       # number of overall hits
system.cpu1.icache.overall_hits::total        1533104                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           63                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           63                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           63                       # number of overall misses
system.cpu1.icache.overall_misses::total           63                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7374584                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7374584                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7374584                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7374584                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7374584                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7374584                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1533167                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1533167                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1533167                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1533167                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1533167                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1533167                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 117056.888889                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 117056.888889                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 117056.888889                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 117056.888889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 117056.888889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 117056.888889                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           19                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           19                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5104038                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5104038                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5104038                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5104038                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5104038                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5104038                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 116000.863636                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 116000.863636                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 116000.863636                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 116000.863636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 116000.863636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 116000.863636                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5606                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158209966                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5862                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26989.076424                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.619123                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.380877                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.881325                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.118675                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1066375                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1066375                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       726373                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        726373                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1908                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1908                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1709                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1709                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1792748                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1792748                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1792748                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1792748                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13986                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13986                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          511                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          511                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14497                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14497                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14497                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14497                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    672530206                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    672530206                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     36121572                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     36121572                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    708651778                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    708651778                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    708651778                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    708651778                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1080361                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1080361                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       726884                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       726884                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1709                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1709                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1807245                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1807245                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1807245                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1807245                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012946                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012946                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000703                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000703                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008022                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008022                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008022                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008022                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 48085.957815                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48085.957815                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 70688.007828                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70688.007828                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 48882.650066                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 48882.650066                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 48882.650066                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 48882.650066                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       150523                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 75261.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2487                       # number of writebacks
system.cpu1.dcache.writebacks::total             2487                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8433                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8433                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          458                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          458                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8891                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8891                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8891                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8891                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5553                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5553                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5606                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5606                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5606                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5606                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    152145369                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    152145369                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1089072                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1089072                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    153234441                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    153234441                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    153234441                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    153234441                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005140                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005140                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003102                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003102                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003102                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003102                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 27398.769854                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27398.769854                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 20548.528302                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20548.528302                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 27334.006600                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27334.006600                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 27334.006600                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27334.006600                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
