# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TwoChannelTDC.srcs/sources_1/new/Edge_Detect.vhd" \
"../../../../TwoChannelTDC.srcs/sim_1/new/EDGE_DETECT_TB.vhd" \

# Do not sort compile order
nosort
