--M7_reg[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg[0] at LC_X22_Y23_N5
--operation mode is normal

M7_reg[0]_lut_out = !FB1L3Q & M7_reg[1];
M7_reg[0] = DFFEA(M7_reg[0]_lut_out, !GLOBAL(EB1_tx_clk_divide[2]), GLOBAL(rst_n), , FB1L2Q, , );


--FB1L4Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|pres_state~22 at LC_X22_Y22_N6
--operation mode is normal

FB1L4Q_lut_out = FB1L3Q # FB1L4Q & !FB1L1;
FB1L4Q = DFFEA(FB1L4Q_lut_out, !GLOBAL(EB1_tx_clk_divide[2]), GLOBAL(rst_n), , , , );


--FB1L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|tx_o~1 at LC_X21_Y23_N2
--operation mode is normal

FB1L5 = M7_reg[0] # !FB1L4Q;


--K1_count[4] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[4] at LC_X5_Y21_N2
--operation mode is normal

K1_count[4]_lut_out = K1L51;
K1_count[4] = DFFEA(K1_count[4]_lut_out, GLOBAL(G1L49Q), !GLOBAL(K1L211), , , VCC, GLOBAL(K1_count[31]));


--K1_count[0] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[0] at LC_X5_Y21_N8
--operation mode is normal

K1_count[0]_lut_out = K1L1;
K1_count[0] = DFFEA(K1_count[0]_lut_out, GLOBAL(G1L49Q), !GLOBAL(K1L211), , , VCC, GLOBAL(K1_count[31]));


--K1_count[1] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[1] at LC_X5_Y20_N0
--operation mode is normal

K1_count[1]_lut_out = K1L3;
K1_count[1] = DFFEA(K1_count[1]_lut_out, GLOBAL(G1L49Q), !GLOBAL(K1L211), , , VCC, GLOBAL(K1_count[31]));


--K1_count[2] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[2] at LC_X5_Y20_N3
--operation mode is normal

K1_count[2]_lut_out = K1L7;
K1_count[2] = DFFEA(K1_count[2]_lut_out, GLOBAL(G1L49Q), !GLOBAL(K1L211), , , VCC, GLOBAL(K1_count[31]));


--K1_count[3] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[3] at LC_X5_Y20_N2
--operation mode is normal

K1_count[3]_lut_out = K1L11;
K1_count[3] = DFFEA(K1_count[3]_lut_out, GLOBAL(G1L49Q), !GLOBAL(K1L211), , , VCC, GLOBAL(K1_count[31]));


--G1L65 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~48 at LC_X2_Y20_N2
--operation mode is normal

G1L65 = K1_count[3] & K1_count[2] & K1_count[1] & K1_count[0];


--G1L04 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~32 at LC_X2_Y17_N8
--operation mode is normal

G1L04 = G1L65 & K1_count[4];


--M2_reg[15] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[15] at LC_X6_Y21_N2
--operation mode is normal

M2_reg[15]_lut_out = J2L1Q & M2_reg[14] # !J2L1Q & U1_q_b[15];
M2_reg[15] = DFFEA(M2_reg[15]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--G1L19Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_current_state~22 at LC_X2_Y17_N9
--operation mode is normal

G1L19Q_lut_out = G1L061 & (G1L49Q # !HB1L72 & G1L09Q) # !G1L061 & !HB1L72 & G1L09Q;
G1L19Q = DFFEA(G1L19Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--G1L29Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_current_state~23 at LC_X2_Y18_N2
--operation mode is normal

G1L29Q_lut_out = G1L19Q # G1L29Q & (J2L4 # !J2L3Q);
G1L29Q = DFFEA(G1L29Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--G1L39Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_current_state~24 at LC_X2_Y18_N4
--operation mode is normal

G1L39Q_lut_out = G1L29Q & !J2L4 & J2L3Q;
G1L39Q = DFFEA(G1L39Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--G1L721 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[31]~975 at LC_X2_Y18_N5
--operation mode is normal

G1L721 = G1L39Q # G1L19Q # G1L29Q;


--G1L55 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~47 at LC_X5_Y24_N2
--operation mode is normal

G1L55 = K1_count[3] & K1_count[2] & K1_count[1] & !K1_count[0];


--G1L93 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~31 at LC_X5_Y25_N9
--operation mode is normal

G1L93 = K1_count[4] & G1L55;


--G1L45 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~46 at LC_X2_Y23_N5
--operation mode is normal

G1L45 = K1_count[2] & K1_count[3] & !K1_count[1] & K1_count[0];


--G1L83 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~30 at LC_X2_Y22_N2
--operation mode is normal

G1L83 = G1L45 & K1_count[4];


--G1L35 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~45 at LC_X2_Y23_N4
--operation mode is normal

G1L35 = K1_count[2] & K1_count[3] & !K1_count[1] & !K1_count[0];


--G1L73 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~29 at LC_X1_Y20_N4
--operation mode is normal

G1L73 = G1L35 & K1_count[4];


--G1L25 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~44 at LC_X1_Y22_N5
--operation mode is normal

G1L25 = K1_count[3] & !K1_count[2] & K1_count[1] & K1_count[0];


--G1L63 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~28 at LC_X1_Y22_N2
--operation mode is normal

G1L63 = G1L25 & K1_count[4];


--G1L15 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~43 at LC_X3_Y24_N2
--operation mode is normal

G1L15 = !K1_count[0] & !K1_count[2] & K1_count[3] & K1_count[1];


--G1L53 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~27 at LC_X2_Y24_N0
--operation mode is normal

G1L53 = K1_count[4] & G1L15;


--G1L05 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~42 at LC_X1_Y21_N5
--operation mode is normal

G1L05 = K1_count[3] & !K1_count[2] & !K1_count[1] & K1_count[0];


--G1L43 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~26 at LC_X1_Y23_N1
--operation mode is normal

G1L43 = K1_count[4] & G1L05;


--G1L94 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~41 at LC_X1_Y23_N5
--operation mode is normal

G1L94 = K1_count[3] & !K1_count[2] & !K1_count[1] & !K1_count[0];


--G1L33 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~25 at LC_X1_Y23_N2
--operation mode is normal

G1L33 = K1_count[4] & G1L94;


--G1L84 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~40 at LC_X2_Y24_N8
--operation mode is normal

G1L84 = K1_count[2] & K1_count[1] & !K1_count[3] & K1_count[0];


--G1L23 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~24 at LC_X2_Y25_N6
--operation mode is normal

G1L23 = K1_count[4] & G1L84;


--G1L74 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~39 at LC_X2_Y23_N8
--operation mode is normal

G1L74 = K1_count[2] & !K1_count[3] & K1_count[1] & !K1_count[0];


--G1L13 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~23 at LC_X2_Y24_N7
--operation mode is normal

G1L13 = K1_count[4] & G1L74;


--G1L64 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~38 at LC_X1_Y24_N6
--operation mode is normal

G1L64 = !K1_count[3] & K1_count[2] & !K1_count[1] & K1_count[0];


--G1L03 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~22 at LC_X1_Y24_N1
--operation mode is normal

G1L03 = K1_count[4] & G1L64;


--G1L54 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~37 at LC_X2_Y23_N9
--operation mode is normal

G1L54 = K1_count[2] & !K1_count[3] & !K1_count[1] & !K1_count[0];


--G1L92 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~21 at LC_X1_Y18_N4
--operation mode is normal

G1L92 = K1_count[4] & G1L54;


--G1L44 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~36 at LC_X1_Y20_N5
--operation mode is normal

G1L44 = !K1_count[2] & K1_count[1] & !K1_count[3] & K1_count[0];


--G1L82 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~20 at LC_X1_Y18_N6
--operation mode is normal

G1L82 = G1L44 & K1_count[4];


--G1L34 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~35 at LC_X3_Y24_N1
--operation mode is normal

G1L34 = !K1_count[0] & !K1_count[2] & !K1_count[3] & K1_count[1];


--G1L72 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~19 at LC_X3_Y24_N6
--operation mode is normal

G1L72 = G1L34 & K1_count[4];


--G1L24 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~34 at LC_X2_Y23_N7
--operation mode is normal

G1L24 = !K1_count[2] & !K1_count[3] & !K1_count[1] & K1_count[0];


--G1L62 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~18 at LC_X1_Y25_N3
--operation mode is normal

G1L62 = K1_count[4] & G1L24;


--G1L14 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~33 at LC_X1_Y21_N2
--operation mode is normal

G1L14 = !K1_count[3] & !K1_count[2] & !K1_count[1] & !K1_count[0];


--G1L52 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~17 at LC_X1_Y21_N9
--operation mode is normal

G1L52 = K1_count[4] & G1L14;


--G1L42 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~16 at LC_X1_Y17_N8
--operation mode is normal

G1L42 = !K1_count[4] & G1L65;


--G1L32 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~15 at LC_X5_Y25_N7
--operation mode is normal

G1L32 = !K1_count[4] & G1L55;


--G1L22 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~14 at LC_X2_Y23_N6
--operation mode is normal

G1L22 = !K1_count[4] & G1L45;


--G1L12 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~13 at LC_X2_Y24_N1
--operation mode is normal

G1L12 = !K1_count[4] & G1L35;


--G1L02 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~12 at LC_X1_Y22_N9
--operation mode is normal

G1L02 = G1L25 & !K1_count[4];


--G1L91 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~11 at LC_X3_Y24_N7
--operation mode is normal

G1L91 = !K1_count[4] & G1L15;


--G1L81 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~10 at LC_X1_Y19_N9
--operation mode is normal

G1L81 = G1L05 & !K1_count[4];


--G1L71 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~9 at LC_X1_Y23_N4
--operation mode is normal

G1L71 = !K1_count[4] & G1L94;


--G1L61 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~8 at LC_X2_Y25_N7
--operation mode is normal

G1L61 = !K1_count[4] & G1L84;


--G1L51 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~7 at LC_X1_Y20_N2
--operation mode is normal

G1L51 = G1L74 & !K1_count[4];


--G1L41 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~6 at LC_X1_Y24_N7
--operation mode is normal

G1L41 = !K1_count[4] & G1L64;


--G1L31 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~5 at LC_X2_Y23_N3
--operation mode is normal

G1L31 = !K1_count[4] & G1L54;


--G1L21 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~4 at LC_X1_Y18_N5
--operation mode is normal

G1L21 = G1L44 & !K1_count[4];


--G1L11 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~3 at LC_X3_Y25_N9
--operation mode is normal

G1L11 = !K1_count[4] & G1L34;


--G1L01 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~2 at LC_X2_Y25_N4
--operation mode is normal

G1L01 = !K1_count[4] & G1L24;


--G1L9 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|Decoder~1 at LC_X1_Y21_N1
--operation mode is normal

G1L9 = !K1_count[4] & G1L14;


--G1L09Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_current_state~21 at LC_X3_Y17_N2
--operation mode is normal

G1L09Q_lut_out = G1L98Q & HB1L72 & G1L09Q # !G1L98Q & (H1L1 # HB1L72 & G1L09Q);
G1L09Q = DFFEA(G1L09Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--G1L98Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_current_state~20 at LC_X1_Y17_N7
--operation mode is normal

G1L98Q_lut_out = G1L061 & (G1L98Q # H1L1) # !G1L061 & !G1L49Q & (G1L98Q # H1L1);
G1L98Q = DFFEA(G1L98Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--G1L161 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|reduce_or~1 at LC_X1_Y17_N2
--operation mode is normal

G1L49Q_qfbk = G1L49Q;
G1L161 = G1L49Q_qfbk # G1L09Q # !G1L98Q;

--G1L49Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_current_state~25 at LC_X1_Y17_N2
--operation mode is normal

G1L49Q_sload_eqn = G1L39Q;
G1L49Q = DFFEA(G1L49Q_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--J2L1Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|current_state~20 at LC_X2_Y17_N5
--operation mode is normal

J2L1Q_lut_out = J2L4 & (J2L1Q # G1L19Q) # !J2L4 & !J2L3Q & (J2L1Q # G1L19Q);
J2L1Q = DFFEA(J2L1Q_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--J2L51 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|spi_ncs_o~1 at LC_X2_Y17_N3
--operation mode is normal

J2L51 = J2L1Q # G1L19Q;


--G1L951 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[31]~3200 at LC_X2_Y16_N2
--operation mode is normal

G1L951 = G1L161 # G1L721 & (!G1L04 # !J2L51);


--G1L851 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[30]~3201 at LC_X5_Y25_N4
--operation mode is normal

G1L851 = G1L161 # G1L721 & (!J2L51 # !G1L93);


--G1L751 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[29]~3202 at LC_X1_Y19_N4
--operation mode is normal

G1L751 = G1L161 # G1L721 & (!J2L51 # !G1L83);


--G1L651 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[28]~3203 at LC_X1_Y16_N5
--operation mode is normal

G1L651 = G1L161 # G1L721 & (!J2L51 # !G1L73);


--G1L551 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[27]~3204 at LC_X1_Y16_N1
--operation mode is normal

G1L551 = G1L161 # G1L721 & (!J2L51 # !G1L63);


--G1L451 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[26]~3205 at LC_X2_Y25_N1
--operation mode is normal

G1L451 = G1L161 # G1L721 & (!G1L53 # !J2L51);


--G1L351 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[25]~3206 at LC_X1_Y19_N1
--operation mode is normal

G1L351 = G1L161 # G1L721 & (!J2L51 # !G1L43);


--G1L251 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[24]~3207 at LC_X1_Y25_N7
--operation mode is normal

G1L251 = G1L161 # G1L721 & (!J2L51 # !G1L33);


--G1L151 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[23]~3208 at LC_X1_Y25_N5
--operation mode is normal

G1L151 = G1L161 # G1L721 & (!J2L51 # !G1L23);


--G1L051 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[22]~3209 at LC_X2_Y24_N6
--operation mode is normal

G1L051 = G1L161 # G1L721 & (!G1L13 # !J2L51);


--G1L941 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[21]~3210 at LC_X1_Y24_N9
--operation mode is normal

G1L941 = G1L161 # G1L721 & (!J2L51 # !G1L03);


--G1L841 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[20]~3211 at LC_X2_Y16_N0
--operation mode is normal

G1L841 = G1L161 # G1L721 & (!J2L51 # !G1L92);


--G1L741 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[19]~3212 at LC_X1_Y19_N2
--operation mode is normal

G1L741 = G1L161 # G1L721 & (!J2L51 # !G1L82);


--G1L641 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[18]~3213 at LC_X2_Y24_N2
--operation mode is normal

G1L641 = G1L161 # G1L721 & (!G1L72 # !J2L51);


--G1L541 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[17]~3214 at LC_X1_Y25_N0
--operation mode is normal

G1L541 = G1L161 # G1L721 & (!J2L51 # !G1L62);


--G1L441 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[16]~3215 at LC_X1_Y19_N7
--operation mode is normal

G1L441 = G1L161 # G1L721 & (!J2L51 # !G1L52);


--G1L341 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[15]~3216 at LC_X1_Y16_N4
--operation mode is normal

G1L341 = G1L161 # G1L721 & (!J2L51 # !G1L42);


--G1L241 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[14]~3217 at LC_X5_Y25_N2
--operation mode is normal

G1L241 = G1L161 # G1L721 & (!G1L32 # !J2L51);


--G1L141 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[13]~3218 at LC_X2_Y23_N1
--operation mode is normal

G1L141 = G1L161 # G1L721 & (!J2L51 # !G1L22);


--G1L041 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[12]~3219 at LC_X3_Y24_N9
--operation mode is normal

G1L041 = G1L161 # G1L721 & (!J2L51 # !G1L12);


--G1L931 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[11]~3220 at LC_X1_Y22_N8
--operation mode is normal

G1L931 = G1L161 # G1L721 & (!J2L51 # !G1L02);


--G1L831 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[10]~3221 at LC_X3_Y25_N2
--operation mode is normal

G1L831 = G1L161 # G1L721 & (!J2L51 # !G1L91);


--G1L731 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[9]~3222 at LC_X1_Y16_N3
--operation mode is normal

G1L731 = G1L161 # G1L721 & (!J2L51 # !G1L81);


--G1L631 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[8]~3223 at LC_X1_Y19_N8
--operation mode is normal

G1L631 = G1L161 # G1L721 & (!J2L51 # !G1L71);


--G1L531 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[7]~3224 at LC_X2_Y25_N8
--operation mode is normal

G1L531 = G1L161 # G1L721 & (!G1L61 # !J2L51);


--G1L431 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[6]~3225 at LC_X1_Y19_N5
--operation mode is normal

G1L431 = G1L161 # G1L721 & (!J2L51 # !G1L51);


--G1L331 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[5]~3226 at LC_X1_Y25_N6
--operation mode is normal

G1L331 = G1L161 # G1L721 & (!J2L51 # !G1L41);


--G1L231 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[4]~3227 at LC_X3_Y25_N5
--operation mode is normal

G1L231 = G1L161 # G1L721 & (!J2L51 # !G1L31);


--G1L131 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[3]~3228 at LC_X1_Y16_N7
--operation mode is normal

G1L131 = G1L161 # G1L721 & (!J2L51 # !G1L21);


--G1L031 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[2]~3229 at LC_X3_Y25_N1
--operation mode is normal

G1L031 = G1L161 # G1L721 & (!J2L51 # !G1L11);


--G1L921 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[1]~3230 at LC_X3_Y25_N6
--operation mode is normal

G1L921 = G1L161 # G1L721 & (!J2L51 # !G1L01);


--G1L821 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_ncs_o[0]~3231 at LC_X1_Y21_N7
--operation mode is normal

G1L821 = G1L161 # G1L721 & (!J2L51 # !G1L9);


--KB1__clk0 is bc_pll:pll0|altpll:altpll_component|_clk0 at PLL_5
KB1__clk0 = PLL.CLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(inclk), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());

--KB1__clk1 is bc_pll:pll0|altpll:altpll_component|_clk1 at PLL_5
KB1__clk1 = PLL.CLK1(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(inclk), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());

--KB1__clk2 is bc_pll:pll0|altpll:altpll_component|_clk2 at PLL_5
KB1__clk2 = PLL.CLK2(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(inclk), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());


--G1L88 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[31]~97 at LC_X1_Y17_N6
--operation mode is normal

G1L88 = J2L1Q & G1L721 & G1L04 & GLOBAL(KB1__clk0);


--G1L78 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[30]~99 at LC_X5_Y25_N5
--operation mode is normal

G1L78 = G1L721 & J2L1Q & G1L93 & GLOBAL(KB1__clk0);


--G1L68 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[29]~101 at LC_X1_Y22_N4
--operation mode is normal

G1L68 = J2L1Q & G1L83 & G1L721 & GLOBAL(KB1__clk0);


--G1L58 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[28]~103 at LC_X1_Y16_N6
--operation mode is normal

G1L58 = J2L1Q & G1L721 & G1L73 & GLOBAL(KB1__clk0);


--G1L48 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[27]~105 at LC_X1_Y23_N9
--operation mode is normal

G1L48 = G1L63 & J2L1Q & G1L721 & GLOBAL(KB1__clk0);


--G1L38 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[26]~107 at LC_X2_Y24_N5
--operation mode is normal

G1L38 = G1L721 & G1L53 & J2L1Q & GLOBAL(KB1__clk0);


--G1L28 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[25]~109 at LC_X1_Y23_N0
--operation mode is normal

G1L28 = G1L43 & J2L1Q & G1L721 & GLOBAL(KB1__clk0);


--G1L18 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[24]~111 at LC_X1_Y25_N4
--operation mode is normal

G1L18 = G1L33 & J2L1Q & G1L721 & GLOBAL(KB1__clk0);


--G1L08 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[23]~113 at LC_X2_Y25_N2
--operation mode is normal

G1L08 = G1L721 & G1L23 & J2L1Q & GLOBAL(KB1__clk0);


--G1L97 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[22]~115 at LC_X2_Y24_N3
--operation mode is normal

G1L97 = G1L721 & G1L13 & J2L1Q & GLOBAL(KB1__clk0);


--G1L87 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[21]~117 at LC_X1_Y24_N4
--operation mode is normal

G1L87 = J2L1Q & G1L721 & G1L03 & GLOBAL(KB1__clk0);


--G1L77 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[20]~119 at LC_X1_Y16_N9
--operation mode is normal

G1L77 = J2L1Q & G1L721 & G1L92 & GLOBAL(KB1__clk0);


--G1L67 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[19]~121 at LC_X1_Y17_N5
--operation mode is normal

G1L67 = J2L1Q & G1L721 & G1L82 & GLOBAL(KB1__clk0);


--G1L57 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[18]~123 at LC_X2_Y24_N4
--operation mode is normal

G1L57 = G1L721 & G1L72 & J2L1Q & GLOBAL(KB1__clk0);


--G1L47 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[17]~125 at LC_X1_Y25_N2
--operation mode is normal

G1L47 = G1L62 & J2L1Q & G1L721 & GLOBAL(KB1__clk0);


--G1L37 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[16]~127 at LC_X1_Y21_N4
--operation mode is normal

G1L37 = G1L52 & G1L721 & J2L1Q & GLOBAL(KB1__clk0);


--G1L27 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[15]~129 at LC_X1_Y17_N4
--operation mode is normal

G1L27 = J2L1Q & G1L721 & G1L42 & GLOBAL(KB1__clk0);


--G1L17 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[14]~131 at LC_X5_Y25_N8
--operation mode is normal

G1L17 = G1L721 & J2L1Q & G1L32 & GLOBAL(KB1__clk0);


--G1L07 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[13]~133 at LC_X2_Y23_N2
--operation mode is normal

G1L07 = G1L721 & G1L22 & J2L1Q & GLOBAL(KB1__clk0);


--G1L96 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[12]~135 at LC_X3_Y24_N5
--operation mode is normal

G1L96 = G1L12 & G1L721 & J2L1Q & GLOBAL(KB1__clk0);


--G1L86 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[11]~137 at LC_X1_Y22_N1
--operation mode is normal

G1L86 = J2L1Q & G1L02 & G1L721 & GLOBAL(KB1__clk0);


--G1L76 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[10]~139 at LC_X3_Y24_N8
--operation mode is normal

G1L76 = J2L1Q & G1L721 & G1L91 & GLOBAL(KB1__clk0);


--G1L66 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[9]~141 at LC_X1_Y16_N8
--operation mode is normal

G1L66 = J2L1Q & G1L721 & G1L81 & GLOBAL(KB1__clk0);


--G1L56 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[8]~143 at LC_X1_Y24_N3
--operation mode is normal

G1L56 = G1L71 & G1L721 & J2L1Q & GLOBAL(KB1__clk0);


--G1L46 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[7]~145 at LC_X2_Y25_N9
--operation mode is normal

G1L46 = G1L61 & G1L721 & J2L1Q & GLOBAL(KB1__clk0);


--G1L36 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[6]~147 at LC_X1_Y20_N6
--operation mode is normal

G1L36 = G1L51 & J2L1Q & G1L721 & GLOBAL(KB1__clk0);


--G1L26 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[5]~149 at LC_X1_Y25_N9
--operation mode is normal

G1L26 = G1L41 & J2L1Q & G1L721 & GLOBAL(KB1__clk0);


--G1L16 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[4]~151 at LC_X3_Y25_N8
--operation mode is normal

G1L16 = J2L1Q & G1L31 & G1L721 & GLOBAL(KB1__clk0);


--G1L06 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[3]~153 at LC_X1_Y16_N2
--operation mode is normal

G1L06 = J2L1Q & G1L721 & G1L21 & GLOBAL(KB1__clk0);


--G1L95 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[2]~155 at LC_X3_Y25_N7
--operation mode is normal

G1L95 = J2L1Q & G1L11 & G1L721 & GLOBAL(KB1__clk0);


--G1L85 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[1]~157 at LC_X3_Y25_N3
--operation mode is normal

G1L85 = J2L1Q & G1L01 & G1L721 & GLOBAL(KB1__clk0);


--G1L75 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_clk_o[0]~159 at LC_X1_Y21_N0
--operation mode is normal

G1L75 = J2L1Q & G1L9 & G1L721 & GLOBAL(KB1__clk0);


--G1L3Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|bias_current_state~21 at LC_X24_Y26_N8
--operation mode is normal

G1L3Q_lut_out = G1L3Q & (HB1L72 # !G1L2Q & H1L1) # !G1L3Q & !G1L2Q & H1L1;
G1L3Q = DFFEA(G1L3Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--G1L4Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|bias_current_state~22 at LC_X24_Y26_N9
--operation mode is normal

G1L4Q_lut_out = !HB1L72 & G1L3Q;
G1L4Q = DFFEA(G1L4Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--J1L1Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|current_state~20 at LC_X23_Y26_N4
--operation mode is normal

J1L1Q_lut_out = J1L4 & (G1L4Q # J1L1Q) # !J1L4 & !J1L3Q & (G1L4Q # J1L1Q);
J1L1Q = DFFEA(J1L1Q_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--G1L2Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|bias_current_state~20 at LC_X24_Y26_N1
--operation mode is normal

G1L2Q_lut_out = !G1L6Q & (G1L2Q # H1L1);
G1L2Q = DFFEA(G1L2Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--G1L8 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|bias_ncs_o~1 at LC_X24_Y26_N3
--operation mode is normal

G1L8 = G1L3Q # !G1L4Q & !J1L1Q # !G1L2Q;


--G1L1 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|bias_clk_o~22 at LC_X24_Y26_N2
--operation mode is normal

G1L1 = !G1L3Q & J1L1Q & G1L2Q & GLOBAL(KB1__clk0);


--M1_reg[15] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[15] at LC_X35_Y27_N6
--operation mode is normal

M1_reg[15]_lut_out = M1_reg[14] & (J1L1Q # P1_reg_o[15]) # !M1_reg[14] & !J1L1Q & P1_reg_o[15];
M1_reg[15] = DFFEA(M1_reg[15]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--G1L7 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|bias_data_o~21 at LC_X24_Y26_N6
--operation mode is normal

G1L7 = G1L2Q & M1_reg[15] & !G1L3Q;


--E1_led_data[0] is leds:leds_slave|led_data[0] at LC_X31_Y21_N2
--operation mode is normal

E1_led_data[0]_lut_out = !E1_led_data[0];
E1_led_data[0] = DFFEA(E1_led_data[0]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , E1L4, , );


--E1_led_data[1] is leds:leds_slave|led_data[1] at LC_X33_Y22_N3
--operation mode is normal

E1_led_data[1]_lut_out = !E1_led_data[1];
E1_led_data[1] = DFFEA(E1_led_data[1]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , E1L6, , );


--E1_led_data[2] is leds:leds_slave|led_data[2] at LC_X30_Y21_N6
--operation mode is normal

E1_led_data[2]_lut_out = !E1_led_data[2];
E1_led_data[2] = DFFEA(E1_led_data[2]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , E1L8, , );


--N8_safe_q[5] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X34_Y16_N5
--operation mode is arithmetic

N8_safe_q[5]_carry_eqn = N8L11;
N8_safe_q[5]_lut_out = N8_safe_q[5] $ N8_safe_q[5]_carry_eqn;
N8_safe_q[5]_sload_eqn = (GB1L82 & GB1L53) # (!GB1L82 & N8_safe_q[5]_lut_out);
N8_safe_q[5] = DFFEA(N8_safe_q[5]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L68 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[5]~COUT0 at LC_X34_Y16_N5
--operation mode is arithmetic

N8L68_cout_0 = !N8L11 # !N8_safe_q[5];
N8L68 = CARRY(N8L68_cout_0);

--N8L78 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[5]~COUT1 at LC_X34_Y16_N5
--operation mode is arithmetic

N8L78_cout_1 = !N8L11 # !N8_safe_q[5];
N8L78 = CARRY(N8L78_cout_1);


--N8_safe_q[17] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[17] at LC_X34_Y15_N7
--operation mode is arithmetic

N8_safe_q[17]_carry_eqn = (!N8L13 & N8L511) # (N8L13 & N8L611);
N8_safe_q[17]_lut_out = N8_safe_q[17] $ N8_safe_q[17]_carry_eqn;
N8_safe_q[17]_sload_eqn = (GB1L82 & GB1L74) # (!GB1L82 & N8_safe_q[17]_lut_out);
N8_safe_q[17] = DFFEA(N8_safe_q[17]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L811 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[17]~COUT0 at LC_X34_Y15_N7
--operation mode is arithmetic

N8L811_cout_0 = !N8L511 # !N8_safe_q[17];
N8L811 = CARRY(N8L811_cout_0);

--N8L911 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[17]~COUT1 at LC_X34_Y15_N7
--operation mode is arithmetic

N8L911_cout_1 = !N8L611 # !N8_safe_q[17];
N8L911 = CARRY(N8L911_cout_1);


--N8_safe_q[15] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[15] at LC_X34_Y15_N5
--operation mode is arithmetic

N8_safe_q[15]_carry_eqn = N8L13;
N8_safe_q[15]_lut_out = N8_safe_q[15] $ N8_safe_q[15]_carry_eqn;
N8_safe_q[15]_sload_eqn = (GB1L82 & GB1L54) # (!GB1L82 & N8_safe_q[15]_lut_out);
N8_safe_q[15] = DFFEA(N8_safe_q[15]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L211 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[15]~COUT0 at LC_X34_Y15_N5
--operation mode is arithmetic

N8L211_cout_0 = !N8L13 # !N8_safe_q[15];
N8L211 = CARRY(N8L211_cout_0);

--N8L311 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[15]~COUT1 at LC_X34_Y15_N5
--operation mode is arithmetic

N8L311_cout_1 = !N8L13 # !N8_safe_q[15];
N8L311 = CARRY(N8L311_cout_1);


--N8_safe_q[13] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[13] at LC_X34_Y15_N3
--operation mode is arithmetic

N8_safe_q[13]_carry_eqn = (!N8L12 & N8L501) # (N8L12 & N8L601);
N8_safe_q[13]_lut_out = N8_safe_q[13] $ N8_safe_q[13]_carry_eqn;
N8_safe_q[13]_sload_eqn = (GB1L82 & GB1L34) # (!GB1L82 & N8_safe_q[13]_lut_out);
N8_safe_q[13] = DFFEA(N8_safe_q[13]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L801 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[13]~COUT0 at LC_X34_Y15_N3
--operation mode is arithmetic

N8L801_cout_0 = !N8L501 # !N8_safe_q[13];
N8L801 = CARRY(N8L801_cout_0);

--N8L901 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[13]~COUT1 at LC_X34_Y15_N3
--operation mode is arithmetic

N8L901_cout_1 = !N8L601 # !N8_safe_q[13];
N8L901 = CARRY(N8L901_cout_1);


--N8_safe_q[12] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[12] at LC_X34_Y15_N2
--operation mode is arithmetic

N8_safe_q[12]_carry_eqn = (!N8L12 & N8L201) # (N8L12 & N8L301);
N8_safe_q[12]_lut_out = N8_safe_q[12] $ !N8_safe_q[12]_carry_eqn;
N8_safe_q[12]_sload_eqn = (GB1L82 & GB1L24) # (!GB1L82 & N8_safe_q[12]_lut_out);
N8_safe_q[12] = DFFEA(N8_safe_q[12]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L501 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[12]~COUT0 at LC_X34_Y15_N2
--operation mode is arithmetic

N8L501_cout_0 = N8_safe_q[12] & !N8L201;
N8L501 = CARRY(N8L501_cout_0);

--N8L601 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[12]~COUT1 at LC_X34_Y15_N2
--operation mode is arithmetic

N8L601_cout_1 = N8_safe_q[12] & !N8L301;
N8L601 = CARRY(N8L601_cout_1);


--Y1L89 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~74 at LC_X33_Y15_N1
--operation mode is normal

Y1L89 = N8_safe_q[15] # N8_safe_q[12] # N8_safe_q[17] # N8_safe_q[13];


--N8_safe_q[11] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[11] at LC_X34_Y15_N1
--operation mode is arithmetic

N8_safe_q[11]_carry_eqn = (!N8L12 & N8L99) # (N8L12 & N8L001);
N8_safe_q[11]_lut_out = N8_safe_q[11] $ N8_safe_q[11]_carry_eqn;
N8_safe_q[11]_sload_eqn = (GB1L82 & GB1L14) # (!GB1L82 & N8_safe_q[11]_lut_out);
N8_safe_q[11] = DFFEA(N8_safe_q[11]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L201 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[11]~COUT0 at LC_X34_Y15_N1
--operation mode is arithmetic

N8L201_cout_0 = !N8L99 # !N8_safe_q[11];
N8L201 = CARRY(N8L201_cout_0);

--N8L301 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[11]~COUT1 at LC_X34_Y15_N1
--operation mode is arithmetic

N8L301_cout_1 = !N8L001 # !N8_safe_q[11];
N8L301 = CARRY(N8L301_cout_1);


--N8_safe_q[10] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[10] at LC_X34_Y15_N0
--operation mode is arithmetic

N8_safe_q[10]_carry_eqn = N8L12;
N8_safe_q[10]_lut_out = N8_safe_q[10] $ !N8_safe_q[10]_carry_eqn;
N8_safe_q[10]_sload_eqn = (GB1L82 & GB1L04) # (!GB1L82 & N8_safe_q[10]_lut_out);
N8_safe_q[10] = DFFEA(N8_safe_q[10]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L99 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[10]~COUT0 at LC_X34_Y15_N0
--operation mode is arithmetic

N8L99_cout_0 = N8_safe_q[10] & !N8L12;
N8L99 = CARRY(N8L99_cout_0);

--N8L001 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[10]~COUT1 at LC_X34_Y15_N0
--operation mode is arithmetic

N8L001_cout_1 = N8_safe_q[10] & !N8L12;
N8L001 = CARRY(N8L001_cout_1);


--N8_safe_q[9] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[9] at LC_X34_Y16_N9
--operation mode is arithmetic

N8_safe_q[9]_carry_eqn = (!N8L11 & N8L59) # (N8L11 & N8L69);
N8_safe_q[9]_lut_out = N8_safe_q[9] $ N8_safe_q[9]_carry_eqn;
N8_safe_q[9]_sload_eqn = (GB1L82 & GB1L93) # (!GB1L82 & N8_safe_q[9]_lut_out);
N8_safe_q[9] = DFFEA(N8_safe_q[9]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L12 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT at LC_X34_Y16_N9
--operation mode is arithmetic

N8L12 = CARRY(!N8L69 # !N8_safe_q[9]);


--N8_safe_q[8] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X34_Y16_N8
--operation mode is arithmetic

N8_safe_q[8]_carry_eqn = (!N8L11 & N8L29) # (N8L11 & N8L39);
N8_safe_q[8]_lut_out = N8_safe_q[8] $ !N8_safe_q[8]_carry_eqn;
N8_safe_q[8]_sload_eqn = (GB1L82 & GB1L83) # (!GB1L82 & N8_safe_q[8]_lut_out);
N8_safe_q[8] = DFFEA(N8_safe_q[8]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L59 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[8]~COUT0 at LC_X34_Y16_N8
--operation mode is arithmetic

N8L59_cout_0 = N8_safe_q[8] & !N8L29;
N8L59 = CARRY(N8L59_cout_0);

--N8L69 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[8]~COUT1 at LC_X34_Y16_N8
--operation mode is arithmetic

N8L69_cout_1 = N8_safe_q[8] & !N8L39;
N8L69 = CARRY(N8L69_cout_1);


--Y1L99 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~75 at LC_X33_Y15_N8
--operation mode is normal

Y1L99 = N8_safe_q[9] # N8_safe_q[8] # N8_safe_q[10] # N8_safe_q[11];


--N8_safe_q[29] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[29] at LC_X34_Y14_N9
--operation mode is normal

N8_safe_q[29]_carry_eqn = (!N8L15 & N8L741) # (N8L15 & N8L841);
N8_safe_q[29]_lut_out = N8_safe_q[29]_carry_eqn $ N8_safe_q[29];
N8_safe_q[29]_sload_eqn = (GB1L82 & GB1L95) # (!GB1L82 & N8_safe_q[29]_lut_out);
N8_safe_q[29] = DFFEA(N8_safe_q[29]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );


--N8_safe_q[28] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[28] at LC_X34_Y14_N8
--operation mode is arithmetic

N8_safe_q[28]_carry_eqn = (!N8L15 & N8L441) # (N8L15 & N8L541);
N8_safe_q[28]_lut_out = N8_safe_q[28] $ !N8_safe_q[28]_carry_eqn;
N8_safe_q[28]_sload_eqn = (GB1L82 & GB1L85) # (!GB1L82 & N8_safe_q[28]_lut_out);
N8_safe_q[28] = DFFEA(N8_safe_q[28]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L741 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[28]~COUT0 at LC_X34_Y14_N8
--operation mode is arithmetic

N8L741_cout_0 = N8_safe_q[28] & !N8L441;
N8L741 = CARRY(N8L741_cout_0);

--N8L841 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[28]~COUT1 at LC_X34_Y14_N8
--operation mode is arithmetic

N8L841_cout_1 = N8_safe_q[28] & !N8L541;
N8L841 = CARRY(N8L841_cout_1);


--N8_safe_q[27] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[27] at LC_X34_Y14_N7
--operation mode is arithmetic

N8_safe_q[27]_carry_eqn = (!N8L15 & N8L141) # (N8L15 & N8L241);
N8_safe_q[27]_lut_out = N8_safe_q[27] $ N8_safe_q[27]_carry_eqn;
N8_safe_q[27]_sload_eqn = (GB1L82 & GB1L75) # (!GB1L82 & N8_safe_q[27]_lut_out);
N8_safe_q[27] = DFFEA(N8_safe_q[27]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L441 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[27]~COUT0 at LC_X34_Y14_N7
--operation mode is arithmetic

N8L441_cout_0 = !N8L141 # !N8_safe_q[27];
N8L441 = CARRY(N8L441_cout_0);

--N8L541 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[27]~COUT1 at LC_X34_Y14_N7
--operation mode is arithmetic

N8L541_cout_1 = !N8L241 # !N8_safe_q[27];
N8L541 = CARRY(N8L541_cout_1);


--N8_safe_q[26] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[26] at LC_X34_Y14_N6
--operation mode is arithmetic

N8_safe_q[26]_carry_eqn = (!N8L15 & N8L831) # (N8L15 & N8L931);
N8_safe_q[26]_lut_out = N8_safe_q[26] $ !N8_safe_q[26]_carry_eqn;
N8_safe_q[26]_sload_eqn = (GB1L82 & GB1L65) # (!GB1L82 & N8_safe_q[26]_lut_out);
N8_safe_q[26] = DFFEA(N8_safe_q[26]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L141 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[26]~COUT0 at LC_X34_Y14_N6
--operation mode is arithmetic

N8L141_cout_0 = N8_safe_q[26] & !N8L831;
N8L141 = CARRY(N8L141_cout_0);

--N8L241 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[26]~COUT1 at LC_X34_Y14_N6
--operation mode is arithmetic

N8L241_cout_1 = N8_safe_q[26] & !N8L931;
N8L241 = CARRY(N8L241_cout_1);


--N8L36 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~600 at LC_X35_Y14_N9
--operation mode is normal

N8L36 = !N8_safe_q[27] & !N8_safe_q[28] & !N8_safe_q[29] & !N8_safe_q[26];


--N8_safe_q[25] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[25] at LC_X34_Y14_N5
--operation mode is arithmetic

N8_safe_q[25]_carry_eqn = N8L15;
N8_safe_q[25]_lut_out = N8_safe_q[25] $ N8_safe_q[25]_carry_eqn;
N8_safe_q[25]_sload_eqn = (GB1L82 & GB1L55) # (!GB1L82 & N8_safe_q[25]_lut_out);
N8_safe_q[25] = DFFEA(N8_safe_q[25]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L831 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[25]~COUT0 at LC_X34_Y14_N5
--operation mode is arithmetic

N8L831_cout_0 = !N8L15 # !N8_safe_q[25];
N8L831 = CARRY(N8L831_cout_0);

--N8L931 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[25]~COUT1 at LC_X34_Y14_N5
--operation mode is arithmetic

N8L931_cout_1 = !N8L15 # !N8_safe_q[25];
N8L931 = CARRY(N8L931_cout_1);


--N8_safe_q[24] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[24] at LC_X34_Y14_N4
--operation mode is arithmetic

N8_safe_q[24]_carry_eqn = (!N8L14 & N8L431) # (N8L14 & N8L531);
N8_safe_q[24]_lut_out = N8_safe_q[24] $ !N8_safe_q[24]_carry_eqn;
N8_safe_q[24]_sload_eqn = (GB1L82 & GB1L45) # (!GB1L82 & N8_safe_q[24]_lut_out);
N8_safe_q[24] = DFFEA(N8_safe_q[24]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L15 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[24]~COUT at LC_X34_Y14_N4
--operation mode is arithmetic

N8L15 = CARRY(N8_safe_q[24] & !N8L531);


--N8_safe_q[23] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[23] at LC_X34_Y14_N3
--operation mode is arithmetic

N8_safe_q[23]_carry_eqn = (!N8L14 & N8L131) # (N8L14 & N8L231);
N8_safe_q[23]_lut_out = N8_safe_q[23] $ N8_safe_q[23]_carry_eqn;
N8_safe_q[23]_sload_eqn = (GB1L82 & GB1L35) # (!GB1L82 & N8_safe_q[23]_lut_out);
N8_safe_q[23] = DFFEA(N8_safe_q[23]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L431 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[23]~COUT0 at LC_X34_Y14_N3
--operation mode is arithmetic

N8L431_cout_0 = !N8L131 # !N8_safe_q[23];
N8L431 = CARRY(N8L431_cout_0);

--N8L531 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[23]~COUT1 at LC_X34_Y14_N3
--operation mode is arithmetic

N8L531_cout_1 = !N8L231 # !N8_safe_q[23];
N8L531 = CARRY(N8L531_cout_1);


--N8_safe_q[22] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[22] at LC_X34_Y14_N2
--operation mode is arithmetic

N8_safe_q[22]_carry_eqn = (!N8L14 & N8L821) # (N8L14 & N8L921);
N8_safe_q[22]_lut_out = N8_safe_q[22] $ !N8_safe_q[22]_carry_eqn;
N8_safe_q[22]_sload_eqn = (GB1L82 & GB1L25) # (!GB1L82 & N8_safe_q[22]_lut_out);
N8_safe_q[22] = DFFEA(N8_safe_q[22]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L131 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[22]~COUT0 at LC_X34_Y14_N2
--operation mode is arithmetic

N8L131_cout_0 = N8_safe_q[22] & !N8L821;
N8L131 = CARRY(N8L131_cout_0);

--N8L231 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[22]~COUT1 at LC_X34_Y14_N2
--operation mode is arithmetic

N8L231_cout_1 = N8_safe_q[22] & !N8L921;
N8L231 = CARRY(N8L231_cout_1);


--N8L46 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~601 at LC_X33_Y14_N5
--operation mode is normal

N8L46 = !N8_safe_q[25] & !N8_safe_q[22] & !N8_safe_q[24] & !N8_safe_q[23];


--N8_safe_q[21] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[21] at LC_X34_Y14_N1
--operation mode is arithmetic

N8_safe_q[21]_carry_eqn = (!N8L14 & N8L521) # (N8L14 & N8L621);
N8_safe_q[21]_lut_out = N8_safe_q[21] $ N8_safe_q[21]_carry_eqn;
N8_safe_q[21]_sload_eqn = (GB1L82 & GB1L15) # (!GB1L82 & N8_safe_q[21]_lut_out);
N8_safe_q[21] = DFFEA(N8_safe_q[21]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L821 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[21]~COUT0 at LC_X34_Y14_N1
--operation mode is arithmetic

N8L821_cout_0 = !N8L521 # !N8_safe_q[21];
N8L821 = CARRY(N8L821_cout_0);

--N8L921 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[21]~COUT1 at LC_X34_Y14_N1
--operation mode is arithmetic

N8L921_cout_1 = !N8L621 # !N8_safe_q[21];
N8L921 = CARRY(N8L921_cout_1);


--N8_safe_q[20] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[20] at LC_X34_Y14_N0
--operation mode is arithmetic

N8_safe_q[20]_carry_eqn = N8L14;
N8_safe_q[20]_lut_out = N8_safe_q[20] $ !N8_safe_q[20]_carry_eqn;
N8_safe_q[20]_sload_eqn = (GB1L82 & GB1L05) # (!GB1L82 & N8_safe_q[20]_lut_out);
N8_safe_q[20] = DFFEA(N8_safe_q[20]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L521 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[20]~COUT0 at LC_X34_Y14_N0
--operation mode is arithmetic

N8L521_cout_0 = N8_safe_q[20] & !N8L14;
N8L521 = CARRY(N8L521_cout_0);

--N8L621 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[20]~COUT1 at LC_X34_Y14_N0
--operation mode is arithmetic

N8L621_cout_1 = N8_safe_q[20] & !N8L14;
N8L621 = CARRY(N8L621_cout_1);


--N8_safe_q[19] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[19] at LC_X34_Y15_N9
--operation mode is arithmetic

N8_safe_q[19]_carry_eqn = (!N8L13 & N8L121) # (N8L13 & N8L221);
N8_safe_q[19]_lut_out = N8_safe_q[19] $ N8_safe_q[19]_carry_eqn;
N8_safe_q[19]_sload_eqn = (GB1L82 & GB1L94) # (!GB1L82 & N8_safe_q[19]_lut_out);
N8_safe_q[19] = DFFEA(N8_safe_q[19]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L14 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[19]~COUT at LC_X34_Y15_N9
--operation mode is arithmetic

N8L14 = CARRY(!N8L221 # !N8_safe_q[19]);


--N8_safe_q[18] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[18] at LC_X34_Y15_N8
--operation mode is arithmetic

N8_safe_q[18]_carry_eqn = (!N8L13 & N8L811) # (N8L13 & N8L911);
N8_safe_q[18]_lut_out = N8_safe_q[18] $ !N8_safe_q[18]_carry_eqn;
N8_safe_q[18]_sload_eqn = (GB1L82 & GB1L84) # (!GB1L82 & N8_safe_q[18]_lut_out);
N8_safe_q[18] = DFFEA(N8_safe_q[18]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L121 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[18]~COUT0 at LC_X34_Y15_N8
--operation mode is arithmetic

N8L121_cout_0 = N8_safe_q[18] & !N8L811;
N8L121 = CARRY(N8L121_cout_0);

--N8L221 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[18]~COUT1 at LC_X34_Y15_N8
--operation mode is arithmetic

N8L221_cout_1 = N8_safe_q[18] & !N8L911;
N8L221 = CARRY(N8L221_cout_1);


--N8L56 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~602 at LC_X35_Y14_N5
--operation mode is normal

N8L56 = !N8_safe_q[21] & !N8_safe_q[18] & !N8_safe_q[19] & !N8_safe_q[20];


--N8_safe_q[16] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[16] at LC_X34_Y15_N6
--operation mode is arithmetic

N8_safe_q[16]_carry_eqn = (!N8L13 & N8L211) # (N8L13 & N8L311);
N8_safe_q[16]_lut_out = N8_safe_q[16] $ !N8_safe_q[16]_carry_eqn;
N8_safe_q[16]_sload_eqn = (GB1L82 & GB1L64) # (!GB1L82 & N8_safe_q[16]_lut_out);
N8_safe_q[16] = DFFEA(N8_safe_q[16]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L511 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[16]~COUT0 at LC_X34_Y15_N6
--operation mode is arithmetic

N8L511_cout_0 = N8_safe_q[16] & !N8L211;
N8L511 = CARRY(N8L511_cout_0);

--N8L611 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[16]~COUT1 at LC_X34_Y15_N6
--operation mode is arithmetic

N8L611_cout_1 = N8_safe_q[16] & !N8L311;
N8L611 = CARRY(N8L611_cout_1);


--N8_safe_q[14] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[14] at LC_X34_Y15_N4
--operation mode is arithmetic

N8_safe_q[14]_carry_eqn = (!N8L12 & N8L801) # (N8L12 & N8L901);
N8_safe_q[14]_lut_out = N8_safe_q[14] $ !N8_safe_q[14]_carry_eqn;
N8_safe_q[14]_sload_eqn = (GB1L82 & GB1L44) # (!GB1L82 & N8_safe_q[14]_lut_out);
N8_safe_q[14] = DFFEA(N8_safe_q[14]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L13 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[14]~COUT at LC_X34_Y15_N4
--operation mode is arithmetic

N8L13 = CARRY(N8_safe_q[14] & !N8L901);


--N8_safe_q[7] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X34_Y16_N7
--operation mode is arithmetic

N8_safe_q[7]_carry_eqn = (!N8L11 & N8L98) # (N8L11 & N8L09);
N8_safe_q[7]_lut_out = N8_safe_q[7] $ N8_safe_q[7]_carry_eqn;
N8_safe_q[7]_sload_eqn = (GB1L82 & GB1L73) # (!GB1L82 & N8_safe_q[7]_lut_out);
N8_safe_q[7] = DFFEA(N8_safe_q[7]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L29 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X34_Y16_N7
--operation mode is arithmetic

N8L29_cout_0 = !N8L98 # !N8_safe_q[7];
N8L29 = CARRY(N8L29_cout_0);

--N8L39 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X34_Y16_N7
--operation mode is arithmetic

N8L39_cout_1 = !N8L09 # !N8_safe_q[7];
N8L39 = CARRY(N8L39_cout_1);


--N8_safe_q[6] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X34_Y16_N6
--operation mode is arithmetic

N8_safe_q[6]_carry_eqn = (!N8L11 & N8L68) # (N8L11 & N8L78);
N8_safe_q[6]_lut_out = N8_safe_q[6] $ !N8_safe_q[6]_carry_eqn;
N8_safe_q[6]_sload_eqn = (GB1L82 & GB1L63) # (!GB1L82 & N8_safe_q[6]_lut_out);
N8_safe_q[6] = DFFEA(N8_safe_q[6]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L98 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X34_Y16_N6
--operation mode is arithmetic

N8L98_cout_0 = N8_safe_q[6] & !N8L68;
N8L98 = CARRY(N8L98_cout_0);

--N8L09 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X34_Y16_N6
--operation mode is arithmetic

N8L09_cout_1 = N8_safe_q[6] & !N8L78;
N8L09 = CARRY(N8L09_cout_1);


--N8L66 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~603 at LC_X35_Y15_N5
--operation mode is normal

N8L66 = !N8_safe_q[7] & !N8_safe_q[16] & !N8_safe_q[6] & !N8_safe_q[14];


--N8L76 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~604 at LC_X35_Y14_N3
--operation mode is normal

N8L76 = N8L46 & N8L56 & N8L66 & N8L36;


--N8_safe_q[4] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X34_Y16_N4
--operation mode is arithmetic

N8_safe_q[4]_lut_out = N8_safe_q[4] $ !N8L28;
N8_safe_q[4]_sload_eqn = (GB1L82 & GB1L43) # (!GB1L82 & N8_safe_q[4]_lut_out);
N8_safe_q[4] = DFFEA(N8_safe_q[4]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L11 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT at LC_X34_Y16_N4
--operation mode is arithmetic

N8L11 = CARRY(N8_safe_q[4] & !N8L38);


--N8_safe_q[3] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X34_Y16_N3
--operation mode is arithmetic

N8_safe_q[3]_lut_out = N8_safe_q[3] $ N8L97;
N8_safe_q[3]_sload_eqn = (GB1L82 & GB1L33) # (!GB1L82 & N8_safe_q[3]_lut_out);
N8_safe_q[3] = DFFEA(N8_safe_q[3]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L28 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X34_Y16_N3
--operation mode is arithmetic

N8L28_cout_0 = !N8L97 # !N8_safe_q[3];
N8L28 = CARRY(N8L28_cout_0);

--N8L38 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X34_Y16_N3
--operation mode is arithmetic

N8L38_cout_1 = !N8L08 # !N8_safe_q[3];
N8L38 = CARRY(N8L38_cout_1);


--N8_safe_q[2] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X34_Y16_N2
--operation mode is arithmetic

N8_safe_q[2]_lut_out = N8_safe_q[2] $ !N8L67;
N8_safe_q[2]_sload_eqn = (GB1L82 & GB1L23) # (!GB1L82 & N8_safe_q[2]_lut_out);
N8_safe_q[2] = DFFEA(N8_safe_q[2]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L97 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X34_Y16_N2
--operation mode is arithmetic

N8L97_cout_0 = N8_safe_q[2] & !N8L67;
N8L97 = CARRY(N8L97_cout_0);

--N8L08 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X34_Y16_N2
--operation mode is arithmetic

N8L08_cout_1 = N8_safe_q[2] & !N8L77;
N8L08 = CARRY(N8L08_cout_1);


--N8_safe_q[1] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X34_Y16_N1
--operation mode is arithmetic

N8_safe_q[1]_lut_out = N8_safe_q[1] $ N8L37;
N8_safe_q[1]_sload_eqn = (GB1L82 & GB1L13) # (!GB1L82 & N8_safe_q[1]_lut_out);
N8_safe_q[1] = DFFEA(N8_safe_q[1]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L67 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X34_Y16_N1
--operation mode is arithmetic

N8L67_cout_0 = !N8L37 # !N8_safe_q[1];
N8L67 = CARRY(N8L67_cout_0);

--N8L77 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X34_Y16_N1
--operation mode is arithmetic

N8L77_cout_1 = !N8L47 # !N8_safe_q[1];
N8L77 = CARRY(N8L77_cout_1);


--N8L86 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~605 at LC_X35_Y16_N9
--operation mode is normal

N8L86 = !N8_safe_q[1] & !N8_safe_q[4] & !N8_safe_q[3] & !N8_safe_q[2];


--N8_safe_q[0] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X34_Y16_N0
--operation mode is arithmetic

N8_safe_q[0]_lut_out = !N8_safe_q[0];
N8_safe_q[0]_sload_eqn = (GB1L82 & GB1L03) # (!GB1L82 & N8_safe_q[0]_lut_out);
N8_safe_q[0] = DFFEA(N8_safe_q[0]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );

--N8L37 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X34_Y16_N0
--operation mode is arithmetic

N8L37_cout_0 = N8_safe_q[0];
N8L37 = CARRY(N8L37_cout_0);

--N8L47 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X34_Y16_N0
--operation mode is arithmetic

N8L47_cout_1 = N8_safe_q[0];
N8L47 = CARRY(N8L47_cout_1);


--N8L96 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~606 at LC_X35_Y16_N2
--operation mode is normal

N8L96 = N8L86 & N8L76 & !N8_safe_q[0];


--Y1L69 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~1 at LC_X33_Y15_N4
--operation mode is normal

Y1L69 = N8_safe_q[5] # Y1L89 # Y1L99 # !N8L96;


--M7_reg[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg[1] at LC_X22_Y23_N4
--operation mode is normal

M7_reg[1]_lut_out = M7L31 # EB1L4 & M7L41 & !BB8_count[2];
M7_reg[1] = DFFEA(M7_reg[1]_lut_out, !GLOBAL(EB1_tx_clk_divide[2]), GLOBAL(rst_n), , FB1L2Q, , );


--FB1L3Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|pres_state~21 at LC_X22_Y22_N8
--operation mode is normal

FB1L3Q_lut_out = !FB1L2Q & EB1L22Q;
FB1L3Q = DFFEA(FB1L3Q_lut_out, !GLOBAL(EB1_tx_clk_divide[2]), GLOBAL(rst_n), , , , );


--EB1_tx_clk_divide[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|tx_clk_divide[2] at LC_X1_Y13_N2
--operation mode is normal

EB1_tx_clk_divide[2]_lut_out = !EB1_tx_clk_divide[2];
EB1_tx_clk_divide[2] = DFFEA(EB1_tx_clk_divide[2]_lut_out, GLOBAL(KB1__clk2), GLOBAL(rst_n), , EB1L1, , );


--FB1L2Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|pres_state~20 at LC_X22_Y22_N0
--operation mode is normal

FB1L2Q_lut_out = FB1L2Q & (!FB1L1 # !FB1L4Q) # !FB1L2Q & EB1L22Q & (!FB1L1 # !FB1L4Q);
FB1L2Q = DFFEA(FB1L2Q_lut_out, !GLOBAL(EB1_tx_clk_divide[2]), GLOBAL(rst_n), , , , );


--BB9_count[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:tx_counter|count[3] at LC_X21_Y22_N4
--operation mode is normal

BB9_count[3]_lut_out = FB1L4Q & (BB9_count[3] # BB9_count[2] & BB9L1);
BB9_count[3] = DFFEA(BB9_count[3]_lut_out, !GLOBAL(EB1_tx_clk_divide[2]), GLOBAL(rst_n), , , , );


--BB9_count[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:tx_counter|count[0] at LC_X21_Y22_N5
--operation mode is normal

BB9_count[0]_lut_out = !BB9_count[0] & FB1L4Q & !BB9L7;
BB9_count[0] = DFFEA(BB9_count[0]_lut_out, !GLOBAL(EB1_tx_clk_divide[2]), GLOBAL(rst_n), , , , );


--BB9_count[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:tx_counter|count[2] at LC_X21_Y22_N8
--operation mode is normal

BB9_count[2]_lut_out = FB1L4Q & !BB9L7 & (BB9_count[2] $ BB9L1);
BB9_count[2] = DFFEA(BB9_count[2]_lut_out, !GLOBAL(EB1_tx_clk_divide[2]), GLOBAL(rst_n), , , , );


--BB9_count[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:tx_counter|count[1] at LC_X21_Y22_N7
--operation mode is normal

BB9_count[1]_lut_out = FB1L4Q & (BB9L7 # BB9_count[1] $ BB9_count[0]);
BB9_count[1] = DFFEA(BB9_count[1]_lut_out, !GLOBAL(EB1_tx_clk_divide[2]), GLOBAL(rst_n), , , , );


--FB1L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|next_state.idle~17 at LC_X21_Y22_N1
--operation mode is normal

FB1L1 = BB9_count[3] & BB9_count[0] & !BB9_count[1] & !BB9_count[2];


--K1L51 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~5 at LC_X5_Y20_N8
--operation mode is arithmetic

K1L51_carry_eqn = (!K1L2 & K1L31) # (K1L2 & K1L41);
K1L51 = K1_count[4] $ !K1L51_carry_eqn;

--K1L71 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~5COUT0 at LC_X5_Y20_N8
--operation mode is arithmetic

K1L71_cout_0 = K1_count[4] & !K1L31;
K1L71 = CARRY(K1L71_cout_0);

--K1L81 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~5COUT1 at LC_X5_Y20_N8
--operation mode is arithmetic

K1L81_cout_1 = K1_count[4] & !K1L41;
K1L81 = CARRY(K1L81_cout_1);


--K1_count[29] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[29] at LC_X5_Y17_N6
--operation mode is normal

K1_count[29]_sload_eqn = K1L501;
K1_count[29] = DFFEA(K1_count[29]_sload_eqn, GLOBAL(G1L49Q), !GLOBAL(K1L451), , , , );


--K1_count[28] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[28] at LC_X5_Y17_N8
--operation mode is normal

K1_count[28]_lut_out = K1L101;
K1_count[28] = DFFEA(K1_count[28]_lut_out, GLOBAL(G1L49Q), !GLOBAL(K1L451), , , , );


--K1_count[27] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[27] at LC_X5_Y17_N7
--operation mode is normal

K1_count[27]_sload_eqn = K1L79;
K1_count[27] = DFFEA(K1_count[27]_sload_eqn, GLOBAL(G1L49Q), !GLOBAL(K1L451), , , , );


--K1L121 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[6]~553 at LC_X5_Y17_N9
--operation mode is normal

K1_count[30]_qfbk = K1_count[30];
K1L121 = !K1_count[27] & !K1_count[29] & !K1_count[30]_qfbk & !K1_count[28];

--K1_count[30] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[30] at LC_X5_Y17_N9
--operation mode is normal

K1_count[30]_sload_eqn = K1L901;
K1_count[30] = DFFEA(K1_count[30]_sload_eqn, GLOBAL(G1L49Q), !GLOBAL(K1L451), , , , );


--K1_count[25] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[25] at LC_X6_Y17_N2
--operation mode is normal

K1_count[25]_sload_eqn = K1L19;
K1_count[25] = DFFEA(K1_count[25]_sload_eqn, GLOBAL(G1L49Q), !GLOBAL(K1L451), , , , );


--K1_count[24] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[24] at LC_X6_Y17_N4
--operation mode is normal

K1_count[24]_sload_eqn = K1L78;
K1_count[24] = DFFEA(K1_count[24]_sload_eqn, GLOBAL(G1L49Q), !GLOBAL(K1L451), , , , );


--K1_count[23] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[23] at LC_X6_Y18_N6
--operation mode is normal

K1_count[23]_lut_out = K1L38;
K1_count[23] = DFFEA(K1_count[23]_lut_out, GLOBAL(G1L49Q), !GLOBAL(K1L451), , , , );


--K1L221 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[6]~554 at LC_X6_Y17_N9
--operation mode is normal

K1_count[26]_qfbk = K1_count[26];
K1L221 = !K1_count[24] & !K1_count[23] & !K1_count[26]_qfbk & !K1_count[25];

--K1_count[26] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[26] at LC_X6_Y17_N9
--operation mode is normal

K1_count[26]_sload_eqn = K1L39;
K1_count[26] = DFFEA(K1_count[26]_sload_eqn, GLOBAL(G1L49Q), !GLOBAL(K1L451), , , , );


--K1_count[21] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[21] at LC_X6_Y18_N7
--operation mode is normal

K1_count[21]_lut_out = K1L57;
K1_count[21] = DFFEA(K1_count[21]_lut_out, GLOBAL(G1L49Q), !GLOBAL(K1L451), , , , );


--K1_count[20] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[20] at LC_X3_Y18_N2
--operation mode is normal

K1_count[20]_sload_eqn = K1L37;
K1_count[20] = DFFEA(K1_count[20]_sload_eqn, GLOBAL(G1L49Q), !GLOBAL(K1L451), , , , );


--K1_count[19] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[19] at LC_X6_Y18_N9
--operation mode is normal

K1_count[19]_sload_eqn = K1L96;
K1_count[19] = DFFEA(K1_count[19]_sload_eqn, GLOBAL(G1L49Q), !GLOBAL(K1L451), , , , );


--K1L321 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[6]~555 at LC_X6_Y18_N3
--operation mode is normal

K1_count[22]_qfbk = K1_count[22];
K1L321 = !K1_count[21] & !K1_count[20] & !K1_count[22]_qfbk & !K1_count[19];

--K1_count[22] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[22] at LC_X6_Y18_N3
--operation mode is normal

K1_count[22]_sload_eqn = K1L97;
K1_count[22] = DFFEA(K1_count[22]_sload_eqn, GLOBAL(G1L49Q), !GLOBAL(K1L451), , , , );


--K1_count[17] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[17] at LC_X3_Y18_N4
--operation mode is normal

K1_count[17]_sload_eqn = K1L16;
K1_count[17] = DFFEA(K1_count[17]_sload_eqn, GLOBAL(G1L49Q), !GLOBAL(K1L451), , , , );


--K1_count[16] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[16] at LC_X6_Y18_N1
--operation mode is normal

K1_count[16]_lut_out = K1L75;
K1_count[16] = DFFEA(K1_count[16]_lut_out, GLOBAL(G1L49Q), !GLOBAL(K1L451), , , , );


--K1_count[15] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[15] at LC_X6_Y18_N2
--operation mode is normal

K1_count[15]_sload_eqn = K1L55;
K1_count[15] = DFFEA(K1_count[15]_sload_eqn, GLOBAL(G1L49Q), !GLOBAL(K1L451), , , , );


--K1L421 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[6]~556 at LC_X6_Y18_N4
--operation mode is normal

K1_count[18]_qfbk = K1_count[18];
K1L421 = !K1_count[15] & !K1_count[16] & !K1_count[18]_qfbk & !K1_count[17];

--K1_count[18] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[18] at LC_X6_Y18_N4
--operation mode is normal

K1_count[18]_sload_eqn = K1L56;
K1_count[18] = DFFEA(K1_count[18]_sload_eqn, GLOBAL(G1L49Q), !GLOBAL(K1L451), , , , );


--K1L521 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[6]~557 at LC_X6_Y18_N5
--operation mode is normal

K1L521 = K1L321 & K1L121 & K1L221 & K1L421;


--K1_count[13] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[13] at LC_X3_Y19_N2
--operation mode is normal

K1_count[13]_sload_eqn = K1L74;
K1_count[13] = DFFEA(K1_count[13]_sload_eqn, GLOBAL(G1L49Q), !GLOBAL(K1L451), , , , );


--K1_count[12] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[12] at LC_X6_Y19_N8
--operation mode is normal

K1_count[12]_lut_out = K1L34;
K1_count[12] = DFFEA(K1_count[12]_lut_out, GLOBAL(G1L49Q), !GLOBAL(K1L451), , , , );


--K1_count[11] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[11] at LC_X6_Y19_N5
--operation mode is normal

K1_count[11]_lut_out = K1L93;
K1_count[11] = DFFEA(K1_count[11]_lut_out, GLOBAL(G1L49Q), !GLOBAL(K1L451), , , , );


--K1L621 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[6]~558 at LC_X6_Y19_N6
--operation mode is normal

K1_count[14]_qfbk = K1_count[14];
K1L621 = !K1_count[13] & !K1_count[11] & !K1_count[14]_qfbk & !K1_count[12];

--K1_count[14] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[14] at LC_X6_Y19_N6
--operation mode is normal

K1_count[14]_sload_eqn = K1L15;
K1_count[14] = DFFEA(K1_count[14]_sload_eqn, GLOBAL(G1L49Q), !GLOBAL(K1L451), , , , );


--K1_count[9] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[9] at LC_X3_Y19_N4
--operation mode is normal

K1_count[9]_sload_eqn = K1L33;
K1_count[9] = DFFEA(K1_count[9]_sload_eqn, GLOBAL(G1L49Q), !GLOBAL(K1L451), , , , );


--K1_count[8] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[8] at LC_X6_Y19_N4
--operation mode is normal

K1_count[8]_lut_out = K1L92;
K1_count[8] = DFFEA(K1_count[8]_lut_out, GLOBAL(G1L49Q), !GLOBAL(K1L451), , , , );


--K1_count[7] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[7] at LC_X6_Y19_N2
--operation mode is normal

K1_count[7]_lut_out = K1L52;
K1_count[7] = DFFEA(K1_count[7]_lut_out, GLOBAL(G1L49Q), !GLOBAL(K1L451), , , , );


--K1L721 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[6]~559 at LC_X6_Y19_N7
--operation mode is normal

K1_count[10]_qfbk = K1_count[10];
K1L721 = !K1_count[7] & !K1_count[9] & !K1_count[10]_qfbk & !K1_count[8];

--K1_count[10] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[10] at LC_X6_Y19_N7
--operation mode is normal

K1_count[10]_sload_eqn = K1L73;
K1_count[10] = DFFEA(K1_count[10]_sload_eqn, GLOBAL(G1L49Q), !GLOBAL(K1L451), , , , );


--K1L821 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[6]~560 at LC_X6_Y18_N8
--operation mode is normal

K1_count[6]_qfbk = K1_count[6];
K1L821 = K1L721 & K1L521 & !K1_count[6]_qfbk & K1L621;

--K1_count[6] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[6] at LC_X6_Y18_N8
--operation mode is normal

K1_count[6]_sload_eqn = K1L12;
K1_count[6] = DFFEA(K1_count[6]_sload_eqn, GLOBAL(G1L49Q), !GLOBAL(K1L451), , , , );


--K1L211 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|comb~1 at LC_X6_Y17_N5
--operation mode is normal

K1L211 = !K1_count[31] & (G1L09Q # !K1L821 # !G1L98Q);


--K1L1 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~1 at LC_X5_Y20_N4
--operation mode is arithmetic

K1L1 = !K1_count[0];

--K1L2 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~1COUT at LC_X5_Y20_N4
--operation mode is arithmetic

K1L2 = CARRY(K1_count[0]);


--K1L3 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~2 at LC_X5_Y20_N5
--operation mode is arithmetic

K1L3_carry_eqn = K1L2;
K1L3 = K1_count[1] $ K1L3_carry_eqn;

--K1L5 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~2COUT0 at LC_X5_Y20_N5
--operation mode is arithmetic

K1L5_cout_0 = !K1L2 # !K1_count[1];
K1L5 = CARRY(K1L5_cout_0);

--K1L6 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~2COUT1 at LC_X5_Y20_N5
--operation mode is arithmetic

K1L6_cout_1 = !K1L2 # !K1_count[1];
K1L6 = CARRY(K1L6_cout_1);


--K1L7 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~3 at LC_X5_Y20_N6
--operation mode is arithmetic

K1L7_carry_eqn = (!K1L2 & K1L5) # (K1L2 & K1L6);
K1L7 = K1_count[2] $ !K1L7_carry_eqn;

--K1L9 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~3COUT0 at LC_X5_Y20_N6
--operation mode is arithmetic

K1L9_cout_0 = K1_count[2] & !K1L5;
K1L9 = CARRY(K1L9_cout_0);

--K1L01 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~3COUT1 at LC_X5_Y20_N6
--operation mode is arithmetic

K1L01_cout_1 = K1_count[2] & !K1L6;
K1L01 = CARRY(K1L01_cout_1);


--K1L11 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~4 at LC_X5_Y20_N7
--operation mode is arithmetic

K1L11_carry_eqn = (!K1L2 & K1L9) # (K1L2 & K1L01);
K1L11 = K1_count[3] $ K1L11_carry_eqn;

--K1L31 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~4COUT0 at LC_X5_Y20_N7
--operation mode is arithmetic

K1L31_cout_0 = !K1L9 # !K1_count[3];
K1L31 = CARRY(K1L31_cout_0);

--K1L41 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~4COUT1 at LC_X5_Y20_N7
--operation mode is arithmetic

K1L41_cout_1 = !K1L01 # !K1_count[3];
K1L41 = CARRY(K1L41_cout_1);


--M2_reg[14] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[14] at LC_X35_Y21_N8
--operation mode is normal

M2_reg[14]_lut_out = M2_reg[13] & (U1_q_b[14] # J2L1Q) # !M2_reg[13] & U1_q_b[14] & !J2L1Q;
M2_reg[14] = DFFEA(M2_reg[14]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--U1_q_b[15] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[15] at M4K_X37_Y21
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 16, Port B Depth: 64, Port B Width: 16
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U1_q_b[15]_PORT_A_data_in = BUS(Y1L47, Y1L37, Y1L27, Y1L17, Y1L07, Y1L96, Y1L86, Y1L76, Y1L66, Y1L56, Y1L46, Y1L36, Y1L26, Y1L16, Y1L06, Y1L95);
U1_q_b[15]_PORT_A_data_in_reg = DFFE(U1_q_b[15]_PORT_A_data_in, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U1_q_b[15]_PORT_A_address_reg = DFFE(U1_q_b[15]_PORT_A_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[15]_PORT_B_address_reg = DFFE(U1_q_b[15]_PORT_B_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_write_enable = H1L6;
U1_q_b[15]_PORT_A_write_enable_reg = DFFE(U1_q_b[15]_PORT_A_write_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_read_enable = VCC;
U1_q_b[15]_PORT_B_read_enable_reg = DFFE(U1_q_b[15]_PORT_B_read_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_clock_0 = GLOBAL(KB1__clk1);
U1_q_b[15]_PORT_B_data_out = MEMORY(U1_q_b[15]_PORT_A_data_in_reg, , U1_q_b[15]_PORT_A_address_reg, U1_q_b[15]_PORT_B_address_reg, U1_q_b[15]_PORT_A_write_enable_reg, U1_q_b[15]_PORT_B_read_enable_reg, , , U1_q_b[15]_clock_0, , , , , );
U1_q_b[15] = U1_q_b[15]_PORT_B_data_out[0];

--U1_q_b[0] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[0] at M4K_X37_Y21
U1_q_b[15]_PORT_A_data_in = BUS(Y1L47, Y1L37, Y1L27, Y1L17, Y1L07, Y1L96, Y1L86, Y1L76, Y1L66, Y1L56, Y1L46, Y1L36, Y1L26, Y1L16, Y1L06, Y1L95);
U1_q_b[15]_PORT_A_data_in_reg = DFFE(U1_q_b[15]_PORT_A_data_in, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U1_q_b[15]_PORT_A_address_reg = DFFE(U1_q_b[15]_PORT_A_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[15]_PORT_B_address_reg = DFFE(U1_q_b[15]_PORT_B_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_write_enable = H1L6;
U1_q_b[15]_PORT_A_write_enable_reg = DFFE(U1_q_b[15]_PORT_A_write_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_read_enable = VCC;
U1_q_b[15]_PORT_B_read_enable_reg = DFFE(U1_q_b[15]_PORT_B_read_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_clock_0 = GLOBAL(KB1__clk1);
U1_q_b[15]_PORT_B_data_out = MEMORY(U1_q_b[15]_PORT_A_data_in_reg, , U1_q_b[15]_PORT_A_address_reg, U1_q_b[15]_PORT_B_address_reg, U1_q_b[15]_PORT_A_write_enable_reg, U1_q_b[15]_PORT_B_read_enable_reg, , , U1_q_b[15]_clock_0, , , , , );
U1_q_b[0] = U1_q_b[15]_PORT_B_data_out[15];

--U1_q_b[1] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[1] at M4K_X37_Y21
U1_q_b[15]_PORT_A_data_in = BUS(Y1L47, Y1L37, Y1L27, Y1L17, Y1L07, Y1L96, Y1L86, Y1L76, Y1L66, Y1L56, Y1L46, Y1L36, Y1L26, Y1L16, Y1L06, Y1L95);
U1_q_b[15]_PORT_A_data_in_reg = DFFE(U1_q_b[15]_PORT_A_data_in, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U1_q_b[15]_PORT_A_address_reg = DFFE(U1_q_b[15]_PORT_A_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[15]_PORT_B_address_reg = DFFE(U1_q_b[15]_PORT_B_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_write_enable = H1L6;
U1_q_b[15]_PORT_A_write_enable_reg = DFFE(U1_q_b[15]_PORT_A_write_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_read_enable = VCC;
U1_q_b[15]_PORT_B_read_enable_reg = DFFE(U1_q_b[15]_PORT_B_read_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_clock_0 = GLOBAL(KB1__clk1);
U1_q_b[15]_PORT_B_data_out = MEMORY(U1_q_b[15]_PORT_A_data_in_reg, , U1_q_b[15]_PORT_A_address_reg, U1_q_b[15]_PORT_B_address_reg, U1_q_b[15]_PORT_A_write_enable_reg, U1_q_b[15]_PORT_B_read_enable_reg, , , U1_q_b[15]_clock_0, , , , , );
U1_q_b[1] = U1_q_b[15]_PORT_B_data_out[14];

--U1_q_b[2] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[2] at M4K_X37_Y21
U1_q_b[15]_PORT_A_data_in = BUS(Y1L47, Y1L37, Y1L27, Y1L17, Y1L07, Y1L96, Y1L86, Y1L76, Y1L66, Y1L56, Y1L46, Y1L36, Y1L26, Y1L16, Y1L06, Y1L95);
U1_q_b[15]_PORT_A_data_in_reg = DFFE(U1_q_b[15]_PORT_A_data_in, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U1_q_b[15]_PORT_A_address_reg = DFFE(U1_q_b[15]_PORT_A_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[15]_PORT_B_address_reg = DFFE(U1_q_b[15]_PORT_B_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_write_enable = H1L6;
U1_q_b[15]_PORT_A_write_enable_reg = DFFE(U1_q_b[15]_PORT_A_write_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_read_enable = VCC;
U1_q_b[15]_PORT_B_read_enable_reg = DFFE(U1_q_b[15]_PORT_B_read_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_clock_0 = GLOBAL(KB1__clk1);
U1_q_b[15]_PORT_B_data_out = MEMORY(U1_q_b[15]_PORT_A_data_in_reg, , U1_q_b[15]_PORT_A_address_reg, U1_q_b[15]_PORT_B_address_reg, U1_q_b[15]_PORT_A_write_enable_reg, U1_q_b[15]_PORT_B_read_enable_reg, , , U1_q_b[15]_clock_0, , , , , );
U1_q_b[2] = U1_q_b[15]_PORT_B_data_out[13];

--U1_q_b[3] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[3] at M4K_X37_Y21
U1_q_b[15]_PORT_A_data_in = BUS(Y1L47, Y1L37, Y1L27, Y1L17, Y1L07, Y1L96, Y1L86, Y1L76, Y1L66, Y1L56, Y1L46, Y1L36, Y1L26, Y1L16, Y1L06, Y1L95);
U1_q_b[15]_PORT_A_data_in_reg = DFFE(U1_q_b[15]_PORT_A_data_in, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U1_q_b[15]_PORT_A_address_reg = DFFE(U1_q_b[15]_PORT_A_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[15]_PORT_B_address_reg = DFFE(U1_q_b[15]_PORT_B_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_write_enable = H1L6;
U1_q_b[15]_PORT_A_write_enable_reg = DFFE(U1_q_b[15]_PORT_A_write_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_read_enable = VCC;
U1_q_b[15]_PORT_B_read_enable_reg = DFFE(U1_q_b[15]_PORT_B_read_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_clock_0 = GLOBAL(KB1__clk1);
U1_q_b[15]_PORT_B_data_out = MEMORY(U1_q_b[15]_PORT_A_data_in_reg, , U1_q_b[15]_PORT_A_address_reg, U1_q_b[15]_PORT_B_address_reg, U1_q_b[15]_PORT_A_write_enable_reg, U1_q_b[15]_PORT_B_read_enable_reg, , , U1_q_b[15]_clock_0, , , , , );
U1_q_b[3] = U1_q_b[15]_PORT_B_data_out[12];

--U1_q_b[4] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[4] at M4K_X37_Y21
U1_q_b[15]_PORT_A_data_in = BUS(Y1L47, Y1L37, Y1L27, Y1L17, Y1L07, Y1L96, Y1L86, Y1L76, Y1L66, Y1L56, Y1L46, Y1L36, Y1L26, Y1L16, Y1L06, Y1L95);
U1_q_b[15]_PORT_A_data_in_reg = DFFE(U1_q_b[15]_PORT_A_data_in, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U1_q_b[15]_PORT_A_address_reg = DFFE(U1_q_b[15]_PORT_A_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[15]_PORT_B_address_reg = DFFE(U1_q_b[15]_PORT_B_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_write_enable = H1L6;
U1_q_b[15]_PORT_A_write_enable_reg = DFFE(U1_q_b[15]_PORT_A_write_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_read_enable = VCC;
U1_q_b[15]_PORT_B_read_enable_reg = DFFE(U1_q_b[15]_PORT_B_read_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_clock_0 = GLOBAL(KB1__clk1);
U1_q_b[15]_PORT_B_data_out = MEMORY(U1_q_b[15]_PORT_A_data_in_reg, , U1_q_b[15]_PORT_A_address_reg, U1_q_b[15]_PORT_B_address_reg, U1_q_b[15]_PORT_A_write_enable_reg, U1_q_b[15]_PORT_B_read_enable_reg, , , U1_q_b[15]_clock_0, , , , , );
U1_q_b[4] = U1_q_b[15]_PORT_B_data_out[11];

--U1_q_b[5] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[5] at M4K_X37_Y21
U1_q_b[15]_PORT_A_data_in = BUS(Y1L47, Y1L37, Y1L27, Y1L17, Y1L07, Y1L96, Y1L86, Y1L76, Y1L66, Y1L56, Y1L46, Y1L36, Y1L26, Y1L16, Y1L06, Y1L95);
U1_q_b[15]_PORT_A_data_in_reg = DFFE(U1_q_b[15]_PORT_A_data_in, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U1_q_b[15]_PORT_A_address_reg = DFFE(U1_q_b[15]_PORT_A_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[15]_PORT_B_address_reg = DFFE(U1_q_b[15]_PORT_B_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_write_enable = H1L6;
U1_q_b[15]_PORT_A_write_enable_reg = DFFE(U1_q_b[15]_PORT_A_write_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_read_enable = VCC;
U1_q_b[15]_PORT_B_read_enable_reg = DFFE(U1_q_b[15]_PORT_B_read_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_clock_0 = GLOBAL(KB1__clk1);
U1_q_b[15]_PORT_B_data_out = MEMORY(U1_q_b[15]_PORT_A_data_in_reg, , U1_q_b[15]_PORT_A_address_reg, U1_q_b[15]_PORT_B_address_reg, U1_q_b[15]_PORT_A_write_enable_reg, U1_q_b[15]_PORT_B_read_enable_reg, , , U1_q_b[15]_clock_0, , , , , );
U1_q_b[5] = U1_q_b[15]_PORT_B_data_out[10];

--U1_q_b[6] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[6] at M4K_X37_Y21
U1_q_b[15]_PORT_A_data_in = BUS(Y1L47, Y1L37, Y1L27, Y1L17, Y1L07, Y1L96, Y1L86, Y1L76, Y1L66, Y1L56, Y1L46, Y1L36, Y1L26, Y1L16, Y1L06, Y1L95);
U1_q_b[15]_PORT_A_data_in_reg = DFFE(U1_q_b[15]_PORT_A_data_in, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U1_q_b[15]_PORT_A_address_reg = DFFE(U1_q_b[15]_PORT_A_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[15]_PORT_B_address_reg = DFFE(U1_q_b[15]_PORT_B_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_write_enable = H1L6;
U1_q_b[15]_PORT_A_write_enable_reg = DFFE(U1_q_b[15]_PORT_A_write_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_read_enable = VCC;
U1_q_b[15]_PORT_B_read_enable_reg = DFFE(U1_q_b[15]_PORT_B_read_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_clock_0 = GLOBAL(KB1__clk1);
U1_q_b[15]_PORT_B_data_out = MEMORY(U1_q_b[15]_PORT_A_data_in_reg, , U1_q_b[15]_PORT_A_address_reg, U1_q_b[15]_PORT_B_address_reg, U1_q_b[15]_PORT_A_write_enable_reg, U1_q_b[15]_PORT_B_read_enable_reg, , , U1_q_b[15]_clock_0, , , , , );
U1_q_b[6] = U1_q_b[15]_PORT_B_data_out[9];

--U1_q_b[7] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[7] at M4K_X37_Y21
U1_q_b[15]_PORT_A_data_in = BUS(Y1L47, Y1L37, Y1L27, Y1L17, Y1L07, Y1L96, Y1L86, Y1L76, Y1L66, Y1L56, Y1L46, Y1L36, Y1L26, Y1L16, Y1L06, Y1L95);
U1_q_b[15]_PORT_A_data_in_reg = DFFE(U1_q_b[15]_PORT_A_data_in, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U1_q_b[15]_PORT_A_address_reg = DFFE(U1_q_b[15]_PORT_A_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[15]_PORT_B_address_reg = DFFE(U1_q_b[15]_PORT_B_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_write_enable = H1L6;
U1_q_b[15]_PORT_A_write_enable_reg = DFFE(U1_q_b[15]_PORT_A_write_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_read_enable = VCC;
U1_q_b[15]_PORT_B_read_enable_reg = DFFE(U1_q_b[15]_PORT_B_read_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_clock_0 = GLOBAL(KB1__clk1);
U1_q_b[15]_PORT_B_data_out = MEMORY(U1_q_b[15]_PORT_A_data_in_reg, , U1_q_b[15]_PORT_A_address_reg, U1_q_b[15]_PORT_B_address_reg, U1_q_b[15]_PORT_A_write_enable_reg, U1_q_b[15]_PORT_B_read_enable_reg, , , U1_q_b[15]_clock_0, , , , , );
U1_q_b[7] = U1_q_b[15]_PORT_B_data_out[8];

--U1_q_b[8] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[8] at M4K_X37_Y21
U1_q_b[15]_PORT_A_data_in = BUS(Y1L47, Y1L37, Y1L27, Y1L17, Y1L07, Y1L96, Y1L86, Y1L76, Y1L66, Y1L56, Y1L46, Y1L36, Y1L26, Y1L16, Y1L06, Y1L95);
U1_q_b[15]_PORT_A_data_in_reg = DFFE(U1_q_b[15]_PORT_A_data_in, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U1_q_b[15]_PORT_A_address_reg = DFFE(U1_q_b[15]_PORT_A_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[15]_PORT_B_address_reg = DFFE(U1_q_b[15]_PORT_B_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_write_enable = H1L6;
U1_q_b[15]_PORT_A_write_enable_reg = DFFE(U1_q_b[15]_PORT_A_write_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_read_enable = VCC;
U1_q_b[15]_PORT_B_read_enable_reg = DFFE(U1_q_b[15]_PORT_B_read_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_clock_0 = GLOBAL(KB1__clk1);
U1_q_b[15]_PORT_B_data_out = MEMORY(U1_q_b[15]_PORT_A_data_in_reg, , U1_q_b[15]_PORT_A_address_reg, U1_q_b[15]_PORT_B_address_reg, U1_q_b[15]_PORT_A_write_enable_reg, U1_q_b[15]_PORT_B_read_enable_reg, , , U1_q_b[15]_clock_0, , , , , );
U1_q_b[8] = U1_q_b[15]_PORT_B_data_out[7];

--U1_q_b[9] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[9] at M4K_X37_Y21
U1_q_b[15]_PORT_A_data_in = BUS(Y1L47, Y1L37, Y1L27, Y1L17, Y1L07, Y1L96, Y1L86, Y1L76, Y1L66, Y1L56, Y1L46, Y1L36, Y1L26, Y1L16, Y1L06, Y1L95);
U1_q_b[15]_PORT_A_data_in_reg = DFFE(U1_q_b[15]_PORT_A_data_in, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U1_q_b[15]_PORT_A_address_reg = DFFE(U1_q_b[15]_PORT_A_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[15]_PORT_B_address_reg = DFFE(U1_q_b[15]_PORT_B_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_write_enable = H1L6;
U1_q_b[15]_PORT_A_write_enable_reg = DFFE(U1_q_b[15]_PORT_A_write_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_read_enable = VCC;
U1_q_b[15]_PORT_B_read_enable_reg = DFFE(U1_q_b[15]_PORT_B_read_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_clock_0 = GLOBAL(KB1__clk1);
U1_q_b[15]_PORT_B_data_out = MEMORY(U1_q_b[15]_PORT_A_data_in_reg, , U1_q_b[15]_PORT_A_address_reg, U1_q_b[15]_PORT_B_address_reg, U1_q_b[15]_PORT_A_write_enable_reg, U1_q_b[15]_PORT_B_read_enable_reg, , , U1_q_b[15]_clock_0, , , , , );
U1_q_b[9] = U1_q_b[15]_PORT_B_data_out[6];

--U1_q_b[10] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[10] at M4K_X37_Y21
U1_q_b[15]_PORT_A_data_in = BUS(Y1L47, Y1L37, Y1L27, Y1L17, Y1L07, Y1L96, Y1L86, Y1L76, Y1L66, Y1L56, Y1L46, Y1L36, Y1L26, Y1L16, Y1L06, Y1L95);
U1_q_b[15]_PORT_A_data_in_reg = DFFE(U1_q_b[15]_PORT_A_data_in, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U1_q_b[15]_PORT_A_address_reg = DFFE(U1_q_b[15]_PORT_A_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[15]_PORT_B_address_reg = DFFE(U1_q_b[15]_PORT_B_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_write_enable = H1L6;
U1_q_b[15]_PORT_A_write_enable_reg = DFFE(U1_q_b[15]_PORT_A_write_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_read_enable = VCC;
U1_q_b[15]_PORT_B_read_enable_reg = DFFE(U1_q_b[15]_PORT_B_read_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_clock_0 = GLOBAL(KB1__clk1);
U1_q_b[15]_PORT_B_data_out = MEMORY(U1_q_b[15]_PORT_A_data_in_reg, , U1_q_b[15]_PORT_A_address_reg, U1_q_b[15]_PORT_B_address_reg, U1_q_b[15]_PORT_A_write_enable_reg, U1_q_b[15]_PORT_B_read_enable_reg, , , U1_q_b[15]_clock_0, , , , , );
U1_q_b[10] = U1_q_b[15]_PORT_B_data_out[5];

--U1_q_b[11] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[11] at M4K_X37_Y21
U1_q_b[15]_PORT_A_data_in = BUS(Y1L47, Y1L37, Y1L27, Y1L17, Y1L07, Y1L96, Y1L86, Y1L76, Y1L66, Y1L56, Y1L46, Y1L36, Y1L26, Y1L16, Y1L06, Y1L95);
U1_q_b[15]_PORT_A_data_in_reg = DFFE(U1_q_b[15]_PORT_A_data_in, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U1_q_b[15]_PORT_A_address_reg = DFFE(U1_q_b[15]_PORT_A_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[15]_PORT_B_address_reg = DFFE(U1_q_b[15]_PORT_B_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_write_enable = H1L6;
U1_q_b[15]_PORT_A_write_enable_reg = DFFE(U1_q_b[15]_PORT_A_write_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_read_enable = VCC;
U1_q_b[15]_PORT_B_read_enable_reg = DFFE(U1_q_b[15]_PORT_B_read_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_clock_0 = GLOBAL(KB1__clk1);
U1_q_b[15]_PORT_B_data_out = MEMORY(U1_q_b[15]_PORT_A_data_in_reg, , U1_q_b[15]_PORT_A_address_reg, U1_q_b[15]_PORT_B_address_reg, U1_q_b[15]_PORT_A_write_enable_reg, U1_q_b[15]_PORT_B_read_enable_reg, , , U1_q_b[15]_clock_0, , , , , );
U1_q_b[11] = U1_q_b[15]_PORT_B_data_out[4];

--U1_q_b[12] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[12] at M4K_X37_Y21
U1_q_b[15]_PORT_A_data_in = BUS(Y1L47, Y1L37, Y1L27, Y1L17, Y1L07, Y1L96, Y1L86, Y1L76, Y1L66, Y1L56, Y1L46, Y1L36, Y1L26, Y1L16, Y1L06, Y1L95);
U1_q_b[15]_PORT_A_data_in_reg = DFFE(U1_q_b[15]_PORT_A_data_in, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U1_q_b[15]_PORT_A_address_reg = DFFE(U1_q_b[15]_PORT_A_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[15]_PORT_B_address_reg = DFFE(U1_q_b[15]_PORT_B_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_write_enable = H1L6;
U1_q_b[15]_PORT_A_write_enable_reg = DFFE(U1_q_b[15]_PORT_A_write_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_read_enable = VCC;
U1_q_b[15]_PORT_B_read_enable_reg = DFFE(U1_q_b[15]_PORT_B_read_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_clock_0 = GLOBAL(KB1__clk1);
U1_q_b[15]_PORT_B_data_out = MEMORY(U1_q_b[15]_PORT_A_data_in_reg, , U1_q_b[15]_PORT_A_address_reg, U1_q_b[15]_PORT_B_address_reg, U1_q_b[15]_PORT_A_write_enable_reg, U1_q_b[15]_PORT_B_read_enable_reg, , , U1_q_b[15]_clock_0, , , , , );
U1_q_b[12] = U1_q_b[15]_PORT_B_data_out[3];

--U1_q_b[13] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[13] at M4K_X37_Y21
U1_q_b[15]_PORT_A_data_in = BUS(Y1L47, Y1L37, Y1L27, Y1L17, Y1L07, Y1L96, Y1L86, Y1L76, Y1L66, Y1L56, Y1L46, Y1L36, Y1L26, Y1L16, Y1L06, Y1L95);
U1_q_b[15]_PORT_A_data_in_reg = DFFE(U1_q_b[15]_PORT_A_data_in, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U1_q_b[15]_PORT_A_address_reg = DFFE(U1_q_b[15]_PORT_A_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[15]_PORT_B_address_reg = DFFE(U1_q_b[15]_PORT_B_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_write_enable = H1L6;
U1_q_b[15]_PORT_A_write_enable_reg = DFFE(U1_q_b[15]_PORT_A_write_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_read_enable = VCC;
U1_q_b[15]_PORT_B_read_enable_reg = DFFE(U1_q_b[15]_PORT_B_read_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_clock_0 = GLOBAL(KB1__clk1);
U1_q_b[15]_PORT_B_data_out = MEMORY(U1_q_b[15]_PORT_A_data_in_reg, , U1_q_b[15]_PORT_A_address_reg, U1_q_b[15]_PORT_B_address_reg, U1_q_b[15]_PORT_A_write_enable_reg, U1_q_b[15]_PORT_B_read_enable_reg, , , U1_q_b[15]_clock_0, , , , , );
U1_q_b[13] = U1_q_b[15]_PORT_B_data_out[2];

--U1_q_b[14] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[14] at M4K_X37_Y21
U1_q_b[15]_PORT_A_data_in = BUS(Y1L47, Y1L37, Y1L27, Y1L17, Y1L07, Y1L96, Y1L86, Y1L76, Y1L66, Y1L56, Y1L46, Y1L36, Y1L26, Y1L16, Y1L06, Y1L95);
U1_q_b[15]_PORT_A_data_in_reg = DFFE(U1_q_b[15]_PORT_A_data_in, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U1_q_b[15]_PORT_A_address_reg = DFFE(U1_q_b[15]_PORT_A_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_address = BUS(K1_count[0], K1_count[1], K1_count[2], K1_count[3], K1_count[4], K1_count[5]);
U1_q_b[15]_PORT_B_address_reg = DFFE(U1_q_b[15]_PORT_B_address, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_A_write_enable = H1L6;
U1_q_b[15]_PORT_A_write_enable_reg = DFFE(U1_q_b[15]_PORT_A_write_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_PORT_B_read_enable = VCC;
U1_q_b[15]_PORT_B_read_enable_reg = DFFE(U1_q_b[15]_PORT_B_read_enable, U1_q_b[15]_clock_0, , , );
U1_q_b[15]_clock_0 = GLOBAL(KB1__clk1);
U1_q_b[15]_PORT_B_data_out = MEMORY(U1_q_b[15]_PORT_A_data_in_reg, , U1_q_b[15]_PORT_A_address_reg, U1_q_b[15]_PORT_B_address_reg, U1_q_b[15]_PORT_A_write_enable_reg, U1_q_b[15]_PORT_B_read_enable_reg, , , U1_q_b[15]_clock_0, , , , , );
U1_q_b[14] = U1_q_b[15]_PORT_B_data_out[1];


--K1_count[5] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[5] at LC_X5_Y20_N1
--operation mode is normal

K1_count[5]_lut_out = K1L91;
K1_count[5] = DFFEA(K1_count[5]_lut_out, GLOBAL(G1L49Q), !GLOBAL(K1L211), , , VCC, GLOBAL(K1_count[31]));


--G1L061 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|LessThan~128 at LC_X6_Y17_N1
--operation mode is normal

K1_count[31]_qfbk = K1_count[31];
G1L061 = K1_count[31]_qfbk # !K1_count[5] & K1L821;

--K1_count[31] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count[31] at LC_X6_Y17_N1
--operation mode is normal

K1_count[31]_sload_eqn = K1L111;
K1_count[31] = DFFEA(K1_count[31]_sload_eqn, GLOBAL(G1L49Q), !GLOBAL(K1L451), , , , );


--N9_safe_q[11] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[11] at LC_X24_Y27_N5
--operation mode is normal

N9_safe_q[11]_carry_eqn = N9L32;
N9_safe_q[11]_lut_out = N9_safe_q[11] $ N9_safe_q[11]_carry_eqn;
N9_safe_q[11]_reg_input = !BB11L2 & N9_safe_q[11]_lut_out;
N9_safe_q[11] = DFFEA(N9_safe_q[11]_reg_input, GLOBAL(KB1__clk0), !GLOBAL(HB1L81), , , , );


--N9_safe_q[9] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[9] at LC_X24_Y27_N3
--operation mode is arithmetic

N9_safe_q[9]_carry_eqn = (!N9L31 & N9L74) # (N9L31 & N9L84);
N9_safe_q[9]_lut_out = N9_safe_q[9] $ N9_safe_q[9]_carry_eqn;
N9_safe_q[9]_reg_input = !BB11L2 & N9_safe_q[9]_lut_out;
N9_safe_q[9] = DFFEA(N9_safe_q[9]_reg_input, GLOBAL(KB1__clk0), !GLOBAL(HB1L81), , , , );

--N9L05 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[9]~COUT0 at LC_X24_Y27_N3
--operation mode is arithmetic

N9L05_cout_0 = !N9L74 # !N9_safe_q[9];
N9L05 = CARRY(N9L05_cout_0);

--N9L15 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[9]~COUT1 at LC_X24_Y27_N3
--operation mode is arithmetic

N9L15_cout_1 = !N9L84 # !N9_safe_q[9];
N9L15 = CARRY(N9L15_cout_1);


--N9_safe_q[5] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X24_Y28_N9
--operation mode is arithmetic

N9_safe_q[5]_carry_eqn = (!N9L3 & N9L73) # (N9L3 & N9L83);
N9_safe_q[5]_lut_out = N9_safe_q[5] $ N9_safe_q[5]_carry_eqn;
N9_safe_q[5]_reg_input = !BB11L2 & N9_safe_q[5]_lut_out;
N9_safe_q[5] = DFFEA(N9_safe_q[5]_reg_input, GLOBAL(KB1__clk0), !GLOBAL(HB1L81), , , , );

--N9L31 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT at LC_X24_Y28_N9
--operation mode is arithmetic

N9L31 = CARRY(!N9L83 # !N9_safe_q[5]);


--N9_safe_q[4] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X24_Y28_N8
--operation mode is arithmetic

N9_safe_q[4]_carry_eqn = (!N9L3 & N9L43) # (N9L3 & N9L53);
N9_safe_q[4]_lut_out = N9_safe_q[4] $ !N9_safe_q[4]_carry_eqn;
N9_safe_q[4]_reg_input = !BB11L2 & N9_safe_q[4]_lut_out;
N9_safe_q[4] = DFFEA(N9_safe_q[4]_reg_input, GLOBAL(KB1__clk0), !GLOBAL(HB1L81), , , , );

--N9L73 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X24_Y28_N8
--operation mode is arithmetic

N9L73_cout_0 = N9_safe_q[4] & !N9L43;
N9L73 = CARRY(N9L73_cout_0);

--N9L83 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X24_Y28_N8
--operation mode is arithmetic

N9L83_cout_1 = N9_safe_q[4] & !N9L53;
N9L83 = CARRY(N9L83_cout_1);


--HB1L52 is frame_timing:frame_timing_slave|frame_timing_core:ftc|update_bias_o~67 at LC_X24_Y28_N3
--operation mode is normal

HB1L52 = N9_safe_q[4] # N9_safe_q[9] # N9_safe_q[11] # N9_safe_q[5];


--N9_safe_q[3] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X24_Y28_N7
--operation mode is arithmetic

N9_safe_q[3]_carry_eqn = (!N9L3 & N9L13) # (N9L3 & N9L23);
N9_safe_q[3]_lut_out = N9_safe_q[3] $ N9_safe_q[3]_carry_eqn;
N9_safe_q[3]_reg_input = !BB11L2 & N9_safe_q[3]_lut_out;
N9_safe_q[3] = DFFEA(N9_safe_q[3]_reg_input, GLOBAL(KB1__clk0), !GLOBAL(HB1L81), , , , );

--N9L43 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X24_Y28_N7
--operation mode is arithmetic

N9L43_cout_0 = !N9L13 # !N9_safe_q[3];
N9L43 = CARRY(N9L43_cout_0);

--N9L53 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X24_Y28_N7
--operation mode is arithmetic

N9L53_cout_1 = !N9L23 # !N9_safe_q[3];
N9L53 = CARRY(N9L53_cout_1);


--N9_safe_q[2] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X24_Y28_N6
--operation mode is arithmetic

N9_safe_q[2]_carry_eqn = (!N9L3 & N9L82) # (N9L3 & N9L92);
N9_safe_q[2]_lut_out = N9_safe_q[2] $ !N9_safe_q[2]_carry_eqn;
N9_safe_q[2]_reg_input = !BB11L2 & N9_safe_q[2]_lut_out;
N9_safe_q[2] = DFFEA(N9_safe_q[2]_reg_input, GLOBAL(KB1__clk0), !GLOBAL(HB1L81), , , , );

--N9L13 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X24_Y28_N6
--operation mode is arithmetic

N9L13_cout_0 = N9_safe_q[2] & !N9L82;
N9L13 = CARRY(N9L13_cout_0);

--N9L23 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X24_Y28_N6
--operation mode is arithmetic

N9L23_cout_1 = N9_safe_q[2] & !N9L92;
N9L23 = CARRY(N9L23_cout_1);


--N9_safe_q[0] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X24_Y28_N4
--operation mode is arithmetic

N9_safe_q[0]_lut_out = !N9_safe_q[0];
N9_safe_q[0]_reg_input = !BB11L2 & N9_safe_q[0]_lut_out;
N9_safe_q[0] = DFFEA(N9_safe_q[0]_reg_input, GLOBAL(KB1__clk0), !GLOBAL(HB1L81), , , , );

--N9L3 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT at LC_X24_Y28_N4
--operation mode is arithmetic

N9L3 = CARRY(N9_safe_q[0]);


--N9_safe_q[1] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X24_Y28_N5
--operation mode is arithmetic

N9_safe_q[1]_carry_eqn = N9L3;
N9_safe_q[1]_lut_out = N9_safe_q[1] $ N9_safe_q[1]_carry_eqn;
N9_safe_q[1]_reg_input = !BB11L2 & N9_safe_q[1]_lut_out;
N9_safe_q[1] = DFFEA(N9_safe_q[1]_reg_input, GLOBAL(KB1__clk0), !GLOBAL(HB1L81), , , , );

--N9L82 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X24_Y28_N5
--operation mode is arithmetic

N9L82_cout_0 = !N9L3 # !N9_safe_q[1];
N9L82 = CARRY(N9L82_cout_0);

--N9L92 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X24_Y28_N5
--operation mode is arithmetic

N9L92_cout_1 = !N9L3 # !N9_safe_q[1];
N9L92 = CARRY(N9L92_cout_1);


--HB1L62 is frame_timing:frame_timing_slave|frame_timing_core:ftc|update_bias_o~68 at LC_X24_Y28_N0
--operation mode is normal

HB1L62 = N9_safe_q[3] # N9_safe_q[2] # N9_safe_q[0] # !N9_safe_q[1];


--N9_safe_q[10] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[10] at LC_X24_Y27_N4
--operation mode is arithmetic

N9_safe_q[10]_carry_eqn = (!N9L31 & N9L05) # (N9L31 & N9L15);
N9_safe_q[10]_lut_out = N9_safe_q[10] $ !N9_safe_q[10]_carry_eqn;
N9_safe_q[10]_reg_input = !BB11L2 & N9_safe_q[10]_lut_out;
N9_safe_q[10] = DFFEA(N9_safe_q[10]_reg_input, GLOBAL(KB1__clk0), !GLOBAL(HB1L81), , , , );

--N9L32 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT at LC_X24_Y27_N4
--operation mode is arithmetic

N9L32 = CARRY(N9_safe_q[10] & !N9L15);


--N9_safe_q[8] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X24_Y27_N2
--operation mode is arithmetic

N9_safe_q[8]_carry_eqn = (!N9L31 & N9L44) # (N9L31 & N9L54);
N9_safe_q[8]_lut_out = N9_safe_q[8] $ !N9_safe_q[8]_carry_eqn;
N9_safe_q[8]_reg_input = !BB11L2 & N9_safe_q[8]_lut_out;
N9_safe_q[8] = DFFEA(N9_safe_q[8]_reg_input, GLOBAL(KB1__clk0), !GLOBAL(HB1L81), , , , );

--N9L74 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[8]~COUT0 at LC_X24_Y27_N2
--operation mode is arithmetic

N9L74_cout_0 = N9_safe_q[8] & !N9L44;
N9L74 = CARRY(N9L74_cout_0);

--N9L84 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[8]~COUT1 at LC_X24_Y27_N2
--operation mode is arithmetic

N9L84_cout_1 = N9_safe_q[8] & !N9L54;
N9L84 = CARRY(N9L84_cout_1);


--N9_safe_q[7] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X24_Y27_N1
--operation mode is arithmetic

N9_safe_q[7]_carry_eqn = (!N9L31 & N9L14) # (N9L31 & N9L24);
N9_safe_q[7]_lut_out = N9_safe_q[7] $ N9_safe_q[7]_carry_eqn;
N9_safe_q[7]_reg_input = !BB11L2 & N9_safe_q[7]_lut_out;
N9_safe_q[7] = DFFEA(N9_safe_q[7]_reg_input, GLOBAL(KB1__clk0), !GLOBAL(HB1L81), , , , );

--N9L44 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X24_Y27_N1
--operation mode is arithmetic

N9L44_cout_0 = !N9L14 # !N9_safe_q[7];
N9L44 = CARRY(N9L44_cout_0);

--N9L54 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X24_Y27_N1
--operation mode is arithmetic

N9L54_cout_1 = !N9L24 # !N9_safe_q[7];
N9L54 = CARRY(N9L54_cout_1);


--N9_safe_q[6] is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X24_Y27_N0
--operation mode is arithmetic

N9_safe_q[6]_carry_eqn = N9L31;
N9_safe_q[6]_lut_out = N9_safe_q[6] $ !N9_safe_q[6]_carry_eqn;
N9_safe_q[6]_reg_input = !BB11L2 & N9_safe_q[6]_lut_out;
N9_safe_q[6] = DFFEA(N9_safe_q[6]_reg_input, GLOBAL(KB1__clk0), !GLOBAL(HB1L81), , , , );

--N9L14 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X24_Y27_N0
--operation mode is arithmetic

N9L14_cout_0 = N9_safe_q[6] & !N9L31;
N9L14 = CARRY(N9L14_cout_0);

--N9L24 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|lpm_counter:count_rtl_1|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X24_Y27_N0
--operation mode is arithmetic

N9L24_cout_1 = N9_safe_q[6] & !N9L31;
N9L24 = CARRY(N9L24_cout_1);


--HB1L91 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~51 at LC_X24_Y27_N7
--operation mode is normal

HB1L91 = !N9_safe_q[10] & !N9_safe_q[6] & !N9_safe_q[7] & !N9_safe_q[8];


--HB1L6Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state~20 at LC_X24_Y26_N5
--operation mode is normal

HB1L6Q_lut_out = HB1L6Q # lvds_sync;
HB1L6Q = DFFEA(HB1L6Q_lut_out, GLOBAL(KB1__clk0), !JB1_resync_req_o, , , , );


--HB1L72 is frame_timing:frame_timing_slave|frame_timing_core:ftc|update_bias_o~69 at LC_X24_Y26_N7
--operation mode is normal

HB1L72 = HB1L62 # HB1L52 # !HB1L6Q # !HB1L91;


--N2_safe_q[31] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[31] at LC_X12_Y17_N5
--operation mode is normal

N2_safe_q[31]_carry_eqn = N2L36;
N2_safe_q[31]_lut_out = N2_safe_q[31] $ N2_safe_q[31]_carry_eqn;
N2_safe_q[31] = DFFEA(N2_safe_q[31]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );


--N2_safe_q[3] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X12_Y20_N7
--operation mode is arithmetic

N2_safe_q[3]_carry_eqn = (!N2L3 & N2L17) # (N2L3 & N2L27);
N2_safe_q[3]_lut_out = N2_safe_q[3] $ N2_safe_q[3]_carry_eqn;
N2_safe_q[3] = DFFEA(N2_safe_q[3]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L47 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X12_Y20_N7
--operation mode is arithmetic

N2L47_cout_0 = !N2L17 # !N2_safe_q[3];
N2L47 = CARRY(N2L47_cout_0);

--N2L57 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X12_Y20_N7
--operation mode is arithmetic

N2L57_cout_1 = !N2L27 # !N2_safe_q[3];
N2L57 = CARRY(N2L57_cout_1);


--N2_safe_q[2] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X12_Y20_N6
--operation mode is arithmetic

N2_safe_q[2]_carry_eqn = (!N2L3 & N2L86) # (N2L3 & N2L96);
N2_safe_q[2]_lut_out = N2_safe_q[2] $ !N2_safe_q[2]_carry_eqn;
N2_safe_q[2] = DFFEA(N2_safe_q[2]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L17 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X12_Y20_N6
--operation mode is arithmetic

N2L17_cout_0 = N2_safe_q[2] & !N2L86;
N2L17 = CARRY(N2L17_cout_0);

--N2L27 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X12_Y20_N6
--operation mode is arithmetic

N2L27_cout_1 = N2_safe_q[2] & !N2L96;
N2L27 = CARRY(N2L27_cout_1);


--N2_safe_q[1] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X12_Y20_N5
--operation mode is arithmetic

N2_safe_q[1]_carry_eqn = N2L3;
N2_safe_q[1]_lut_out = N2_safe_q[1] $ N2_safe_q[1]_carry_eqn;
N2_safe_q[1] = DFFEA(N2_safe_q[1]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L86 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X12_Y20_N5
--operation mode is arithmetic

N2L86_cout_0 = !N2L3 # !N2_safe_q[1];
N2L86 = CARRY(N2L86_cout_0);

--N2L96 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X12_Y20_N5
--operation mode is arithmetic

N2L96_cout_1 = !N2L3 # !N2_safe_q[1];
N2L96 = CARRY(N2L96_cout_1);


--N2_safe_q[0] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X12_Y20_N4
--operation mode is arithmetic

N2_safe_q[0]_lut_out = !N2_safe_q[0];
N2_safe_q[0] = DFFEA(N2_safe_q[0]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L3 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT at LC_X12_Y20_N4
--operation mode is arithmetic

N2L3 = CARRY(N2_safe_q[0]);


--J2L5 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|LessThan~410 at LC_X12_Y20_N3
--operation mode is normal

J2L5 = !N2_safe_q[0] # !N2_safe_q[1] # !N2_safe_q[2] # !N2_safe_q[3];


--N2_safe_q[30] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[30] at LC_X12_Y17_N4
--operation mode is arithmetic

N2_safe_q[30]_carry_eqn = (!N2L35 & N2L241) # (N2L35 & N2L341);
N2_safe_q[30]_lut_out = N2_safe_q[30] $ !N2_safe_q[30]_carry_eqn;
N2_safe_q[30] = DFFEA(N2_safe_q[30]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L36 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[30]~COUT at LC_X12_Y17_N4
--operation mode is arithmetic

N2L36 = CARRY(N2_safe_q[30] & !N2L341);


--N2_safe_q[29] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[29] at LC_X12_Y17_N3
--operation mode is arithmetic

N2_safe_q[29]_carry_eqn = (!N2L35 & N2L931) # (N2L35 & N2L041);
N2_safe_q[29]_lut_out = N2_safe_q[29] $ N2_safe_q[29]_carry_eqn;
N2_safe_q[29] = DFFEA(N2_safe_q[29]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L241 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[29]~COUT0 at LC_X12_Y17_N3
--operation mode is arithmetic

N2L241_cout_0 = !N2L931 # !N2_safe_q[29];
N2L241 = CARRY(N2L241_cout_0);

--N2L341 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[29]~COUT1 at LC_X12_Y17_N3
--operation mode is arithmetic

N2L341_cout_1 = !N2L041 # !N2_safe_q[29];
N2L341 = CARRY(N2L341_cout_1);


--N2_safe_q[28] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[28] at LC_X12_Y17_N2
--operation mode is arithmetic

N2_safe_q[28]_carry_eqn = (!N2L35 & N2L631) # (N2L35 & N2L731);
N2_safe_q[28]_lut_out = N2_safe_q[28] $ !N2_safe_q[28]_carry_eqn;
N2_safe_q[28] = DFFEA(N2_safe_q[28]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L931 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[28]~COUT0 at LC_X12_Y17_N2
--operation mode is arithmetic

N2L931_cout_0 = N2_safe_q[28] & !N2L631;
N2L931 = CARRY(N2L931_cout_0);

--N2L041 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[28]~COUT1 at LC_X12_Y17_N2
--operation mode is arithmetic

N2L041_cout_1 = N2_safe_q[28] & !N2L731;
N2L041 = CARRY(N2L041_cout_1);


--N2_safe_q[27] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[27] at LC_X12_Y17_N1
--operation mode is arithmetic

N2_safe_q[27]_carry_eqn = (!N2L35 & N2L331) # (N2L35 & N2L431);
N2_safe_q[27]_lut_out = N2_safe_q[27] $ N2_safe_q[27]_carry_eqn;
N2_safe_q[27] = DFFEA(N2_safe_q[27]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L631 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[27]~COUT0 at LC_X12_Y17_N1
--operation mode is arithmetic

N2L631_cout_0 = !N2L331 # !N2_safe_q[27];
N2L631 = CARRY(N2L631_cout_0);

--N2L731 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[27]~COUT1 at LC_X12_Y17_N1
--operation mode is arithmetic

N2L731_cout_1 = !N2L431 # !N2_safe_q[27];
N2L731 = CARRY(N2L731_cout_1);


--J2L6 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|LessThan~411 at LC_X12_Y17_N7
--operation mode is normal

J2L6 = !N2_safe_q[30] & !N2_safe_q[27] & !N2_safe_q[29] & !N2_safe_q[28];


--N2_safe_q[26] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[26] at LC_X12_Y17_N0
--operation mode is arithmetic

N2_safe_q[26]_carry_eqn = N2L35;
N2_safe_q[26]_lut_out = N2_safe_q[26] $ !N2_safe_q[26]_carry_eqn;
N2_safe_q[26] = DFFEA(N2_safe_q[26]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L331 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[26]~COUT0 at LC_X12_Y17_N0
--operation mode is arithmetic

N2L331_cout_0 = N2_safe_q[26] & !N2L35;
N2L331 = CARRY(N2L331_cout_0);

--N2L431 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[26]~COUT1 at LC_X12_Y17_N0
--operation mode is arithmetic

N2L431_cout_1 = N2_safe_q[26] & !N2L35;
N2L431 = CARRY(N2L431_cout_1);


--N2_safe_q[25] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[25] at LC_X12_Y18_N9
--operation mode is arithmetic

N2_safe_q[25]_carry_eqn = (!N2L34 & N2L921) # (N2L34 & N2L031);
N2_safe_q[25]_lut_out = N2_safe_q[25] $ N2_safe_q[25]_carry_eqn;
N2_safe_q[25] = DFFEA(N2_safe_q[25]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L35 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT at LC_X12_Y18_N9
--operation mode is arithmetic

N2L35 = CARRY(!N2L031 # !N2_safe_q[25]);


--N2_safe_q[24] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[24] at LC_X12_Y18_N8
--operation mode is arithmetic

N2_safe_q[24]_carry_eqn = (!N2L34 & N2L621) # (N2L34 & N2L721);
N2_safe_q[24]_lut_out = N2_safe_q[24] $ !N2_safe_q[24]_carry_eqn;
N2_safe_q[24] = DFFEA(N2_safe_q[24]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L921 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[24]~COUT0 at LC_X12_Y18_N8
--operation mode is arithmetic

N2L921_cout_0 = N2_safe_q[24] & !N2L621;
N2L921 = CARRY(N2L921_cout_0);

--N2L031 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[24]~COUT1 at LC_X12_Y18_N8
--operation mode is arithmetic

N2L031_cout_1 = N2_safe_q[24] & !N2L721;
N2L031 = CARRY(N2L031_cout_1);


--N2_safe_q[23] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[23] at LC_X12_Y18_N7
--operation mode is arithmetic

N2_safe_q[23]_carry_eqn = (!N2L34 & N2L321) # (N2L34 & N2L421);
N2_safe_q[23]_lut_out = N2_safe_q[23] $ N2_safe_q[23]_carry_eqn;
N2_safe_q[23] = DFFEA(N2_safe_q[23]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L621 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[23]~COUT0 at LC_X12_Y18_N7
--operation mode is arithmetic

N2L621_cout_0 = !N2L321 # !N2_safe_q[23];
N2L621 = CARRY(N2L621_cout_0);

--N2L721 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[23]~COUT1 at LC_X12_Y18_N7
--operation mode is arithmetic

N2L721_cout_1 = !N2L421 # !N2_safe_q[23];
N2L721 = CARRY(N2L721_cout_1);


--J2L7 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|LessThan~412 at LC_X12_Y17_N6
--operation mode is normal

J2L7 = !N2_safe_q[23] & !N2_safe_q[24] & !N2_safe_q[25] & !N2_safe_q[26];


--N2_safe_q[22] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[22] at LC_X12_Y18_N6
--operation mode is arithmetic

N2_safe_q[22]_carry_eqn = (!N2L34 & N2L021) # (N2L34 & N2L121);
N2_safe_q[22]_lut_out = N2_safe_q[22] $ !N2_safe_q[22]_carry_eqn;
N2_safe_q[22] = DFFEA(N2_safe_q[22]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L321 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[22]~COUT0 at LC_X12_Y18_N6
--operation mode is arithmetic

N2L321_cout_0 = N2_safe_q[22] & !N2L021;
N2L321 = CARRY(N2L321_cout_0);

--N2L421 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[22]~COUT1 at LC_X12_Y18_N6
--operation mode is arithmetic

N2L421_cout_1 = N2_safe_q[22] & !N2L121;
N2L421 = CARRY(N2L421_cout_1);


--N2_safe_q[21] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[21] at LC_X12_Y18_N5
--operation mode is arithmetic

N2_safe_q[21]_carry_eqn = N2L34;
N2_safe_q[21]_lut_out = N2_safe_q[21] $ N2_safe_q[21]_carry_eqn;
N2_safe_q[21] = DFFEA(N2_safe_q[21]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L021 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[21]~COUT0 at LC_X12_Y18_N5
--operation mode is arithmetic

N2L021_cout_0 = !N2L34 # !N2_safe_q[21];
N2L021 = CARRY(N2L021_cout_0);

--N2L121 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[21]~COUT1 at LC_X12_Y18_N5
--operation mode is arithmetic

N2L121_cout_1 = !N2L34 # !N2_safe_q[21];
N2L121 = CARRY(N2L121_cout_1);


--N2_safe_q[20] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[20] at LC_X12_Y18_N4
--operation mode is arithmetic

N2_safe_q[20]_carry_eqn = (!N2L33 & N2L611) # (N2L33 & N2L711);
N2_safe_q[20]_lut_out = N2_safe_q[20] $ !N2_safe_q[20]_carry_eqn;
N2_safe_q[20] = DFFEA(N2_safe_q[20]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L34 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT at LC_X12_Y18_N4
--operation mode is arithmetic

N2L34 = CARRY(N2_safe_q[20] & !N2L711);


--N2_safe_q[19] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[19] at LC_X12_Y18_N3
--operation mode is arithmetic

N2_safe_q[19]_carry_eqn = (!N2L33 & N2L311) # (N2L33 & N2L411);
N2_safe_q[19]_lut_out = N2_safe_q[19] $ N2_safe_q[19]_carry_eqn;
N2_safe_q[19] = DFFEA(N2_safe_q[19]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L611 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[19]~COUT0 at LC_X12_Y18_N3
--operation mode is arithmetic

N2L611_cout_0 = !N2L311 # !N2_safe_q[19];
N2L611 = CARRY(N2L611_cout_0);

--N2L711 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[19]~COUT1 at LC_X12_Y18_N3
--operation mode is arithmetic

N2L711_cout_1 = !N2L411 # !N2_safe_q[19];
N2L711 = CARRY(N2L711_cout_1);


--J2L8 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|LessThan~413 at LC_X13_Y18_N5
--operation mode is normal

J2L8 = !N2_safe_q[21] & !N2_safe_q[22] & !N2_safe_q[19] & !N2_safe_q[20];


--J2L9 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|LessThan~414 at LC_X12_Y17_N9
--operation mode is normal

J2L9 = J2L6 & J2L5 & J2L8 & J2L7;


--N2_safe_q[18] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[18] at LC_X12_Y18_N2
--operation mode is arithmetic

N2_safe_q[18]_carry_eqn = (!N2L33 & N2L011) # (N2L33 & N2L111);
N2_safe_q[18]_lut_out = N2_safe_q[18] $ !N2_safe_q[18]_carry_eqn;
N2_safe_q[18] = DFFEA(N2_safe_q[18]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L311 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[18]~COUT0 at LC_X12_Y18_N2
--operation mode is arithmetic

N2L311_cout_0 = N2_safe_q[18] & !N2L011;
N2L311 = CARRY(N2L311_cout_0);

--N2L411 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[18]~COUT1 at LC_X12_Y18_N2
--operation mode is arithmetic

N2L411_cout_1 = N2_safe_q[18] & !N2L111;
N2L411 = CARRY(N2L411_cout_1);


--N2_safe_q[17] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[17] at LC_X12_Y18_N1
--operation mode is arithmetic

N2_safe_q[17]_carry_eqn = (!N2L33 & N2L701) # (N2L33 & N2L801);
N2_safe_q[17]_lut_out = N2_safe_q[17] $ N2_safe_q[17]_carry_eqn;
N2_safe_q[17] = DFFEA(N2_safe_q[17]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L011 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[17]~COUT0 at LC_X12_Y18_N1
--operation mode is arithmetic

N2L011_cout_0 = !N2L701 # !N2_safe_q[17];
N2L011 = CARRY(N2L011_cout_0);

--N2L111 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[17]~COUT1 at LC_X12_Y18_N1
--operation mode is arithmetic

N2L111_cout_1 = !N2L801 # !N2_safe_q[17];
N2L111 = CARRY(N2L111_cout_1);


--J2L01 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|LessThan~415 at LC_X13_Y18_N2
--operation mode is normal

J2L01 = !N2_safe_q[18] & !N2_safe_q[17];


--N2_safe_q[14] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[14] at LC_X12_Y19_N8
--operation mode is arithmetic

N2_safe_q[14]_carry_eqn = (!N2L32 & N2L001) # (N2L32 & N2L101);
N2_safe_q[14]_lut_out = N2_safe_q[14] $ !N2_safe_q[14]_carry_eqn;
N2_safe_q[14] = DFFEA(N2_safe_q[14]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L301 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[14]~COUT0 at LC_X12_Y19_N8
--operation mode is arithmetic

N2L301_cout_0 = N2_safe_q[14] & !N2L001;
N2L301 = CARRY(N2L301_cout_0);

--N2L401 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[14]~COUT1 at LC_X12_Y19_N8
--operation mode is arithmetic

N2L401_cout_1 = N2_safe_q[14] & !N2L101;
N2L401 = CARRY(N2L401_cout_1);


--N2_safe_q[13] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[13] at LC_X12_Y19_N7
--operation mode is arithmetic

N2_safe_q[13]_carry_eqn = (!N2L32 & N2L79) # (N2L32 & N2L89);
N2_safe_q[13]_lut_out = N2_safe_q[13] $ N2_safe_q[13]_carry_eqn;
N2_safe_q[13] = DFFEA(N2_safe_q[13]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L001 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[13]~COUT0 at LC_X12_Y19_N7
--operation mode is arithmetic

N2L001_cout_0 = !N2L79 # !N2_safe_q[13];
N2L001 = CARRY(N2L001_cout_0);

--N2L101 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[13]~COUT1 at LC_X12_Y19_N7
--operation mode is arithmetic

N2L101_cout_1 = !N2L89 # !N2_safe_q[13];
N2L101 = CARRY(N2L101_cout_1);


--N2_safe_q[12] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[12] at LC_X12_Y19_N6
--operation mode is arithmetic

N2_safe_q[12]_carry_eqn = (!N2L32 & N2L49) # (N2L32 & N2L59);
N2_safe_q[12]_lut_out = N2_safe_q[12] $ !N2_safe_q[12]_carry_eqn;
N2_safe_q[12] = DFFEA(N2_safe_q[12]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L79 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[12]~COUT0 at LC_X12_Y19_N6
--operation mode is arithmetic

N2L79_cout_0 = N2_safe_q[12] & !N2L49;
N2L79 = CARRY(N2L79_cout_0);

--N2L89 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[12]~COUT1 at LC_X12_Y19_N6
--operation mode is arithmetic

N2L89_cout_1 = N2_safe_q[12] & !N2L59;
N2L89 = CARRY(N2L89_cout_1);


--N2_safe_q[11] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[11] at LC_X12_Y19_N5
--operation mode is arithmetic

N2_safe_q[11]_carry_eqn = N2L32;
N2_safe_q[11]_lut_out = N2_safe_q[11] $ N2_safe_q[11]_carry_eqn;
N2_safe_q[11] = DFFEA(N2_safe_q[11]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L49 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[11]~COUT0 at LC_X12_Y19_N5
--operation mode is arithmetic

N2L49_cout_0 = !N2L32 # !N2_safe_q[11];
N2L49 = CARRY(N2L49_cout_0);

--N2L59 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[11]~COUT1 at LC_X12_Y19_N5
--operation mode is arithmetic

N2L59_cout_1 = !N2L32 # !N2_safe_q[11];
N2L59 = CARRY(N2L59_cout_1);


--J2L11 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|LessThan~416 at LC_X13_Y19_N2
--operation mode is normal

J2L11 = !N2_safe_q[11] & !N2_safe_q[12] & !N2_safe_q[13] & !N2_safe_q[14];


--N2_safe_q[16] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[16] at LC_X12_Y18_N0
--operation mode is arithmetic

N2_safe_q[16]_carry_eqn = N2L33;
N2_safe_q[16]_lut_out = N2_safe_q[16] $ !N2_safe_q[16]_carry_eqn;
N2_safe_q[16] = DFFEA(N2_safe_q[16]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L701 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[16]~COUT0 at LC_X12_Y18_N0
--operation mode is arithmetic

N2L701_cout_0 = N2_safe_q[16] & !N2L33;
N2L701 = CARRY(N2L701_cout_0);

--N2L801 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[16]~COUT1 at LC_X12_Y18_N0
--operation mode is arithmetic

N2L801_cout_1 = N2_safe_q[16] & !N2L33;
N2L801 = CARRY(N2L801_cout_1);


--N2_safe_q[15] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[15] at LC_X12_Y19_N9
--operation mode is arithmetic

N2_safe_q[15]_carry_eqn = (!N2L32 & N2L301) # (N2L32 & N2L401);
N2_safe_q[15]_lut_out = N2_safe_q[15] $ N2_safe_q[15]_carry_eqn;
N2_safe_q[15] = DFFEA(N2_safe_q[15]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L33 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT at LC_X12_Y19_N9
--operation mode is arithmetic

N2L33 = CARRY(!N2L401 # !N2_safe_q[15]);


--J2L21 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|LessThan~417 at LC_X13_Y18_N4
--operation mode is normal

J2L21 = J2L01 & !N2_safe_q[15] & J2L11 & !N2_safe_q[16];


--N2_safe_q[10] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[10] at LC_X12_Y19_N4
--operation mode is arithmetic

N2_safe_q[10]_carry_eqn = (!N2L31 & N2L09) # (N2L31 & N2L19);
N2_safe_q[10]_lut_out = N2_safe_q[10] $ !N2_safe_q[10]_carry_eqn;
N2_safe_q[10] = DFFEA(N2_safe_q[10]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L32 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT at LC_X12_Y19_N4
--operation mode is arithmetic

N2L32 = CARRY(N2_safe_q[10] & !N2L19);


--N2_safe_q[9] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[9] at LC_X12_Y19_N3
--operation mode is arithmetic

N2_safe_q[9]_carry_eqn = (!N2L31 & N2L78) # (N2L31 & N2L88);
N2_safe_q[9]_lut_out = N2_safe_q[9] $ N2_safe_q[9]_carry_eqn;
N2_safe_q[9] = DFFEA(N2_safe_q[9]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L09 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[9]~COUT0 at LC_X12_Y19_N3
--operation mode is arithmetic

N2L09_cout_0 = !N2L78 # !N2_safe_q[9];
N2L09 = CARRY(N2L09_cout_0);

--N2L19 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[9]~COUT1 at LC_X12_Y19_N3
--operation mode is arithmetic

N2L19_cout_1 = !N2L88 # !N2_safe_q[9];
N2L19 = CARRY(N2L19_cout_1);


--N2_safe_q[8] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X12_Y19_N2
--operation mode is arithmetic

N2_safe_q[8]_carry_eqn = (!N2L31 & N2L48) # (N2L31 & N2L58);
N2_safe_q[8]_lut_out = N2_safe_q[8] $ !N2_safe_q[8]_carry_eqn;
N2_safe_q[8] = DFFEA(N2_safe_q[8]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L78 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[8]~COUT0 at LC_X12_Y19_N2
--operation mode is arithmetic

N2L78_cout_0 = N2_safe_q[8] & !N2L48;
N2L78 = CARRY(N2L78_cout_0);

--N2L88 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[8]~COUT1 at LC_X12_Y19_N2
--operation mode is arithmetic

N2L88_cout_1 = N2_safe_q[8] & !N2L58;
N2L88 = CARRY(N2L88_cout_1);


--N2_safe_q[7] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X12_Y19_N1
--operation mode is arithmetic

N2_safe_q[7]_carry_eqn = (!N2L31 & N2L18) # (N2L31 & N2L28);
N2_safe_q[7]_lut_out = N2_safe_q[7] $ N2_safe_q[7]_carry_eqn;
N2_safe_q[7] = DFFEA(N2_safe_q[7]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L48 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X12_Y19_N1
--operation mode is arithmetic

N2L48_cout_0 = !N2L18 # !N2_safe_q[7];
N2L48 = CARRY(N2L48_cout_0);

--N2L58 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X12_Y19_N1
--operation mode is arithmetic

N2L58_cout_1 = !N2L28 # !N2_safe_q[7];
N2L58 = CARRY(N2L58_cout_1);


--J2L31 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|LessThan~418 at LC_X12_Y20_N1
--operation mode is normal

J2L31 = !N2_safe_q[9] & !N2_safe_q[8] & !N2_safe_q[7] & !N2_safe_q[10];


--N2_safe_q[6] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X12_Y19_N0
--operation mode is arithmetic

N2_safe_q[6]_carry_eqn = N2L31;
N2_safe_q[6]_lut_out = N2_safe_q[6] $ !N2_safe_q[6]_carry_eqn;
N2_safe_q[6] = DFFEA(N2_safe_q[6]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L18 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X12_Y19_N0
--operation mode is arithmetic

N2L18_cout_0 = N2_safe_q[6] & !N2L31;
N2L18 = CARRY(N2L18_cout_0);

--N2L28 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X12_Y19_N0
--operation mode is arithmetic

N2L28_cout_1 = N2_safe_q[6] & !N2L31;
N2L28 = CARRY(N2L28_cout_1);


--N2_safe_q[5] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X12_Y20_N9
--operation mode is arithmetic

N2_safe_q[5]_carry_eqn = (!N2L3 & N2L77) # (N2L3 & N2L87);
N2_safe_q[5]_lut_out = N2_safe_q[5] $ N2_safe_q[5]_carry_eqn;
N2_safe_q[5] = DFFEA(N2_safe_q[5]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L31 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT at LC_X12_Y20_N9
--operation mode is arithmetic

N2L31 = CARRY(!N2L87 # !N2_safe_q[5]);


--N2_safe_q[4] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X12_Y20_N8
--operation mode is arithmetic

N2_safe_q[4]_carry_eqn = (!N2L3 & N2L47) # (N2L3 & N2L57);
N2_safe_q[4]_lut_out = N2_safe_q[4] $ !N2_safe_q[4]_carry_eqn;
N2_safe_q[4] = DFFEA(N2_safe_q[4]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J2L1Q), , , , );

--N2L77 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X12_Y20_N8
--operation mode is arithmetic

N2L77_cout_0 = N2_safe_q[4] & !N2L47;
N2L77 = CARRY(N2L77_cout_0);

--N2L87 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|lpm_counter:count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X12_Y20_N8
--operation mode is arithmetic

N2L87_cout_1 = N2_safe_q[4] & !N2L57;
N2L87 = CARRY(N2L87_cout_1);


--J2L41 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|LessThan~419 at LC_X12_Y20_N2
--operation mode is normal

J2L41 = !N2_safe_q[6] & !N2_safe_q[5] & J2L31 & !N2_safe_q[4];


--J2L4 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|LessThan~128 at LC_X12_Y17_N8
--operation mode is normal

J2L4 = N2_safe_q[31] # J2L41 & J2L21 & J2L9;


--J2L3Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|current_state~22 at LC_X2_Y17_N0
--operation mode is normal

J2L3Q_lut_out = J2L2Q # J2L4 & J2L3Q;
J2L3Q = DFFEA(J2L3Q_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--H1L4Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|current_state~21 at LC_X31_Y23_N6
--operation mode is normal

H1L4Q_lut_out = Y1L39Q & (H1L4Q # Y1L79 & H1L7);
H1L4Q = DFFEA(H1L4Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--H1L5Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|current_state~22 at LC_X31_Y23_N5
--operation mode is normal

H1L5Q_lut_out = Y1L39Q & (H1L5Q # H1L7 & !Y1L79);
H1L5Q = DFFEA(H1L5Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--Y1L39Q is dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~21 at LC_X31_Y26_N2
--operation mode is normal

Y1L39Q_lut_out = C1L5Q & (Y1L19 & !A1L471 # !Y1L29Q) # !C1L5Q & Y1L19 & !A1L471;
Y1L39Q = DFFEA(Y1L39Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--H1L1 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|bias_changed_o~21 at LC_X30_Y24_N9
--operation mode is normal

H1L1 = !Y1L39Q & (H1L4Q # H1L5Q);


--J1L3Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|current_state~22 at LC_X23_Y26_N9
--operation mode is normal

J1L3Q_lut_out = J1L2Q # J1L4 & J1L3Q;
J1L3Q = DFFEA(J1L3Q_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--N1_safe_q[31] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[31] at LC_X22_Y24_N5
--operation mode is normal

N1_safe_q[31]_carry_eqn = N1L36;
N1_safe_q[31]_lut_out = N1_safe_q[31] $ N1_safe_q[31]_carry_eqn;
N1_safe_q[31] = DFFEA(N1_safe_q[31]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );


--N1_safe_q[3] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X22_Y27_N7
--operation mode is arithmetic

N1_safe_q[3]_carry_eqn = (!N1L3 & N1L17) # (N1L3 & N1L27);
N1_safe_q[3]_lut_out = N1_safe_q[3] $ N1_safe_q[3]_carry_eqn;
N1_safe_q[3] = DFFEA(N1_safe_q[3]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L47 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X22_Y27_N7
--operation mode is arithmetic

N1L47_cout_0 = !N1L17 # !N1_safe_q[3];
N1L47 = CARRY(N1L47_cout_0);

--N1L57 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X22_Y27_N7
--operation mode is arithmetic

N1L57_cout_1 = !N1L27 # !N1_safe_q[3];
N1L57 = CARRY(N1L57_cout_1);


--N1_safe_q[2] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X22_Y27_N6
--operation mode is arithmetic

N1_safe_q[2]_carry_eqn = (!N1L3 & N1L86) # (N1L3 & N1L96);
N1_safe_q[2]_lut_out = N1_safe_q[2] $ !N1_safe_q[2]_carry_eqn;
N1_safe_q[2] = DFFEA(N1_safe_q[2]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L17 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X22_Y27_N6
--operation mode is arithmetic

N1L17_cout_0 = N1_safe_q[2] & !N1L86;
N1L17 = CARRY(N1L17_cout_0);

--N1L27 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X22_Y27_N6
--operation mode is arithmetic

N1L27_cout_1 = N1_safe_q[2] & !N1L96;
N1L27 = CARRY(N1L27_cout_1);


--N1_safe_q[1] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X22_Y27_N5
--operation mode is arithmetic

N1_safe_q[1]_carry_eqn = N1L3;
N1_safe_q[1]_lut_out = N1_safe_q[1] $ N1_safe_q[1]_carry_eqn;
N1_safe_q[1] = DFFEA(N1_safe_q[1]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L86 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X22_Y27_N5
--operation mode is arithmetic

N1L86_cout_0 = !N1L3 # !N1_safe_q[1];
N1L86 = CARRY(N1L86_cout_0);

--N1L96 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X22_Y27_N5
--operation mode is arithmetic

N1L96_cout_1 = !N1L3 # !N1_safe_q[1];
N1L96 = CARRY(N1L96_cout_1);


--N1_safe_q[0] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X22_Y27_N4
--operation mode is arithmetic

N1_safe_q[0]_lut_out = !N1_safe_q[0];
N1_safe_q[0] = DFFEA(N1_safe_q[0]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L3 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT at LC_X22_Y27_N4
--operation mode is arithmetic

N1L3 = CARRY(N1_safe_q[0]);


--J1L5 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|LessThan~404 at LC_X22_Y27_N3
--operation mode is normal

J1L5 = !N1_safe_q[0] # !N1_safe_q[1] # !N1_safe_q[2] # !N1_safe_q[3];


--N1_safe_q[30] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[30] at LC_X22_Y24_N4
--operation mode is arithmetic

N1_safe_q[30]_carry_eqn = (!N1L35 & N1L241) # (N1L35 & N1L341);
N1_safe_q[30]_lut_out = N1_safe_q[30] $ !N1_safe_q[30]_carry_eqn;
N1_safe_q[30] = DFFEA(N1_safe_q[30]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L36 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[30]~COUT at LC_X22_Y24_N4
--operation mode is arithmetic

N1L36 = CARRY(N1_safe_q[30] & !N1L341);


--N1_safe_q[29] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[29] at LC_X22_Y24_N3
--operation mode is arithmetic

N1_safe_q[29]_carry_eqn = (!N1L35 & N1L931) # (N1L35 & N1L041);
N1_safe_q[29]_lut_out = N1_safe_q[29] $ N1_safe_q[29]_carry_eqn;
N1_safe_q[29] = DFFEA(N1_safe_q[29]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L241 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[29]~COUT0 at LC_X22_Y24_N3
--operation mode is arithmetic

N1L241_cout_0 = !N1L931 # !N1_safe_q[29];
N1L241 = CARRY(N1L241_cout_0);

--N1L341 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[29]~COUT1 at LC_X22_Y24_N3
--operation mode is arithmetic

N1L341_cout_1 = !N1L041 # !N1_safe_q[29];
N1L341 = CARRY(N1L341_cout_1);


--N1_safe_q[28] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[28] at LC_X22_Y24_N2
--operation mode is arithmetic

N1_safe_q[28]_carry_eqn = (!N1L35 & N1L631) # (N1L35 & N1L731);
N1_safe_q[28]_lut_out = N1_safe_q[28] $ !N1_safe_q[28]_carry_eqn;
N1_safe_q[28] = DFFEA(N1_safe_q[28]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L931 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[28]~COUT0 at LC_X22_Y24_N2
--operation mode is arithmetic

N1L931_cout_0 = N1_safe_q[28] & !N1L631;
N1L931 = CARRY(N1L931_cout_0);

--N1L041 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[28]~COUT1 at LC_X22_Y24_N2
--operation mode is arithmetic

N1L041_cout_1 = N1_safe_q[28] & !N1L731;
N1L041 = CARRY(N1L041_cout_1);


--N1_safe_q[27] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[27] at LC_X22_Y24_N1
--operation mode is arithmetic

N1_safe_q[27]_carry_eqn = (!N1L35 & N1L331) # (N1L35 & N1L431);
N1_safe_q[27]_lut_out = N1_safe_q[27] $ N1_safe_q[27]_carry_eqn;
N1_safe_q[27] = DFFEA(N1_safe_q[27]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L631 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[27]~COUT0 at LC_X22_Y24_N1
--operation mode is arithmetic

N1L631_cout_0 = !N1L331 # !N1_safe_q[27];
N1L631 = CARRY(N1L631_cout_0);

--N1L731 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[27]~COUT1 at LC_X22_Y24_N1
--operation mode is arithmetic

N1L731_cout_1 = !N1L431 # !N1_safe_q[27];
N1L731 = CARRY(N1L731_cout_1);


--J1L6 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|LessThan~405 at LC_X22_Y24_N9
--operation mode is normal

J1L6 = !N1_safe_q[30] & !N1_safe_q[27] & !N1_safe_q[29] & !N1_safe_q[28];


--N1_safe_q[26] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[26] at LC_X22_Y24_N0
--operation mode is arithmetic

N1_safe_q[26]_carry_eqn = N1L35;
N1_safe_q[26]_lut_out = N1_safe_q[26] $ !N1_safe_q[26]_carry_eqn;
N1_safe_q[26] = DFFEA(N1_safe_q[26]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L331 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[26]~COUT0 at LC_X22_Y24_N0
--operation mode is arithmetic

N1L331_cout_0 = N1_safe_q[26] & !N1L35;
N1L331 = CARRY(N1L331_cout_0);

--N1L431 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[26]~COUT1 at LC_X22_Y24_N0
--operation mode is arithmetic

N1L431_cout_1 = N1_safe_q[26] & !N1L35;
N1L431 = CARRY(N1L431_cout_1);


--N1_safe_q[25] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[25] at LC_X22_Y25_N9
--operation mode is arithmetic

N1_safe_q[25]_carry_eqn = (!N1L34 & N1L921) # (N1L34 & N1L031);
N1_safe_q[25]_lut_out = N1_safe_q[25] $ N1_safe_q[25]_carry_eqn;
N1_safe_q[25] = DFFEA(N1_safe_q[25]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L35 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT at LC_X22_Y25_N9
--operation mode is arithmetic

N1L35 = CARRY(!N1L031 # !N1_safe_q[25]);


--N1_safe_q[24] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[24] at LC_X22_Y25_N8
--operation mode is arithmetic

N1_safe_q[24]_carry_eqn = (!N1L34 & N1L621) # (N1L34 & N1L721);
N1_safe_q[24]_lut_out = N1_safe_q[24] $ !N1_safe_q[24]_carry_eqn;
N1_safe_q[24] = DFFEA(N1_safe_q[24]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L921 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[24]~COUT0 at LC_X22_Y25_N8
--operation mode is arithmetic

N1L921_cout_0 = N1_safe_q[24] & !N1L621;
N1L921 = CARRY(N1L921_cout_0);

--N1L031 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[24]~COUT1 at LC_X22_Y25_N8
--operation mode is arithmetic

N1L031_cout_1 = N1_safe_q[24] & !N1L721;
N1L031 = CARRY(N1L031_cout_1);


--N1_safe_q[23] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[23] at LC_X22_Y25_N7
--operation mode is arithmetic

N1_safe_q[23]_carry_eqn = (!N1L34 & N1L321) # (N1L34 & N1L421);
N1_safe_q[23]_lut_out = N1_safe_q[23] $ N1_safe_q[23]_carry_eqn;
N1_safe_q[23] = DFFEA(N1_safe_q[23]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L621 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[23]~COUT0 at LC_X22_Y25_N7
--operation mode is arithmetic

N1L621_cout_0 = !N1L321 # !N1_safe_q[23];
N1L621 = CARRY(N1L621_cout_0);

--N1L721 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[23]~COUT1 at LC_X22_Y25_N7
--operation mode is arithmetic

N1L721_cout_1 = !N1L421 # !N1_safe_q[23];
N1L721 = CARRY(N1L721_cout_1);


--J1L7 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|LessThan~406 at LC_X23_Y25_N6
--operation mode is normal

J1L7 = !N1_safe_q[23] & !N1_safe_q[24] & !N1_safe_q[25] & !N1_safe_q[26];


--N1_safe_q[22] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[22] at LC_X22_Y25_N6
--operation mode is arithmetic

N1_safe_q[22]_carry_eqn = (!N1L34 & N1L021) # (N1L34 & N1L121);
N1_safe_q[22]_lut_out = N1_safe_q[22] $ !N1_safe_q[22]_carry_eqn;
N1_safe_q[22] = DFFEA(N1_safe_q[22]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L321 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[22]~COUT0 at LC_X22_Y25_N6
--operation mode is arithmetic

N1L321_cout_0 = N1_safe_q[22] & !N1L021;
N1L321 = CARRY(N1L321_cout_0);

--N1L421 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[22]~COUT1 at LC_X22_Y25_N6
--operation mode is arithmetic

N1L421_cout_1 = N1_safe_q[22] & !N1L121;
N1L421 = CARRY(N1L421_cout_1);


--N1_safe_q[21] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[21] at LC_X22_Y25_N5
--operation mode is arithmetic

N1_safe_q[21]_carry_eqn = N1L34;
N1_safe_q[21]_lut_out = N1_safe_q[21] $ N1_safe_q[21]_carry_eqn;
N1_safe_q[21] = DFFEA(N1_safe_q[21]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L021 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[21]~COUT0 at LC_X22_Y25_N5
--operation mode is arithmetic

N1L021_cout_0 = !N1L34 # !N1_safe_q[21];
N1L021 = CARRY(N1L021_cout_0);

--N1L121 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[21]~COUT1 at LC_X22_Y25_N5
--operation mode is arithmetic

N1L121_cout_1 = !N1L34 # !N1_safe_q[21];
N1L121 = CARRY(N1L121_cout_1);


--N1_safe_q[20] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[20] at LC_X22_Y25_N4
--operation mode is arithmetic

N1_safe_q[20]_carry_eqn = (!N1L33 & N1L611) # (N1L33 & N1L711);
N1_safe_q[20]_lut_out = N1_safe_q[20] $ !N1_safe_q[20]_carry_eqn;
N1_safe_q[20] = DFFEA(N1_safe_q[20]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L34 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT at LC_X22_Y25_N4
--operation mode is arithmetic

N1L34 = CARRY(N1_safe_q[20] & !N1L711);


--N1_safe_q[19] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[19] at LC_X22_Y25_N3
--operation mode is arithmetic

N1_safe_q[19]_carry_eqn = (!N1L33 & N1L311) # (N1L33 & N1L411);
N1_safe_q[19]_lut_out = N1_safe_q[19] $ N1_safe_q[19]_carry_eqn;
N1_safe_q[19] = DFFEA(N1_safe_q[19]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L611 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[19]~COUT0 at LC_X22_Y25_N3
--operation mode is arithmetic

N1L611_cout_0 = !N1L311 # !N1_safe_q[19];
N1L611 = CARRY(N1L611_cout_0);

--N1L711 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[19]~COUT1 at LC_X22_Y25_N3
--operation mode is arithmetic

N1L711_cout_1 = !N1L411 # !N1_safe_q[19];
N1L711 = CARRY(N1L711_cout_1);


--J1L8 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|LessThan~407 at LC_X23_Y25_N2
--operation mode is normal

J1L8 = !N1_safe_q[21] & !N1_safe_q[22] & !N1_safe_q[19] & !N1_safe_q[20];


--J1L9 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|LessThan~408 at LC_X23_Y25_N5
--operation mode is normal

J1L9 = J1L6 & J1L7 & J1L5 & J1L8;


--N1_safe_q[18] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[18] at LC_X22_Y25_N2
--operation mode is arithmetic

N1_safe_q[18]_carry_eqn = (!N1L33 & N1L011) # (N1L33 & N1L111);
N1_safe_q[18]_lut_out = N1_safe_q[18] $ !N1_safe_q[18]_carry_eqn;
N1_safe_q[18] = DFFEA(N1_safe_q[18]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L311 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[18]~COUT0 at LC_X22_Y25_N2
--operation mode is arithmetic

N1L311_cout_0 = N1_safe_q[18] & !N1L011;
N1L311 = CARRY(N1L311_cout_0);

--N1L411 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[18]~COUT1 at LC_X22_Y25_N2
--operation mode is arithmetic

N1L411_cout_1 = N1_safe_q[18] & !N1L111;
N1L411 = CARRY(N1L411_cout_1);


--N1_safe_q[17] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[17] at LC_X22_Y25_N1
--operation mode is arithmetic

N1_safe_q[17]_carry_eqn = (!N1L33 & N1L701) # (N1L33 & N1L801);
N1_safe_q[17]_lut_out = N1_safe_q[17] $ N1_safe_q[17]_carry_eqn;
N1_safe_q[17] = DFFEA(N1_safe_q[17]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L011 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[17]~COUT0 at LC_X22_Y25_N1
--operation mode is arithmetic

N1L011_cout_0 = !N1L701 # !N1_safe_q[17];
N1L011 = CARRY(N1L011_cout_0);

--N1L111 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[17]~COUT1 at LC_X22_Y25_N1
--operation mode is arithmetic

N1L111_cout_1 = !N1L801 # !N1_safe_q[17];
N1L111 = CARRY(N1L111_cout_1);


--J1L01 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|LessThan~409 at LC_X23_Y25_N4
--operation mode is normal

J1L01 = !N1_safe_q[18] & !N1_safe_q[17];


--N1_safe_q[14] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[14] at LC_X22_Y26_N8
--operation mode is arithmetic

N1_safe_q[14]_carry_eqn = (!N1L32 & N1L001) # (N1L32 & N1L101);
N1_safe_q[14]_lut_out = N1_safe_q[14] $ !N1_safe_q[14]_carry_eqn;
N1_safe_q[14] = DFFEA(N1_safe_q[14]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L301 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[14]~COUT0 at LC_X22_Y26_N8
--operation mode is arithmetic

N1L301_cout_0 = N1_safe_q[14] & !N1L001;
N1L301 = CARRY(N1L301_cout_0);

--N1L401 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[14]~COUT1 at LC_X22_Y26_N8
--operation mode is arithmetic

N1L401_cout_1 = N1_safe_q[14] & !N1L101;
N1L401 = CARRY(N1L401_cout_1);


--N1_safe_q[13] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[13] at LC_X22_Y26_N7
--operation mode is arithmetic

N1_safe_q[13]_carry_eqn = (!N1L32 & N1L79) # (N1L32 & N1L89);
N1_safe_q[13]_lut_out = N1_safe_q[13] $ N1_safe_q[13]_carry_eqn;
N1_safe_q[13] = DFFEA(N1_safe_q[13]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L001 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[13]~COUT0 at LC_X22_Y26_N7
--operation mode is arithmetic

N1L001_cout_0 = !N1L79 # !N1_safe_q[13];
N1L001 = CARRY(N1L001_cout_0);

--N1L101 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[13]~COUT1 at LC_X22_Y26_N7
--operation mode is arithmetic

N1L101_cout_1 = !N1L89 # !N1_safe_q[13];
N1L101 = CARRY(N1L101_cout_1);


--N1_safe_q[12] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[12] at LC_X22_Y26_N6
--operation mode is arithmetic

N1_safe_q[12]_carry_eqn = (!N1L32 & N1L49) # (N1L32 & N1L59);
N1_safe_q[12]_lut_out = N1_safe_q[12] $ !N1_safe_q[12]_carry_eqn;
N1_safe_q[12] = DFFEA(N1_safe_q[12]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L79 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[12]~COUT0 at LC_X22_Y26_N6
--operation mode is arithmetic

N1L79_cout_0 = N1_safe_q[12] & !N1L49;
N1L79 = CARRY(N1L79_cout_0);

--N1L89 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[12]~COUT1 at LC_X22_Y26_N6
--operation mode is arithmetic

N1L89_cout_1 = N1_safe_q[12] & !N1L59;
N1L89 = CARRY(N1L89_cout_1);


--N1_safe_q[11] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[11] at LC_X22_Y26_N5
--operation mode is arithmetic

N1_safe_q[11]_carry_eqn = N1L32;
N1_safe_q[11]_lut_out = N1_safe_q[11] $ N1_safe_q[11]_carry_eqn;
N1_safe_q[11] = DFFEA(N1_safe_q[11]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L49 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[11]~COUT0 at LC_X22_Y26_N5
--operation mode is arithmetic

N1L49_cout_0 = !N1L32 # !N1_safe_q[11];
N1L49 = CARRY(N1L49_cout_0);

--N1L59 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[11]~COUT1 at LC_X22_Y26_N5
--operation mode is arithmetic

N1L59_cout_1 = !N1L32 # !N1_safe_q[11];
N1L59 = CARRY(N1L59_cout_1);


--J1L11 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|LessThan~410 at LC_X23_Y26_N5
--operation mode is normal

J1L11 = !N1_safe_q[13] & !N1_safe_q[11] & !N1_safe_q[12] & !N1_safe_q[14];


--N1_safe_q[16] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[16] at LC_X22_Y25_N0
--operation mode is arithmetic

N1_safe_q[16]_carry_eqn = N1L33;
N1_safe_q[16]_lut_out = N1_safe_q[16] $ !N1_safe_q[16]_carry_eqn;
N1_safe_q[16] = DFFEA(N1_safe_q[16]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L701 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[16]~COUT0 at LC_X22_Y25_N0
--operation mode is arithmetic

N1L701_cout_0 = N1_safe_q[16] & !N1L33;
N1L701 = CARRY(N1L701_cout_0);

--N1L801 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[16]~COUT1 at LC_X22_Y25_N0
--operation mode is arithmetic

N1L801_cout_1 = N1_safe_q[16] & !N1L33;
N1L801 = CARRY(N1L801_cout_1);


--N1_safe_q[15] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[15] at LC_X22_Y26_N9
--operation mode is arithmetic

N1_safe_q[15]_carry_eqn = (!N1L32 & N1L301) # (N1L32 & N1L401);
N1_safe_q[15]_lut_out = N1_safe_q[15] $ N1_safe_q[15]_carry_eqn;
N1_safe_q[15] = DFFEA(N1_safe_q[15]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L33 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT at LC_X22_Y26_N9
--operation mode is arithmetic

N1L33 = CARRY(!N1L401 # !N1_safe_q[15]);


--J1L21 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|LessThan~411 at LC_X23_Y26_N6
--operation mode is normal

J1L21 = !N1_safe_q[16] & J1L01 & !N1_safe_q[15] & J1L11;


--N1_safe_q[10] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[10] at LC_X22_Y26_N4
--operation mode is arithmetic

N1_safe_q[10]_carry_eqn = (!N1L31 & N1L09) # (N1L31 & N1L19);
N1_safe_q[10]_lut_out = N1_safe_q[10] $ !N1_safe_q[10]_carry_eqn;
N1_safe_q[10] = DFFEA(N1_safe_q[10]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L32 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT at LC_X22_Y26_N4
--operation mode is arithmetic

N1L32 = CARRY(N1_safe_q[10] & !N1L19);


--N1_safe_q[9] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[9] at LC_X22_Y26_N3
--operation mode is arithmetic

N1_safe_q[9]_carry_eqn = (!N1L31 & N1L78) # (N1L31 & N1L88);
N1_safe_q[9]_lut_out = N1_safe_q[9] $ N1_safe_q[9]_carry_eqn;
N1_safe_q[9] = DFFEA(N1_safe_q[9]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L09 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[9]~COUT0 at LC_X22_Y26_N3
--operation mode is arithmetic

N1L09_cout_0 = !N1L78 # !N1_safe_q[9];
N1L09 = CARRY(N1L09_cout_0);

--N1L19 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[9]~COUT1 at LC_X22_Y26_N3
--operation mode is arithmetic

N1L19_cout_1 = !N1L88 # !N1_safe_q[9];
N1L19 = CARRY(N1L19_cout_1);


--N1_safe_q[8] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X22_Y26_N2
--operation mode is arithmetic

N1_safe_q[8]_carry_eqn = (!N1L31 & N1L48) # (N1L31 & N1L58);
N1_safe_q[8]_lut_out = N1_safe_q[8] $ !N1_safe_q[8]_carry_eqn;
N1_safe_q[8] = DFFEA(N1_safe_q[8]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L78 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[8]~COUT0 at LC_X22_Y26_N2
--operation mode is arithmetic

N1L78_cout_0 = N1_safe_q[8] & !N1L48;
N1L78 = CARRY(N1L78_cout_0);

--N1L88 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[8]~COUT1 at LC_X22_Y26_N2
--operation mode is arithmetic

N1L88_cout_1 = N1_safe_q[8] & !N1L58;
N1L88 = CARRY(N1L88_cout_1);


--N1_safe_q[7] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X22_Y26_N1
--operation mode is arithmetic

N1_safe_q[7]_carry_eqn = (!N1L31 & N1L18) # (N1L31 & N1L28);
N1_safe_q[7]_lut_out = N1_safe_q[7] $ N1_safe_q[7]_carry_eqn;
N1_safe_q[7] = DFFEA(N1_safe_q[7]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L48 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X22_Y26_N1
--operation mode is arithmetic

N1L48_cout_0 = !N1L18 # !N1_safe_q[7];
N1L48 = CARRY(N1L48_cout_0);

--N1L58 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X22_Y26_N1
--operation mode is arithmetic

N1L58_cout_1 = !N1L28 # !N1_safe_q[7];
N1L58 = CARRY(N1L58_cout_1);


--J1L31 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|LessThan~412 at LC_X22_Y27_N1
--operation mode is normal

J1L31 = !N1_safe_q[8] & !N1_safe_q[7] & !N1_safe_q[9] & !N1_safe_q[10];


--N1_safe_q[6] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X22_Y26_N0
--operation mode is arithmetic

N1_safe_q[6]_carry_eqn = N1L31;
N1_safe_q[6]_lut_out = N1_safe_q[6] $ !N1_safe_q[6]_carry_eqn;
N1_safe_q[6] = DFFEA(N1_safe_q[6]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L18 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X22_Y26_N0
--operation mode is arithmetic

N1L18_cout_0 = N1_safe_q[6] & !N1L31;
N1L18 = CARRY(N1L18_cout_0);

--N1L28 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X22_Y26_N0
--operation mode is arithmetic

N1L28_cout_1 = N1_safe_q[6] & !N1L31;
N1L28 = CARRY(N1L28_cout_1);


--N1_safe_q[5] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X22_Y27_N9
--operation mode is arithmetic

N1_safe_q[5]_carry_eqn = (!N1L3 & N1L77) # (N1L3 & N1L87);
N1_safe_q[5]_lut_out = N1_safe_q[5] $ N1_safe_q[5]_carry_eqn;
N1_safe_q[5] = DFFEA(N1_safe_q[5]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L31 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT at LC_X22_Y27_N9
--operation mode is arithmetic

N1L31 = CARRY(!N1L87 # !N1_safe_q[5]);


--N1_safe_q[4] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X22_Y27_N8
--operation mode is arithmetic

N1_safe_q[4]_carry_eqn = (!N1L3 & N1L47) # (N1L3 & N1L57);
N1_safe_q[4]_lut_out = N1_safe_q[4] $ !N1_safe_q[4]_carry_eqn;
N1_safe_q[4] = DFFEA(N1_safe_q[4]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(J1L1Q), , , , );

--N1L77 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X22_Y27_N8
--operation mode is arithmetic

N1L77_cout_0 = N1_safe_q[4] & !N1L47;
N1L77 = CARRY(N1L77_cout_0);

--N1L87 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X22_Y27_N8
--operation mode is arithmetic

N1L87_cout_1 = N1_safe_q[4] & !N1L57;
N1L87 = CARRY(N1L87_cout_1);


--J1L41 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|LessThan~413 at LC_X22_Y27_N2
--operation mode is normal

J1L41 = !N1_safe_q[4] & !N1_safe_q[6] & J1L31 & !N1_safe_q[5];


--J1L4 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|LessThan~128 at LC_X23_Y26_N8
--operation mode is normal

J1L4 = N1_safe_q[31] # J1L9 & J1L21 & J1L41;


--G1L6Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|bias_current_state~24 at LC_X23_Y26_N2
--operation mode is normal

G1L6Q_lut_out = !J1L4 & G1L5Q & J1L3Q;
G1L6Q = DFFEA(G1L6Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M1_reg[14] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[14] at LC_X35_Y27_N0
--operation mode is normal

M1_reg[14]_lut_out = J1L1Q & M1_reg[13] # !J1L1Q & P1_reg_o[14];
M1_reg[14] = DFFEA(M1_reg[14]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--Z1_q_b[0] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[0] at M4K_X37_Y22
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 32, Port B Depth: 64, Port B Width: 32
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[0] = Z1_q_b[0]_PORT_B_data_out[0];

--Z1_q_b[31] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[31] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[31] = Z1_q_b[0]_PORT_B_data_out[31];

--Z1_q_b[3] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[3] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[3] = Z1_q_b[0]_PORT_B_data_out[30];

--Z1_q_b[4] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[4] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[4] = Z1_q_b[0]_PORT_B_data_out[29];

--Z1_q_b[5] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[5] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[5] = Z1_q_b[0]_PORT_B_data_out[28];

--Z1_q_b[6] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[6] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[6] = Z1_q_b[0]_PORT_B_data_out[27];

--Z1_q_b[7] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[7] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[7] = Z1_q_b[0]_PORT_B_data_out[26];

--Z1_q_b[8] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[8] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[8] = Z1_q_b[0]_PORT_B_data_out[25];

--Z1_q_b[9] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[9] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[9] = Z1_q_b[0]_PORT_B_data_out[24];

--Z1_q_b[10] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[10] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[10] = Z1_q_b[0]_PORT_B_data_out[23];

--Z1_q_b[11] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[11] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[11] = Z1_q_b[0]_PORT_B_data_out[22];

--Z1_q_b[12] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[12] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[12] = Z1_q_b[0]_PORT_B_data_out[21];

--Z1_q_b[13] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[13] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[13] = Z1_q_b[0]_PORT_B_data_out[20];

--Z1_q_b[16] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[16] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[16] = Z1_q_b[0]_PORT_B_data_out[19];

--Z1_q_b[17] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[17] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[17] = Z1_q_b[0]_PORT_B_data_out[18];

--Z1_q_b[18] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[18] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[18] = Z1_q_b[0]_PORT_B_data_out[17];

--Z1_q_b[19] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[19] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[19] = Z1_q_b[0]_PORT_B_data_out[16];

--Z1_q_b[20] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[20] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[20] = Z1_q_b[0]_PORT_B_data_out[15];

--Z1_q_b[21] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[21] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[21] = Z1_q_b[0]_PORT_B_data_out[14];

--Z1_q_b[22] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[22] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[22] = Z1_q_b[0]_PORT_B_data_out[13];

--Z1_q_b[23] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[23] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[23] = Z1_q_b[0]_PORT_B_data_out[12];

--Z1_q_b[24] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[24] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[24] = Z1_q_b[0]_PORT_B_data_out[11];

--Z1_q_b[25] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[25] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[25] = Z1_q_b[0]_PORT_B_data_out[10];

--Z1_q_b[26] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[26] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[26] = Z1_q_b[0]_PORT_B_data_out[9];

--Z1_q_b[27] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[27] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[27] = Z1_q_b[0]_PORT_B_data_out[8];

--Z1_q_b[28] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[28] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[28] = Z1_q_b[0]_PORT_B_data_out[7];

--Z1_q_b[29] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[29] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[29] = Z1_q_b[0]_PORT_B_data_out[6];

--Z1_q_b[30] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[30] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[30] = Z1_q_b[0]_PORT_B_data_out[5];

--Z1_q_b[14] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[14] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[14] = Z1_q_b[0]_PORT_B_data_out[4];

--Z1_q_b[15] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[15] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[15] = Z1_q_b[0]_PORT_B_data_out[3];

--Z1_q_b[2] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[2] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[2] = Z1_q_b[0]_PORT_B_data_out[2];

--Z1_q_b[1] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[1] at M4K_X37_Y22
Z1_q_b[0]_PORT_A_data_in = BUS(W1L101, W1L201, W1L301, W1L611, W1L511, W1L131, W1L031, W1L921, W1L821, W1L721, W1L621, W1L521, W1L421, W1L321, W1L221, W1L121, W1L021, W1L911, W1L811, W1L711, W1L411, W1L311, W1L211, W1L111, W1L011, W1L901, W1L801, W1L701, W1L601, W1L501, W1L401, W1L231);
Z1_q_b[0]_PORT_A_data_in_reg = DFFE(Z1_q_b[0]_PORT_A_data_in, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_address = BUS(W1L59, W1L69, W1L79, W1L89, W1L99, W1L001);
Z1_q_b[0]_PORT_A_address_reg = DFFE(Z1_q_b[0]_PORT_A_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_address = BUS(Y1L35, Y1L45, Y1L55, Y1L65, Y1L75, Y1L85);
Z1_q_b[0]_PORT_B_address_reg = DFFE(Z1_q_b[0]_PORT_B_address, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_A_write_enable = W1L581Q;
Z1_q_b[0]_PORT_A_write_enable_reg = DFFE(Z1_q_b[0]_PORT_A_write_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_PORT_B_read_enable = VCC;
Z1_q_b[0]_PORT_B_read_enable_reg = DFFE(Z1_q_b[0]_PORT_B_read_enable, Z1_q_b[0]_clock_0, , , );
Z1_q_b[0]_clock_0 = GLOBAL(KB1__clk1);
Z1_q_b[0]_PORT_B_data_out = MEMORY(Z1_q_b[0]_PORT_A_data_in_reg, , Z1_q_b[0]_PORT_A_address_reg, Z1_q_b[0]_PORT_B_address_reg, Z1_q_b[0]_PORT_A_write_enable_reg, Z1_q_b[0]_PORT_B_read_enable_reg, , , Z1_q_b[0]_clock_0, , , , , );
Z1_q_b[1] = Z1_q_b[0]_PORT_B_data_out[1];


--E1L01Q is leds:leds_slave|pres_state~21 at LC_X30_Y24_N2
--operation mode is normal

E1L01Q_lut_out = Y1L79 & Y1L39Q & !E1L9Q & E1L31;
E1L01Q = DFFEA(E1L01Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--E1L4 is leds:leds_slave|led_data[0]~2 at LC_X31_Y21_N7
--operation mode is normal

E1L4 = E1L01Q & Y1L39Q & Z1_q_b[0];


--E1L6 is leds:leds_slave|led_data[1]~1 at LC_X33_Y22_N1
--operation mode is normal

E1L6 = Y1L39Q & E1L01Q & Z1_q_b[1];


--E1L8 is leds:leds_slave|led_data[2]~0 at LC_X30_Y21_N5
--operation mode is normal

E1L8 = Y1L39Q & Z1_q_b[2] & E1L01Q;


--Y1L49Q is dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~22 at LC_X33_Y19_N5
--operation mode is normal

Y1L49Q_lut_out = Y1L581 & Y1L281 & Y1L39Q & A1L961;
Y1L49Q = DFFEA(Y1L49Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--N8L07 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~607 at LC_X33_Y15_N2
--operation mode is normal

N8L07 = N8_safe_q[15] & N8_safe_q[12] & N8_safe_q[17] & N8_safe_q[13];


--N8L17 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~608 at LC_X33_Y15_N5
--operation mode is normal

N8L17 = N8_safe_q[9] & N8_safe_q[8] & N8_safe_q[10] & N8_safe_q[11];


--N8L27 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~609 at LC_X33_Y16_N8
--operation mode is normal

N8L27 = N8L07 & N8L17 & N8_safe_q[5];


--Y1_timer_rst is dispatch:cmd0|dispatch_wishbone:wishbone|timer_rst at LC_X33_Y16_N2
--operation mode is normal

Y1_timer_rst = Y1L49Q # Y1L39Q # N8L27 & N8L96;


--GB1L53 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~186 at LC_X33_Y16_N9
--operation mode is normal

GB1L53 = !Y1_timer_rst & N8_safe_q[5];


--GB1_\timer:clk_count[5] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[5] at LC_X34_Y12_N8
--operation mode is normal

GB1_\timer:clk_count[5]_lut_out = GB1L82 & GB1L72;
GB1_\timer:clk_count[5] = DFFEA(GB1_\timer:clk_count[5]_lut_out, GLOBAL(KB1__clk0), VCC, , , , );


--GB1_\timer:clk_count[4] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[4] at LC_X34_Y12_N9
--operation mode is normal

GB1_\timer:clk_count[4]_lut_out = GB1L32 & GB1L82;
GB1_\timer:clk_count[4] = DFFEA(GB1_\timer:clk_count[4]_lut_out, GLOBAL(KB1__clk0), VCC, , , , );


--GB1_\timer:clk_count[0] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[0] at LC_X34_Y11_N2
--operation mode is normal

GB1_\timer:clk_count[0]_sload_eqn = GB1L7;
GB1_\timer:clk_count[0] = DFFEA(GB1_\timer:clk_count[0]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );


--GB1L92 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|reduce_nor~43 at LC_X34_Y12_N7
--operation mode is normal

GB1_\timer:clk_count[3]_qfbk = GB1_\timer:clk_count[3];
GB1L92 = GB1_\timer:clk_count[3]_qfbk # !GB1_\timer:clk_count[4] # !GB1_\timer:clk_count[0] # !GB1_\timer:clk_count[5];

--GB1_\timer:clk_count[3] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[3] at LC_X34_Y12_N7
--operation mode is normal

GB1_\timer:clk_count[3]_sload_eqn = GB1L91;
GB1_\timer:clk_count[3] = DFFEA(GB1_\timer:clk_count[3]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );


--GB1_\timer:clk_count[1] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[1] at LC_X34_Y13_N2
--operation mode is normal

GB1_\timer:clk_count[1]_lut_out = GB1L82 & GB1L11;
GB1_\timer:clk_count[1] = DFFEA(GB1_\timer:clk_count[1]_lut_out, GLOBAL(KB1__clk0), VCC, , , , );


--GB1L82 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|reduce_nor~0 at LC_X34_Y12_N0
--operation mode is normal

GB1_\timer:clk_count[2]_qfbk = GB1_\timer:clk_count[2];
GB1L82 = GB1_\timer:clk_count[1] # Y1_timer_rst # GB1_\timer:clk_count[2]_qfbk # GB1L92;

--GB1_\timer:clk_count[2] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[2] at LC_X34_Y12_N0
--operation mode is normal

GB1_\timer:clk_count[2]_sload_eqn = GB1L51;
GB1_\timer:clk_count[2] = DFFEA(GB1_\timer:clk_count[2]_sload_eqn, GLOBAL(KB1__clk0), VCC, , , , );


--GB1L74 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~198 at LC_X33_Y15_N9
--operation mode is normal

GB1L74 = N8_safe_q[17] & !Y1_timer_rst;


--GB1L54 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~196 at LC_X33_Y15_N7
--operation mode is normal

GB1L54 = N8_safe_q[15] & !Y1_timer_rst;


--GB1L34 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~194 at LC_X33_Y15_N0
--operation mode is normal

GB1L34 = !Y1_timer_rst & N8_safe_q[13];


--GB1L24 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~193 at LC_X35_Y15_N7
--operation mode is normal

GB1L24 = !Y1_timer_rst & N8_safe_q[12];


--GB1L14 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~192 at LC_X33_Y15_N6
--operation mode is normal

GB1L14 = !Y1_timer_rst & N8_safe_q[11];


--GB1L04 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~191 at LC_X33_Y15_N3
--operation mode is normal

GB1L04 = N8_safe_q[10] & !Y1_timer_rst;


--GB1L93 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~190 at LC_X33_Y16_N3
--operation mode is normal

GB1L93 = !Y1_timer_rst & N8_safe_q[9];


--GB1L83 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~189 at LC_X33_Y16_N4
--operation mode is normal

GB1L83 = N8_safe_q[8] & !Y1_timer_rst;


--GB1L95 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~210 at LC_X35_Y14_N6
--operation mode is normal

GB1L95 = N8_safe_q[29] & !Y1_timer_rst;


--GB1L85 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~209 at LC_X35_Y14_N8
--operation mode is normal

GB1L85 = !Y1_timer_rst & N8_safe_q[28];


--GB1L75 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~208 at LC_X35_Y14_N0
--operation mode is normal

GB1L75 = !Y1_timer_rst & N8_safe_q[27];


--GB1L65 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~207 at LC_X33_Y14_N9
--operation mode is normal

GB1L65 = N8_safe_q[26] & !Y1_timer_rst;


--GB1L55 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~206 at LC_X33_Y14_N4
--operation mode is normal

GB1L55 = !Y1_timer_rst & N8_safe_q[25];


--GB1L45 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~205 at LC_X33_Y14_N2
--operation mode is normal

GB1L45 = N8_safe_q[24] & !Y1_timer_rst;


--GB1L35 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~204 at LC_X33_Y14_N6
--operation mode is normal

GB1L35 = !Y1_timer_rst & N8_safe_q[23];


--GB1L25 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~203 at LC_X33_Y14_N3
--operation mode is normal

GB1L25 = !Y1_timer_rst & N8_safe_q[22];


--GB1L15 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~202 at LC_X35_Y14_N7
--operation mode is normal

GB1L15 = !Y1_timer_rst & N8_safe_q[21];


--GB1L05 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~201 at LC_X35_Y14_N4
--operation mode is normal

GB1L05 = !Y1_timer_rst & N8_safe_q[20];


--GB1L94 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~200 at LC_X35_Y14_N2
--operation mode is normal

GB1L94 = N8_safe_q[19] & !Y1_timer_rst;


--GB1L84 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~199 at LC_X35_Y15_N6
--operation mode is normal

GB1L84 = !Y1_timer_rst & N8_safe_q[18];


--GB1L64 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~197 at LC_X35_Y15_N8
--operation mode is normal

GB1L64 = !Y1_timer_rst & N8_safe_q[16];


--GB1L44 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~195 at LC_X35_Y15_N0
--operation mode is normal

GB1L44 = !Y1_timer_rst & N8_safe_q[14];


--GB1L73 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~188 at LC_X35_Y16_N7
--operation mode is normal

GB1L73 = !Y1_timer_rst & N8_safe_q[7];


--GB1L63 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~187 at LC_X35_Y16_N6
--operation mode is normal

GB1L63 = !Y1_timer_rst & N8_safe_q[6];


--GB1L43 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~185 at LC_X35_Y16_N8
--operation mode is normal

GB1L43 = !Y1_timer_rst & N8_safe_q[4];


--GB1L33 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~184 at LC_X35_Y16_N0
--operation mode is normal

GB1L33 = N8_safe_q[3] & !Y1_timer_rst;


--GB1L23 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~183 at LC_X35_Y16_N3
--operation mode is normal

GB1L23 = !Y1_timer_rst & N8_safe_q[2];


--GB1L13 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~182 at LC_X35_Y16_N5
--operation mode is normal

GB1L13 = !Y1_timer_rst & N8_safe_q[1];


--GB1L03 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~181 at LC_X35_Y16_N4
--operation mode is normal

GB1L03 = !Y1_timer_rst & N8_safe_q[0];


--P51_reg_o[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[24] at LC_X25_Y23_N9
--operation mode is normal

P51_reg_o[24]_lut_out = X1L48Q & CB2L84 & CB2_crc_reg[8] # !X1L48Q & M6_reg[24];
P51_reg_o[24] = DFFEA(P51_reg_o[24]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--BB8_count[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:byte_counter|count[2] at LC_X23_Y22_N0
--operation mode is normal

BB8_count[2]_lut_out = EB1L12Q & (BB8_count[2] # BB8_count[0] & BB8_count[1]);
BB8_count[2] = DFFEA(BB8_count[2]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , EB1_byte_count_ena, , );


--EB1L22Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~21 at LC_X22_Y22_N7
--operation mode is normal

EB1L22Q_lut_out = EB1L02 # EB1L91 # EB1L22Q & !FB1L4Q;
EB1L22Q = DFFEA(EB1L22Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M7L21 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg~266 at LC_X22_Y22_N1
--operation mode is normal

M7L21 = BB8_count[2] & EB1L22Q & FB1L3Q;


--M7_reg[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg[2] at LC_X22_Y23_N0
--operation mode is normal

M7_reg[2]_lut_out = M7L51 # EB1L6 & M7L41 & !BB8_count[2];
M7_reg[2] = DFFEA(M7_reg[2]_lut_out, !GLOBAL(EB1_tx_clk_divide[2]), GLOBAL(rst_n), , FB1L2Q, , );


--M7L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg~267 at LC_X22_Y23_N3
--operation mode is normal

M7L31 = P51_reg_o[24] & (M7L21 # M7_reg[2] & !FB1L3Q) # !P51_reg_o[24] & M7_reg[2] & !FB1L3Q;


--P51_reg_o[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[16] at LC_X25_Y22_N9
--operation mode is normal

P51_reg_o[16]_lut_out = X1L48Q & CB2L84 & CB2_crc_reg[16] # !X1L48Q & M6_reg[16];
P51_reg_o[16] = DFFEA(P51_reg_o[16]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--BB8_count[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:byte_counter|count[1] at LC_X23_Y22_N6
--operation mode is normal

BB8_count[1]_lut_out = EB1L12Q & !BB8_count[2] & (BB8_count[0] $ BB8_count[1]);
BB8_count[1] = DFFEA(BB8_count[1]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , EB1_byte_count_ena, , );


--P51_reg_o[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[8] at LC_X23_Y22_N4
--operation mode is normal

P51_reg_o[8]_lut_out = X1L48Q & CB2_crc_reg[24] & CB2L84 # !X1L48Q & M6_reg[8];
P51_reg_o[8] = DFFEA(P51_reg_o[8]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--BB8_count[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:byte_counter|count[0] at LC_X23_Y22_N8
--operation mode is normal

BB8_count[0]_lut_out = !BB8_count[0] & !BB8_count[2] & EB1L12Q;
BB8_count[0] = DFFEA(BB8_count[0]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , EB1_byte_count_ena, , );


--P51_reg_o[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[0] at LC_X23_Y22_N1
--operation mode is normal

P51_reg_o[0]_lut_out = X1L48Q & CB2_crc_reg[32] & CB2L84 # !X1L48Q & M6_reg[0];
P51_reg_o[0] = DFFEA(P51_reg_o[0]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--EB1L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~32 at LC_X23_Y22_N2
--operation mode is normal

EB1L3 = BB8_count[0] & (BB8_count[1] # P51_reg_o[8]) # !BB8_count[0] & !BB8_count[1] & P51_reg_o[0];


--EB1L4 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~33 at LC_X23_Y22_N7
--operation mode is normal

EB1L4 = EB1L3 & (P51_reg_o[24] # !BB8_count[1]) # !EB1L3 & P51_reg_o[16] & BB8_count[1];


--M7L41 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg~268 at LC_X22_Y22_N2
--operation mode is normal

M7L41 = EB1L22Q & FB1L3Q;


--EB1_tx_clk_divide[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|tx_clk_divide[1] at LC_X2_Y13_N3
--operation mode is normal

EB1_tx_clk_divide[1]_lut_out = !EB1_tx_clk_divide[1];
EB1_tx_clk_divide[1] = DFFEA(EB1_tx_clk_divide[1]_lut_out, GLOBAL(KB1__clk2), GLOBAL(rst_n), , EB1_tx_clk_divide[0], , );


--EB1_tx_clk_divide[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|tx_clk_divide[0] at LC_X2_Y13_N4
--operation mode is normal

EB1_tx_clk_divide[0]_lut_out = !EB1_tx_clk_divide[0];
EB1_tx_clk_divide[0] = DFFEA(EB1_tx_clk_divide[0]_lut_out, GLOBAL(KB1__clk2), GLOBAL(rst_n), , , , );


--EB1L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|add~8 at LC_X2_Y13_N5
--operation mode is normal

EB1L1 = EB1_tx_clk_divide[1] & EB1_tx_clk_divide[0];


--BB9L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:tx_counter|add~62 at LC_X21_Y22_N3
--operation mode is normal

BB9L1 = BB9_count[0] & BB9_count[1];


--BB9L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|counter:tx_counter|LessThan~50 at LC_X21_Y22_N6
--operation mode is normal

BB9L7 = BB9_count[3] & (BB9_count[1] # BB9_count[2]);


--K1L901 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~31 at LC_X5_Y17_N4
--operation mode is arithmetic

K1L901_carry_eqn = (!K1L29 & K1L701) # (K1L29 & K1L801);
K1L901 = K1_count[30] $ !K1L901_carry_eqn;

--K1L011 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~31COUT at LC_X5_Y17_N4
--operation mode is arithmetic

K1L011 = CARRY(K1_count[30] & !K1L801);


--K1L451 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|count~1 at LC_X6_Y17_N6
--operation mode is normal

K1L451 = K1_count[31] # G1L09Q # !K1L821 # !G1L98Q;


--K1L501 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~30 at LC_X5_Y17_N3
--operation mode is arithmetic

K1L501_carry_eqn = (!K1L29 & K1L301) # (K1L29 & K1L401);
K1L501 = K1_count[29] $ K1L501_carry_eqn;

--K1L701 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~30COUT0 at LC_X5_Y17_N3
--operation mode is arithmetic

K1L701_cout_0 = !K1L301 # !K1_count[29];
K1L701 = CARRY(K1L701_cout_0);

--K1L801 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~30COUT1 at LC_X5_Y17_N3
--operation mode is arithmetic

K1L801_cout_1 = !K1L401 # !K1_count[29];
K1L801 = CARRY(K1L801_cout_1);


--K1L101 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~29 at LC_X5_Y17_N2
--operation mode is arithmetic

K1L101_carry_eqn = (!K1L29 & K1L99) # (K1L29 & K1L001);
K1L101 = K1_count[28] $ !K1L101_carry_eqn;

--K1L301 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~29COUT0 at LC_X5_Y17_N2
--operation mode is arithmetic

K1L301_cout_0 = K1_count[28] & !K1L99;
K1L301 = CARRY(K1L301_cout_0);

--K1L401 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~29COUT1 at LC_X5_Y17_N2
--operation mode is arithmetic

K1L401_cout_1 = K1_count[28] & !K1L001;
K1L401 = CARRY(K1L401_cout_1);


--K1L79 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~28 at LC_X5_Y17_N1
--operation mode is arithmetic

K1L79_carry_eqn = (!K1L29 & K1L59) # (K1L29 & K1L69);
K1L79 = K1_count[27] $ K1L79_carry_eqn;

--K1L99 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~28COUT0 at LC_X5_Y17_N1
--operation mode is arithmetic

K1L99_cout_0 = !K1L59 # !K1_count[27];
K1L99 = CARRY(K1L99_cout_0);

--K1L001 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~28COUT1 at LC_X5_Y17_N1
--operation mode is arithmetic

K1L001_cout_1 = !K1L69 # !K1_count[27];
K1L001 = CARRY(K1L001_cout_1);


--K1L39 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~27 at LC_X5_Y17_N0
--operation mode is arithmetic

K1L39_carry_eqn = K1L29;
K1L39 = K1_count[26] $ !K1L39_carry_eqn;

--K1L59 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~27COUT0 at LC_X5_Y17_N0
--operation mode is arithmetic

K1L59_cout_0 = K1_count[26] & !K1L29;
K1L59 = CARRY(K1L59_cout_0);

--K1L69 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~27COUT1 at LC_X5_Y17_N0
--operation mode is arithmetic

K1L69_cout_1 = K1_count[26] & !K1L29;
K1L69 = CARRY(K1L69_cout_1);


--K1L19 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~26 at LC_X5_Y18_N9
--operation mode is arithmetic

K1L19_carry_eqn = (!K1L47 & K1L98) # (K1L47 & K1L09);
K1L19 = K1_count[25] $ K1L19_carry_eqn;

--K1L29 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~26COUT at LC_X5_Y18_N9
--operation mode is arithmetic

K1L29 = CARRY(!K1L09 # !K1_count[25]);


--K1L78 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~25 at LC_X5_Y18_N8
--operation mode is arithmetic

K1L78_carry_eqn = (!K1L47 & K1L58) # (K1L47 & K1L68);
K1L78 = K1_count[24] $ !K1L78_carry_eqn;

--K1L98 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~25COUT0 at LC_X5_Y18_N8
--operation mode is arithmetic

K1L98_cout_0 = K1_count[24] & !K1L58;
K1L98 = CARRY(K1L98_cout_0);

--K1L09 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~25COUT1 at LC_X5_Y18_N8
--operation mode is arithmetic

K1L09_cout_1 = K1_count[24] & !K1L68;
K1L09 = CARRY(K1L09_cout_1);


--K1L38 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~24 at LC_X5_Y18_N7
--operation mode is arithmetic

K1L38_carry_eqn = (!K1L47 & K1L18) # (K1L47 & K1L28);
K1L38 = K1_count[23] $ K1L38_carry_eqn;

--K1L58 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~24COUT0 at LC_X5_Y18_N7
--operation mode is arithmetic

K1L58_cout_0 = !K1L18 # !K1_count[23];
K1L58 = CARRY(K1L58_cout_0);

--K1L68 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~24COUT1 at LC_X5_Y18_N7
--operation mode is arithmetic

K1L68_cout_1 = !K1L28 # !K1_count[23];
K1L68 = CARRY(K1L68_cout_1);


--K1L97 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~23 at LC_X5_Y18_N6
--operation mode is arithmetic

K1L97_carry_eqn = (!K1L47 & K1L77) # (K1L47 & K1L87);
K1L97 = K1_count[22] $ !K1L97_carry_eqn;

--K1L18 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~23COUT0 at LC_X5_Y18_N6
--operation mode is arithmetic

K1L18_cout_0 = K1_count[22] & !K1L77;
K1L18 = CARRY(K1L18_cout_0);

--K1L28 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~23COUT1 at LC_X5_Y18_N6
--operation mode is arithmetic

K1L28_cout_1 = K1_count[22] & !K1L87;
K1L28 = CARRY(K1L28_cout_1);


--K1L57 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~22 at LC_X5_Y18_N5
--operation mode is arithmetic

K1L57_carry_eqn = K1L47;
K1L57 = K1_count[21] $ K1L57_carry_eqn;

--K1L77 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~22COUT0 at LC_X5_Y18_N5
--operation mode is arithmetic

K1L77_cout_0 = !K1L47 # !K1_count[21];
K1L77 = CARRY(K1L77_cout_0);

--K1L87 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~22COUT1 at LC_X5_Y18_N5
--operation mode is arithmetic

K1L87_cout_1 = !K1L47 # !K1_count[21];
K1L87 = CARRY(K1L87_cout_1);


--K1L37 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~21 at LC_X5_Y18_N4
--operation mode is arithmetic

K1L37_carry_eqn = (!K1L65 & K1L17) # (K1L65 & K1L27);
K1L37 = K1_count[20] $ !K1L37_carry_eqn;

--K1L47 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~21COUT at LC_X5_Y18_N4
--operation mode is arithmetic

K1L47 = CARRY(K1_count[20] & !K1L27);


--K1L96 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~20 at LC_X5_Y18_N3
--operation mode is arithmetic

K1L96_carry_eqn = (!K1L65 & K1L76) # (K1L65 & K1L86);
K1L96 = K1_count[19] $ K1L96_carry_eqn;

--K1L17 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~20COUT0 at LC_X5_Y18_N3
--operation mode is arithmetic

K1L17_cout_0 = !K1L76 # !K1_count[19];
K1L17 = CARRY(K1L17_cout_0);

--K1L27 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~20COUT1 at LC_X5_Y18_N3
--operation mode is arithmetic

K1L27_cout_1 = !K1L86 # !K1_count[19];
K1L27 = CARRY(K1L27_cout_1);


--K1L56 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~19 at LC_X5_Y18_N2
--operation mode is arithmetic

K1L56_carry_eqn = (!K1L65 & K1L36) # (K1L65 & K1L46);
K1L56 = K1_count[18] $ !K1L56_carry_eqn;

--K1L76 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~19COUT0 at LC_X5_Y18_N2
--operation mode is arithmetic

K1L76_cout_0 = K1_count[18] & !K1L36;
K1L76 = CARRY(K1L76_cout_0);

--K1L86 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~19COUT1 at LC_X5_Y18_N2
--operation mode is arithmetic

K1L86_cout_1 = K1_count[18] & !K1L46;
K1L86 = CARRY(K1L86_cout_1);


--K1L16 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~18 at LC_X5_Y18_N1
--operation mode is arithmetic

K1L16_carry_eqn = (!K1L65 & K1L95) # (K1L65 & K1L06);
K1L16 = K1_count[17] $ K1L16_carry_eqn;

--K1L36 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~18COUT0 at LC_X5_Y18_N1
--operation mode is arithmetic

K1L36_cout_0 = !K1L95 # !K1_count[17];
K1L36 = CARRY(K1L36_cout_0);

--K1L46 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~18COUT1 at LC_X5_Y18_N1
--operation mode is arithmetic

K1L46_cout_1 = !K1L06 # !K1_count[17];
K1L46 = CARRY(K1L46_cout_1);


--K1L75 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~17 at LC_X5_Y18_N0
--operation mode is arithmetic

K1L75_carry_eqn = K1L65;
K1L75 = K1_count[16] $ !K1L75_carry_eqn;

--K1L95 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~17COUT0 at LC_X5_Y18_N0
--operation mode is arithmetic

K1L95_cout_0 = K1_count[16] & !K1L65;
K1L95 = CARRY(K1L95_cout_0);

--K1L06 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~17COUT1 at LC_X5_Y18_N0
--operation mode is arithmetic

K1L06_cout_1 = K1_count[16] & !K1L65;
K1L06 = CARRY(K1L06_cout_1);


--K1L55 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~16 at LC_X5_Y19_N9
--operation mode is arithmetic

K1L55_carry_eqn = (!K1L83 & K1L35) # (K1L83 & K1L45);
K1L55 = K1_count[15] $ K1L55_carry_eqn;

--K1L65 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~16COUT at LC_X5_Y19_N9
--operation mode is arithmetic

K1L65 = CARRY(!K1L45 # !K1_count[15]);


--K1L15 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~15 at LC_X5_Y19_N8
--operation mode is arithmetic

K1L15_carry_eqn = (!K1L83 & K1L94) # (K1L83 & K1L05);
K1L15 = K1_count[14] $ !K1L15_carry_eqn;

--K1L35 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~15COUT0 at LC_X5_Y19_N8
--operation mode is arithmetic

K1L35_cout_0 = K1_count[14] & !K1L94;
K1L35 = CARRY(K1L35_cout_0);

--K1L45 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~15COUT1 at LC_X5_Y19_N8
--operation mode is arithmetic

K1L45_cout_1 = K1_count[14] & !K1L05;
K1L45 = CARRY(K1L45_cout_1);


--K1L74 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~14 at LC_X5_Y19_N7
--operation mode is arithmetic

K1L74_carry_eqn = (!K1L83 & K1L54) # (K1L83 & K1L64);
K1L74 = K1_count[13] $ K1L74_carry_eqn;

--K1L94 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~14COUT0 at LC_X5_Y19_N7
--operation mode is arithmetic

K1L94_cout_0 = !K1L54 # !K1_count[13];
K1L94 = CARRY(K1L94_cout_0);

--K1L05 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~14COUT1 at LC_X5_Y19_N7
--operation mode is arithmetic

K1L05_cout_1 = !K1L64 # !K1_count[13];
K1L05 = CARRY(K1L05_cout_1);


--K1L34 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~13 at LC_X5_Y19_N6
--operation mode is arithmetic

K1L34_carry_eqn = (!K1L83 & K1L14) # (K1L83 & K1L24);
K1L34 = K1_count[12] $ !K1L34_carry_eqn;

--K1L54 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~13COUT0 at LC_X5_Y19_N6
--operation mode is arithmetic

K1L54_cout_0 = K1_count[12] & !K1L14;
K1L54 = CARRY(K1L54_cout_0);

--K1L64 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~13COUT1 at LC_X5_Y19_N6
--operation mode is arithmetic

K1L64_cout_1 = K1_count[12] & !K1L24;
K1L64 = CARRY(K1L64_cout_1);


--K1L93 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~12 at LC_X5_Y19_N5
--operation mode is arithmetic

K1L93_carry_eqn = K1L83;
K1L93 = K1_count[11] $ K1L93_carry_eqn;

--K1L14 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~12COUT0 at LC_X5_Y19_N5
--operation mode is arithmetic

K1L14_cout_0 = !K1L83 # !K1_count[11];
K1L14 = CARRY(K1L14_cout_0);

--K1L24 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~12COUT1 at LC_X5_Y19_N5
--operation mode is arithmetic

K1L24_cout_1 = !K1L83 # !K1_count[11];
K1L24 = CARRY(K1L24_cout_1);


--K1L73 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~11 at LC_X5_Y19_N4
--operation mode is arithmetic

K1L73_carry_eqn = (!K1L02 & K1L53) # (K1L02 & K1L63);
K1L73 = K1_count[10] $ !K1L73_carry_eqn;

--K1L83 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~11COUT at LC_X5_Y19_N4
--operation mode is arithmetic

K1L83 = CARRY(K1_count[10] & !K1L63);


--K1L33 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~10 at LC_X5_Y19_N3
--operation mode is arithmetic

K1L33_carry_eqn = (!K1L02 & K1L13) # (K1L02 & K1L23);
K1L33 = K1_count[9] $ K1L33_carry_eqn;

--K1L53 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~10COUT0 at LC_X5_Y19_N3
--operation mode is arithmetic

K1L53_cout_0 = !K1L13 # !K1_count[9];
K1L53 = CARRY(K1L53_cout_0);

--K1L63 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~10COUT1 at LC_X5_Y19_N3
--operation mode is arithmetic

K1L63_cout_1 = !K1L23 # !K1_count[9];
K1L63 = CARRY(K1L63_cout_1);


--K1L92 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~9 at LC_X5_Y19_N2
--operation mode is arithmetic

K1L92_carry_eqn = (!K1L02 & K1L72) # (K1L02 & K1L82);
K1L92 = K1_count[8] $ !K1L92_carry_eqn;

--K1L13 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~9COUT0 at LC_X5_Y19_N2
--operation mode is arithmetic

K1L13_cout_0 = K1_count[8] & !K1L72;
K1L13 = CARRY(K1L13_cout_0);

--K1L23 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~9COUT1 at LC_X5_Y19_N2
--operation mode is arithmetic

K1L23_cout_1 = K1_count[8] & !K1L82;
K1L23 = CARRY(K1L23_cout_1);


--K1L52 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~8 at LC_X5_Y19_N1
--operation mode is arithmetic

K1L52_carry_eqn = (!K1L02 & K1L32) # (K1L02 & K1L42);
K1L52 = K1_count[7] $ K1L52_carry_eqn;

--K1L72 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~8COUT0 at LC_X5_Y19_N1
--operation mode is arithmetic

K1L72_cout_0 = !K1L32 # !K1_count[7];
K1L72 = CARRY(K1L72_cout_0);

--K1L82 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~8COUT1 at LC_X5_Y19_N1
--operation mode is arithmetic

K1L82_cout_1 = !K1L42 # !K1_count[7];
K1L82 = CARRY(K1L82_cout_1);


--K1L12 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~7 at LC_X5_Y19_N0
--operation mode is arithmetic

K1L12_carry_eqn = K1L02;
K1L12 = K1_count[6] $ !K1L12_carry_eqn;

--K1L32 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~7COUT0 at LC_X5_Y19_N0
--operation mode is arithmetic

K1L32_cout_0 = K1_count[6] & !K1L02;
K1L32 = CARRY(K1L32_cout_0);

--K1L42 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~7COUT1 at LC_X5_Y19_N0
--operation mode is arithmetic

K1L42_cout_1 = K1_count[6] & !K1L02;
K1L42 = CARRY(K1L42_cout_1);


--K1L111 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~32 at LC_X5_Y17_N5
--operation mode is normal

K1L111_carry_eqn = K1L011;
K1L111 = K1L111_carry_eqn $ K1_count[31];


--M2_reg[13] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[13] at LC_X35_Y21_N9
--operation mode is normal

M2_reg[13]_lut_out = M2_reg[12] & (U1_q_b[13] # J2L1Q) # !M2_reg[12] & U1_q_b[13] & !J2L1Q;
M2_reg[13] = DFFEA(M2_reg[13]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P3_reg_o[21] is dispatch:cmd0|reg:cmd1|reg_o[21] at LC_X31_Y26_N5
--operation mode is normal

P3_reg_o[21]_lut_out = P9_reg_o[21] & W1L781Q;
P3_reg_o[21] = DFFEA(P3_reg_o[21]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L7 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[5]~10 at LC_X31_Y26_N9
--operation mode is normal

Y1L7 = P3_reg_o[21] & Y1L39Q;


--P3_reg_o[23] is dispatch:cmd0|reg:cmd1|reg_o[23] at LC_X31_Y26_N7
--operation mode is normal

P3_reg_o[23]_lut_out = P9_reg_o[23] & W1L781Q;
P3_reg_o[23] = DFFEA(P3_reg_o[23]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L9 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[7]~8 at LC_X31_Y26_N0
--operation mode is normal

Y1L9 = !Y1L39Q # !P3_reg_o[23];


--P3_reg_o[19] is dispatch:cmd0|reg:cmd1|reg_o[19] at LC_X31_Y26_N3
--operation mode is normal

P3_reg_o[19]_lut_out = P9_reg_o[19] & W1L781Q;
P3_reg_o[19] = DFFEA(P3_reg_o[19]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P3_reg_o[22] is dispatch:cmd0|reg:cmd1|reg_o[22] at LC_X31_Y26_N1
--operation mode is normal

P3_reg_o[22]_lut_out = P9_reg_o[22] & W1L781Q;
P3_reg_o[22] = DFFEA(P3_reg_o[22]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L8 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[6]~9 at LC_X31_Y26_N8
--operation mode is normal

Y1L8 = P3_reg_o[22] & Y1L39Q;


--A1L461 is reduce_nor~451 at LC_X32_Y26_N2
--operation mode is normal

A1L461 = Y1L9 & !Y1L8 & Y1L7 & !Y1L5;


--P3_reg_o[17] is dispatch:cmd0|reg:cmd1|reg_o[17] at LC_X30_Y26_N7
--operation mode is normal

P3_reg_o[17]_lut_out = W1L781Q & P9_reg_o[17];
P3_reg_o[17] = DFFEA(P3_reg_o[17]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P3_reg_o[18] is dispatch:cmd0|reg:cmd1|reg_o[18] at LC_X30_Y26_N2
--operation mode is normal

P3_reg_o[18]_lut_out = P9_reg_o[18] & W1L781Q;
P3_reg_o[18] = DFFEA(P3_reg_o[18]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--A1L271 is slave_err~276 at LC_X30_Y25_N9
--operation mode is normal

A1L271 = !P3_reg_o[17] & !P3_reg_o[18] # !Y1L39Q;


--P3_reg_o[20] is dispatch:cmd0|reg:cmd1|reg_o[20] at LC_X32_Y27_N7
--operation mode is normal

P3_reg_o[20]_lut_out = P9_reg_o[20] & W1L781Q;
P3_reg_o[20] = DFFEA(P3_reg_o[20]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L6 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[4]~11 at LC_X31_Y26_N6
--operation mode is normal

Y1L6 = Y1L39Q & P3_reg_o[20];


--P3_reg_o[16] is dispatch:cmd0|reg:cmd1|reg_o[16] at LC_X32_Y27_N9
--operation mode is normal

P3_reg_o[16]_lut_out = P9_reg_o[16] & W1L781Q;
P3_reg_o[16] = DFFEA(P3_reg_o[16]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L2 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[0]~15 at LC_X30_Y26_N1
--operation mode is normal

Y1L2 = Y1L39Q & P3_reg_o[16];


--Y1L47 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[15]~50 at LC_X36_Y27_N2
--operation mode is normal

Y1L47 = Y1L39Q & Z1_q_b[15];

--P1_reg_o[15] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[15] at LC_X36_Y27_N2
--operation mode is normal

P1_reg_o[15] = DFFEA(Y1L47, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--N7_safe_q[0] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X34_Y20_N4
--operation mode is arithmetic

N7_safe_q[0]_lut_out = !N7_safe_q[0];
N7_safe_q[0]_reg_input = !BB01L1 & N7_safe_q[0]_lut_out;
N7_safe_q[0] = DFFEA(N7_safe_q[0]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , Y1L1, , );

--N7L3 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT at LC_X34_Y20_N4
--operation mode is arithmetic

N7L3 = CARRY(N7_safe_q[0]);


--Y1L681 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[0]~32 at LC_X35_Y21_N6
--operation mode is normal

Y1L681 = Y1L39Q & N7_safe_q[0];


--N7_safe_q[1] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X34_Y20_N5
--operation mode is arithmetic

N7_safe_q[1]_carry_eqn = N7L3;
N7_safe_q[1]_lut_out = N7_safe_q[1] $ N7_safe_q[1]_carry_eqn;
N7_safe_q[1]_reg_input = !BB01L1 & N7_safe_q[1]_lut_out;
N7_safe_q[1] = DFFEA(N7_safe_q[1]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , Y1L1, , );

--N7L03 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X34_Y20_N5
--operation mode is arithmetic

N7L03_cout_0 = !N7L3 # !N7_safe_q[1];
N7L03 = CARRY(N7L03_cout_0);

--N7L13 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X34_Y20_N5
--operation mode is arithmetic

N7L13_cout_1 = !N7L3 # !N7_safe_q[1];
N7L13 = CARRY(N7L13_cout_1);


--Y1L781 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[1]~33 at LC_X36_Y21_N0
--operation mode is normal

Y1L781 = Y1L39Q & N7_safe_q[1];


--N7_safe_q[2] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X34_Y20_N6
--operation mode is arithmetic

N7_safe_q[2]_carry_eqn = (!N7L3 & N7L03) # (N7L3 & N7L13);
N7_safe_q[2]_lut_out = N7_safe_q[2] $ !N7_safe_q[2]_carry_eqn;
N7_safe_q[2]_reg_input = !BB01L1 & N7_safe_q[2]_lut_out;
N7_safe_q[2] = DFFEA(N7_safe_q[2]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , Y1L1, , );

--N7L33 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X34_Y20_N6
--operation mode is arithmetic

N7L33_cout_0 = N7_safe_q[2] & !N7L03;
N7L33 = CARRY(N7L33_cout_0);

--N7L43 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X34_Y20_N6
--operation mode is arithmetic

N7L43_cout_1 = N7_safe_q[2] & !N7L13;
N7L43 = CARRY(N7L43_cout_1);


--Y1L881 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[2]~34 at LC_X36_Y20_N2
--operation mode is normal

Y1L881 = Y1L39Q & N7_safe_q[2];


--N7_safe_q[3] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X34_Y20_N7
--operation mode is arithmetic

N7_safe_q[3]_carry_eqn = (!N7L3 & N7L33) # (N7L3 & N7L43);
N7_safe_q[3]_lut_out = N7_safe_q[3] $ N7_safe_q[3]_carry_eqn;
N7_safe_q[3]_reg_input = !BB01L1 & N7_safe_q[3]_lut_out;
N7_safe_q[3] = DFFEA(N7_safe_q[3]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , Y1L1, , );

--N7L63 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X34_Y20_N7
--operation mode is arithmetic

N7L63_cout_0 = !N7L33 # !N7_safe_q[3];
N7L63 = CARRY(N7L63_cout_0);

--N7L73 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X34_Y20_N7
--operation mode is arithmetic

N7L73_cout_1 = !N7L43 # !N7_safe_q[3];
N7L73 = CARRY(N7L73_cout_1);


--Y1L981 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[3]~35 at LC_X35_Y22_N6
--operation mode is normal

Y1L981 = Y1L39Q & N7_safe_q[3];


--N7_safe_q[4] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X34_Y20_N8
--operation mode is arithmetic

N7_safe_q[4]_carry_eqn = (!N7L3 & N7L63) # (N7L3 & N7L73);
N7_safe_q[4]_lut_out = N7_safe_q[4] $ !N7_safe_q[4]_carry_eqn;
N7_safe_q[4]_reg_input = !BB01L1 & N7_safe_q[4]_lut_out;
N7_safe_q[4] = DFFEA(N7_safe_q[4]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , Y1L1, , );

--N7L93 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X34_Y20_N8
--operation mode is arithmetic

N7L93_cout_0 = N7_safe_q[4] & !N7L63;
N7L93 = CARRY(N7L93_cout_0);

--N7L04 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X34_Y20_N8
--operation mode is arithmetic

N7L04_cout_1 = N7_safe_q[4] & !N7L73;
N7L04 = CARRY(N7L04_cout_1);


--Y1L091 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[4]~36 at LC_X35_Y21_N3
--operation mode is normal

Y1L091 = N7_safe_q[4] & Y1L39Q;


--N7_safe_q[5] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X34_Y20_N9
--operation mode is arithmetic

N7_safe_q[5]_carry_eqn = (!N7L3 & N7L93) # (N7L3 & N7L04);
N7_safe_q[5]_lut_out = N7_safe_q[5] $ N7_safe_q[5]_carry_eqn;
N7_safe_q[5]_reg_input = !BB01L1 & N7_safe_q[5]_lut_out;
N7_safe_q[5] = DFFEA(N7_safe_q[5]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , Y1L1, , );

--N7L31 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT at LC_X34_Y20_N9
--operation mode is arithmetic

N7L31 = CARRY(!N7L04 # !N7_safe_q[5]);


--Y1L191 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[5]~37 at LC_X36_Y20_N1
--operation mode is normal

Y1L191 = Y1L39Q & N7_safe_q[5];


--K1L91 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~6 at LC_X5_Y20_N9
--operation mode is arithmetic

K1L91_carry_eqn = (!K1L2 & K1L71) # (K1L2 & K1L81);
K1L91 = K1_count[5] $ K1L91_carry_eqn;

--K1L02 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|counter_xstep:dac_counter|add~6COUT at LC_X5_Y20_N9
--operation mode is arithmetic

K1L02 = CARRY(!K1L81 # !K1_count[5]);


--HB1L81 is frame_timing:frame_timing_slave|frame_timing_core:ftc|next_state.count_up~4 at LC_X24_Y26_N4
--operation mode is normal

HB1L81 = !HB1L6Q & lvds_sync;


--HB1L02 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~52 at LC_X24_Y28_N1
--operation mode is normal

HB1L02 = N9_safe_q[4] & N9_safe_q[2] & N9_safe_q[3] & N9_safe_q[5];


--HB1L12 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~53 at LC_X24_Y28_N2
--operation mode is normal

HB1L12 = HB1L02 & N9_safe_q[1] & N9_safe_q[0];


--BB11L1 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|LessThan~75 at LC_X24_Y27_N8
--operation mode is normal

BB11L1 = !N9_safe_q[8] & !HB1L12 & !N9_safe_q[7] & !N9_safe_q[6];


--BB11L2 is frame_timing:frame_timing_slave|frame_timing_core:ftc|counter:frame_period_cntr|LessThan~76 at LC_X24_Y27_N9
--operation mode is normal

BB11L2 = N9_safe_q[11] & (N9_safe_q[10] # !BB11L1 & N9_safe_q[9]);


--JB1L181 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~279 at LC_X36_Y26_N7
--operation mode is normal

JB1L181 = P12_reg_o[30] # P12_reg_o[27] # P12_reg_o[28] # P12_reg_o[29];


--JB1L281 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~280 at LC_X34_Y22_N2
--operation mode is normal

JB1L281 = P12_reg_o[24] # P12_reg_o[25] # P12_reg_o[23] # P12_reg_o[26];


--JB1L381 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~281 at LC_X34_Y22_N8
--operation mode is normal

JB1L381 = P12_reg_o[21] # P12_reg_o[19] # P12_reg_o[22] # P12_reg_o[20];


--JB1L481 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~282 at LC_X35_Y22_N0
--operation mode is normal

P12_reg_o[15]_qfbk = P12_reg_o[15];
JB1L481 = P12_reg_o[16] # P12_reg_o[17] # P12_reg_o[15]_qfbk # P12_reg_o[18];

--P12_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[15] at LC_X35_Y22_N0
--operation mode is normal

P12_reg_o[15]_sload_eqn = Y1L47;
P12_reg_o[15] = DFFEA(P12_reg_o[15]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--JB1L581 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~283 at LC_X34_Y22_N6
--operation mode is normal

JB1L581 = JB1L281 # JB1L481 # JB1L181 # JB1L381;


--JB1L681 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~284 at LC_X36_Y28_N1
--operation mode is normal

JB1L681 = P12_reg_o[14] # P12_reg_o[13];


--JB1L781 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~285 at LC_X34_Y23_N4
--operation mode is normal

JB1L781 = P12_reg_o[9] # P12_reg_o[8] # P12_reg_o[7] # P12_reg_o[10];


--JB1L881 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~286 at LC_X36_Y25_N2
--operation mode is normal

JB1L881 = P12_reg_o[12] # JB1L681 # JB1L781 # P12_reg_o[11];


--JB1L981 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~287 at LC_X36_Y22_N6
--operation mode is normal

JB1L981 = P12_reg_o[6] # P12_reg_o[4] # P12_reg_o[5] # P12_reg_o[3];


--JB1L091 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~288 at LC_X33_Y22_N7
--operation mode is normal

JB1L091 = P12_reg_o[1] # P12_reg_o[2] # P12_reg_o[0] # P12_reg_o[31];


--JB1_resync_req_o is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o at LC_X33_Y22_N8
--operation mode is normal

JB1_resync_req_o = JB1L581 # JB1L881 # JB1L981 # JB1L091;


--J2L2Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|current_state~21 at LC_X2_Y17_N6
--operation mode is normal

J2L2Q_lut_out = !J2L1Q & G1L19Q;
J2L2Q = DFFEA(J2L2Q_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P2_reg_o[15] is dispatch:cmd0|reg:cmd0|reg_o[15] at LC_X39_Y21_N7
--operation mode is normal

P2_reg_o[15]_lut_out = W1L781Q & P8_reg_o[15];
P2_reg_o[15] = DFFEA(P2_reg_o[15]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P2_reg_o[14] is dispatch:cmd0|reg:cmd0|reg_o[14] at LC_X40_Y20_N7
--operation mode is normal

P2_reg_o[14]_lut_out = W1L781Q & P8_reg_o[14];
P2_reg_o[14] = DFFEA(P2_reg_o[14]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P2_reg_o[13] is dispatch:cmd0|reg:cmd0|reg_o[13] at LC_X40_Y20_N8
--operation mode is normal

P2_reg_o[13]_lut_out = P8_reg_o[13] & W1L781Q;
P2_reg_o[13] = DFFEA(P2_reg_o[13]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L79 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~3 at LC_X31_Y23_N3
--operation mode is normal

Y1L79 = P2_reg_o[15] & !P2_reg_o[13] & !P2_reg_o[14];


--H1L3Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|current_state~20 at LC_X33_Y19_N8
--operation mode is normal

H1L3Q_lut_out = Y1L39Q & (A1L261 # H1L3Q);
H1L3Q = DFFEA(H1L3Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--H1L7 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|next_state.wr~22 at LC_X33_Y19_N3
--operation mode is normal

H1L7 = A1L261 & !H1L3Q;


--JB1L2Q is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state~20 at LC_X31_Y23_N2
--operation mode is normal

JB1L2Q_lut_out = Y1L39Q & (JB1L2Q # P3_reg_o[20] & A1L461);
JB1L2Q = DFFEA(JB1L2Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--E1L31 is leds:leds_slave|write_cmd~1 at LC_X30_Y26_N5
--operation mode is normal

E1L31 = !Y1L7 & !Y1L8 & !Y1L9 & E1L41;


--E1L21Q is leds:leds_slave|pres_state~23 at LC_X30_Y24_N4
--operation mode is normal

E1L21Q_lut_out = !E1L1;
E1L21Q = DFFEA(E1L21Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--E1L9Q is leds:leds_slave|pres_state~20 at LC_X30_Y24_N7
--operation mode is normal

E1L9Q_lut_out = !E1L21Q & (E1L31 # E1L9Q);
E1L9Q = DFFEA(E1L9Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--E1L1 is leds:leds_slave|ack_o~0 at LC_X30_Y24_N5
--operation mode is normal

E1L1 = E1L21Q # !E1L9Q;


--A1L861 is slave_ack~59 at LC_X30_Y24_N6
--operation mode is normal

A1L861 = E1L31 & (A1L361 & JB1L2Q # !E1L1) # !E1L31 & A1L361 & JB1L2Q;


--A1L961 is slave_ack~60 at LC_X33_Y19_N4
--operation mode is normal

A1L961 = A1L861 # A1L261 & H1L3Q;


--Y1L43 is dispatch:cmd0|dispatch_wishbone:wishbone|add~9 at LC_X35_Y19_N1
--operation mode is arithmetic

Y1L43_carry_eqn = (!Y1L92 & Y1L23) # (Y1L92 & Y1L33);
Y1L43 = P2_reg_o[7] $ !Y1L43_carry_eqn;

--Y1L63 is dispatch:cmd0|dispatch_wishbone:wishbone|add~9COUT0 at LC_X35_Y19_N1
--operation mode is arithmetic

Y1L63_cout_0 = !P2_reg_o[7] & !Y1L23;
Y1L63 = CARRY(Y1L63_cout_0);

--Y1L73 is dispatch:cmd0|dispatch_wishbone:wishbone|add~9COUT1 at LC_X35_Y19_N1
--operation mode is arithmetic

Y1L73_cout_1 = !P2_reg_o[7] & !Y1L33;
Y1L73 = CARRY(Y1L73_cout_1);


--N7_safe_q[7] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X34_Y19_N1
--operation mode is arithmetic

N7_safe_q[7]_carry_eqn = (!N7L31 & N7L34) # (N7L31 & N7L44);
N7_safe_q[7]_lut_out = N7_safe_q[7] $ N7_safe_q[7]_carry_eqn;
N7_safe_q[7]_reg_input = !BB01L1 & N7_safe_q[7]_lut_out;
N7_safe_q[7] = DFFEA(N7_safe_q[7]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , Y1L1, , );

--N7L64 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X34_Y19_N1
--operation mode is arithmetic

N7L64_cout_0 = !N7L34 # !N7_safe_q[7];
N7L64 = CARRY(N7L64_cout_0);

--N7L74 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X34_Y19_N1
--operation mode is arithmetic

N7L74_cout_1 = !N7L44 # !N7_safe_q[7];
N7L74 = CARRY(N7L74_cout_1);


--Y1L61 is dispatch:cmd0|dispatch_wishbone:wishbone|add~4 at LC_X35_Y20_N6
--operation mode is arithmetic

Y1L61_carry_eqn = (!Y1L11 & Y1L41) # (Y1L11 & Y1L51);
Y1L61 = P2_reg_o[2] $ Y1L61_carry_eqn;

--Y1L81 is dispatch:cmd0|dispatch_wishbone:wishbone|add~4COUT0 at LC_X35_Y20_N6
--operation mode is arithmetic

Y1L81_cout_0 = P2_reg_o[2] # !Y1L41;
Y1L81 = CARRY(Y1L81_cout_0);

--Y1L91 is dispatch:cmd0|dispatch_wishbone:wishbone|add~4COUT1 at LC_X35_Y20_N6
--operation mode is arithmetic

Y1L91_cout_1 = P2_reg_o[2] # !Y1L51;
Y1L91 = CARRY(Y1L91_cout_1);


--Y1L871 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~98 at LC_X35_Y20_N2
--operation mode is normal

Y1L871 = Y1L43 & N7_safe_q[7] & (Y1L61 $ !N7_safe_q[2]) # !Y1L43 & !N7_safe_q[7] & (Y1L61 $ !N7_safe_q[2]);


--Y1L84 is dispatch:cmd0|dispatch_wishbone:wishbone|add~13 at LC_X35_Y19_N5
--operation mode is arithmetic

Y1L84_carry_eqn = Y1L74;
Y1L84 = P2_reg_o[11] $ !Y1L84_carry_eqn;

--Y1L05 is dispatch:cmd0|dispatch_wishbone:wishbone|add~13COUT0 at LC_X35_Y19_N5
--operation mode is arithmetic

Y1L05_cout_0 = !P2_reg_o[11] & !Y1L74;
Y1L05 = CARRY(Y1L05_cout_0);

--Y1L15 is dispatch:cmd0|dispatch_wishbone:wishbone|add~13COUT1 at LC_X35_Y19_N5
--operation mode is arithmetic

Y1L15_cout_1 = !P2_reg_o[11] & !Y1L74;
Y1L15 = CARRY(Y1L15_cout_1);


--N7_safe_q[11] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[11] at LC_X34_Y19_N5
--operation mode is arithmetic

N7_safe_q[11]_carry_eqn = N7L32;
N7_safe_q[11]_lut_out = N7_safe_q[11] $ N7_safe_q[11]_carry_eqn;
N7_safe_q[11]_reg_input = !BB01L1 & N7_safe_q[11]_lut_out;
N7_safe_q[11] = DFFEA(N7_safe_q[11]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , Y1L1, , );

--N7L65 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[11]~COUT0 at LC_X34_Y19_N5
--operation mode is arithmetic

N7L65_cout_0 = !N7L32 # !N7_safe_q[11];
N7L65 = CARRY(N7L65_cout_0);

--N7L75 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[11]~COUT1 at LC_X34_Y19_N5
--operation mode is arithmetic

N7L75_cout_1 = !N7L32 # !N7_safe_q[11];
N7L75 = CARRY(N7L75_cout_1);


--Y1L21 is dispatch:cmd0|dispatch_wishbone:wishbone|add~3 at LC_X35_Y20_N5
--operation mode is arithmetic

Y1L21_carry_eqn = Y1L11;
Y1L21 = P2_reg_o[1] $ !Y1L21_carry_eqn;

--Y1L41 is dispatch:cmd0|dispatch_wishbone:wishbone|add~3COUT0 at LC_X35_Y20_N5
--operation mode is arithmetic

Y1L41_cout_0 = !P2_reg_o[1] & !Y1L11;
Y1L41 = CARRY(Y1L41_cout_0);

--Y1L51 is dispatch:cmd0|dispatch_wishbone:wishbone|add~3COUT1 at LC_X35_Y20_N5
--operation mode is arithmetic

Y1L51_cout_1 = !P2_reg_o[1] & !Y1L11;
Y1L51 = CARRY(Y1L51_cout_1);


--Y1L971 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~99 at LC_X35_Y20_N1
--operation mode is normal

Y1L971 = N7_safe_q[1] & Y1L21 & (Y1L84 $ !N7_safe_q[11]) # !N7_safe_q[1] & !Y1L21 & (Y1L84 $ !N7_safe_q[11]);


--Y1L83 is dispatch:cmd0|dispatch_wishbone:wishbone|add~10 at LC_X35_Y19_N2
--operation mode is arithmetic

Y1L83_carry_eqn = (!Y1L92 & Y1L63) # (Y1L92 & Y1L73);
Y1L83 = P2_reg_o[8] $ Y1L83_carry_eqn;

--Y1L04 is dispatch:cmd0|dispatch_wishbone:wishbone|add~10COUT0 at LC_X35_Y19_N2
--operation mode is arithmetic

Y1L04_cout_0 = P2_reg_o[8] # !Y1L63;
Y1L04 = CARRY(Y1L04_cout_0);

--Y1L14 is dispatch:cmd0|dispatch_wishbone:wishbone|add~10COUT1 at LC_X35_Y19_N2
--operation mode is arithmetic

Y1L14_cout_1 = P2_reg_o[8] # !Y1L73;
Y1L14 = CARRY(Y1L14_cout_1);


--N7_safe_q[8] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X34_Y19_N2
--operation mode is arithmetic

N7_safe_q[8]_carry_eqn = (!N7L31 & N7L64) # (N7L31 & N7L74);
N7_safe_q[8]_lut_out = N7_safe_q[8] $ !N7_safe_q[8]_carry_eqn;
N7_safe_q[8]_reg_input = !BB01L1 & N7_safe_q[8]_lut_out;
N7_safe_q[8] = DFFEA(N7_safe_q[8]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , Y1L1, , );

--N7L94 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[8]~COUT0 at LC_X34_Y19_N2
--operation mode is arithmetic

N7L94_cout_0 = N7_safe_q[8] & !N7L64;
N7L94 = CARRY(N7L94_cout_0);

--N7L05 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[8]~COUT1 at LC_X34_Y19_N2
--operation mode is arithmetic

N7L05_cout_1 = N7_safe_q[8] & !N7L74;
N7L05 = CARRY(N7L05_cout_1);


--Y1L01 is dispatch:cmd0|dispatch_wishbone:wishbone|add~2 at LC_X35_Y20_N4
--operation mode is arithmetic

Y1L01 = !P2_reg_o[0];

--Y1L11 is dispatch:cmd0|dispatch_wishbone:wishbone|add~2COUT at LC_X35_Y20_N4
--operation mode is arithmetic

Y1L11 = CARRY(P2_reg_o[0]);


--Y1L081 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~100 at LC_X35_Y19_N7
--operation mode is normal

Y1L081 = Y1L83 & N7_safe_q[8] & (Y1L01 $ !N7_safe_q[0]) # !Y1L83 & !N7_safe_q[8] & (Y1L01 $ !N7_safe_q[0]);


--Y1L64 is dispatch:cmd0|dispatch_wishbone:wishbone|add~12 at LC_X35_Y19_N4
--operation mode is arithmetic

Y1L64_carry_eqn = (!Y1L92 & Y1L44) # (Y1L92 & Y1L54);
Y1L64 = P2_reg_o[10] $ Y1L64_carry_eqn;

--Y1L74 is dispatch:cmd0|dispatch_wishbone:wishbone|add~12COUT at LC_X35_Y19_N4
--operation mode is arithmetic

Y1L74 = CARRY(P2_reg_o[10] # !Y1L54);


--N7_safe_q[10] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[10] at LC_X34_Y19_N4
--operation mode is arithmetic

N7_safe_q[10]_carry_eqn = (!N7L31 & N7L25) # (N7L31 & N7L35);
N7_safe_q[10]_lut_out = N7_safe_q[10] $ !N7_safe_q[10]_carry_eqn;
N7_safe_q[10]_reg_input = !BB01L1 & N7_safe_q[10]_lut_out;
N7_safe_q[10] = DFFEA(N7_safe_q[10]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , Y1L1, , );

--N7L32 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT at LC_X34_Y19_N4
--operation mode is arithmetic

N7L32 = CARRY(N7_safe_q[10] & !N7L35);


--Y1L42 is dispatch:cmd0|dispatch_wishbone:wishbone|add~6 at LC_X35_Y20_N8
--operation mode is arithmetic

Y1L42_carry_eqn = (!Y1L11 & Y1L22) # (Y1L11 & Y1L32);
Y1L42 = P2_reg_o[4] $ Y1L42_carry_eqn;

--Y1L62 is dispatch:cmd0|dispatch_wishbone:wishbone|add~6COUT0 at LC_X35_Y20_N8
--operation mode is arithmetic

Y1L62_cout_0 = P2_reg_o[4] # !Y1L22;
Y1L62 = CARRY(Y1L62_cout_0);

--Y1L72 is dispatch:cmd0|dispatch_wishbone:wishbone|add~6COUT1 at LC_X35_Y20_N8
--operation mode is arithmetic

Y1L72_cout_1 = P2_reg_o[4] # !Y1L32;
Y1L72 = CARRY(Y1L72_cout_1);


--Y1L181 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~101 at LC_X35_Y19_N8
--operation mode is normal

Y1L181 = Y1L42 & N7_safe_q[4] & (N7_safe_q[10] $ !Y1L64) # !Y1L42 & !N7_safe_q[4] & (N7_safe_q[10] $ !Y1L64);


--Y1L281 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~102 at LC_X35_Y18_N2
--operation mode is normal

Y1L281 = Y1L871 & Y1L181 & Y1L971 & Y1L081;


--Y1L03 is dispatch:cmd0|dispatch_wishbone:wishbone|add~8 at LC_X35_Y19_N0
--operation mode is arithmetic

Y1L03_carry_eqn = Y1L92;
Y1L03 = P2_reg_o[6] $ Y1L03_carry_eqn;

--Y1L23 is dispatch:cmd0|dispatch_wishbone:wishbone|add~8COUT0 at LC_X35_Y19_N0
--operation mode is arithmetic

Y1L23_cout_0 = P2_reg_o[6] # !Y1L92;
Y1L23 = CARRY(Y1L23_cout_0);

--Y1L33 is dispatch:cmd0|dispatch_wishbone:wishbone|add~8COUT1 at LC_X35_Y19_N0
--operation mode is arithmetic

Y1L33_cout_1 = P2_reg_o[6] # !Y1L92;
Y1L33 = CARRY(Y1L33_cout_1);


--Y1L25 is dispatch:cmd0|dispatch_wishbone:wishbone|add~14 at LC_X35_Y19_N6
--operation mode is normal

Y1L25_carry_eqn = (!Y1L74 & Y1L05) # (Y1L74 & Y1L15);
Y1L25 = Y1L25_carry_eqn $ P2_reg_o[12];


--N7_safe_q[12] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[12] at LC_X34_Y19_N6
--operation mode is normal

N7_safe_q[12]_carry_eqn = (!N7L32 & N7L65) # (N7L32 & N7L75);
N7_safe_q[12]_lut_out = N7_safe_q[12]_carry_eqn $ !N7_safe_q[12];
N7_safe_q[12]_reg_input = !BB01L1 & N7_safe_q[12]_lut_out;
N7_safe_q[12] = DFFEA(N7_safe_q[12]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , Y1L1, , );


--N7_safe_q[6] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X34_Y19_N0
--operation mode is arithmetic

N7_safe_q[6]_carry_eqn = N7L31;
N7_safe_q[6]_lut_out = N7_safe_q[6] $ !N7_safe_q[6]_carry_eqn;
N7_safe_q[6]_reg_input = !BB01L1 & N7_safe_q[6]_lut_out;
N7_safe_q[6] = DFFEA(N7_safe_q[6]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , Y1L1, , );

--N7L34 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X34_Y19_N0
--operation mode is arithmetic

N7L34_cout_0 = N7_safe_q[6] & !N7L31;
N7L34 = CARRY(N7L34_cout_0);

--N7L44 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X34_Y19_N0
--operation mode is arithmetic

N7L44_cout_1 = N7_safe_q[6] & !N7L31;
N7L44 = CARRY(N7L44_cout_1);


--Y1L381 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~103 at LC_X34_Y19_N9
--operation mode is normal

Y1L381 = Y1L25 & N7_safe_q[12] & (Y1L03 $ !N7_safe_q[6]) # !Y1L25 & !N7_safe_q[12] & (Y1L03 $ !N7_safe_q[6]);


--Y1L24 is dispatch:cmd0|dispatch_wishbone:wishbone|add~11 at LC_X35_Y19_N3
--operation mode is arithmetic

Y1L24_carry_eqn = (!Y1L92 & Y1L04) # (Y1L92 & Y1L14);
Y1L24 = P2_reg_o[9] $ !Y1L24_carry_eqn;

--Y1L44 is dispatch:cmd0|dispatch_wishbone:wishbone|add~11COUT0 at LC_X35_Y19_N3
--operation mode is arithmetic

Y1L44_cout_0 = !P2_reg_o[9] & !Y1L04;
Y1L44 = CARRY(Y1L44_cout_0);

--Y1L54 is dispatch:cmd0|dispatch_wishbone:wishbone|add~11COUT1 at LC_X35_Y19_N3
--operation mode is arithmetic

Y1L54_cout_1 = !P2_reg_o[9] & !Y1L14;
Y1L54 = CARRY(Y1L54_cout_1);


--N7_safe_q[9] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[9] at LC_X34_Y19_N3
--operation mode is arithmetic

N7_safe_q[9]_carry_eqn = (!N7L31 & N7L94) # (N7L31 & N7L05);
N7_safe_q[9]_lut_out = N7_safe_q[9] $ N7_safe_q[9]_carry_eqn;
N7_safe_q[9]_reg_input = !BB01L1 & N7_safe_q[9]_lut_out;
N7_safe_q[9] = DFFEA(N7_safe_q[9]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , Y1L1, , );

--N7L25 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[9]~COUT0 at LC_X34_Y19_N3
--operation mode is arithmetic

N7L25_cout_0 = !N7L94 # !N7_safe_q[9];
N7L25 = CARRY(N7L25_cout_0);

--N7L35 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[9]~COUT1 at LC_X34_Y19_N3
--operation mode is arithmetic

N7L35_cout_1 = !N7L05 # !N7_safe_q[9];
N7L35 = CARRY(N7L35_cout_1);


--Y1L82 is dispatch:cmd0|dispatch_wishbone:wishbone|add~7 at LC_X35_Y20_N9
--operation mode is arithmetic

Y1L82_carry_eqn = (!Y1L11 & Y1L62) # (Y1L11 & Y1L72);
Y1L82 = P2_reg_o[5] $ !Y1L82_carry_eqn;

--Y1L92 is dispatch:cmd0|dispatch_wishbone:wishbone|add~7COUT at LC_X35_Y20_N9
--operation mode is arithmetic

Y1L92 = CARRY(!P2_reg_o[5] & !Y1L72);


--Y1L481 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~104 at LC_X34_Y20_N3
--operation mode is normal

Y1L481 = Y1L24 & N7_safe_q[9] & (N7_safe_q[5] $ !Y1L82) # !Y1L24 & !N7_safe_q[9] & (N7_safe_q[5] $ !Y1L82);


--Y1L02 is dispatch:cmd0|dispatch_wishbone:wishbone|add~5 at LC_X35_Y20_N7
--operation mode is arithmetic

Y1L02_carry_eqn = (!Y1L11 & Y1L81) # (Y1L11 & Y1L91);
Y1L02 = P2_reg_o[3] $ !Y1L02_carry_eqn;

--Y1L22 is dispatch:cmd0|dispatch_wishbone:wishbone|add~5COUT0 at LC_X35_Y20_N7
--operation mode is arithmetic

Y1L22_cout_0 = !P2_reg_o[3] & !Y1L81;
Y1L22 = CARRY(Y1L22_cout_0);

--Y1L32 is dispatch:cmd0|dispatch_wishbone:wishbone|add~5COUT1 at LC_X35_Y20_N7
--operation mode is arithmetic

Y1L32_cout_1 = !P2_reg_o[3] & !Y1L91;
Y1L32 = CARRY(Y1L32_cout_1);


--Y1L581 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~105 at LC_X33_Y20_N6
--operation mode is normal

Y1L581 = Y1L481 & Y1L381 & (N7_safe_q[3] $ !Y1L02);


--Y1L19 is dispatch:cmd0|dispatch_wishbone:wishbone|next_state.error~10 at LC_X33_Y19_N2
--operation mode is normal

Y1L19 = Y1L39Q & (!A1L961 # !Y1L281 # !Y1L581);


--C1L5Q is dispatch:cmd0|pres_state~22 at LC_X31_Y21_N8
--operation mode is normal

C1L5Q_lut_out = W1L781Q & (!C1L1 & C1L5Q # !C1L3Q) # !W1L781Q & !C1L1 & C1L5Q;
C1L5Q = DFFEA(C1L5Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--A1L371 is slave_err~277 at LC_X30_Y26_N4
--operation mode is normal

A1L371 = Y1L39Q & !P3_reg_o[20] & (P3_reg_o[18] # P3_reg_o[17]);


--A1L471 is slave_err~278 at LC_X30_Y26_N6
--operation mode is normal

A1L471 = A1L171 # A1L371 # !Y1L7 & !E1L41;


--Y1L29Q is dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~20 at LC_X33_Y21_N8
--operation mode is normal

Y1L29Q_lut_out = !Y1L59Q & !Y1L49Q & (Y1L29Q # C1L5Q);
Y1L29Q = DFFEA(Y1L29Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--J1L2Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|current_state~21 at LC_X23_Y26_N1
--operation mode is normal

J1L2Q_lut_out = !J1L1Q & G1L4Q;
J1L2Q = DFFEA(J1L2Q_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--G1L5Q is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|bias_current_state~23 at LC_X23_Y26_N3
--operation mode is normal

G1L5Q_lut_out = G1L4Q # G1L5Q & (J1L4 # !J1L3Q);
G1L5Q = DFFEA(G1L5Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M1_reg[13] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[13] at LC_X35_Y27_N8
--operation mode is normal

M1_reg[13]_lut_out = J1L1Q & M1_reg[12] # !J1L1Q & P1_reg_o[13];
M1_reg[13] = DFFEA(M1_reg[13]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--W1L581Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~27 at LC_X41_Y16_N5
--operation mode is normal

W1L581Q_lut_out = W1L041Q & W1L971Q;
W1L581Q = DFFEA(W1L581Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M3_reg[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[0] at LC_X45_Y19_N8
--operation mode is normal

M3_reg[0]_lut_out = W1L341Q & P01_reg_o[0] # !W1L341Q & (W1L831Q & P01_reg_o[0] # !W1L831Q & M3_reg[1]);
M3_reg[0] = DFFEA(M3_reg[0]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--W1L101 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[0]~32 at LC_X41_Y20_N6
--operation mode is normal

W1L101 = W1L581Q & M3_reg[0];


--N4_safe_q[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X40_Y17_N4
--operation mode is arithmetic

N4_safe_q[0]_lut_out = !N4_safe_q[0];
N4_safe_q[0]_reg_input = !BB2L1 & N4_safe_q[0]_lut_out;
N4_safe_q[0] = DFFEA(N4_safe_q[0]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L541, , );

--N4L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT at LC_X40_Y17_N4
--operation mode is arithmetic

N4L3 = CARRY(N4_safe_q[0]);


--W1L59 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[0]~6 at LC_X40_Y18_N9
--operation mode is normal

W1L59 = N4_safe_q[0] & W1L581Q;


--N4_safe_q[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X40_Y17_N5
--operation mode is arithmetic

N4_safe_q[1]_carry_eqn = N4L3;
N4_safe_q[1]_lut_out = N4_safe_q[1] $ N4_safe_q[1]_carry_eqn;
N4_safe_q[1]_reg_input = !BB2L1 & N4_safe_q[1]_lut_out;
N4_safe_q[1] = DFFEA(N4_safe_q[1]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L541, , );

--N4L03 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X40_Y17_N5
--operation mode is arithmetic

N4L03_cout_0 = !N4L3 # !N4_safe_q[1];
N4L03 = CARRY(N4L03_cout_0);

--N4L13 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X40_Y17_N5
--operation mode is arithmetic

N4L13_cout_1 = !N4L3 # !N4_safe_q[1];
N4L13 = CARRY(N4L13_cout_1);


--W1L69 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[1]~7 at LC_X39_Y19_N7
--operation mode is normal

W1L69 = N4_safe_q[1] & W1L581Q;


--N4_safe_q[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X40_Y17_N6
--operation mode is arithmetic

N4_safe_q[2]_carry_eqn = (!N4L3 & N4L03) # (N4L3 & N4L13);
N4_safe_q[2]_lut_out = N4_safe_q[2] $ !N4_safe_q[2]_carry_eqn;
N4_safe_q[2]_reg_input = !BB2L1 & N4_safe_q[2]_lut_out;
N4_safe_q[2] = DFFEA(N4_safe_q[2]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L541, , );

--N4L33 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X40_Y17_N6
--operation mode is arithmetic

N4L33_cout_0 = N4_safe_q[2] & !N4L03;
N4L33 = CARRY(N4L33_cout_0);

--N4L43 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X40_Y17_N6
--operation mode is arithmetic

N4L43_cout_1 = N4_safe_q[2] & !N4L13;
N4L43 = CARRY(N4L43_cout_1);


--W1L79 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[2]~8 at LC_X39_Y18_N1
--operation mode is normal

W1L79 = N4_safe_q[2] & W1L581Q;


--N4_safe_q[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X40_Y17_N7
--operation mode is arithmetic

N4_safe_q[3]_carry_eqn = (!N4L3 & N4L33) # (N4L3 & N4L43);
N4_safe_q[3]_lut_out = N4_safe_q[3] $ N4_safe_q[3]_carry_eqn;
N4_safe_q[3]_reg_input = !BB2L1 & N4_safe_q[3]_lut_out;
N4_safe_q[3] = DFFEA(N4_safe_q[3]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L541, , );

--N4L63 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X40_Y17_N7
--operation mode is arithmetic

N4L63_cout_0 = !N4L33 # !N4_safe_q[3];
N4L63 = CARRY(N4L63_cout_0);

--N4L73 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X40_Y17_N7
--operation mode is arithmetic

N4L73_cout_1 = !N4L43 # !N4_safe_q[3];
N4L73 = CARRY(N4L73_cout_1);


--W1L89 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[3]~9 at LC_X39_Y19_N9
--operation mode is normal

W1L89 = W1L581Q & N4_safe_q[3];


--N4_safe_q[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X40_Y17_N8
--operation mode is arithmetic

N4_safe_q[4]_carry_eqn = (!N4L3 & N4L63) # (N4L3 & N4L73);
N4_safe_q[4]_lut_out = N4_safe_q[4] $ !N4_safe_q[4]_carry_eqn;
N4_safe_q[4]_reg_input = !BB2L1 & N4_safe_q[4]_lut_out;
N4_safe_q[4] = DFFEA(N4_safe_q[4]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L541, , );

--N4L93 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X40_Y17_N8
--operation mode is arithmetic

N4L93_cout_0 = N4_safe_q[4] & !N4L63;
N4L93 = CARRY(N4L93_cout_0);

--N4L04 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X40_Y17_N8
--operation mode is arithmetic

N4L04_cout_1 = N4_safe_q[4] & !N4L73;
N4L04 = CARRY(N4L04_cout_1);


--W1L99 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[4]~10 at LC_X40_Y18_N3
--operation mode is normal

W1L99 = W1L581Q & N4_safe_q[4];


--N4_safe_q[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X40_Y17_N9
--operation mode is arithmetic

N4_safe_q[5]_carry_eqn = (!N4L3 & N4L93) # (N4L3 & N4L04);
N4_safe_q[5]_lut_out = N4_safe_q[5] $ N4_safe_q[5]_carry_eqn;
N4_safe_q[5]_reg_input = !BB2L1 & N4_safe_q[5]_lut_out;
N4_safe_q[5] = DFFEA(N4_safe_q[5]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L541, , );

--N4L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT at LC_X40_Y17_N9
--operation mode is arithmetic

N4L31 = CARRY(!N4L04 # !N4_safe_q[5]);


--W1L001 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[5]~11 at LC_X39_Y19_N4
--operation mode is normal

W1L001 = N4_safe_q[5] & W1L581Q;


--Y1L35 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[0]~6 at LC_X35_Y21_N5
--operation mode is normal

Y1L35 = N7_safe_q[0] & !P2_reg_o[14] & P2_reg_o[15] & !P2_reg_o[13];


--Y1L45 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[1]~7 at LC_X35_Y20_N0
--operation mode is normal

Y1L45 = N7_safe_q[1] & !P2_reg_o[14] & !P2_reg_o[13] & P2_reg_o[15];


--Y1L55 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[2]~8 at LC_X36_Y20_N4
--operation mode is normal

Y1L55 = !P2_reg_o[13] & !P2_reg_o[14] & P2_reg_o[15] & N7_safe_q[2];


--Y1L65 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[3]~9 at LC_X35_Y22_N2
--operation mode is normal

Y1L65 = !P2_reg_o[14] & !P2_reg_o[13] & P2_reg_o[15] & N7_safe_q[3];


--Y1L75 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[4]~10 at LC_X35_Y22_N3
--operation mode is normal

Y1L75 = N7_safe_q[4] & P2_reg_o[15] & !P2_reg_o[14] & !P2_reg_o[13];


--Y1L85 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[5]~11 at LC_X36_Y20_N8
--operation mode is normal

Y1L85 = !P2_reg_o[13] & !P2_reg_o[14] & P2_reg_o[15] & N7_safe_q[5];


--M3_reg[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[1] at LC_X45_Y20_N7
--operation mode is normal

M3_reg[1]_lut_out = W1L341Q & P01_reg_o[1] # !W1L341Q & (W1L831Q & P01_reg_o[1] # !W1L831Q & M3_reg[2]);
M3_reg[1] = DFFEA(M3_reg[1]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--W1L201 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[1]~33 at LC_X39_Y20_N3
--operation mode is normal

W1L201 = M3_reg[1] & W1L581Q;


--M3_reg[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[2] at LC_X45_Y19_N6
--operation mode is normal

M3_reg[2]_lut_out = W1L341Q & P01_reg_o[2] # !W1L341Q & (W1L831Q & P01_reg_o[2] # !W1L831Q & M3_reg[3]);
M3_reg[2] = DFFEA(M3_reg[2]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--W1L301 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[2]~34 at LC_X40_Y22_N0
--operation mode is normal

W1L301 = M3_reg[2] & W1L581Q;


--GB1L91 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~5 at LC_X34_Y12_N4
--operation mode is arithmetic

GB1L91 = GB1L71 $ (GB1_\timer:clk_count[3] & !Y1_timer_rst);

--GB1L02 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~5COUT at LC_X34_Y12_N4
--operation mode is arithmetic

GB1L02 = GB1L12;


--GB1L72 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~7 at LC_X34_Y12_N6
--operation mode is normal

GB1L72_carry_eqn = (!GB1L02 & GB1L52) # (GB1L02 & GB1L62);
GB1L72 = GB1L72_carry_eqn $ (GB1_\timer:clk_count[5] & !Y1_timer_rst);


--GB1L32 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~6 at LC_X34_Y12_N5
--operation mode is arithmetic

GB1L32_carry_eqn = (!GB1L02 & GND) # (GB1L02 & VCC);
GB1L32 = GB1L32_carry_eqn $ (Y1_timer_rst # !GB1_\timer:clk_count[4]);

--GB1L52 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~6COUT0 at LC_X34_Y12_N5
--operation mode is arithmetic

GB1L52_cout_0 = !Y1_timer_rst & GB1_\timer:clk_count[4] & !GB1L02;
GB1L52 = CARRY(GB1L52_cout_0);

--GB1L62 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~6COUT1 at LC_X34_Y12_N5
--operation mode is arithmetic

GB1L62_cout_1 = !Y1_timer_rst & GB1_\timer:clk_count[4] & !GB1L02;
GB1L62 = CARRY(GB1L62_cout_1);


--GB1L7 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~2 at LC_X34_Y12_N1
--operation mode is arithmetic

GB1L7 = Y1_timer_rst # !GB1_\timer:clk_count[0];

--GB1L9 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~2COUT0 at LC_X34_Y12_N1
--operation mode is arithmetic

GB1L9_cout_0 = !Y1_timer_rst & GB1_\timer:clk_count[0];
GB1L9 = CARRY(GB1L9_cout_0);

--GB1L01 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~2COUT1 at LC_X34_Y12_N1
--operation mode is arithmetic

GB1L01_cout_1 = !Y1_timer_rst & GB1_\timer:clk_count[0];
GB1L01 = CARRY(GB1L01_cout_1);


--GB1L51 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~4 at LC_X34_Y12_N3
--operation mode is arithmetic

GB1L51 = GB1L31 $ (Y1_timer_rst # !GB1_\timer:clk_count[2]);

--GB1L71 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~4COUT0 at LC_X34_Y12_N3
--operation mode is arithmetic

GB1L71_cout_0 = GB1_\timer:clk_count[2] & !Y1_timer_rst & !GB1L31;
GB1L71 = CARRY(GB1L71_cout_0);

--GB1L81 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~4COUT1 at LC_X34_Y12_N3
--operation mode is arithmetic

GB1L81_cout_1 = GB1_\timer:clk_count[2] & !Y1_timer_rst & !GB1L41;
GB1L81 = CARRY(GB1L81_cout_1);


--GB1L11 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~3 at LC_X34_Y12_N2
--operation mode is arithmetic

GB1L11 = GB1L9 $ (GB1_\timer:clk_count[1] & !Y1_timer_rst);

--GB1L31 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~3COUT0 at LC_X34_Y12_N2
--operation mode is arithmetic

GB1L31_cout_0 = Y1_timer_rst # !GB1L9 # !GB1_\timer:clk_count[1];
GB1L31 = CARRY(GB1L31_cout_0);

--GB1L41 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~3COUT1 at LC_X34_Y12_N2
--operation mode is arithmetic

GB1L41_cout_1 = Y1_timer_rst # !GB1L01 # !GB1_\timer:clk_count[1];
GB1L41 = CARRY(GB1L41_cout_1);


--X1L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~34 at LC_X28_Y21_N4
--operation mode is arithmetic

X1L7 = !P41_reg_o[0];

--X1L8 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~34COUT at LC_X28_Y21_N4
--operation mode is arithmetic

X1L8 = CARRY(P41_reg_o[0]);


--X1L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~35 at LC_X28_Y21_N5
--operation mode is arithmetic

X1L9_carry_eqn = X1L8;
X1L9 = P41_reg_o[1] $ !X1L9_carry_eqn;

--X1L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~35COUT0 at LC_X28_Y21_N5
--operation mode is arithmetic

X1L11_cout_0 = !P41_reg_o[1] & !X1L8;
X1L11 = CARRY(X1L11_cout_0);

--X1L21 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~35COUT1 at LC_X28_Y21_N5
--operation mode is arithmetic

X1L21_cout_1 = !P41_reg_o[1] & !X1L8;
X1L21 = CARRY(X1L21_cout_1);


--N5_safe_q[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X27_Y25_N0
--operation mode is arithmetic

N5_safe_q[6]_carry_eqn = N5L31;
N5_safe_q[6]_lut_out = N5_safe_q[6] $ !N5_safe_q[6]_carry_eqn;
N5_safe_q[6]_reg_input = !X1L85Q & N5_safe_q[6]_lut_out;
N5_safe_q[6] = DFFEA(N5_safe_q[6]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L18 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X27_Y25_N0
--operation mode is arithmetic

N5L18_cout_0 = N5_safe_q[6] & !N5L31;
N5L18 = CARRY(N5L18_cout_0);

--N5L28 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X27_Y25_N0
--operation mode is arithmetic

N5L28_cout_1 = N5_safe_q[6] & !N5L31;
N5L28 = CARRY(N5L28_cout_1);


--N5_safe_q[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X27_Y26_N9
--operation mode is arithmetic

N5_safe_q[5]_carry_eqn = (!N5L3 & N5L77) # (N5L3 & N5L87);
N5_safe_q[5]_lut_out = N5_safe_q[5] $ N5_safe_q[5]_carry_eqn;
N5_safe_q[5]_reg_input = !X1L85Q & N5_safe_q[5]_lut_out;
N5_safe_q[5] = DFFEA(N5_safe_q[5]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT at LC_X27_Y26_N9
--operation mode is arithmetic

N5L31 = CARRY(!N5L87 # !N5_safe_q[5]);


--CB2L43 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~364 at LC_X27_Y23_N8
--operation mode is normal

CB2L43 = N5_safe_q[5] & X1L7 & (X1L9 $ !N5_safe_q[6]) # !N5_safe_q[5] & !X1L7 & (X1L9 $ !N5_safe_q[6]);


--X1L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~36 at LC_X28_Y21_N6
--operation mode is arithmetic

X1L31_carry_eqn = (!X1L8 & X1L11) # (X1L8 & X1L21);
X1L31 = P41_reg_o[2] $ !X1L31_carry_eqn;

--X1L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~36COUT0 at LC_X28_Y21_N6
--operation mode is arithmetic

X1L51_cout_0 = P41_reg_o[2] & !X1L11;
X1L51 = CARRY(X1L51_cout_0);

--X1L61 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~36COUT1 at LC_X28_Y21_N6
--operation mode is arithmetic

X1L61_cout_1 = P41_reg_o[2] & !X1L21;
X1L61 = CARRY(X1L61_cout_1);


--X1L13 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~41 at LC_X28_Y20_N1
--operation mode is arithmetic

X1L13_carry_eqn = (!X1L62 & X1L92) # (X1L62 & X1L03);
X1L13 = P41_reg_o[7] $ X1L13_carry_eqn;

--X1L33 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~41COUT0 at LC_X28_Y20_N1
--operation mode is arithmetic

X1L33_cout_0 = !X1L92 # !P41_reg_o[7];
X1L33 = CARRY(X1L33_cout_0);

--X1L43 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~41COUT1 at LC_X28_Y20_N1
--operation mode is arithmetic

X1L43_cout_1 = !X1L03 # !P41_reg_o[7];
X1L43 = CARRY(X1L43_cout_1);


--N5_safe_q[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[12] at LC_X27_Y25_N6
--operation mode is arithmetic

N5_safe_q[12]_carry_eqn = (!N5L32 & N5L49) # (N5L32 & N5L59);
N5_safe_q[12]_lut_out = N5_safe_q[12] $ !N5_safe_q[12]_carry_eqn;
N5_safe_q[12]_reg_input = !X1L85Q & N5_safe_q[12]_lut_out;
N5_safe_q[12] = DFFEA(N5_safe_q[12]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L79 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[12]~COUT0 at LC_X27_Y25_N6
--operation mode is arithmetic

N5L79_cout_0 = N5_safe_q[12] & !N5L49;
N5L79 = CARRY(N5L79_cout_0);

--N5L89 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[12]~COUT1 at LC_X27_Y25_N6
--operation mode is arithmetic

N5L89_cout_1 = N5_safe_q[12] & !N5L59;
N5L89 = CARRY(N5L89_cout_1);


--N5_safe_q[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X27_Y25_N1
--operation mode is arithmetic

N5_safe_q[7]_carry_eqn = (!N5L31 & N5L18) # (N5L31 & N5L28);
N5_safe_q[7]_lut_out = N5_safe_q[7] $ N5_safe_q[7]_carry_eqn;
N5_safe_q[7]_reg_input = !X1L85Q & N5_safe_q[7]_lut_out;
N5_safe_q[7] = DFFEA(N5_safe_q[7]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L48 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X27_Y25_N1
--operation mode is arithmetic

N5L48_cout_0 = !N5L18 # !N5_safe_q[7];
N5L48 = CARRY(N5L48_cout_0);

--N5L58 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X27_Y25_N1
--operation mode is arithmetic

N5L58_cout_1 = !N5L28 # !N5_safe_q[7];
N5L58 = CARRY(N5L58_cout_1);


--CB2L53 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~365 at LC_X28_Y22_N0
--operation mode is normal

CB2L53 = X1L13 & N5_safe_q[12] & (X1L31 $ !N5_safe_q[7]) # !X1L13 & !N5_safe_q[12] & (X1L31 $ !N5_safe_q[7]);


--X1L72 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~40 at LC_X28_Y20_N0
--operation mode is arithmetic

X1L72_carry_eqn = X1L62;
X1L72 = P41_reg_o[6] $ !X1L72_carry_eqn;

--X1L92 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~40COUT0 at LC_X28_Y20_N0
--operation mode is arithmetic

X1L92_cout_0 = P41_reg_o[6] & !X1L62;
X1L92 = CARRY(X1L92_cout_0);

--X1L03 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~40COUT1 at LC_X28_Y20_N0
--operation mode is arithmetic

X1L03_cout_1 = P41_reg_o[6] & !X1L62;
X1L03 = CARRY(X1L03_cout_1);


--X1L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~43 at LC_X28_Y20_N3
--operation mode is arithmetic

X1L93_carry_eqn = (!X1L62 & X1L73) # (X1L62 & X1L83);
X1L93 = P41_reg_o[9] $ X1L93_carry_eqn;

--X1L14 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~43COUT0 at LC_X28_Y20_N3
--operation mode is arithmetic

X1L14_cout_0 = !X1L73 # !P41_reg_o[9];
X1L14 = CARRY(X1L14_cout_0);

--X1L24 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~43COUT1 at LC_X28_Y20_N3
--operation mode is arithmetic

X1L24_cout_1 = !X1L83 # !P41_reg_o[9];
X1L24 = CARRY(X1L24_cout_1);


--N5_safe_q[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[14] at LC_X27_Y25_N8
--operation mode is arithmetic

N5_safe_q[14]_carry_eqn = (!N5L32 & N5L001) # (N5L32 & N5L101);
N5_safe_q[14]_lut_out = N5_safe_q[14] $ !N5_safe_q[14]_carry_eqn;
N5_safe_q[14]_reg_input = !X1L85Q & N5_safe_q[14]_lut_out;
N5_safe_q[14] = DFFEA(N5_safe_q[14]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L301 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[14]~COUT0 at LC_X27_Y25_N8
--operation mode is arithmetic

N5L301_cout_0 = N5_safe_q[14] & !N5L001;
N5L301 = CARRY(N5L301_cout_0);

--N5L401 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[14]~COUT1 at LC_X27_Y25_N8
--operation mode is arithmetic

N5L401_cout_1 = N5_safe_q[14] & !N5L101;
N5L401 = CARRY(N5L401_cout_1);


--N5_safe_q[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[11] at LC_X27_Y25_N5
--operation mode is arithmetic

N5_safe_q[11]_carry_eqn = N5L32;
N5_safe_q[11]_lut_out = N5_safe_q[11] $ N5_safe_q[11]_carry_eqn;
N5_safe_q[11]_reg_input = !X1L85Q & N5_safe_q[11]_lut_out;
N5_safe_q[11] = DFFEA(N5_safe_q[11]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L49 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[11]~COUT0 at LC_X27_Y25_N5
--operation mode is arithmetic

N5L49_cout_0 = !N5L32 # !N5_safe_q[11];
N5L49 = CARRY(N5L49_cout_0);

--N5L59 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[11]~COUT1 at LC_X27_Y25_N5
--operation mode is arithmetic

N5L59_cout_1 = !N5L32 # !N5_safe_q[11];
N5L59 = CARRY(N5L59_cout_1);


--CB2L63 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~366 at LC_X27_Y22_N5
--operation mode is normal

CB2L63 = N5_safe_q[14] & X1L93 & (X1L72 $ !N5_safe_q[11]) # !N5_safe_q[14] & !X1L93 & (X1L72 $ !N5_safe_q[11]);


--X1L12 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~38 at LC_X28_Y21_N8
--operation mode is arithmetic

X1L12_carry_eqn = (!X1L8 & X1L91) # (X1L8 & X1L02);
X1L12 = P41_reg_o[4] $ !X1L12_carry_eqn;

--X1L32 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~38COUT0 at LC_X28_Y21_N8
--operation mode is arithmetic

X1L32_cout_0 = P41_reg_o[4] & !X1L91;
X1L32 = CARRY(X1L32_cout_0);

--X1L42 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~38COUT1 at LC_X28_Y21_N8
--operation mode is arithmetic

X1L42_cout_1 = P41_reg_o[4] & !X1L02;
X1L42 = CARRY(X1L42_cout_1);


--X1L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~37 at LC_X28_Y21_N7
--operation mode is arithmetic

X1L71_carry_eqn = (!X1L8 & X1L51) # (X1L8 & X1L61);
X1L71 = P41_reg_o[3] $ X1L71_carry_eqn;

--X1L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~37COUT0 at LC_X28_Y21_N7
--operation mode is arithmetic

X1L91_cout_0 = !X1L51 # !P41_reg_o[3];
X1L91 = CARRY(X1L91_cout_0);

--X1L02 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~37COUT1 at LC_X28_Y21_N7
--operation mode is arithmetic

X1L02_cout_1 = !X1L61 # !P41_reg_o[3];
X1L02 = CARRY(X1L02_cout_1);


--N5_safe_q[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X27_Y25_N2
--operation mode is arithmetic

N5_safe_q[8]_carry_eqn = (!N5L31 & N5L48) # (N5L31 & N5L58);
N5_safe_q[8]_lut_out = N5_safe_q[8] $ !N5_safe_q[8]_carry_eqn;
N5_safe_q[8]_reg_input = !X1L85Q & N5_safe_q[8]_lut_out;
N5_safe_q[8] = DFFEA(N5_safe_q[8]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L78 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[8]~COUT0 at LC_X27_Y25_N2
--operation mode is arithmetic

N5L78_cout_0 = N5_safe_q[8] & !N5L48;
N5L78 = CARRY(N5L78_cout_0);

--N5L88 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[8]~COUT1 at LC_X27_Y25_N2
--operation mode is arithmetic

N5L88_cout_1 = N5_safe_q[8] & !N5L58;
N5L88 = CARRY(N5L88_cout_1);


--N5_safe_q[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[9] at LC_X27_Y25_N3
--operation mode is arithmetic

N5_safe_q[9]_carry_eqn = (!N5L31 & N5L78) # (N5L31 & N5L88);
N5_safe_q[9]_lut_out = N5_safe_q[9] $ N5_safe_q[9]_carry_eqn;
N5_safe_q[9]_reg_input = !X1L85Q & N5_safe_q[9]_lut_out;
N5_safe_q[9] = DFFEA(N5_safe_q[9]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L09 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[9]~COUT0 at LC_X27_Y25_N3
--operation mode is arithmetic

N5L09_cout_0 = !N5L78 # !N5_safe_q[9];
N5L09 = CARRY(N5L09_cout_0);

--N5L19 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[9]~COUT1 at LC_X27_Y25_N3
--operation mode is arithmetic

N5L19_cout_1 = !N5L88 # !N5_safe_q[9];
N5L19 = CARRY(N5L19_cout_1);


--CB2L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~367 at LC_X27_Y22_N8
--operation mode is normal

CB2L73 = N5_safe_q[8] & X1L71 & (N5_safe_q[9] $ !X1L12) # !N5_safe_q[8] & !X1L71 & (N5_safe_q[9] $ !X1L12);


--CB2L83 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~368 at LC_X27_Y22_N9
--operation mode is normal

CB2L83 = CB2L73 & CB2L63 & CB2L53 & CB2L43;


--X1L94 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~46 at LC_X28_Y20_N6
--operation mode is normal

X1L94_carry_eqn = (!X1L44 & X1L74) # (X1L44 & X1L84);
X1L94 = X1L94_carry_eqn $ !P41_reg_o[12];


--X1L52 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~39 at LC_X28_Y21_N9
--operation mode is arithmetic

X1L52_carry_eqn = (!X1L8 & X1L32) # (X1L8 & X1L42);
X1L52 = P41_reg_o[5] $ X1L52_carry_eqn;

--X1L62 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~39COUT at LC_X28_Y21_N9
--operation mode is arithmetic

X1L62 = CARRY(!X1L42 # !P41_reg_o[5]);


--N5_safe_q[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[10] at LC_X27_Y25_N4
--operation mode is arithmetic

N5_safe_q[10]_carry_eqn = (!N5L31 & N5L09) # (N5L31 & N5L19);
N5_safe_q[10]_lut_out = N5_safe_q[10] $ !N5_safe_q[10]_carry_eqn;
N5_safe_q[10]_reg_input = !X1L85Q & N5_safe_q[10]_lut_out;
N5_safe_q[10] = DFFEA(N5_safe_q[10]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L32 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT at LC_X27_Y25_N4
--operation mode is arithmetic

N5L32 = CARRY(N5_safe_q[10] & !N5L19);


--N5_safe_q[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[17] at LC_X27_Y24_N1
--operation mode is arithmetic

N5_safe_q[17]_carry_eqn = (!N5L33 & N5L701) # (N5L33 & N5L801);
N5_safe_q[17]_lut_out = N5_safe_q[17] $ N5_safe_q[17]_carry_eqn;
N5_safe_q[17]_reg_input = !X1L85Q & N5_safe_q[17]_lut_out;
N5_safe_q[17] = DFFEA(N5_safe_q[17]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L011 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[17]~COUT0 at LC_X27_Y24_N1
--operation mode is arithmetic

N5L011_cout_0 = !N5L701 # !N5_safe_q[17];
N5L011 = CARRY(N5L011_cout_0);

--N5L111 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[17]~COUT1 at LC_X27_Y24_N1
--operation mode is arithmetic

N5L111_cout_1 = !N5L801 # !N5_safe_q[17];
N5L111 = CARRY(N5L111_cout_1);


--CB2L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~369 at LC_X27_Y22_N2
--operation mode is normal

CB2L93 = X1L94 & N5_safe_q[17] & (X1L52 $ !N5_safe_q[10]) # !X1L94 & !N5_safe_q[17] & (X1L52 $ !N5_safe_q[10]);


--X1L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~44 at LC_X28_Y20_N4
--operation mode is arithmetic

X1L34_carry_eqn = (!X1L62 & X1L14) # (X1L62 & X1L24);
X1L34 = P41_reg_o[10] $ !X1L34_carry_eqn;

--X1L44 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~44COUT at LC_X28_Y20_N4
--operation mode is arithmetic

X1L44 = CARRY(P41_reg_o[10] & !X1L24);


--X1L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~45 at LC_X28_Y20_N5
--operation mode is arithmetic

X1L54_carry_eqn = X1L44;
X1L54 = P41_reg_o[11] $ X1L54_carry_eqn;

--X1L74 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~45COUT0 at LC_X28_Y20_N5
--operation mode is arithmetic

X1L74_cout_0 = !X1L44 # !P41_reg_o[11];
X1L74 = CARRY(X1L74_cout_0);

--X1L84 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~45COUT1 at LC_X28_Y20_N5
--operation mode is arithmetic

X1L84_cout_1 = !X1L44 # !P41_reg_o[11];
X1L84 = CARRY(X1L84_cout_1);


--N5_safe_q[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[16] at LC_X27_Y24_N0
--operation mode is arithmetic

N5_safe_q[16]_carry_eqn = N5L33;
N5_safe_q[16]_lut_out = N5_safe_q[16] $ !N5_safe_q[16]_carry_eqn;
N5_safe_q[16]_reg_input = !X1L85Q & N5_safe_q[16]_lut_out;
N5_safe_q[16] = DFFEA(N5_safe_q[16]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L701 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[16]~COUT0 at LC_X27_Y24_N0
--operation mode is arithmetic

N5L701_cout_0 = N5_safe_q[16] & !N5L33;
N5L701 = CARRY(N5L701_cout_0);

--N5L801 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[16]~COUT1 at LC_X27_Y24_N0
--operation mode is arithmetic

N5L801_cout_1 = N5_safe_q[16] & !N5L33;
N5L801 = CARRY(N5L801_cout_1);


--N5_safe_q[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[15] at LC_X27_Y25_N9
--operation mode is arithmetic

N5_safe_q[15]_carry_eqn = (!N5L32 & N5L301) # (N5L32 & N5L401);
N5_safe_q[15]_lut_out = N5_safe_q[15] $ N5_safe_q[15]_carry_eqn;
N5_safe_q[15]_reg_input = !X1L85Q & N5_safe_q[15]_lut_out;
N5_safe_q[15] = DFFEA(N5_safe_q[15]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L33 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT at LC_X27_Y25_N9
--operation mode is arithmetic

N5L33 = CARRY(!N5L401 # !N5_safe_q[15]);


--CB2L04 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~370 at LC_X27_Y23_N7
--operation mode is normal

CB2L04 = N5_safe_q[15] & X1L34 & (X1L54 $ !N5_safe_q[16]) # !N5_safe_q[15] & !X1L34 & (X1L54 $ !N5_safe_q[16]);


--X1L53 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~42 at LC_X28_Y20_N2
--operation mode is arithmetic

X1L53_carry_eqn = (!X1L62 & X1L33) # (X1L62 & X1L43);
X1L53 = P41_reg_o[8] $ !X1L53_carry_eqn;

--X1L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~42COUT0 at LC_X28_Y20_N2
--operation mode is arithmetic

X1L73_cout_0 = P41_reg_o[8] & !X1L33;
X1L73 = CARRY(X1L73_cout_0);

--X1L83 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~42COUT1 at LC_X28_Y20_N2
--operation mode is arithmetic

X1L83_cout_1 = P41_reg_o[8] & !X1L43;
X1L83 = CARRY(X1L83_cout_1);


--N5_safe_q[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[13] at LC_X27_Y25_N7
--operation mode is arithmetic

N5_safe_q[13]_carry_eqn = (!N5L32 & N5L79) # (N5L32 & N5L89);
N5_safe_q[13]_lut_out = N5_safe_q[13] $ N5_safe_q[13]_carry_eqn;
N5_safe_q[13]_reg_input = !X1L85Q & N5_safe_q[13]_lut_out;
N5_safe_q[13] = DFFEA(N5_safe_q[13]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L001 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[13]~COUT0 at LC_X27_Y25_N7
--operation mode is arithmetic

N5L001_cout_0 = !N5L79 # !N5_safe_q[13];
N5L001 = CARRY(N5L001_cout_0);

--N5L101 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[13]~COUT1 at LC_X27_Y25_N7
--operation mode is arithmetic

N5L101_cout_1 = !N5L89 # !N5_safe_q[13];
N5L101 = CARRY(N5L101_cout_1);


--N5_safe_q[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[31] at LC_X27_Y23_N5
--operation mode is normal

N5_safe_q[31]_carry_eqn = N5L36;
N5_safe_q[31]_lut_out = N5_safe_q[31] $ N5_safe_q[31]_carry_eqn;
N5_safe_q[31]_reg_input = !X1L85Q & N5_safe_q[31]_lut_out;
N5_safe_q[31] = DFFEA(N5_safe_q[31]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--N5_safe_q[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[30] at LC_X27_Y23_N4
--operation mode is arithmetic

N5_safe_q[30]_carry_eqn = (!N5L35 & N5L241) # (N5L35 & N5L341);
N5_safe_q[30]_lut_out = N5_safe_q[30] $ !N5_safe_q[30]_carry_eqn;
N5_safe_q[30]_reg_input = !X1L85Q & N5_safe_q[30]_lut_out;
N5_safe_q[30] = DFFEA(N5_safe_q[30]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[30]~COUT at LC_X27_Y23_N4
--operation mode is arithmetic

N5L36 = CARRY(N5_safe_q[30] & !N5L341);


--CB2L14 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~371 at LC_X27_Y23_N6
--operation mode is normal

CB2L14 = !N5_safe_q[31] & !N5_safe_q[30] & (X1L53 $ !N5_safe_q[13]);


--N5_safe_q[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[29] at LC_X27_Y23_N3
--operation mode is arithmetic

N5_safe_q[29]_carry_eqn = (!N5L35 & N5L931) # (N5L35 & N5L041);
N5_safe_q[29]_lut_out = N5_safe_q[29] $ N5_safe_q[29]_carry_eqn;
N5_safe_q[29]_reg_input = !X1L85Q & N5_safe_q[29]_lut_out;
N5_safe_q[29] = DFFEA(N5_safe_q[29]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L241 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[29]~COUT0 at LC_X27_Y23_N3
--operation mode is arithmetic

N5L241_cout_0 = !N5L931 # !N5_safe_q[29];
N5L241 = CARRY(N5L241_cout_0);

--N5L341 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[29]~COUT1 at LC_X27_Y23_N3
--operation mode is arithmetic

N5L341_cout_1 = !N5L041 # !N5_safe_q[29];
N5L341 = CARRY(N5L341_cout_1);


--N5_safe_q[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[28] at LC_X27_Y23_N2
--operation mode is arithmetic

N5_safe_q[28]_carry_eqn = (!N5L35 & N5L631) # (N5L35 & N5L731);
N5_safe_q[28]_lut_out = N5_safe_q[28] $ !N5_safe_q[28]_carry_eqn;
N5_safe_q[28]_reg_input = !X1L85Q & N5_safe_q[28]_lut_out;
N5_safe_q[28] = DFFEA(N5_safe_q[28]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L931 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[28]~COUT0 at LC_X27_Y23_N2
--operation mode is arithmetic

N5L931_cout_0 = N5_safe_q[28] & !N5L631;
N5L931 = CARRY(N5L931_cout_0);

--N5L041 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[28]~COUT1 at LC_X27_Y23_N2
--operation mode is arithmetic

N5L041_cout_1 = N5_safe_q[28] & !N5L731;
N5L041 = CARRY(N5L041_cout_1);


--N5_safe_q[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[27] at LC_X27_Y23_N1
--operation mode is arithmetic

N5_safe_q[27]_carry_eqn = (!N5L35 & N5L331) # (N5L35 & N5L431);
N5_safe_q[27]_lut_out = N5_safe_q[27] $ N5_safe_q[27]_carry_eqn;
N5_safe_q[27]_reg_input = !X1L85Q & N5_safe_q[27]_lut_out;
N5_safe_q[27] = DFFEA(N5_safe_q[27]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L631 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[27]~COUT0 at LC_X27_Y23_N1
--operation mode is arithmetic

N5L631_cout_0 = !N5L331 # !N5_safe_q[27];
N5L631 = CARRY(N5L631_cout_0);

--N5L731 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[27]~COUT1 at LC_X27_Y23_N1
--operation mode is arithmetic

N5L731_cout_1 = !N5L431 # !N5_safe_q[27];
N5L731 = CARRY(N5L731_cout_1);


--N5_safe_q[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[26] at LC_X27_Y23_N0
--operation mode is arithmetic

N5_safe_q[26]_carry_eqn = N5L35;
N5_safe_q[26]_lut_out = N5_safe_q[26] $ !N5_safe_q[26]_carry_eqn;
N5_safe_q[26]_reg_input = !X1L85Q & N5_safe_q[26]_lut_out;
N5_safe_q[26] = DFFEA(N5_safe_q[26]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L331 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[26]~COUT0 at LC_X27_Y23_N0
--operation mode is arithmetic

N5L331_cout_0 = N5_safe_q[26] & !N5L35;
N5L331 = CARRY(N5L331_cout_0);

--N5L431 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[26]~COUT1 at LC_X27_Y23_N0
--operation mode is arithmetic

N5L431_cout_1 = N5_safe_q[26] & !N5L35;
N5L431 = CARRY(N5L431_cout_1);


--CB2L24 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~372 at LC_X27_Y23_N9
--operation mode is normal

CB2L24 = !N5_safe_q[29] & !N5_safe_q[26] & !N5_safe_q[27] & !N5_safe_q[28];


--CB2L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~373 at LC_X27_Y22_N7
--operation mode is normal

CB2L34 = CB2L93 & CB2L14 & CB2L04 & CB2L24;


--N5_safe_q[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[25] at LC_X27_Y24_N9
--operation mode is arithmetic

N5_safe_q[25]_carry_eqn = (!N5L34 & N5L921) # (N5L34 & N5L031);
N5_safe_q[25]_lut_out = N5_safe_q[25] $ N5_safe_q[25]_carry_eqn;
N5_safe_q[25]_reg_input = !X1L85Q & N5_safe_q[25]_lut_out;
N5_safe_q[25] = DFFEA(N5_safe_q[25]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT at LC_X27_Y24_N9
--operation mode is arithmetic

N5L35 = CARRY(!N5L031 # !N5_safe_q[25]);


--N5_safe_q[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[24] at LC_X27_Y24_N8
--operation mode is arithmetic

N5_safe_q[24]_carry_eqn = (!N5L34 & N5L621) # (N5L34 & N5L721);
N5_safe_q[24]_lut_out = N5_safe_q[24] $ !N5_safe_q[24]_carry_eqn;
N5_safe_q[24]_reg_input = !X1L85Q & N5_safe_q[24]_lut_out;
N5_safe_q[24] = DFFEA(N5_safe_q[24]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L921 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[24]~COUT0 at LC_X27_Y24_N8
--operation mode is arithmetic

N5L921_cout_0 = N5_safe_q[24] & !N5L621;
N5L921 = CARRY(N5L921_cout_0);

--N5L031 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[24]~COUT1 at LC_X27_Y24_N8
--operation mode is arithmetic

N5L031_cout_1 = N5_safe_q[24] & !N5L721;
N5L031 = CARRY(N5L031_cout_1);


--N5_safe_q[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[23] at LC_X27_Y24_N7
--operation mode is arithmetic

N5_safe_q[23]_carry_eqn = (!N5L34 & N5L321) # (N5L34 & N5L421);
N5_safe_q[23]_lut_out = N5_safe_q[23] $ N5_safe_q[23]_carry_eqn;
N5_safe_q[23]_reg_input = !X1L85Q & N5_safe_q[23]_lut_out;
N5_safe_q[23] = DFFEA(N5_safe_q[23]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L621 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[23]~COUT0 at LC_X27_Y24_N7
--operation mode is arithmetic

N5L621_cout_0 = !N5L321 # !N5_safe_q[23];
N5L621 = CARRY(N5L621_cout_0);

--N5L721 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[23]~COUT1 at LC_X27_Y24_N7
--operation mode is arithmetic

N5L721_cout_1 = !N5L421 # !N5_safe_q[23];
N5L721 = CARRY(N5L721_cout_1);


--N5_safe_q[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[22] at LC_X27_Y24_N6
--operation mode is arithmetic

N5_safe_q[22]_carry_eqn = (!N5L34 & N5L021) # (N5L34 & N5L121);
N5_safe_q[22]_lut_out = N5_safe_q[22] $ !N5_safe_q[22]_carry_eqn;
N5_safe_q[22]_reg_input = !X1L85Q & N5_safe_q[22]_lut_out;
N5_safe_q[22] = DFFEA(N5_safe_q[22]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L321 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[22]~COUT0 at LC_X27_Y24_N6
--operation mode is arithmetic

N5L321_cout_0 = N5_safe_q[22] & !N5L021;
N5L321 = CARRY(N5L321_cout_0);

--N5L421 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[22]~COUT1 at LC_X27_Y24_N6
--operation mode is arithmetic

N5L421_cout_1 = N5_safe_q[22] & !N5L121;
N5L421 = CARRY(N5L421_cout_1);


--CB2L44 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~374 at LC_X27_Y26_N2
--operation mode is normal

CB2L44 = !N5_safe_q[24] & !N5_safe_q[22] & !N5_safe_q[23] & !N5_safe_q[25];


--N5_safe_q[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[21] at LC_X27_Y24_N5
--operation mode is arithmetic

N5_safe_q[21]_carry_eqn = N5L34;
N5_safe_q[21]_lut_out = N5_safe_q[21] $ N5_safe_q[21]_carry_eqn;
N5_safe_q[21]_reg_input = !X1L85Q & N5_safe_q[21]_lut_out;
N5_safe_q[21] = DFFEA(N5_safe_q[21]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L021 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[21]~COUT0 at LC_X27_Y24_N5
--operation mode is arithmetic

N5L021_cout_0 = !N5L34 # !N5_safe_q[21];
N5L021 = CARRY(N5L021_cout_0);

--N5L121 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[21]~COUT1 at LC_X27_Y24_N5
--operation mode is arithmetic

N5L121_cout_1 = !N5L34 # !N5_safe_q[21];
N5L121 = CARRY(N5L121_cout_1);


--N5_safe_q[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[20] at LC_X27_Y24_N4
--operation mode is arithmetic

N5_safe_q[20]_carry_eqn = (!N5L33 & N5L611) # (N5L33 & N5L711);
N5_safe_q[20]_lut_out = N5_safe_q[20] $ !N5_safe_q[20]_carry_eqn;
N5_safe_q[20]_reg_input = !X1L85Q & N5_safe_q[20]_lut_out;
N5_safe_q[20] = DFFEA(N5_safe_q[20]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT at LC_X27_Y24_N4
--operation mode is arithmetic

N5L34 = CARRY(N5_safe_q[20] & !N5L711);


--N5_safe_q[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[19] at LC_X27_Y24_N3
--operation mode is arithmetic

N5_safe_q[19]_carry_eqn = (!N5L33 & N5L311) # (N5L33 & N5L411);
N5_safe_q[19]_lut_out = N5_safe_q[19] $ N5_safe_q[19]_carry_eqn;
N5_safe_q[19]_reg_input = !X1L85Q & N5_safe_q[19]_lut_out;
N5_safe_q[19] = DFFEA(N5_safe_q[19]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L611 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[19]~COUT0 at LC_X27_Y24_N3
--operation mode is arithmetic

N5L611_cout_0 = !N5L311 # !N5_safe_q[19];
N5L611 = CARRY(N5L611_cout_0);

--N5L711 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[19]~COUT1 at LC_X27_Y24_N3
--operation mode is arithmetic

N5L711_cout_1 = !N5L411 # !N5_safe_q[19];
N5L711 = CARRY(N5L711_cout_1);


--N5_safe_q[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[18] at LC_X27_Y24_N2
--operation mode is arithmetic

N5_safe_q[18]_carry_eqn = (!N5L33 & N5L011) # (N5L33 & N5L111);
N5_safe_q[18]_lut_out = N5_safe_q[18] $ !N5_safe_q[18]_carry_eqn;
N5_safe_q[18]_reg_input = !X1L85Q & N5_safe_q[18]_lut_out;
N5_safe_q[18] = DFFEA(N5_safe_q[18]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L311 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[18]~COUT0 at LC_X27_Y24_N2
--operation mode is arithmetic

N5L311_cout_0 = N5_safe_q[18] & !N5L011;
N5L311 = CARRY(N5L311_cout_0);

--N5L411 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[18]~COUT1 at LC_X27_Y24_N2
--operation mode is arithmetic

N5L411_cout_1 = N5_safe_q[18] & !N5L111;
N5L411 = CARRY(N5L411_cout_1);


--CB2L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~375 at LC_X27_Y26_N1
--operation mode is normal

CB2L54 = !N5_safe_q[20] & !N5_safe_q[19] & !N5_safe_q[18] & !N5_safe_q[21];


--N5_safe_q[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X27_Y26_N8
--operation mode is arithmetic

N5_safe_q[4]_carry_eqn = (!N5L3 & N5L47) # (N5L3 & N5L57);
N5_safe_q[4]_lut_out = N5_safe_q[4] $ !N5_safe_q[4]_carry_eqn;
N5_safe_q[4]_reg_input = !X1L85Q & N5_safe_q[4]_lut_out;
N5_safe_q[4] = DFFEA(N5_safe_q[4]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L77 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X27_Y26_N8
--operation mode is arithmetic

N5L77_cout_0 = N5_safe_q[4] & !N5L47;
N5L77 = CARRY(N5L77_cout_0);

--N5L87 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X27_Y26_N8
--operation mode is arithmetic

N5L87_cout_1 = N5_safe_q[4] & !N5L57;
N5L87 = CARRY(N5L87_cout_1);


--N5_safe_q[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X27_Y26_N7
--operation mode is arithmetic

N5_safe_q[3]_carry_eqn = (!N5L3 & N5L17) # (N5L3 & N5L27);
N5_safe_q[3]_lut_out = N5_safe_q[3] $ N5_safe_q[3]_carry_eqn;
N5_safe_q[3]_reg_input = !X1L85Q & N5_safe_q[3]_lut_out;
N5_safe_q[3] = DFFEA(N5_safe_q[3]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L47 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X27_Y26_N7
--operation mode is arithmetic

N5L47_cout_0 = !N5L17 # !N5_safe_q[3];
N5L47 = CARRY(N5L47_cout_0);

--N5L57 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X27_Y26_N7
--operation mode is arithmetic

N5L57_cout_1 = !N5L27 # !N5_safe_q[3];
N5L57 = CARRY(N5L57_cout_1);


--N5_safe_q[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X27_Y26_N6
--operation mode is arithmetic

N5_safe_q[2]_carry_eqn = (!N5L3 & N5L86) # (N5L3 & N5L96);
N5_safe_q[2]_lut_out = N5_safe_q[2] $ !N5_safe_q[2]_carry_eqn;
N5_safe_q[2]_reg_input = !X1L85Q & N5_safe_q[2]_lut_out;
N5_safe_q[2] = DFFEA(N5_safe_q[2]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L17 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X27_Y26_N6
--operation mode is arithmetic

N5L17_cout_0 = N5_safe_q[2] & !N5L86;
N5L17 = CARRY(N5L17_cout_0);

--N5L27 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X27_Y26_N6
--operation mode is arithmetic

N5L27_cout_1 = N5_safe_q[2] & !N5L96;
N5L27 = CARRY(N5L27_cout_1);


--N5_safe_q[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X27_Y26_N5
--operation mode is arithmetic

N5_safe_q[1]_carry_eqn = N5L3;
N5_safe_q[1]_lut_out = N5_safe_q[1] $ N5_safe_q[1]_carry_eqn;
N5_safe_q[1]_reg_input = !X1L85Q & N5_safe_q[1]_lut_out;
N5_safe_q[1] = DFFEA(N5_safe_q[1]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L86 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X27_Y26_N5
--operation mode is arithmetic

N5L86_cout_0 = !N5L3 # !N5_safe_q[1];
N5L86 = CARRY(N5L86_cout_0);

--N5L96 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X27_Y26_N5
--operation mode is arithmetic

N5L96_cout_1 = !N5L3 # !N5_safe_q[1];
N5L96 = CARRY(N5L96_cout_1);


--CB2L64 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~376 at LC_X27_Y26_N3
--operation mode is normal

CB2L64 = !N5_safe_q[4] & !N5_safe_q[1] & !N5_safe_q[3] & !N5_safe_q[2];


--N5_safe_q[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X27_Y26_N4
--operation mode is arithmetic

N5_safe_q[0]_lut_out = !N5_safe_q[0];
N5_safe_q[0]_reg_input = !X1L85Q & N5_safe_q[0]_lut_out;
N5_safe_q[0] = DFFEA(N5_safe_q[0]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );

--N5L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT at LC_X27_Y26_N4
--operation mode is arithmetic

N5L3 = CARRY(N5_safe_q[0]);


--CB2L74 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~377 at LC_X27_Y26_N0
--operation mode is normal

CB2L74 = CB2L44 & CB2L54 & CB2L64 & !N5_safe_q[0];


--CB2L84 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~378 at LC_X27_Y22_N6
--operation mode is normal

CB2L84 = CB2L83 & CB2L34 & CB2L74;


--CB2_crc_reg[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[8] at LC_X25_Y23_N2
--operation mode is normal

CB2_crc_reg[8]_lut_out = !X1L85Q & (M6_reg[0] $ CB2_crc_reg[32] $ CB2_crc_reg[7]);
CB2_crc_reg[8] = DFFEA(CB2_crc_reg[8]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--M6_reg[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[24] at LC_X39_Y23_N6
--operation mode is normal

M6_reg[24]_lut_out = M6L73 # M6L63 # P4_reg_o[24] & M6L43;
M6_reg[24] = DFFEA(M6_reg[24]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--X1L48Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~24 at LC_X25_Y21_N0
--operation mode is normal

X1L48Q_lut_out = X1L38Q & X1L86 & !EB1L12Q;
X1L48Q = DFFEA(X1L48Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--EB1L12Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~20 at LC_X25_Y22_N4
--operation mode is normal

EB1L12Q_lut_out = !EB1L52Q & (EB1L12Q # X1L48Q # X1L28Q);
EB1L12Q = DFFEA(EB1L12Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--EB1L42Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~23 at LC_X22_Y22_N4
--operation mode is normal

EB1L42Q_lut_out = EB1L32Q & !FB1L4Q;
EB1L42Q = DFFEA(EB1L42Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--EB1_byte_count_ena is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|byte_count_ena at LC_X23_Y22_N3
--operation mode is normal

EB1_byte_count_ena = EB1L42Q # !EB1L12Q;


--EB1L02 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|next_state.tx~51 at LC_X22_Y22_N5
--operation mode is normal

EB1L02 = EB1L42Q & (BB8_count[2] # !BB8_count[0] # !BB8_count[1]);


--X1L28Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~22 at LC_X27_Y22_N4
--operation mode is normal

X1L28Q_lut_out = X1L86 & X1L06Q & X1L18Q # !X1L86 & (X1L97 # X1L06Q & X1L18Q);
X1L28Q = DFFEA(X1L28Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--EB1L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|next_state.tx~47 at LC_X25_Y22_N6
--operation mode is normal

EB1L91 = !EB1L12Q & (X1L48Q # X1L28Q);


--P51_reg_o[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[25] at LC_X24_Y23_N9
--operation mode is normal

P51_reg_o[25]_lut_out = X1L48Q & CB2L84 & CB2_crc_reg[7] # !X1L48Q & M6_reg[25];
P51_reg_o[25] = DFFEA(P51_reg_o[25]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--M7_reg[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg[3] at LC_X22_Y23_N9
--operation mode is normal

M7_reg[3]_lut_out = M7L61 # EB1L8 & M7L41 & !BB8_count[2];
M7_reg[3] = DFFEA(M7_reg[3]_lut_out, !GLOBAL(EB1_tx_clk_divide[2]), GLOBAL(rst_n), , FB1L2Q, , );


--M7L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg~270 at LC_X22_Y23_N1
--operation mode is normal

M7L51 = P51_reg_o[25] & (M7L21 # M7_reg[3] & !FB1L3Q) # !P51_reg_o[25] & M7_reg[3] & !FB1L3Q;


--P51_reg_o[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[17] at LC_X25_Y23_N3
--operation mode is normal

P51_reg_o[17]_lut_out = X1L48Q & CB2_crc_reg[15] & CB2L84 # !X1L48Q & M6_reg[17];
P51_reg_o[17] = DFFEA(P51_reg_o[17]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--P51_reg_o[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[9] at LC_X23_Y22_N9
--operation mode is normal

P51_reg_o[9]_lut_out = X1L48Q & CB2L84 & CB2_crc_reg[23] # !X1L48Q & M6_reg[9];
P51_reg_o[9] = DFFEA(P51_reg_o[9]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--P51_reg_o[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[1] at LC_X25_Y22_N1
--operation mode is normal

P51_reg_o[1]_lut_out = X1L48Q & CB2_crc_reg[31] & CB2L84 # !X1L48Q & M6_reg[1];
P51_reg_o[1] = DFFEA(P51_reg_o[1]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--EB1L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~34 at LC_X23_Y22_N5
--operation mode is normal

EB1L5 = BB8_count[0] & (BB8_count[1] # P51_reg_o[9]) # !BB8_count[0] & !BB8_count[1] & P51_reg_o[1];


--EB1L6 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~35 at LC_X22_Y23_N2
--operation mode is normal

EB1L6 = EB1L5 & (P51_reg_o[25] # !BB8_count[1]) # !EB1L5 & BB8_count[1] & P51_reg_o[17];


--CB2_crc_reg[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[16] at LC_X25_Y25_N5
--operation mode is normal

CB2_crc_reg[16]_lut_out = !X1L85Q & CB2_crc_reg[15];
CB2_crc_reg[16] = DFFEA(CB2_crc_reg[16]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--M6_reg[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[16] at LC_X30_Y22_N2
--operation mode is normal

M6_reg[16]_lut_out = M6L93 # M6L83 # M6L43 & P4_reg_o[16];
M6_reg[16] = DFFEA(M6_reg[16]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--CB2_crc_reg[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[24] at LC_X24_Y22_N7
--operation mode is normal

CB2_crc_reg[24]_lut_out = !X1L85Q & (M6_reg[0] $ CB2_crc_reg[32] $ CB2_crc_reg[23]);
CB2_crc_reg[24] = DFFEA(CB2_crc_reg[24]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--M6_reg[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[8] at LC_X32_Y23_N5
--operation mode is normal

M6_reg[8]_lut_out = M6L14 # M6L04 # P4_reg_o[8] & M6L43;
M6_reg[8] = DFFEA(M6_reg[8]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--CB2_crc_reg[32] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[32] at LC_X24_Y22_N3
--operation mode is normal

CB2_crc_reg[32]_lut_out = CB2_crc_reg[31] & !X1L85Q;
CB2_crc_reg[32] = DFFEA(CB2_crc_reg[32]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--M6_reg[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[0] at LC_X39_Y23_N2
--operation mode is normal

M6_reg[0]_lut_out = M6L34 # M6L24 # P4_reg_o[0] & M6L43;
M6_reg[0] = DFFEA(M6_reg[0]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--M2_reg[12] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[12] at LC_X36_Y21_N2
--operation mode is normal

M2_reg[12]_lut_out = U1_q_b[12] & (M2_reg[11] # !J2L1Q) # !U1_q_b[12] & M2_reg[11] & J2L1Q;
M2_reg[12] = DFFEA(M2_reg[12]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--Y1L37 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[14]~51 at LC_X36_Y25_N8
--operation mode is normal

Y1L37 = Z1_q_b[14] & Y1L39Q;

--P12_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[14] at LC_X36_Y25_N8
--operation mode is normal

P12_reg_o[14] = DFFEA(Y1L37, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--W1L781Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~30 at LC_X41_Y18_N6
--operation mode is normal

W1L781Q_lut_out = W1L081Q & !CB1L35 & W1L041Q & !CB1L85;
W1L781Q = DFFEA(W1L781Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P9_reg_o[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[21] at LC_X39_Y20_N1
--operation mode is normal

P9_reg_o[21]_sload_eqn = M3_reg[21];
P9_reg_o[21] = DFFEA(P9_reg_o[21]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--C1L3Q is dispatch:cmd0|pres_state~20 at LC_X39_Y22_N5
--operation mode is normal

C1L3Q_lut_out = !C1L4Q & (C1L3Q # W1L781Q # W1L881Q);
C1L3Q = DFFEA(C1L3Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P9_reg_o[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[23] at LC_X40_Y22_N8
--operation mode is normal

P9_reg_o[23]_lut_out = M3_reg[23];
P9_reg_o[23] = DFFEA(P9_reg_o[23]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--P9_reg_o[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[19] at LC_X44_Y22_N2
--operation mode is normal

P9_reg_o[19]_sload_eqn = M3_reg[19];
P9_reg_o[19] = DFFEA(P9_reg_o[19]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--P9_reg_o[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[22] at LC_X44_Y21_N2
--operation mode is normal

P9_reg_o[22]_lut_out = M3_reg[22];
P9_reg_o[22] = DFFEA(P9_reg_o[22]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--P9_reg_o[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[17] at LC_X44_Y22_N9
--operation mode is normal

P9_reg_o[17]_sload_eqn = M3_reg[17];
P9_reg_o[17] = DFFEA(P9_reg_o[17]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--P9_reg_o[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[18] at LC_X44_Y21_N7
--operation mode is normal

P9_reg_o[18]_lut_out = M3_reg[18];
P9_reg_o[18] = DFFEA(P9_reg_o[18]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--P9_reg_o[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[20] at LC_X39_Y20_N8
--operation mode is normal

P9_reg_o[20]_lut_out = M3_reg[20];
P9_reg_o[20] = DFFEA(P9_reg_o[20]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--P9_reg_o[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[16] at LC_X40_Y22_N7
--operation mode is normal

P9_reg_o[16]_sload_eqn = M3_reg[16];
P9_reg_o[16] = DFFEA(P9_reg_o[16]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--M3_reg[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[15] at LC_X46_Y18_N7
--operation mode is normal

M3_reg[15]_lut_out = W1L831Q & P11_reg_o[7] # !W1L831Q & (W1L341Q & P11_reg_o[7] # !W1L341Q & M3_reg[16]);
M3_reg[15] = DFFEA(M3_reg[15]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--W1L611 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[15]~50 at LC_X40_Y20_N9
--operation mode is normal

W1L611 = M3_reg[15] & W1L581Q;


--BB01L2 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|LessThan~135 at LC_X34_Y20_N2
--operation mode is normal

BB01L2 = !N7_safe_q[0] # !N7_safe_q[2] # !N7_safe_q[1] # !N7_safe_q[3];


--BB01L3 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|LessThan~136 at LC_X34_Y20_N1
--operation mode is normal

BB01L3 = !N7_safe_q[4] # !N7_safe_q[5] # !N7_safe_q[7] # !N7_safe_q[11];


--BB01L4 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|LessThan~137 at LC_X34_Y19_N8
--operation mode is normal

BB01L4 = !N7_safe_q[10] # !N7_safe_q[8];


--BB01L5 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|LessThan~138 at LC_X34_Y19_N7
--operation mode is normal

BB01L5 = BB01L4 # !N7_safe_q[6] # !N7_safe_q[9] # !N7_safe_q[12];


--BB01L1 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|count~13 at LC_X34_Y20_N0
--operation mode is normal

BB01L1 = !BB01L2 & !BB01L3 & !BB01L5 # !Y1L29Q;


--Y1L98 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[30]~35 at LC_X36_Y25_N3
--operation mode is normal

Y1L98 = Y1L39Q & Z1_q_b[30];

--P12_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[30] at LC_X36_Y25_N3
--operation mode is normal

P12_reg_o[30] = DFFEA(Y1L98, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--JB1L3Q is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state~21 at LC_X31_Y23_N1
--operation mode is normal

JB1L3Q_lut_out = JB1L2Q & JB1L3Q & Y1L39Q # !JB1L2Q & (JB1L871 # JB1L3Q & Y1L39Q);
JB1L3Q = DFFEA(JB1L3Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--Y1L3 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[1]~14 at LC_X33_Y26_N9
--operation mode is normal

Y1L3 = Y1L39Q & P3_reg_o[17];


--Y1L4 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[2]~13 at LC_X33_Y26_N4
--operation mode is normal

Y1L4 = Y1L39Q & P3_reg_o[18];


--A1L061 is reduce_nor~33 at LC_X33_Y26_N3
--operation mode is normal

A1L061 = Y1L4 & Y1L3 & A1L361 & !Y1L2;


--JB1L191 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_wren~7 at LC_X36_Y23_N6
--operation mode is normal

JB1L191 = JB1L3Q & A1L061;


--Y1L88 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[29]~36 at LC_X36_Y26_N4
--operation mode is normal

Y1L88 = Z1_q_b[29] & Y1L39Q;

--P12_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[29] at LC_X36_Y26_N4
--operation mode is normal

P12_reg_o[29] = DFFEA(Y1L88, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L78 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[28]~37 at LC_X36_Y26_N5
--operation mode is normal

Y1L78 = Y1L39Q & Z1_q_b[28];

--P12_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[28] at LC_X36_Y26_N5
--operation mode is normal

P12_reg_o[28] = DFFEA(Y1L78, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L68 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[27]~38 at LC_X36_Y26_N9
--operation mode is normal

Y1L68 = Y1L39Q & Z1_q_b[27];

--P12_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[27] at LC_X36_Y26_N9
--operation mode is normal

P12_reg_o[27] = DFFEA(Y1L68, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L58 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[26]~39 at LC_X35_Y22_N1
--operation mode is normal

Y1L58 = Y1L39Q & Z1_q_b[26];

--P12_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[26] at LC_X35_Y22_N1
--operation mode is normal

P12_reg_o[26] = DFFEA(Y1L58, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L48 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[25]~40 at LC_X33_Y22_N9
--operation mode is normal

Y1L48 = Y1L39Q & Z1_q_b[25];

--P12_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[25] at LC_X33_Y22_N9
--operation mode is normal

P12_reg_o[25] = DFFEA(Y1L48, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L38 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[24]~41 at LC_X34_Y22_N7
--operation mode is normal

Y1L38 = Y1L39Q & Z1_q_b[24];

--P12_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[24] at LC_X34_Y22_N7
--operation mode is normal

P12_reg_o[24] = DFFEA(Y1L38, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L28 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[23]~42 at LC_X35_Y22_N9
--operation mode is normal

Y1L28 = Y1L39Q & Z1_q_b[23];

--P12_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[23] at LC_X35_Y22_N9
--operation mode is normal

P12_reg_o[23] = DFFEA(Y1L28, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L18 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[22]~43 at LC_X35_Y22_N5
--operation mode is normal

Y1L18 = Y1L39Q & Z1_q_b[22];

--P12_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[22] at LC_X35_Y22_N5
--operation mode is normal

P12_reg_o[22] = DFFEA(Y1L18, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L08 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[21]~44 at LC_X36_Y26_N8
--operation mode is normal

Y1L08 = Z1_q_b[21] & Y1L39Q;

--P12_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[21] at LC_X36_Y26_N8
--operation mode is normal

P12_reg_o[21] = DFFEA(Y1L08, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L97 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[20]~45 at LC_X36_Y22_N3
--operation mode is normal

Y1L97 = Y1L39Q & Z1_q_b[20];

--P12_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[20] at LC_X36_Y22_N3
--operation mode is normal

P12_reg_o[20] = DFFEA(Y1L97, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L87 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[19]~46 at LC_X34_Y22_N0
--operation mode is normal

Y1L87 = Y1L39Q & Z1_q_b[19];

--P12_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[19] at LC_X34_Y22_N0
--operation mode is normal

P12_reg_o[19] = DFFEA(Y1L87, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L77 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[18]~47 at LC_X34_Y22_N3
--operation mode is normal

Y1L77 = Y1L39Q & Z1_q_b[18];

--P12_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[18] at LC_X34_Y22_N3
--operation mode is normal

P12_reg_o[18] = DFFEA(Y1L77, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L67 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[17]~48 at LC_X33_Y22_N2
--operation mode is normal

Y1L67 = Y1L39Q & Z1_q_b[17];

--P12_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[17] at LC_X33_Y22_N2
--operation mode is normal

P12_reg_o[17] = DFFEA(Y1L67, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L57 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[16]~49 at LC_X35_Y22_N7
--operation mode is normal

Y1L57 = Y1L39Q & Z1_q_b[16];

--P12_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[16] at LC_X35_Y22_N7
--operation mode is normal

P12_reg_o[16] = DFFEA(Y1L57, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L27 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[13]~52 at LC_X36_Y25_N5
--operation mode is normal

Y1L27 = Y1L39Q & Z1_q_b[13];

--P12_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[13] at LC_X36_Y25_N5
--operation mode is normal

P12_reg_o[13] = DFFEA(Y1L27, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L17 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[12]~53 at LC_X36_Y25_N7
--operation mode is normal

Y1L17 = Z1_q_b[12] & Y1L39Q;

--P12_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[12] at LC_X36_Y25_N7
--operation mode is normal

P12_reg_o[12] = DFFEA(Y1L17, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L07 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[11]~54 at LC_X36_Y25_N4
--operation mode is normal

Y1L07 = Y1L39Q & Z1_q_b[11];

--P12_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[11] at LC_X36_Y25_N4
--operation mode is normal

P12_reg_o[11] = DFFEA(Y1L07, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L96 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[10]~55 at LC_X36_Y22_N5
--operation mode is normal

Y1L96 = Y1L39Q & Z1_q_b[10];

--P12_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[10] at LC_X36_Y22_N5
--operation mode is normal

P12_reg_o[10] = DFFEA(Y1L96, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L86 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[9]~56 at LC_X36_Y22_N1
--operation mode is normal

Y1L86 = Z1_q_b[9] & Y1L39Q;

--P12_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[9] at LC_X36_Y22_N1
--operation mode is normal

P12_reg_o[9] = DFFEA(Y1L86, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L76 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[8]~57 at LC_X34_Y22_N5
--operation mode is normal

Y1L76 = Y1L39Q & Z1_q_b[8];

--P12_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[8] at LC_X34_Y22_N5
--operation mode is normal

P12_reg_o[8] = DFFEA(Y1L76, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L66 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[7]~58 at LC_X34_Y22_N4
--operation mode is normal

Y1L66 = Y1L39Q & Z1_q_b[7];

--P12_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[7] at LC_X34_Y22_N4
--operation mode is normal

P12_reg_o[7] = DFFEA(Y1L66, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L56 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[6]~59 at LC_X36_Y22_N7
--operation mode is normal

Y1L56 = Y1L39Q & Z1_q_b[6];

--P12_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[6] at LC_X36_Y22_N7
--operation mode is normal

P12_reg_o[6] = DFFEA(Y1L56, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L46 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[5]~60 at LC_X36_Y22_N9
--operation mode is normal

Y1L46 = Y1L39Q & Z1_q_b[5];

--P12_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[5] at LC_X36_Y22_N9
--operation mode is normal

P12_reg_o[5] = DFFEA(Y1L46, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L36 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[4]~61 at LC_X36_Y22_N8
--operation mode is normal

Y1L36 = Y1L39Q & Z1_q_b[4];

--P12_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[4] at LC_X36_Y22_N8
--operation mode is normal

P12_reg_o[4] = DFFEA(Y1L36, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L26 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[3]~62 at LC_X36_Y22_N2
--operation mode is normal

Y1L26 = Y1L39Q & Z1_q_b[3];

--P12_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[3] at LC_X36_Y22_N2
--operation mode is normal

P12_reg_o[3] = DFFEA(Y1L26, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L16 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[2]~34 at LC_X32_Y22_N8
--operation mode is normal

Y1L16 = Y1L39Q & Z1_q_b[2];

--P12_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[2] at LC_X32_Y22_N8
--operation mode is normal

P12_reg_o[2] = DFFEA(Y1L16, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L06 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[1]~33 at LC_X33_Y22_N4
--operation mode is normal

Y1L06 = Y1L39Q & Z1_q_b[1];

--P12_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[1] at LC_X33_Y22_N4
--operation mode is normal

P12_reg_o[1] = DFFEA(Y1L06, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L95 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[0]~32 at LC_X32_Y22_N1
--operation mode is normal

Y1L95 = Z1_q_b[0] & Y1L39Q;

--P12_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[0] at LC_X32_Y22_N1
--operation mode is normal

P12_reg_o[0] = DFFEA(Y1L95, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--Y1L09 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[31]~63 at LC_X36_Y22_N4
--operation mode is normal

Y1L09 = Z1_q_b[31] & Y1L39Q;

--P12_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[31] at LC_X36_Y22_N4
--operation mode is normal

P12_reg_o[31] = DFFEA(Y1L09, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L191, , );


--P8_reg_o[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[13] at LC_X41_Y19_N1
--operation mode is normal

P8_reg_o[13]_sload_eqn = M3_reg[13];
P8_reg_o[13] = DFFEA(P8_reg_o[13]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--P2_reg_o[7] is dispatch:cmd0|reg:cmd0|reg_o[7] at LC_X36_Y19_N6
--operation mode is normal

P2_reg_o[7]_lut_out = P8_reg_o[7] & W1L781Q;
P2_reg_o[7] = DFFEA(P2_reg_o[7]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P2_reg_o[2] is dispatch:cmd0|reg:cmd0|reg_o[2] at LC_X35_Y20_N3
--operation mode is normal

P2_reg_o[2]_lut_out = W1L781Q & P8_reg_o[2];
P2_reg_o[2] = DFFEA(P2_reg_o[2]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P2_reg_o[11] is dispatch:cmd0|reg:cmd0|reg_o[11] at LC_X36_Y19_N8
--operation mode is normal

P2_reg_o[11]_lut_out = P8_reg_o[11] & W1L781Q;
P2_reg_o[11] = DFFEA(P2_reg_o[11]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P2_reg_o[1] is dispatch:cmd0|reg:cmd0|reg_o[1] at LC_X36_Y19_N5
--operation mode is normal

P2_reg_o[1]_lut_out = P8_reg_o[1] & W1L781Q;
P2_reg_o[1] = DFFEA(P2_reg_o[1]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P2_reg_o[8] is dispatch:cmd0|reg:cmd0|reg_o[8] at LC_X35_Y19_N9
--operation mode is normal

P2_reg_o[8]_lut_out = W1L781Q & P8_reg_o[8];
P2_reg_o[8] = DFFEA(P2_reg_o[8]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P2_reg_o[0] is dispatch:cmd0|reg:cmd0|reg_o[0] at LC_X39_Y21_N9
--operation mode is normal

P2_reg_o[0]_lut_out = W1L781Q & P8_reg_o[0];
P2_reg_o[0] = DFFEA(P2_reg_o[0]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P2_reg_o[10] is dispatch:cmd0|reg:cmd0|reg_o[10] at LC_X36_Y19_N0
--operation mode is normal

P2_reg_o[10]_lut_out = P8_reg_o[10] & W1L781Q;
P2_reg_o[10] = DFFEA(P2_reg_o[10]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P2_reg_o[4] is dispatch:cmd0|reg:cmd0|reg_o[4] at LC_X36_Y20_N7
--operation mode is normal

P2_reg_o[4]_lut_out = P8_reg_o[4] & W1L781Q;
P2_reg_o[4] = DFFEA(P2_reg_o[4]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P2_reg_o[6] is dispatch:cmd0|reg:cmd0|reg_o[6] at LC_X35_Y18_N6
--operation mode is normal

P2_reg_o[6]_lut_out = W1L781Q & P8_reg_o[6];
P2_reg_o[6] = DFFEA(P2_reg_o[6]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P2_reg_o[12] is dispatch:cmd0|reg:cmd0|reg_o[12] at LC_X35_Y18_N4
--operation mode is normal

P2_reg_o[12]_lut_out = W1L781Q & P8_reg_o[12];
P2_reg_o[12] = DFFEA(P2_reg_o[12]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P2_reg_o[9] is dispatch:cmd0|reg:cmd0|reg_o[9] at LC_X36_Y19_N4
--operation mode is normal

P2_reg_o[9]_lut_out = P8_reg_o[9] & W1L781Q;
P2_reg_o[9] = DFFEA(P2_reg_o[9]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P2_reg_o[5] is dispatch:cmd0|reg:cmd0|reg_o[5] at LC_X35_Y18_N8
--operation mode is normal

P2_reg_o[5]_lut_out = W1L781Q & P8_reg_o[5];
P2_reg_o[5] = DFFEA(P2_reg_o[5]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P2_reg_o[3] is dispatch:cmd0|reg:cmd0|reg_o[3] at LC_X36_Y19_N2
--operation mode is normal

P2_reg_o[3]_lut_out = P8_reg_o[3] & W1L781Q;
P2_reg_o[3] = DFFEA(P2_reg_o[3]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--C1L1 is dispatch:cmd0|next_state.reply~17 at LC_X31_Y21_N6
--operation mode is normal

C1L1 = !Y1L39Q & Y1L29Q;


--Y1L59Q is dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~23 at LC_X32_Y21_N3
--operation mode is normal

Y1L59Q_lut_out = Y1L19 & A1L471;
Y1L59Q = DFFEA(Y1L59Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M1_reg[12] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[12] at LC_X30_Y27_N9
--operation mode is normal

M1_reg[12]_lut_out = P1_reg_o[12] & (M1_reg[11] # !J1L1Q) # !P1_reg_o[12] & M1_reg[11] & J1L1Q;
M1_reg[12] = DFFEA(M1_reg[12]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--W1L041Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~23 at LC_X46_Y16_N2
--operation mode is normal

W1L041Q_lut_out = W1L051 & BB1_count[1] & BB1_count[0] & W1L931Q;
W1L041Q = DFFEA(W1L041Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--W1L971Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~21 at LC_X41_Y16_N9
--operation mode is normal

W1L971Q_lut_out = W1L471 # !W1L041Q & W1L971Q;
W1L971Q = DFFEA(W1L971Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--W1L831Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~21 at LC_X48_Y18_N9
--operation mode is normal

W1L831Q_lut_out = AB1L21Q & !W1L361 & (W1L141Q # !W1L731Q);
W1L831Q = DFFEA(W1L831Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--W1L341Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~26 at LC_X48_Y18_N2
--operation mode is normal

W1L341Q_lut_out = W1L241Q & CB1L84 & AB1L21Q;
W1L341Q = DFFEA(W1L341Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--W1L931Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~22 at LC_X46_Y16_N8
--operation mode is normal

W1L931Q_lut_out = W1L341Q # W1L831Q # W1L931Q & !W1L641;
W1L931Q = DFFEA(W1L931Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--W1_data_shreg_ena is dispatch:cmd0|dispatch_cmd_receive:receiver|data_shreg_ena at LC_X46_Y18_N4
--operation mode is normal

W1_data_shreg_ena = W1L341Q # W1L831Q # W1L931Q;


--BB2L2 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|LessThan~135 at LC_X40_Y17_N3
--operation mode is normal

BB2L2 = !N4_safe_q[2] # !N4_safe_q[3] # !N4_safe_q[1] # !N4_safe_q[0];


--N4_safe_q[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X40_Y16_N0
--operation mode is arithmetic

N4_safe_q[6]_carry_eqn = N4L31;
N4_safe_q[6]_lut_out = N4_safe_q[6] $ !N4_safe_q[6]_carry_eqn;
N4_safe_q[6]_reg_input = !BB2L1 & N4_safe_q[6]_lut_out;
N4_safe_q[6] = DFFEA(N4_safe_q[6]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L541, , );

--N4L34 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X40_Y16_N0
--operation mode is arithmetic

N4L34_cout_0 = N4_safe_q[6] & !N4L31;
N4L34 = CARRY(N4L34_cout_0);

--N4L44 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X40_Y16_N0
--operation mode is arithmetic

N4L44_cout_1 = N4_safe_q[6] & !N4L31;
N4L44 = CARRY(N4L44_cout_1);


--N4_safe_q[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X40_Y16_N1
--operation mode is arithmetic

N4_safe_q[7]_carry_eqn = (!N4L31 & N4L34) # (N4L31 & N4L44);
N4_safe_q[7]_lut_out = N4_safe_q[7] $ N4_safe_q[7]_carry_eqn;
N4_safe_q[7]_reg_input = !BB2L1 & N4_safe_q[7]_lut_out;
N4_safe_q[7] = DFFEA(N4_safe_q[7]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L541, , );

--N4L64 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X40_Y16_N1
--operation mode is arithmetic

N4L64_cout_0 = !N4L34 # !N4_safe_q[7];
N4L64 = CARRY(N4L64_cout_0);

--N4L74 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X40_Y16_N1
--operation mode is arithmetic

N4L74_cout_1 = !N4L44 # !N4_safe_q[7];
N4L74 = CARRY(N4L74_cout_1);


--BB2L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|LessThan~136 at LC_X40_Y17_N2
--operation mode is normal

BB2L3 = !N4_safe_q[7] # !N4_safe_q[6] # !N4_safe_q[5] # !N4_safe_q[4];


--N4_safe_q[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X40_Y16_N2
--operation mode is arithmetic

N4_safe_q[8]_carry_eqn = (!N4L31 & N4L64) # (N4L31 & N4L74);
N4_safe_q[8]_lut_out = N4_safe_q[8] $ !N4_safe_q[8]_carry_eqn;
N4_safe_q[8]_reg_input = !BB2L1 & N4_safe_q[8]_lut_out;
N4_safe_q[8] = DFFEA(N4_safe_q[8]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L541, , );

--N4L94 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[8]~COUT0 at LC_X40_Y16_N2
--operation mode is arithmetic

N4L94_cout_0 = N4_safe_q[8] & !N4L64;
N4L94 = CARRY(N4L94_cout_0);

--N4L05 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[8]~COUT1 at LC_X40_Y16_N2
--operation mode is arithmetic

N4L05_cout_1 = N4_safe_q[8] & !N4L74;
N4L05 = CARRY(N4L05_cout_1);


--N4_safe_q[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[9] at LC_X40_Y16_N3
--operation mode is arithmetic

N4_safe_q[9]_carry_eqn = (!N4L31 & N4L94) # (N4L31 & N4L05);
N4_safe_q[9]_lut_out = N4_safe_q[9] $ N4_safe_q[9]_carry_eqn;
N4_safe_q[9]_reg_input = !BB2L1 & N4_safe_q[9]_lut_out;
N4_safe_q[9] = DFFEA(N4_safe_q[9]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L541, , );

--N4L25 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[9]~COUT0 at LC_X40_Y16_N3
--operation mode is arithmetic

N4L25_cout_0 = !N4L94 # !N4_safe_q[9];
N4L25 = CARRY(N4L25_cout_0);

--N4L35 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[9]~COUT1 at LC_X40_Y16_N3
--operation mode is arithmetic

N4L35_cout_1 = !N4L05 # !N4_safe_q[9];
N4L35 = CARRY(N4L35_cout_1);


--BB2L4 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|LessThan~137 at LC_X39_Y16_N6
--operation mode is normal

BB2L4 = !N4_safe_q[9] # !N4_safe_q[8];


--N4_safe_q[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[12] at LC_X40_Y16_N6
--operation mode is normal

N4_safe_q[12]_carry_eqn = (!N4L32 & N4L65) # (N4L32 & N4L75);
N4_safe_q[12]_lut_out = N4_safe_q[12]_carry_eqn $ !N4_safe_q[12];
N4_safe_q[12]_reg_input = !BB2L1 & N4_safe_q[12]_lut_out;
N4_safe_q[12] = DFFEA(N4_safe_q[12]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L541, , );


--N4_safe_q[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[10] at LC_X40_Y16_N4
--operation mode is arithmetic

N4_safe_q[10]_carry_eqn = (!N4L31 & N4L25) # (N4L31 & N4L35);
N4_safe_q[10]_lut_out = N4_safe_q[10] $ !N4_safe_q[10]_carry_eqn;
N4_safe_q[10]_reg_input = !BB2L1 & N4_safe_q[10]_lut_out;
N4_safe_q[10] = DFFEA(N4_safe_q[10]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L541, , );

--N4L32 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT at LC_X40_Y16_N4
--operation mode is arithmetic

N4L32 = CARRY(N4_safe_q[10] & !N4L35);


--N4_safe_q[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[11] at LC_X40_Y16_N5
--operation mode is arithmetic

N4_safe_q[11]_carry_eqn = N4L32;
N4_safe_q[11]_lut_out = N4_safe_q[11] $ N4_safe_q[11]_carry_eqn;
N4_safe_q[11]_reg_input = !BB2L1 & N4_safe_q[11]_lut_out;
N4_safe_q[11] = DFFEA(N4_safe_q[11]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L541, , );

--N4L65 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[11]~COUT0 at LC_X40_Y16_N5
--operation mode is arithmetic

N4L65_cout_0 = !N4L32 # !N4_safe_q[11];
N4L65 = CARRY(N4L65_cout_0);

--N4L75 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[11]~COUT1 at LC_X40_Y16_N5
--operation mode is arithmetic

N4L75_cout_1 = !N4L32 # !N4_safe_q[11];
N4L75 = CARRY(N4L75_cout_1);


--BB2L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|LessThan~138 at LC_X39_Y16_N2
--operation mode is normal

BB2L5 = BB2L4 # !N4_safe_q[11] # !N4_safe_q[12] # !N4_safe_q[10];


--W1L481Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~26 at LC_X41_Y17_N2
--operation mode is normal

W1L481Q_lut_out = W1L181Q & BB3_count;
W1L481Q = DFFEA(W1L481Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--BB2L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|count~13 at LC_X40_Y16_N8
--operation mode is normal

BB2L1 = W1L481Q # !BB2L2 & !BB2L5 & !BB2L3;


--W1L381Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~25 at LC_X41_Y17_N7
--operation mode is normal

W1L381Q_lut_out = W1L041Q & W1L681Q;
W1L381Q = DFFEA(W1L381Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--W1L541 is dispatch:cmd0|dispatch_cmd_receive:receiver|data_word_count_ena~13 at LC_X41_Y17_N0
--operation mode is normal

W1L281Q_qfbk = W1L281Q;
W1L541 = W1L381Q # W1L281Q_qfbk # W1L481Q;

--W1L281Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~24 at LC_X41_Y17_N0
--operation mode is normal

W1L281Q_sload_eqn = W1L581Q;
W1L281Q = DFFEA(W1L281Q_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M3_reg[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[3] at LC_X45_Y19_N3
--operation mode is normal

M3_reg[3]_lut_out = W1L831Q & P01_reg_o[3] # !W1L831Q & (W1L341Q & P01_reg_o[3] # !W1L341Q & M3_reg[4]);
M3_reg[3] = DFFEA(M3_reg[3]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--P41_reg_o[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[0] at LC_X29_Y21_N2
--operation mode is normal

P41_reg_o[0]_sload_eqn = P4_reg_o[0];
P41_reg_o[0] = DFFEA(P41_reg_o[0]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !X1L08Q, , );


--P41_reg_o[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[1] at LC_X28_Y21_N3
--operation mode is normal

P41_reg_o[1]_sload_eqn = P4_reg_o[1];
P41_reg_o[1] = DFFEA(P41_reg_o[1]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !X1L08Q, , );


--X1L85Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~21 at LC_X27_Y21_N3
--operation mode is normal

X1L85Q_lut_out = !X1L75Q & X1L18Q;
X1L85Q = DFFEA(X1L85Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--X1L95Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~22 at LC_X25_Y21_N4
--operation mode is normal

X1L95Q_lut_out = X1L45 # X1L85Q # X1L76 & X1L95Q;
X1L95Q = DFFEA(X1L95Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--X1_crc_ena is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_ena at LC_X27_Y21_N4
--operation mode is normal

X1_crc_ena = X1L85Q # X1L95Q;


--P41_reg_o[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[2] at LC_X29_Y21_N6
--operation mode is normal

P41_reg_o[2]_sload_eqn = P4_reg_o[2];
P41_reg_o[2] = DFFEA(P41_reg_o[2]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !X1L08Q, , );


--P41_reg_o[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[7] at LC_X28_Y20_N7
--operation mode is normal

P41_reg_o[7]_sload_eqn = P4_reg_o[7];
P41_reg_o[7] = DFFEA(P41_reg_o[7]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !X1L08Q, , );


--P41_reg_o[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[6] at LC_X28_Y20_N8
--operation mode is normal

P41_reg_o[6]_sload_eqn = P4_reg_o[6];
P41_reg_o[6] = DFFEA(P41_reg_o[6]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !X1L08Q, , );


--P41_reg_o[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[9] at LC_X28_Y20_N9
--operation mode is normal

P41_reg_o[9]_sload_eqn = P4_reg_o[9];
P41_reg_o[9] = DFFEA(P41_reg_o[9]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !X1L08Q, , );


--P41_reg_o[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[4] at LC_X29_Y21_N0
--operation mode is normal

P41_reg_o[4]_sload_eqn = P4_reg_o[4];
P41_reg_o[4] = DFFEA(P41_reg_o[4]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !X1L08Q, , );


--P41_reg_o[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[3] at LC_X29_Y21_N5
--operation mode is normal

P41_reg_o[3]_sload_eqn = P4_reg_o[3];
P41_reg_o[3] = DFFEA(P41_reg_o[3]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !X1L08Q, , );


--P41_reg_o[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[12] at LC_X29_Y20_N5
--operation mode is normal

P41_reg_o[12]_sload_eqn = P4_reg_o[12];
P41_reg_o[12] = DFFEA(P41_reg_o[12]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !X1L08Q, , );


--P41_reg_o[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[5] at LC_X29_Y21_N8
--operation mode is normal

P41_reg_o[5]_sload_eqn = P4_reg_o[5];
P41_reg_o[5] = DFFEA(P41_reg_o[5]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !X1L08Q, , );


--P41_reg_o[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[10] at LC_X29_Y20_N6
--operation mode is normal

P41_reg_o[10]_sload_eqn = P4_reg_o[10];
P41_reg_o[10] = DFFEA(P41_reg_o[10]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !X1L08Q, , );


--P41_reg_o[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[11] at LC_X29_Y20_N9
--operation mode is normal

P41_reg_o[11]_sload_eqn = P4_reg_o[11];
P41_reg_o[11] = DFFEA(P41_reg_o[11]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !X1L08Q, , );


--P41_reg_o[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[8] at LC_X29_Y20_N2
--operation mode is normal

P41_reg_o[8]_sload_eqn = P4_reg_o[8];
P41_reg_o[8] = DFFEA(P41_reg_o[8]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !X1L08Q, , );


--CB2_crc_reg[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[7] at LC_X23_Y24_N9
--operation mode is normal

CB2_crc_reg[7]_lut_out = !X1L85Q & CB2_crc_reg[6];
CB2_crc_reg[7] = DFFEA(CB2_crc_reg[7]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--X1L16Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~24 at LC_X27_Y21_N7
--operation mode is normal

X1L16Q_lut_out = X1L65 & (X1L16Q # X1L06Q & !CB2L84);
X1L16Q = DFFEA(X1L16Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--X1_crc_bit_count_clr is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_bit_count_clr at LC_X29_Y23_N2
--operation mode is normal

X1_crc_bit_count_clr = X1L85Q # X1L16Q;


--N6_safe_q[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X28_Y24_N3
--operation mode is arithmetic

N6_safe_q[0]_lut_out = !N6_safe_q[0];
N6_safe_q[0]_reg_input = !BB7L5 & N6_safe_q[0]_lut_out;
N6_safe_q[0] = DFFEA(N6_safe_q[0]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_word_count_ena, , );

--N6L23 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X28_Y24_N3
--operation mode is arithmetic

N6L23_cout_0 = N6_safe_q[0];
N6L23 = CARRY(N6L23_cout_0);

--N6L33 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X28_Y24_N3
--operation mode is arithmetic

N6L33_cout_1 = N6_safe_q[0];
N6L33 = CARRY(N6L33_cout_1);


--N6_safe_q[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[13] at LC_X28_Y23_N6
--operation mode is normal

N6_safe_q[13]_carry_eqn = (!N6L52 & N6L26) # (N6L52 & N6L36);
N6_safe_q[13]_lut_out = N6_safe_q[13]_carry_eqn $ N6_safe_q[13];
N6_safe_q[13]_reg_input = !BB7L5 & N6_safe_q[13]_lut_out;
N6_safe_q[13] = DFFEA(N6_safe_q[13]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_word_count_ena, , );


--N6_safe_q[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[9] at LC_X28_Y23_N2
--operation mode is arithmetic

N6_safe_q[9]_carry_eqn = (!N6L51 & N6L25) # (N6L51 & N6L35);
N6_safe_q[9]_lut_out = N6_safe_q[9] $ N6_safe_q[9]_carry_eqn;
N6_safe_q[9]_reg_input = !BB7L5 & N6_safe_q[9]_lut_out;
N6_safe_q[9] = DFFEA(N6_safe_q[9]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_word_count_ena, , );

--N6L55 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[9]~COUT0 at LC_X28_Y23_N2
--operation mode is arithmetic

N6L55_cout_0 = !N6L25 # !N6_safe_q[9];
N6L55 = CARRY(N6L55_cout_0);

--N6L65 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[9]~COUT1 at LC_X28_Y23_N2
--operation mode is arithmetic

N6L65_cout_1 = !N6L35 # !N6_safe_q[9];
N6L65 = CARRY(N6L65_cout_1);


--N6_safe_q[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X28_Y24_N6
--operation mode is arithmetic

N6_safe_q[3]_carry_eqn = (!N6L5 & N6L63) # (N6L5 & N6L73);
N6_safe_q[3]_lut_out = N6_safe_q[3] $ N6_safe_q[3]_carry_eqn;
N6_safe_q[3]_reg_input = !BB7L5 & N6_safe_q[3]_lut_out;
N6_safe_q[3] = DFFEA(N6_safe_q[3]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_word_count_ena, , );

--N6L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X28_Y24_N6
--operation mode is arithmetic

N6L93_cout_0 = !N6L63 # !N6_safe_q[3];
N6L93 = CARRY(N6L93_cout_0);

--N6L04 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X28_Y24_N6
--operation mode is arithmetic

N6L04_cout_1 = !N6L73 # !N6_safe_q[3];
N6L04 = CARRY(N6L04_cout_1);


--N6_safe_q[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[10] at LC_X28_Y23_N3
--operation mode is arithmetic

N6_safe_q[10]_carry_eqn = (!N6L51 & N6L55) # (N6L51 & N6L65);
N6_safe_q[10]_lut_out = N6_safe_q[10] $ !N6_safe_q[10]_carry_eqn;
N6_safe_q[10]_reg_input = !BB7L5 & N6_safe_q[10]_lut_out;
N6_safe_q[10] = DFFEA(N6_safe_q[10]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_word_count_ena, , );

--N6L85 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[10]~COUT0 at LC_X28_Y23_N3
--operation mode is arithmetic

N6L85_cout_0 = N6_safe_q[10] & !N6L55;
N6L85 = CARRY(N6L85_cout_0);

--N6L95 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[10]~COUT1 at LC_X28_Y23_N3
--operation mode is arithmetic

N6L95_cout_1 = N6_safe_q[10] & !N6L65;
N6L95 = CARRY(N6L95_cout_1);


--N6_safe_q[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X28_Y24_N9
--operation mode is arithmetic

N6_safe_q[6]_carry_eqn = (!N6L5 & N6L54) # (N6L5 & N6L64);
N6_safe_q[6]_lut_out = N6_safe_q[6] $ !N6_safe_q[6]_carry_eqn;
N6_safe_q[6]_reg_input = !BB7L5 & N6_safe_q[6]_lut_out;
N6_safe_q[6] = DFFEA(N6_safe_q[6]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_word_count_ena, , );

--N6L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT at LC_X28_Y24_N9
--operation mode is arithmetic

N6L51 = CARRY(N6_safe_q[6] & !N6L64);


--BB7L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~166 at LC_X28_Y23_N7
--operation mode is normal

BB7L1 = !N6_safe_q[6] & !N6_safe_q[3] & !N6_safe_q[10] & !N6_safe_q[9];


--N6_safe_q[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X28_Y24_N5
--operation mode is arithmetic

N6_safe_q[2]_carry_eqn = N6L5;
N6_safe_q[2]_lut_out = N6_safe_q[2] $ !N6_safe_q[2]_carry_eqn;
N6_safe_q[2]_reg_input = !BB7L5 & N6_safe_q[2]_lut_out;
N6_safe_q[2] = DFFEA(N6_safe_q[2]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_word_count_ena, , );

--N6L63 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X28_Y24_N5
--operation mode is arithmetic

N6L63_cout_0 = N6_safe_q[2] & !N6L5;
N6L63 = CARRY(N6L63_cout_0);

--N6L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X28_Y24_N5
--operation mode is arithmetic

N6L73_cout_1 = N6_safe_q[2] & !N6L5;
N6L73 = CARRY(N6L73_cout_1);


--N6_safe_q[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X28_Y24_N7
--operation mode is arithmetic

N6_safe_q[4]_carry_eqn = (!N6L5 & N6L93) # (N6L5 & N6L04);
N6_safe_q[4]_lut_out = N6_safe_q[4] $ !N6_safe_q[4]_carry_eqn;
N6_safe_q[4]_reg_input = !BB7L5 & N6_safe_q[4]_lut_out;
N6_safe_q[4] = DFFEA(N6_safe_q[4]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_word_count_ena, , );

--N6L24 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X28_Y24_N7
--operation mode is arithmetic

N6L24_cout_0 = N6_safe_q[4] & !N6L93;
N6L24 = CARRY(N6L24_cout_0);

--N6L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X28_Y24_N7
--operation mode is arithmetic

N6L34_cout_1 = N6_safe_q[4] & !N6L04;
N6L34 = CARRY(N6L34_cout_1);


--N6_safe_q[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[11] at LC_X28_Y23_N4
--operation mode is arithmetic

N6_safe_q[11]_carry_eqn = (!N6L51 & N6L85) # (N6L51 & N6L95);
N6_safe_q[11]_lut_out = N6_safe_q[11] $ N6_safe_q[11]_carry_eqn;
N6_safe_q[11]_reg_input = !BB7L5 & N6_safe_q[11]_lut_out;
N6_safe_q[11] = DFFEA(N6_safe_q[11]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_word_count_ena, , );

--N6L52 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT at LC_X28_Y23_N4
--operation mode is arithmetic

N6L52 = CARRY(!N6L95 # !N6_safe_q[11]);


--N6_safe_q[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X28_Y24_N8
--operation mode is arithmetic

N6_safe_q[5]_carry_eqn = (!N6L5 & N6L24) # (N6L5 & N6L34);
N6_safe_q[5]_lut_out = N6_safe_q[5] $ N6_safe_q[5]_carry_eqn;
N6_safe_q[5]_reg_input = !BB7L5 & N6_safe_q[5]_lut_out;
N6_safe_q[5] = DFFEA(N6_safe_q[5]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_word_count_ena, , );

--N6L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[5]~COUT0 at LC_X28_Y24_N8
--operation mode is arithmetic

N6L54_cout_0 = !N6L24 # !N6_safe_q[5];
N6L54 = CARRY(N6L54_cout_0);

--N6L64 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[5]~COUT1 at LC_X28_Y24_N8
--operation mode is arithmetic

N6L64_cout_1 = !N6L34 # !N6_safe_q[5];
N6L64 = CARRY(N6L64_cout_1);


--BB7L2 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~167 at LC_X28_Y22_N4
--operation mode is normal

BB7L2 = !N6_safe_q[4] & !N6_safe_q[5] & !N6_safe_q[2] & !N6_safe_q[11];


--N6_safe_q[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X28_Y23_N1
--operation mode is arithmetic

N6_safe_q[8]_carry_eqn = (!N6L51 & N6L94) # (N6L51 & N6L05);
N6_safe_q[8]_lut_out = N6_safe_q[8] $ !N6_safe_q[8]_carry_eqn;
N6_safe_q[8]_reg_input = !BB7L5 & N6_safe_q[8]_lut_out;
N6_safe_q[8] = DFFEA(N6_safe_q[8]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_word_count_ena, , );

--N6L25 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[8]~COUT0 at LC_X28_Y23_N1
--operation mode is arithmetic

N6L25_cout_0 = N6_safe_q[8] & !N6L94;
N6L25 = CARRY(N6L25_cout_0);

--N6L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[8]~COUT1 at LC_X28_Y23_N1
--operation mode is arithmetic

N6L35_cout_1 = N6_safe_q[8] & !N6L05;
N6L35 = CARRY(N6L35_cout_1);


--N6_safe_q[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X28_Y23_N0
--operation mode is arithmetic

N6_safe_q[7]_carry_eqn = N6L51;
N6_safe_q[7]_lut_out = N6_safe_q[7] $ N6_safe_q[7]_carry_eqn;
N6_safe_q[7]_reg_input = !BB7L5 & N6_safe_q[7]_lut_out;
N6_safe_q[7] = DFFEA(N6_safe_q[7]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_word_count_ena, , );

--N6L94 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X28_Y23_N0
--operation mode is arithmetic

N6L94_cout_0 = !N6L51 # !N6_safe_q[7];
N6L94 = CARRY(N6L94_cout_0);

--N6L05 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X28_Y23_N0
--operation mode is arithmetic

N6L05_cout_1 = !N6L51 # !N6_safe_q[7];
N6L05 = CARRY(N6L05_cout_1);


--BB7L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~168 at LC_X28_Y22_N9
--operation mode is normal

BB7L3 = !N6_safe_q[8] & !N6_safe_q[7];


--N6_safe_q[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[12] at LC_X28_Y23_N5
--operation mode is arithmetic

N6_safe_q[12]_carry_eqn = N6L52;
N6_safe_q[12]_lut_out = N6_safe_q[12] $ !N6_safe_q[12]_carry_eqn;
N6_safe_q[12]_reg_input = !BB7L5 & N6_safe_q[12]_lut_out;
N6_safe_q[12] = DFFEA(N6_safe_q[12]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_word_count_ena, , );

--N6L26 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[12]~COUT0 at LC_X28_Y23_N5
--operation mode is arithmetic

N6L26_cout_0 = N6_safe_q[12] & !N6L52;
N6L26 = CARRY(N6L26_cout_0);

--N6L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[12]~COUT1 at LC_X28_Y23_N5
--operation mode is arithmetic

N6L36_cout_1 = N6_safe_q[12] & !N6L52;
N6L36 = CARRY(N6L36_cout_1);


--BB7L4 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~169 at LC_X28_Y23_N8
--operation mode is normal

BB7L4 = BB7L3 & BB7L2 & !N6_safe_q[12] & BB7L1;


--M6L53 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6011 at LC_X29_Y23_N9
--operation mode is normal

M6L53 = X1_crc_bit_count_clr & (N6_safe_q[0] # N6_safe_q[13] # !BB7L4);


--Z2_q_b[24] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[24] at M4K_X37_Y24
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 32, Port B Depth: 64, Port B Width: 32
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[24] = Z2_q_b[24]_PORT_B_data_out[0];

--Z2_q_b[7] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[7] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[7] = Z2_q_b[24]_PORT_B_data_out[31];

--Z2_q_b[15] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[15] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[15] = Z2_q_b[24]_PORT_B_data_out[30];

--Z2_q_b[23] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[23] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[23] = Z2_q_b[24]_PORT_B_data_out[29];

--Z2_q_b[31] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[31] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[31] = Z2_q_b[24]_PORT_B_data_out[28];

--Z2_q_b[6] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[6] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[6] = Z2_q_b[24]_PORT_B_data_out[27];

--Z2_q_b[22] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[22] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[22] = Z2_q_b[24]_PORT_B_data_out[26];

--Z2_q_b[14] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[14] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[14] = Z2_q_b[24]_PORT_B_data_out[25];

--Z2_q_b[30] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[30] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[30] = Z2_q_b[24]_PORT_B_data_out[24];

--Z2_q_b[5] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[5] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[5] = Z2_q_b[24]_PORT_B_data_out[23];

--Z2_q_b[13] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[13] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[13] = Z2_q_b[24]_PORT_B_data_out[22];

--Z2_q_b[21] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[21] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[21] = Z2_q_b[24]_PORT_B_data_out[21];

--Z2_q_b[29] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[29] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[29] = Z2_q_b[24]_PORT_B_data_out[20];

--Z2_q_b[4] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[4] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[4] = Z2_q_b[24]_PORT_B_data_out[19];

--Z2_q_b[20] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[20] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[20] = Z2_q_b[24]_PORT_B_data_out[18];

--Z2_q_b[12] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[12] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[12] = Z2_q_b[24]_PORT_B_data_out[17];

--Z2_q_b[28] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[28] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[28] = Z2_q_b[24]_PORT_B_data_out[16];

--Z2_q_b[3] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[3] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[3] = Z2_q_b[24]_PORT_B_data_out[15];

--Z2_q_b[11] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[11] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[11] = Z2_q_b[24]_PORT_B_data_out[14];

--Z2_q_b[19] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[19] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[19] = Z2_q_b[24]_PORT_B_data_out[13];

--Z2_q_b[27] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[27] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[27] = Z2_q_b[24]_PORT_B_data_out[12];

--Z2_q_b[2] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[2] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[2] = Z2_q_b[24]_PORT_B_data_out[11];

--Z2_q_b[18] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[18] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[18] = Z2_q_b[24]_PORT_B_data_out[10];

--Z2_q_b[10] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[10] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[10] = Z2_q_b[24]_PORT_B_data_out[9];

--Z2_q_b[26] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[26] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[26] = Z2_q_b[24]_PORT_B_data_out[8];

--Z2_q_b[1] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[1] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[1] = Z2_q_b[24]_PORT_B_data_out[7];

--Z2_q_b[9] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[9] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[9] = Z2_q_b[24]_PORT_B_data_out[6];

--Z2_q_b[17] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[17] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[17] = Z2_q_b[24]_PORT_B_data_out[5];

--Z2_q_b[25] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[25] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[25] = Z2_q_b[24]_PORT_B_data_out[4];

--Z2_q_b[0] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[0] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[0] = Z2_q_b[24]_PORT_B_data_out[3];

--Z2_q_b[8] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[8] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[8] = Z2_q_b[24]_PORT_B_data_out[2];

--Z2_q_b[16] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_64b1:auto_generated|q_b[16] at M4K_X37_Y24
Z2_q_b[24]_PORT_A_data_in = BUS(Y1L261, Y1L541, Y1L821, Y1L011, Y1L461, Y1L741, Y1L031, Y1L311, Y1L661, Y1L231, Y1L941, Y1L611, Y1L861, Y1L151, Y1L431, Y1L811, Y1L071, Y1L631, Y1L351, Y1L021, Y1L271, Y1L551, Y1L831, Y1L221, Y1L471, Y1L041, Y1L751, Y1L421, Y1L671, Y1L951, Y1L241, Y1L621);
Z2_q_b[24]_PORT_A_data_in_reg = DFFE(Z2_q_b[24]_PORT_A_data_in, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_address = BUS(Y1L101, Y1L201, Y1L301, Y1L401, Y1L501, Y1L601);
Z2_q_b[24]_PORT_A_address_reg = DFFE(Z2_q_b[24]_PORT_A_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_address = BUS(N6L13, X1L1, X1L2, X1L4, X1L5, X1L6);
Z2_q_b[24]_PORT_B_address_reg = DFFE(Z2_q_b[24]_PORT_B_address, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_A_write_enable = Y1_reply_buf_wren_o;
Z2_q_b[24]_PORT_A_write_enable_reg = DFFE(Z2_q_b[24]_PORT_A_write_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_PORT_B_read_enable = VCC;
Z2_q_b[24]_PORT_B_read_enable_reg = DFFE(Z2_q_b[24]_PORT_B_read_enable, Z2_q_b[24]_clock_0, , , );
Z2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
Z2_q_b[24]_PORT_B_data_out = MEMORY(Z2_q_b[24]_PORT_A_data_in_reg, , Z2_q_b[24]_PORT_A_address_reg, Z2_q_b[24]_PORT_B_address_reg, Z2_q_b[24]_PORT_A_write_enable_reg, Z2_q_b[24]_PORT_B_read_enable_reg, , , Z2_q_b[24]_clock_0, , , , , );
Z2_q_b[16] = Z2_q_b[24]_PORT_B_data_out[1];


--N6_safe_q[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X28_Y24_N4
--operation mode is arithmetic

N6_safe_q[1]_lut_out = N6_safe_q[1] $ N6L23;
N6_safe_q[1]_reg_input = !BB7L5 & N6_safe_q[1]_lut_out;
N6_safe_q[1] = DFFEA(N6_safe_q[1]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_word_count_ena, , );

--N6L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT at LC_X28_Y24_N4
--operation mode is arithmetic

N6L5 = CARRY(!N6L33 # !N6_safe_q[1]);


--X1L25 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_input_sel~12 at LC_X29_Y23_N6
--operation mode is normal

X1L25 = BB7L4 & !N6_safe_q[1] & !N6_safe_q[13];


--M6L63 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6012 at LC_X39_Y23_N5
--operation mode is normal

P5_reg_o[24]_qfbk = P5_reg_o[24];
M6L63 = M6L53 & (X1L25 & P5_reg_o[24]_qfbk # !X1L25 & Z2_q_b[24]);

--P5_reg_o[24] is dispatch:cmd0|reg:reply1|reg_o[24] at LC_X39_Y23_N5
--operation mode is normal

P5_reg_o[24]_sload_eqn = P3_reg_o[24];
P5_reg_o[24] = DFFEA(P5_reg_o[24]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6_reg[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[25] at LC_X40_Y24_N2
--operation mode is normal

M6_reg[25]_lut_out = M6L44 # M6L54 # P4_reg_o[25] & M6L43;
M6_reg[25] = DFFEA(M6_reg[25]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--M6L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6013 at LC_X40_Y23_N5
--operation mode is normal

M6L73 = !X1L16Q & !X1L85Q & M6_reg[25];


--X1L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_input_sel~13 at LC_X29_Y23_N7
--operation mode is normal

X1L35 = BB7L4 & !N6_safe_q[0] & !N6_safe_q[13];


--P4_reg_o[24] is dispatch:cmd0|reg:reply0|reg_o[24] at LC_X39_Y26_N4
--operation mode is normal

P4_reg_o[24]_sload_eqn = P2_reg_o[24];
P4_reg_o[24] = DFFEA(P4_reg_o[24]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--X1L06Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~23 at LC_X27_Y21_N9
--operation mode is normal

X1L06Q_lut_out = X1L65 & X1L95Q & !X1L76 # !X1L65 & (X1L06Q # X1L95Q & !X1L76);
X1L06Q = DFFEA(X1L06Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--X1L26Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~25 at LC_X27_Y21_N6
--operation mode is normal

X1L26Q_lut_out = X1L55 # X1L65 & CB2L84 & X1L06Q;
X1L26Q = DFFEA(X1L26Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--X1L75Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~20 at LC_X27_Y21_N1
--operation mode is normal

X1L75Q_lut_out = X1L68Q & !X1L26Q & (X1L75Q # X1L18Q) # !X1L68Q & (X1L75Q # X1L18Q);
X1L75Q = DFFEA(X1L75Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--X1L87 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_or~24 at LC_X27_Y21_N8
--operation mode is normal

X1L87 = !X1L26Q & X1L75Q & !X1L06Q;


--X1L96 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~154 at LC_X28_Y22_N1
--operation mode is normal

X1L96 = X1L93 & N6_safe_q[9] & (N6_safe_q[3] $ !X1L71) # !X1L93 & !N6_safe_q[9] & (N6_safe_q[3] $ !X1L71);


--X1L07 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~155 at LC_X28_Y23_N9
--operation mode is normal

X1L07 = N6_safe_q[0] & X1L7 & (X1L34 $ !N6_safe_q[10]) # !N6_safe_q[0] & !X1L7 & (X1L34 $ !N6_safe_q[10]);


--X1L17 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~156 at LC_X28_Y22_N2
--operation mode is normal

X1L17 = N6_safe_q[6] & X1L72 & (N6_safe_q[2] $ !X1L31) # !N6_safe_q[6] & !X1L72 & (N6_safe_q[2] $ !X1L31);


--X1L27 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~157 at LC_X28_Y22_N7
--operation mode is normal

X1L27 = N6_safe_q[11] & X1L54 & (X1L12 $ !N6_safe_q[4]) # !N6_safe_q[11] & !X1L54 & (X1L12 $ !N6_safe_q[4]);


--X1L37 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~158 at LC_X28_Y22_N6
--operation mode is normal

X1L37 = X1L27 & X1L96 & X1L07 & X1L17;


--X1L47 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~159 at LC_X28_Y21_N0
--operation mode is normal

X1L47 = X1L9 & N6_safe_q[1] & (N6_safe_q[5] $ !X1L52) # !X1L9 & !N6_safe_q[1] & (N6_safe_q[5] $ !X1L52);


--X1L57 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~160 at LC_X28_Y21_N2
--operation mode is normal

X1L57 = X1L94 & N6_safe_q[12] & (X1L53 $ !N6_safe_q[8]) # !X1L94 & !N6_safe_q[12] & (X1L53 $ !N6_safe_q[8]);


--X1L67 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~161 at LC_X28_Y22_N5
--operation mode is normal

X1L67 = !N6_safe_q[13] & (X1L13 $ !N6_safe_q[7]);


--X1L86 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~1 at LC_X28_Y21_N1
--operation mode is normal

X1L86 = X1L57 & X1L67 & X1L37 & X1L47;


--X1L38Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~23 at LC_X25_Y22_N7
--operation mode is normal

X1L38Q_lut_out = X1L28Q # X1L38Q & EB1L12Q;
X1L38Q = DFFEA(X1L38Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--X1L97 is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_next_state.word_tx_setup~5 at LC_X25_Y22_N3
--operation mode is normal

X1L97 = X1L38Q & !EB1L12Q;


--EB1L52Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~24 at LC_X22_Y22_N9
--operation mode is normal

EB1L52Q_lut_out = BB8_count[1] & BB8_count[0] & !BB8_count[2] & EB1L42Q;
EB1L52Q = DFFEA(EB1L52Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--EB1L32Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~22 at LC_X22_Y22_N3
--operation mode is normal

EB1L32Q_lut_out = FB1L4Q & (EB1L22Q # EB1L32Q);
EB1L32Q = DFFEA(EB1L32Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--X1L18Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~21 at LC_X29_Y22_N2
--operation mode is normal

X1L18Q_lut_out = X1L18Q & (!X1L08Q & C1L6Q # !X1L06Q) # !X1L18Q & !X1L08Q & C1L6Q;
X1L18Q = DFFEA(X1L18Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P51_reg_o[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[26] at LC_X23_Y24_N5
--operation mode is normal

P51_reg_o[26]_lut_out = X1L48Q & CB2_crc_reg[6] & CB2L84 # !X1L48Q & M6_reg[26];
P51_reg_o[26] = DFFEA(P51_reg_o[26]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--M7_reg[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg[4] at LC_X23_Y23_N0
--operation mode is normal

M7_reg[4]_lut_out = M7L71 # !BB8_count[2] & EB1L01 & M7L41;
M7_reg[4] = DFFEA(M7_reg[4]_lut_out, !GLOBAL(EB1_tx_clk_divide[2]), GLOBAL(rst_n), , FB1L2Q, , );


--M7L61 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg~272 at LC_X23_Y23_N2
--operation mode is normal

M7L61 = FB1L3Q & P51_reg_o[26] & M7L21 # !FB1L3Q & (M7_reg[4] # P51_reg_o[26] & M7L21);


--P51_reg_o[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[10] at LC_X24_Y21_N8
--operation mode is normal

P51_reg_o[10]_lut_out = X1L48Q & CB2_crc_reg[22] & CB2L84 # !X1L48Q & M6_reg[10];
P51_reg_o[10] = DFFEA(P51_reg_o[10]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--P51_reg_o[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[18] at LC_X25_Y24_N0
--operation mode is normal

P51_reg_o[18]_lut_out = X1L48Q & CB2_crc_reg[14] & CB2L84 # !X1L48Q & M6_reg[18];
P51_reg_o[18] = DFFEA(P51_reg_o[18]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--P51_reg_o[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[2] at LC_X25_Y24_N2
--operation mode is normal

P51_reg_o[2]_lut_out = X1L48Q & CB2_crc_reg[30] & CB2L84 # !X1L48Q & M6_reg[2];
P51_reg_o[2] = DFFEA(P51_reg_o[2]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--EB1L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~36 at LC_X25_Y24_N7
--operation mode is normal

EB1L7 = BB8_count[1] & (BB8_count[0] # P51_reg_o[18]) # !BB8_count[1] & P51_reg_o[2] & !BB8_count[0];


--EB1L8 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~37 at LC_X24_Y23_N1
--operation mode is normal

EB1L8 = EB1L7 & (P51_reg_o[26] # !BB8_count[0]) # !EB1L7 & BB8_count[0] & P51_reg_o[10];


--CB2_crc_reg[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[15] at LC_X25_Y25_N2
--operation mode is normal

CB2_crc_reg[15]_lut_out = !X1L85Q & CB2_crc_reg[14];
CB2_crc_reg[15] = DFFEA(CB2_crc_reg[15]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--M6_reg[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[17] at LC_X29_Y24_N3
--operation mode is normal

M6_reg[17]_lut_out = M6L74 # M6L64 # M6L43 & P4_reg_o[17];
M6_reg[17] = DFFEA(M6_reg[17]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--CB2_crc_reg[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[23] at LC_X24_Y22_N4
--operation mode is normal

CB2_crc_reg[23]_lut_out = !X1L85Q & (M6_reg[0] $ CB2_crc_reg[32] $ CB2_crc_reg[22]);
CB2_crc_reg[23] = DFFEA(CB2_crc_reg[23]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--M6_reg[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[9] at LC_X32_Y23_N8
--operation mode is normal

M6_reg[9]_lut_out = M6L84 # M6L94 # P4_reg_o[9] & M6L43;
M6_reg[9] = DFFEA(M6_reg[9]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--CB2_crc_reg[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[31] at LC_X24_Y22_N1
--operation mode is normal

CB2_crc_reg[31]_lut_out = CB2_crc_reg[30] & !X1L85Q;
CB2_crc_reg[31] = DFFEA(CB2_crc_reg[31]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--M6_reg[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[1] at LC_X36_Y22_N0
--operation mode is normal

M6_reg[1]_lut_out = M6L15 # M6L05 # M6L43 & P4_reg_o[1];
M6_reg[1] = DFFEA(M6_reg[1]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--M6L83 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6015 at LC_X31_Y23_N4
--operation mode is normal

P5_reg_o[16]_qfbk = P5_reg_o[16];
M6L83 = M6L53 & (X1L25 & P5_reg_o[16]_qfbk # !X1L25 & Z2_q_b[16]);

--P5_reg_o[16] is dispatch:cmd0|reg:reply1|reg_o[16] at LC_X31_Y23_N4
--operation mode is normal

P5_reg_o[16]_sload_eqn = P3_reg_o[16];
P5_reg_o[16] = DFFEA(P5_reg_o[16]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6016 at LC_X29_Y22_N6
--operation mode is normal

M6L93 = !X1L16Q & !X1L85Q & M6_reg[17];


--P4_reg_o[16] is dispatch:cmd0|reg:reply0|reg_o[16] at LC_X36_Y19_N9
--operation mode is normal

P4_reg_o[16]_sload_eqn = P2_reg_o[16];
P4_reg_o[16] = DFFEA(P4_reg_o[16]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L04 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6018 at LC_X35_Y23_N3
--operation mode is normal

P5_reg_o[8]_qfbk = P5_reg_o[8];
M6L04 = M6L53 & (X1L25 & P5_reg_o[8]_qfbk # !X1L25 & Z2_q_b[8]);

--P5_reg_o[8] is dispatch:cmd0|reg:reply1|reg_o[8] at LC_X35_Y23_N3
--operation mode is normal

P5_reg_o[8]_sload_eqn = P3_reg_o[8];
P5_reg_o[8] = DFFEA(P5_reg_o[8]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L14 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6019 at LC_X32_Y23_N3
--operation mode is normal

M6L14 = !X1L85Q & !X1L16Q & M6_reg[9];


--P4_reg_o[8] is dispatch:cmd0|reg:reply0|reg_o[8] at LC_X33_Y20_N7
--operation mode is normal

P4_reg_o[8]_lut_out = P2_reg_o[8] & (P2_reg_o[14] # P2_reg_o[13] # !P2_reg_o[15]);
P4_reg_o[8] = DFFEA(P4_reg_o[8]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L24 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6021 at LC_X39_Y23_N1
--operation mode is normal

P5_reg_o[0]_qfbk = P5_reg_o[0];
M6L24 = M6L53 & (X1L25 & P5_reg_o[0]_qfbk # !X1L25 & Z2_q_b[0]);

--P5_reg_o[0] is dispatch:cmd0|reg:reply1|reg_o[0] at LC_X39_Y23_N1
--operation mode is normal

P5_reg_o[0]_sload_eqn = P3_reg_o[0];
P5_reg_o[0] = DFFEA(P5_reg_o[0]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6022 at LC_X39_Y23_N9
--operation mode is normal

M6L34 = !X1L16Q & !X1L85Q & M6_reg[1];


--P4_reg_o[0] is dispatch:cmd0|reg:reply0|reg_o[0] at LC_X39_Y21_N5
--operation mode is normal

P4_reg_o[0]_lut_out = P2_reg_o[0] & (P2_reg_o[14] # P2_reg_o[13] # !P2_reg_o[15]);
P4_reg_o[0] = DFFEA(P4_reg_o[0]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M2_reg[11] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[11] at LC_X36_Y21_N9
--operation mode is normal

M2_reg[11]_lut_out = M2_reg[10] & (U1_q_b[11] # J2L1Q) # !M2_reg[10] & U1_q_b[11] & !J2L1Q;
M2_reg[11] = DFFEA(M2_reg[11]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M3_reg[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[14] at LC_X46_Y18_N5
--operation mode is normal

M3_reg[14]_lut_out = W1L341Q & P11_reg_o[6] # !W1L341Q & (W1L831Q & P11_reg_o[6] # !W1L831Q & M3_reg[15]);
M3_reg[14] = DFFEA(M3_reg[14]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--W1L511 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[14]~51 at LC_X40_Y20_N1
--operation mode is normal

W1L511 = W1L581Q & M3_reg[14];


--CB1_crc_reg[32] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[32] at LC_X46_Y16_N9
--operation mode is normal

CB1_crc_reg[32]_lut_out = CB1_crc_reg[31] & !W1L831Q;
CB1_crc_reg[32] = DFFEA(CB1_crc_reg[32]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1_crc_reg[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[31] at LC_X46_Y16_N7
--operation mode is normal

CB1_crc_reg[31]_lut_out = CB1_crc_reg[30] & !W1L831Q;
CB1_crc_reg[31] = DFFEA(CB1_crc_reg[31]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1_crc_reg[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[30] at LC_X46_Y16_N1
--operation mode is normal

CB1_crc_reg[30]_lut_out = CB1_crc_reg[29] & !W1L831Q;
CB1_crc_reg[30] = DFFEA(CB1_crc_reg[30]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1_crc_reg[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[29] at LC_X46_Y16_N5
--operation mode is normal

CB1_crc_reg[29]_lut_out = CB1_crc_reg[28] & !W1L831Q;
CB1_crc_reg[29] = DFFEA(CB1_crc_reg[29]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1L94 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~287 at LC_X46_Y16_N0
--operation mode is normal

CB1L94 = CB1_crc_reg[31] # CB1_crc_reg[30] # CB1_crc_reg[29] # CB1_crc_reg[32];


--CB1_crc_reg[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[28] at LC_X46_Y15_N9
--operation mode is normal

CB1_crc_reg[28]_lut_out = CB1_crc_reg[27] & !W1L831Q;
CB1_crc_reg[28] = DFFEA(CB1_crc_reg[28]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1_crc_reg[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[27] at LC_X46_Y15_N3
--operation mode is normal

CB1_crc_reg[27]_lut_out = !W1L831Q & (M3_reg[0] $ CB1_crc_reg[26] $ CB1_crc_reg[32]);
CB1_crc_reg[27] = DFFEA(CB1_crc_reg[27]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1_crc_reg[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[26] at LC_X46_Y15_N5
--operation mode is normal

CB1_crc_reg[26]_lut_out = CB1_crc_reg[25] & !W1L831Q;
CB1_crc_reg[26] = DFFEA(CB1_crc_reg[26]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1_crc_reg[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[25] at LC_X45_Y15_N5
--operation mode is normal

CB1_crc_reg[25]_lut_out = CB1_crc_reg[24] & !W1L831Q;
CB1_crc_reg[25] = DFFEA(CB1_crc_reg[25]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1L05 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~288 at LC_X46_Y15_N1
--operation mode is normal

CB1L05 = CB1_crc_reg[25] # CB1_crc_reg[26] # CB1_crc_reg[27] # CB1_crc_reg[28];


--CB1_crc_reg[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[24] at LC_X45_Y15_N1
--operation mode is normal

CB1_crc_reg[24]_lut_out = !W1L831Q & (M3_reg[0] $ CB1_crc_reg[23] $ CB1_crc_reg[32]);
CB1_crc_reg[24] = DFFEA(CB1_crc_reg[24]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1_crc_reg[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[23] at LC_X45_Y15_N6
--operation mode is normal

CB1_crc_reg[23]_lut_out = !W1L831Q & (M3_reg[0] $ CB1_crc_reg[22] $ CB1_crc_reg[32]);
CB1_crc_reg[23] = DFFEA(CB1_crc_reg[23]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1_crc_reg[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[22] at LC_X45_Y14_N7
--operation mode is normal

CB1_crc_reg[22]_lut_out = CB1_crc_reg[21] & !W1L831Q;
CB1_crc_reg[22] = DFFEA(CB1_crc_reg[22]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1_crc_reg[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[21] at LC_X45_Y14_N2
--operation mode is normal

CB1_crc_reg[21]_lut_out = CB1_crc_reg[20] & !W1L831Q;
CB1_crc_reg[21] = DFFEA(CB1_crc_reg[21]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1L15 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~289 at LC_X45_Y14_N4
--operation mode is normal

CB1L15 = CB1_crc_reg[22] # CB1_crc_reg[24] # CB1_crc_reg[23] # CB1_crc_reg[21];


--CB1_crc_reg[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[20] at LC_X45_Y14_N8
--operation mode is normal

CB1_crc_reg[20]_lut_out = CB1_crc_reg[19] & !W1L831Q;
CB1_crc_reg[20] = DFFEA(CB1_crc_reg[20]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1_crc_reg[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[19] at LC_X45_Y14_N6
--operation mode is normal

CB1_crc_reg[19]_lut_out = CB1_crc_reg[18] & !W1L831Q;
CB1_crc_reg[19] = DFFEA(CB1_crc_reg[19]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1_crc_reg[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[18] at LC_X45_Y14_N9
--operation mode is normal

CB1_crc_reg[18]_lut_out = CB1_crc_reg[17] & !W1L831Q;
CB1_crc_reg[18] = DFFEA(CB1_crc_reg[18]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1_crc_reg[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[17] at LC_X45_Y15_N7
--operation mode is normal

CB1_crc_reg[17]_lut_out = !W1L831Q & (M3_reg[0] $ CB1_crc_reg[16] $ CB1_crc_reg[32]);
CB1_crc_reg[17] = DFFEA(CB1_crc_reg[17]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1L25 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~290 at LC_X45_Y14_N5
--operation mode is normal

CB1L25 = CB1_crc_reg[20] # CB1_crc_reg[19] # CB1_crc_reg[18] # CB1_crc_reg[17];


--CB1L35 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~291 at LC_X45_Y15_N2
--operation mode is normal

CB1L35 = CB1L05 # CB1L15 # CB1L25 # CB1L94;


--CB1_crc_reg[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[16] at LC_X45_Y16_N9
--operation mode is normal

CB1_crc_reg[16]_lut_out = CB1_crc_reg[15] & !W1L831Q;
CB1_crc_reg[16] = DFFEA(CB1_crc_reg[16]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1_crc_reg[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[15] at LC_X45_Y16_N8
--operation mode is normal

CB1_crc_reg[15]_lut_out = CB1_crc_reg[14] & !W1L831Q;
CB1_crc_reg[15] = DFFEA(CB1_crc_reg[15]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1_crc_reg[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[14] at LC_X45_Y16_N0
--operation mode is normal

CB1_crc_reg[14]_lut_out = CB1_crc_reg[13] & !W1L831Q;
CB1_crc_reg[14] = DFFEA(CB1_crc_reg[14]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1_crc_reg[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[13] at LC_X45_Y16_N3
--operation mode is normal

CB1_crc_reg[13]_lut_out = !W1L831Q & (CB1_crc_reg[12] $ CB1_crc_reg[32] $ M3_reg[0]);
CB1_crc_reg[13] = DFFEA(CB1_crc_reg[13]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1L45 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~292 at LC_X45_Y16_N4
--operation mode is normal

CB1L45 = CB1_crc_reg[15] # CB1_crc_reg[14] # CB1_crc_reg[13] # CB1_crc_reg[16];


--CB1_crc_reg[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[12] at LC_X45_Y16_N2
--operation mode is normal

CB1_crc_reg[12]_lut_out = !W1L831Q & (CB1_crc_reg[11] $ CB1_crc_reg[32] $ M3_reg[0]);
CB1_crc_reg[12] = DFFEA(CB1_crc_reg[12]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1_crc_reg[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[11] at LC_X45_Y16_N7
--operation mode is normal

CB1_crc_reg[11]_lut_out = !W1L831Q & (CB1_crc_reg[10] $ M3_reg[0] $ CB1_crc_reg[32]);
CB1_crc_reg[11] = DFFEA(CB1_crc_reg[11]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1_crc_reg[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[10] at LC_X45_Y16_N6
--operation mode is normal

CB1_crc_reg[10]_lut_out = CB1_crc_reg[9] & !W1L831Q;
CB1_crc_reg[10] = DFFEA(CB1_crc_reg[10]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1_crc_reg[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[9] at LC_X45_Y16_N1
--operation mode is normal

CB1_crc_reg[9]_lut_out = !W1L831Q & (CB1_crc_reg[8] $ M3_reg[0] $ CB1_crc_reg[32]);
CB1_crc_reg[9] = DFFEA(CB1_crc_reg[9]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1L55 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~293 at LC_X45_Y16_N5
--operation mode is normal

CB1L55 = CB1_crc_reg[11] # CB1_crc_reg[10] # CB1_crc_reg[9] # CB1_crc_reg[12];


--CB1_crc_reg[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[8] at LC_X45_Y15_N8
--operation mode is normal

CB1_crc_reg[8]_lut_out = !W1L831Q & (M3_reg[0] $ CB1_crc_reg[7] $ CB1_crc_reg[32]);
CB1_crc_reg[8] = DFFEA(CB1_crc_reg[8]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1_crc_reg[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[7] at LC_X45_Y15_N0
--operation mode is normal

CB1_crc_reg[7]_lut_out = CB1_crc_reg[6] & !W1L831Q;
CB1_crc_reg[7] = DFFEA(CB1_crc_reg[7]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1_crc_reg[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[6] at LC_X45_Y15_N3
--operation mode is normal

CB1_crc_reg[6]_lut_out = !W1L831Q & (M3_reg[0] $ CB1_crc_reg[5] $ CB1_crc_reg[32]);
CB1_crc_reg[6] = DFFEA(CB1_crc_reg[6]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1_crc_reg[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[5] at LC_X45_Y15_N9
--operation mode is normal

CB1_crc_reg[5]_lut_out = !W1L831Q & (M3_reg[0] $ CB1_crc_reg[4] $ CB1_crc_reg[32]);
CB1_crc_reg[5] = DFFEA(CB1_crc_reg[5]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1L65 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~294 at LC_X45_Y15_N4
--operation mode is normal

CB1L65 = CB1_crc_reg[8] # CB1_crc_reg[7] # CB1_crc_reg[6] # CB1_crc_reg[5];


--CB1_crc_reg[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[4] at LC_X46_Y15_N8
--operation mode is normal

CB1_crc_reg[4]_lut_out = CB1_crc_reg[3] & !W1L831Q;
CB1_crc_reg[4] = DFFEA(CB1_crc_reg[4]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1_crc_reg[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[3] at LC_X46_Y15_N6
--operation mode is normal

CB1_crc_reg[3]_lut_out = !W1L831Q & (CB1_crc_reg[2] $ CB1_crc_reg[32] $ M3_reg[0]);
CB1_crc_reg[3] = DFFEA(CB1_crc_reg[3]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1_crc_reg[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[2] at LC_X46_Y15_N2
--operation mode is normal

CB1_crc_reg[2]_lut_out = !W1L831Q & (CB1_crc_reg[1] $ CB1_crc_reg[32] $ M3_reg[0]);
CB1_crc_reg[2] = DFFEA(CB1_crc_reg[2]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1_crc_reg[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[1] at LC_X46_Y15_N7
--operation mode is normal

CB1_crc_reg[1]_lut_out = !W1L831Q & (CB1_crc_reg[32] $ M3_reg[0]);
CB1_crc_reg[1] = DFFEA(CB1_crc_reg[1]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--CB1L75 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~295 at LC_X46_Y15_N4
--operation mode is normal

CB1L75 = CB1_crc_reg[4] # CB1_crc_reg[3] # CB1_crc_reg[1] # CB1_crc_reg[2];


--CB1L85 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~296 at LC_X44_Y16_N2
--operation mode is normal

CB1L85 = CB1L75 # CB1L65 # CB1L45 # CB1L55;


--W1L081Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~22 at LC_X41_Y16_N4
--operation mode is normal

W1L081Q_lut_out = W1L171 # !W1L041Q & W1L081Q;
W1L081Q = DFFEA(W1L081Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M3_reg[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[21] at LC_X46_Y20_N3
--operation mode is normal

M3_reg[21]_lut_out = W1L341Q & P21_reg_o[5] # !W1L341Q & (W1L831Q & P21_reg_o[5] # !W1L831Q & M3_reg[22]);
M3_reg[21] = DFFEA(M3_reg[21]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--BB3_count is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:header_counter|count at LC_X41_Y17_N9
--operation mode is normal

BB3_count_lut_out = !BB3_count;
BB3_count = DFFEA(BB3_count_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L181Q, , );


--W1L871Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~20 at LC_X41_Y17_N6
--operation mode is normal

W1L871Q_lut_out = !W1L571 & !W1L671 & (W1L941 # !W1L381Q);
W1L871Q = DFFEA(W1L871Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--W1L791 is dispatch:cmd0|dispatch_cmd_receive:receiver|temp1_ld~0 at LC_X41_Y18_N4
--operation mode is normal

W1L791 = !W1L871Q & BB3_count;


--C1L4Q is dispatch:cmd0|pres_state~21 at LC_X30_Y22_N3
--operation mode is normal

C1L4Q_lut_out = X1L68Q & C1L6Q;
C1L4Q = DFFEA(C1L4Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--W1L881Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~31 at LC_X41_Y17_N3
--operation mode is normal

W1L881Q_lut_out = W1L081Q & W1L041Q & (CB1L35 # CB1L85);
W1L881Q = DFFEA(W1L881Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M3_reg[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[23] at LC_X46_Y20_N6
--operation mode is normal

M3_reg[23]_lut_out = W1L341Q & P21_reg_o[7] # !W1L341Q & (W1L831Q & P21_reg_o[7] # !W1L831Q & M3_reg[24]);
M3_reg[23] = DFFEA(M3_reg[23]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--M3_reg[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[19] at LC_X46_Y20_N8
--operation mode is normal

M3_reg[19]_lut_out = W1L341Q & P21_reg_o[3] # !W1L341Q & (W1L831Q & P21_reg_o[3] # !W1L831Q & M3_reg[20]);
M3_reg[19] = DFFEA(M3_reg[19]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--M3_reg[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[22] at LC_X46_Y20_N5
--operation mode is normal

M3_reg[22]_lut_out = W1L341Q & P21_reg_o[6] # !W1L341Q & (W1L831Q & P21_reg_o[6] # !W1L831Q & M3_reg[23]);
M3_reg[22] = DFFEA(M3_reg[22]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--M3_reg[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[17] at LC_X45_Y20_N3
--operation mode is normal

M3_reg[17]_lut_out = W1L341Q & P21_reg_o[1] # !W1L341Q & (W1L831Q & P21_reg_o[1] # !W1L831Q & M3_reg[18]);
M3_reg[17] = DFFEA(M3_reg[17]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--M3_reg[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[18] at LC_X45_Y20_N9
--operation mode is normal

M3_reg[18]_lut_out = W1L341Q & P21_reg_o[2] # !W1L341Q & (W1L831Q & P21_reg_o[2] # !W1L831Q & M3_reg[19]);
M3_reg[18] = DFFEA(M3_reg[18]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--M3_reg[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[20] at LC_X46_Y20_N7
--operation mode is normal

M3_reg[20]_lut_out = W1L341Q & P21_reg_o[4] # !W1L341Q & (W1L831Q & P21_reg_o[4] # !W1L831Q & M3_reg[21]);
M3_reg[20] = DFFEA(M3_reg[20]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--M3_reg[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[16] at LC_X45_Y20_N1
--operation mode is normal

M3_reg[16]_lut_out = W1L341Q & P21_reg_o[0] # !W1L341Q & (W1L831Q & P21_reg_o[0] # !W1L831Q & M3_reg[17]);
M3_reg[16] = DFFEA(M3_reg[16]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--M3_reg[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[30] at LC_X45_Y20_N8
--operation mode is normal

M3_reg[30]_lut_out = W1L831Q & P31_reg_o[6] # !W1L831Q & (W1L341Q & P31_reg_o[6] # !W1L341Q & M3_reg[31]);
M3_reg[30] = DFFEA(M3_reg[30]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--W1L131 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[30]~35 at LC_X44_Y22_N4
--operation mode is normal

W1L131 = W1L581Q & M3_reg[30];


--M3_reg[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[29] at LC_X45_Y20_N6
--operation mode is normal

M3_reg[29]_lut_out = W1L341Q & P31_reg_o[5] # !W1L341Q & (W1L831Q & P31_reg_o[5] # !W1L831Q & M3_reg[30]);
M3_reg[29] = DFFEA(M3_reg[29]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--W1L031 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[29]~36 at LC_X41_Y22_N3
--operation mode is normal

W1L031 = W1L581Q & M3_reg[29];


--M3_reg[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[28] at LC_X47_Y20_N8
--operation mode is normal

M3_reg[28]_lut_out = W1L341Q & P31_reg_o[4] # !W1L341Q & (W1L831Q & P31_reg_o[4] # !W1L831Q & M3_reg[29]);
M3_reg[28] = DFFEA(M3_reg[28]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--W1L921 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[28]~37 at LC_X40_Y21_N3
--operation mode is normal

W1L921 = W1L581Q & M3_reg[28];


--M3_reg[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[27] at LC_X47_Y20_N7
--operation mode is normal

M3_reg[27]_lut_out = W1L341Q & P31_reg_o[3] # !W1L341Q & (W1L831Q & P31_reg_o[3] # !W1L831Q & M3_reg[28]);
M3_reg[27] = DFFEA(M3_reg[27]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--W1L821 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[27]~38 at LC_X41_Y22_N7
--operation mode is normal

W1L821 = W1L581Q & M3_reg[27];


--M3_reg[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[26] at LC_X46_Y20_N4
--operation mode is normal

M3_reg[26]_lut_out = W1L341Q & P31_reg_o[2] # !W1L341Q & (W1L831Q & P31_reg_o[2] # !W1L831Q & M3_reg[27]);
M3_reg[26] = DFFEA(M3_reg[26]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--W1L721 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[26]~39 at LC_X41_Y21_N5
--operation mode is normal

W1L721 = W1L581Q & M3_reg[26];


--M3_reg[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[25] at LC_X46_Y20_N1
--operation mode is normal

M3_reg[25]_lut_out = W1L341Q & P31_reg_o[1] # !W1L341Q & (W1L831Q & P31_reg_o[1] # !W1L831Q & M3_reg[26]);
M3_reg[25] = DFFEA(M3_reg[25]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--W1L621 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[25]~40 at LC_X41_Y22_N8
--operation mode is normal

W1L621 = W1L581Q & M3_reg[25];


--M3_reg[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[24] at LC_X46_Y20_N0
--operation mode is normal

M3_reg[24]_lut_out = W1L831Q & P31_reg_o[0] # !W1L831Q & (W1L341Q & P31_reg_o[0] # !W1L341Q & M3_reg[25]);
M3_reg[24] = DFFEA(M3_reg[24]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--W1L521 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[24]~41 at LC_X39_Y22_N2
--operation mode is normal

W1L521 = M3_reg[24] & W1L581Q;


--W1L421 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[23]~42 at LC_X40_Y21_N8
--operation mode is normal

W1L421 = W1L581Q & M3_reg[23];


--W1L321 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[22]~43 at LC_X44_Y21_N5
--operation mode is normal

W1L321 = W1L581Q & M3_reg[22];


--W1L221 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[21]~44 at LC_X39_Y20_N5
--operation mode is normal

W1L221 = M3_reg[21] & W1L581Q;


--W1L121 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[20]~45 at LC_X39_Y21_N3
--operation mode is normal

W1L121 = M3_reg[20] & W1L581Q;


--W1L021 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[19]~46 at LC_X41_Y21_N7
--operation mode is normal

W1L021 = W1L581Q & M3_reg[19];


--W1L911 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[18]~47 at LC_X41_Y21_N1
--operation mode is normal

W1L911 = W1L581Q & M3_reg[18];


--W1L811 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[17]~48 at LC_X41_Y22_N1
--operation mode is normal

W1L811 = W1L581Q & M3_reg[17];


--W1L711 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[16]~49 at LC_X41_Y21_N8
--operation mode is normal

W1L711 = W1L581Q & M3_reg[16];


--M3_reg[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[13] at LC_X46_Y18_N9
--operation mode is normal

M3_reg[13]_lut_out = W1L341Q & P11_reg_o[5] # !W1L341Q & (W1L831Q & P11_reg_o[5] # !W1L831Q & M3_reg[14]);
M3_reg[13] = DFFEA(M3_reg[13]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--W1L411 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[13]~52 at LC_X41_Y19_N7
--operation mode is normal

W1L411 = M3_reg[13] & W1L581Q;


--M3_reg[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[12] at LC_X45_Y18_N2
--operation mode is normal

M3_reg[12]_lut_out = W1L831Q & P11_reg_o[4] # !W1L831Q & (W1L341Q & P11_reg_o[4] # !W1L341Q & M3_reg[13]);
M3_reg[12] = DFFEA(M3_reg[12]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--W1L311 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[12]~53 at LC_X39_Y20_N6
--operation mode is normal

W1L311 = M3_reg[12] & W1L581Q;


--M3_reg[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[11] at LC_X45_Y18_N7
--operation mode is normal

M3_reg[11]_lut_out = W1L831Q & P11_reg_o[3] # !W1L831Q & (W1L341Q & P11_reg_o[3] # !W1L341Q & M3_reg[12]);
M3_reg[11] = DFFEA(M3_reg[11]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--W1L211 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[11]~54 at LC_X40_Y19_N2
--operation mode is normal

W1L211 = W1L581Q & M3_reg[11];


--M3_reg[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[10] at LC_X45_Y19_N4
--operation mode is normal

M3_reg[10]_lut_out = W1L831Q & P11_reg_o[2] # !W1L831Q & (W1L341Q & P11_reg_o[2] # !W1L341Q & M3_reg[11]);
M3_reg[10] = DFFEA(M3_reg[10]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--W1L111 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[10]~55 at LC_X40_Y19_N7
--operation mode is normal

W1L111 = W1L581Q & M3_reg[10];


--M3_reg[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[9] at LC_X45_Y19_N2
--operation mode is normal

M3_reg[9]_lut_out = W1L831Q & P11_reg_o[1] # !W1L831Q & (W1L341Q & P11_reg_o[1] # !W1L341Q & M3_reg[10]);
M3_reg[9] = DFFEA(M3_reg[9]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--W1L011 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[9]~56 at LC_X39_Y20_N9
--operation mode is normal

W1L011 = W1L581Q & M3_reg[9];


--M3_reg[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[8] at LC_X45_Y19_N9
--operation mode is normal

M3_reg[8]_lut_out = W1L341Q & P11_reg_o[0] # !W1L341Q & (W1L831Q & P11_reg_o[0] # !W1L831Q & M3_reg[9]);
M3_reg[8] = DFFEA(M3_reg[8]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--W1L901 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[8]~57 at LC_X39_Y19_N3
--operation mode is normal

W1L901 = M3_reg[8] & W1L581Q;


--M3_reg[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[7] at LC_X45_Y19_N5
--operation mode is normal

M3_reg[7]_lut_out = W1L341Q & P01_reg_o[7] # !W1L341Q & (W1L831Q & P01_reg_o[7] # !W1L831Q & M3_reg[8]);
M3_reg[7] = DFFEA(M3_reg[7]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--W1L801 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[7]~58 at LC_X39_Y21_N1
--operation mode is normal

W1L801 = M3_reg[7] & W1L581Q;


--M3_reg[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[6] at LC_X45_Y18_N5
--operation mode is normal

M3_reg[6]_lut_out = W1L341Q & P01_reg_o[6] # !W1L341Q & (W1L831Q & P01_reg_o[6] # !W1L831Q & M3_reg[7]);
M3_reg[6] = DFFEA(M3_reg[6]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--W1L701 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[6]~59 at LC_X40_Y19_N6
--operation mode is normal

W1L701 = M3_reg[6] & W1L581Q;


--M3_reg[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[5] at LC_X45_Y19_N7
--operation mode is normal

M3_reg[5]_lut_out = W1L341Q & P01_reg_o[5] # !W1L341Q & (W1L831Q & P01_reg_o[5] # !W1L831Q & M3_reg[6]);
M3_reg[5] = DFFEA(M3_reg[5]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--W1L601 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[5]~60 at LC_X40_Y21_N7
--operation mode is normal

W1L601 = W1L581Q & M3_reg[5];


--M3_reg[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[4] at LC_X45_Y20_N4
--operation mode is normal

M3_reg[4]_lut_out = W1L341Q & P01_reg_o[4] # !W1L341Q & (W1L831Q & P01_reg_o[4] # !W1L831Q & M3_reg[5]);
M3_reg[4] = DFFEA(M3_reg[4]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--W1L501 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[4]~61 at LC_X40_Y21_N4
--operation mode is normal

W1L501 = M3_reg[4] & W1L581Q;


--W1L401 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[3]~62 at LC_X39_Y20_N7
--operation mode is normal

W1L401 = M3_reg[3] & W1L581Q;


--M3_reg[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[31] at LC_X45_Y20_N2
--operation mode is normal

M3_reg[31]_lut_out = W1L831Q & P31_reg_o[7] # !W1L831Q & (W1L341Q & P31_reg_o[7] # !W1L341Q & M3_reg[0]);
M3_reg[31] = DFFEA(M3_reg[31]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_data_shreg_ena, , );


--W1L231 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[31]~63 at LC_X41_Y19_N3
--operation mode is normal

W1L231 = W1L581Q & M3_reg[31];


--W1L691 is dispatch:cmd0|dispatch_cmd_receive:receiver|temp0_ld~0 at LC_X41_Y18_N2
--operation mode is normal

W1L691 = !W1L871Q & !BB3_count;


--M1_reg[11] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[11] at LC_X30_Y27_N1
--operation mode is normal

M1_reg[11]_lut_out = J1L1Q & M1_reg[10] # !J1L1Q & P1_reg_o[11];
M1_reg[11] = DFFEA(M1_reg[11]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--BB1_count[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[4] at LC_X45_Y17_N2
--operation mode is normal

BB1_count[4]_lut_out = BB1L71 & !W1L341Q & !BB1_count[5] & !W1L831Q;
BB1_count[4] = DFFEA(BB1_count[4]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--BB1_count[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[3] at LC_X45_Y17_N1
--operation mode is normal

BB1_count[3]_lut_out = !BB1_count[5] & !W1L341Q & BB1L31 & !W1L831Q;
BB1_count[3] = DFFEA(BB1_count[3]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--BB1_count[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[2] at LC_X46_Y17_N7
--operation mode is normal

BB1_count[2]_lut_out = !W1L341Q & !BB1_count[5] & BB1L9 & !W1L831Q;
BB1_count[2] = DFFEA(BB1_count[2]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--BB1_count[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[5] at LC_X45_Y17_N4
--operation mode is normal

BB1_count[5]_lut_out = !W1L341Q & !W1L831Q & (BB1_count[5] # BB1L12);
BB1_count[5] = DFFEA(BB1_count[5]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--W1L051 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~362 at LC_X46_Y17_N8
--operation mode is normal

W1L051 = BB1_count[3] & !BB1_count[5] & BB1_count[2] & BB1_count[4];


--BB1_count[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[1] at LC_X46_Y17_N0
--operation mode is normal

BB1_count[1]_lut_out = BB1L5 & !BB1_count[5] & !W1L341Q & !W1L831Q;
BB1_count[1] = DFFEA(BB1_count[1]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--BB1_count[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[0] at LC_X46_Y17_N9
--operation mode is normal

BB1_count[0]_lut_out = !W1L341Q & !BB1_count[5] & BB1L1 & !W1L831Q;
BB1_count[0] = DFFEA(BB1_count[0]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--W1L271 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_data~49 at LC_X40_Y20_N4
--operation mode is normal

P8_reg_o[14]_qfbk = P8_reg_o[14];
W1L271 = !P8_reg_o[13] & !P8_reg_o[14]_qfbk & P8_reg_o[15];

--P8_reg_o[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[14] at LC_X40_Y20_N4
--operation mode is normal

P8_reg_o[14]_sload_eqn = M3_reg[14];
P8_reg_o[14] = DFFEA(P8_reg_o[14]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--P9_reg_o[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[25] at LC_X41_Y22_N9
--operation mode is normal

P9_reg_o[25]_lut_out = M3_reg[25];
P9_reg_o[25] = DFFEA(P9_reg_o[25]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--P9_reg_o[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[24] at LC_X40_Y22_N5
--operation mode is normal

P9_reg_o[24]_sload_eqn = M3_reg[24];
P9_reg_o[24] = DFFEA(P9_reg_o[24]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--P9_reg_o[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[30] at LC_X44_Y22_N6
--operation mode is normal

P9_reg_o[30]_lut_out = M3_reg[30];
P9_reg_o[30] = DFFEA(P9_reg_o[30]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--W1L331 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_valid~146 at LC_X41_Y22_N0
--operation mode is normal

P9_reg_o[27]_qfbk = P9_reg_o[27];
W1L331 = !P9_reg_o[30] & (P9_reg_o[27]_qfbk $ (P9_reg_o[24] & P9_reg_o[25]));

--P9_reg_o[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[27] at LC_X41_Y22_N0
--operation mode is normal

P9_reg_o[27]_sload_eqn = M3_reg[27];
P9_reg_o[27] = DFFEA(P9_reg_o[27]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--P9_reg_o[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[28] at LC_X41_Y21_N4
--operation mode is normal

P9_reg_o[28]_sload_eqn = M3_reg[28];
P9_reg_o[28] = DFFEA(P9_reg_o[28]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--W1L431 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_valid~147 at LC_X41_Y22_N4
--operation mode is normal

P9_reg_o[29]_qfbk = P9_reg_o[29];
W1L431 = !P9_reg_o[29]_qfbk & !P9_reg_o[28];

--P9_reg_o[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[29] at LC_X41_Y22_N4
--operation mode is normal

P9_reg_o[29]_sload_eqn = M3_reg[29];
P9_reg_o[29] = DFFEA(P9_reg_o[29]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--P9_reg_o[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[31] at LC_X41_Y19_N5
--operation mode is normal

P9_reg_o[31]_lut_out = M3_reg[31];
P9_reg_o[31] = DFFEA(P9_reg_o[31]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--W1L531 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_valid~148 at LC_X41_Y22_N6
--operation mode is normal

P9_reg_o[26]_qfbk = P9_reg_o[26];
W1L531 = !P9_reg_o[31] & W1L331 & P9_reg_o[26]_qfbk & W1L431;

--P9_reg_o[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[26] at LC_X41_Y22_N6
--operation mode is normal

P9_reg_o[26]_sload_eqn = M3_reg[26];
P9_reg_o[26] = DFFEA(P9_reg_o[26]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--W1L371 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_data~50 at LC_X41_Y16_N2
--operation mode is normal

W1L371 = W1L531 & W1L481Q;


--W1L05 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~18 at LC_X39_Y18_N5
--operation mode is arithmetic

W1L05_carry_eqn = W1L94;
W1L05 = W1L05_carry_eqn $ (P8_reg_o[2] & W1L741);

--W1L25 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~18COUT0 at LC_X39_Y18_N5
--operation mode is arithmetic

W1L25_cout_0 = P8_reg_o[2] & W1L741 # !W1L94;
W1L25 = CARRY(W1L25_cout_0);

--W1L35 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~18COUT1 at LC_X39_Y18_N5
--operation mode is arithmetic

W1L35_cout_1 = P8_reg_o[2] & W1L741 # !W1L94;
W1L35 = CARRY(W1L35_cout_1);


--W1L27 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~24 at LC_X39_Y17_N1
--operation mode is arithmetic

W1L27_carry_eqn = (!W1L76 & W1L07) # (W1L76 & W1L17);
W1L27 = W1L27_carry_eqn $ (W1L741 & P8_reg_o[8]);

--W1L47 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~24COUT0 at LC_X39_Y17_N1
--operation mode is arithmetic

W1L47_cout_0 = W1L741 & P8_reg_o[8] # !W1L07;
W1L47 = CARRY(W1L47_cout_0);

--W1L57 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~24COUT1 at LC_X39_Y17_N1
--operation mode is arithmetic

W1L57_cout_1 = W1L741 & P8_reg_o[8] # !W1L17;
W1L57 = CARRY(W1L57_cout_1);


--W1L151 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~363 at LC_X39_Y17_N8
--operation mode is normal

W1L151 = N4_safe_q[2] & (W1L27 $ N4_safe_q[8] # !W1L05) # !N4_safe_q[2] & (W1L05 # W1L27 $ N4_safe_q[8]);


--W1L44 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~16 at LC_X39_Y18_N3
--operation mode is arithmetic

W1L44 = !W1L741 # !P8_reg_o[0];

--W1L64 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~16COUT0 at LC_X39_Y18_N3
--operation mode is arithmetic

W1L64_cout_0 = P8_reg_o[0] & W1L741;
W1L64 = CARRY(W1L64_cout_0);

--W1L74 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~16COUT1 at LC_X39_Y18_N3
--operation mode is arithmetic

W1L74_cout_1 = P8_reg_o[0] & W1L741;
W1L74 = CARRY(W1L74_cout_1);


--W1L67 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~25 at LC_X39_Y17_N2
--operation mode is arithmetic

W1L67_carry_eqn = (!W1L76 & W1L47) # (W1L76 & W1L57);
W1L67 = W1L67_carry_eqn $ (!P8_reg_o[9] # !W1L741);

--W1L87 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~25COUT0 at LC_X39_Y17_N2
--operation mode is arithmetic

W1L87_cout_0 = !W1L47 & (!P8_reg_o[9] # !W1L741);
W1L87 = CARRY(W1L87_cout_0);

--W1L97 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~25COUT1 at LC_X39_Y17_N2
--operation mode is arithmetic

W1L97_cout_1 = !W1L57 & (!P8_reg_o[9] # !W1L741);
W1L97 = CARRY(W1L97_cout_1);


--W1L251 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~364 at LC_X40_Y17_N0
--operation mode is normal

W1L251 = N4_safe_q[0] & (N4_safe_q[9] $ W1L67 # !W1L44) # !N4_safe_q[0] & (W1L44 # N4_safe_q[9] $ W1L67);


--W1L84 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~17 at LC_X39_Y18_N4
--operation mode is arithmetic

W1L84 = W1L64 $ (!W1L741 # !P8_reg_o[1]);

--W1L94 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~17COUT at LC_X39_Y18_N4
--operation mode is arithmetic

W1L94 = CARRY(!W1L74 & (!W1L741 # !P8_reg_o[1]));


--W1L26 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~21 at LC_X39_Y18_N8
--operation mode is arithmetic

W1L26_carry_eqn = (!W1L94 & W1L06) # (W1L94 & W1L16);
W1L26 = W1L26_carry_eqn $ (!P8_reg_o[5] # !W1L741);

--W1L46 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~21COUT0 at LC_X39_Y18_N8
--operation mode is arithmetic

W1L46_cout_0 = !W1L06 & (!P8_reg_o[5] # !W1L741);
W1L46 = CARRY(W1L46_cout_0);

--W1L56 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~21COUT1 at LC_X39_Y18_N8
--operation mode is arithmetic

W1L56_cout_1 = !W1L16 & (!P8_reg_o[5] # !W1L741);
W1L56 = CARRY(W1L56_cout_1);


--W1L351 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~365 at LC_X39_Y18_N2
--operation mode is normal

W1L351 = W1L26 & (N4_safe_q[1] $ W1L84 # !N4_safe_q[5]) # !W1L26 & (N4_safe_q[5] # N4_safe_q[1] $ W1L84);


--W1L45 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~19 at LC_X39_Y18_N6
--operation mode is arithmetic

W1L45_carry_eqn = (!W1L94 & W1L25) # (W1L94 & W1L35);
W1L45 = W1L45_carry_eqn $ (!W1L741 # !P8_reg_o[3]);

--W1L65 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~19COUT0 at LC_X39_Y18_N6
--operation mode is arithmetic

W1L65_cout_0 = !W1L25 & (!W1L741 # !P8_reg_o[3]);
W1L65 = CARRY(W1L65_cout_0);

--W1L75 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~19COUT1 at LC_X39_Y18_N6
--operation mode is arithmetic

W1L75_cout_1 = !W1L35 & (!W1L741 # !P8_reg_o[3]);
W1L75 = CARRY(W1L75_cout_1);


--W1L08 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~26 at LC_X39_Y17_N3
--operation mode is arithmetic

W1L08_carry_eqn = (!W1L76 & W1L87) # (W1L76 & W1L97);
W1L08 = W1L08_carry_eqn $ (W1L741 & P8_reg_o[10]);

--W1L28 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~26COUT0 at LC_X39_Y17_N3
--operation mode is arithmetic

W1L28_cout_0 = W1L741 & P8_reg_o[10] # !W1L87;
W1L28 = CARRY(W1L28_cout_0);

--W1L38 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~26COUT1 at LC_X39_Y17_N3
--operation mode is arithmetic

W1L38_cout_1 = W1L741 & P8_reg_o[10] # !W1L97;
W1L38 = CARRY(W1L38_cout_1);


--W1L451 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~366 at LC_X39_Y17_N9
--operation mode is normal

W1L451 = W1L08 & (N4_safe_q[3] $ W1L45 # !N4_safe_q[10]) # !W1L08 & (N4_safe_q[10] # N4_safe_q[3] $ W1L45);


--W1L551 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~367 at LC_X39_Y16_N5
--operation mode is normal

W1L551 = W1L251 # W1L151 # W1L451 # W1L351;


--W1L68 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~28 at LC_X39_Y17_N5
--operation mode is arithmetic

W1L68_carry_eqn = W1L58;
W1L68 = W1L68_carry_eqn $ (W1L741 & P8_reg_o[12]);

--W1L88 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~28COUT0 at LC_X39_Y17_N5
--operation mode is arithmetic

W1L88_cout_0 = W1L741 & P8_reg_o[12] # !W1L58;
W1L88 = CARRY(W1L88_cout_0);

--W1L98 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~28COUT1 at LC_X39_Y17_N5
--operation mode is arithmetic

W1L98_cout_1 = W1L741 & P8_reg_o[12] # !W1L58;
W1L98 = CARRY(W1L98_cout_1);


--W1L48 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~27 at LC_X39_Y17_N4
--operation mode is arithmetic

W1L48_carry_eqn = (!W1L76 & W1L28) # (W1L76 & W1L38);
W1L48 = W1L48_carry_eqn $ (!P8_reg_o[11] # !W1L741);

--W1L58 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~27COUT at LC_X39_Y17_N4
--operation mode is arithmetic

W1L58 = CARRY(!W1L38 & (!P8_reg_o[11] # !W1L741));


--W1L651 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~368 at LC_X39_Y16_N8
--operation mode is normal

W1L651 = W1L68 & (W1L48 $ N4_safe_q[11] # !N4_safe_q[12]) # !W1L68 & (N4_safe_q[12] # W1L48 $ N4_safe_q[11]);


--W1L85 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~20 at LC_X39_Y18_N7
--operation mode is arithmetic

W1L85_carry_eqn = (!W1L94 & W1L65) # (W1L94 & W1L75);
W1L85 = W1L85_carry_eqn $ (P8_reg_o[4] & W1L741);

--W1L06 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~20COUT0 at LC_X39_Y18_N7
--operation mode is arithmetic

W1L06_cout_0 = P8_reg_o[4] & W1L741 # !W1L65;
W1L06 = CARRY(W1L06_cout_0);

--W1L16 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~20COUT1 at LC_X39_Y18_N7
--operation mode is arithmetic

W1L16_cout_1 = P8_reg_o[4] & W1L741 # !W1L75;
W1L16 = CARRY(W1L16_cout_1);


--W1L86 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~23 at LC_X39_Y17_N0
--operation mode is arithmetic

W1L86_carry_eqn = W1L76;
W1L86 = W1L86_carry_eqn $ (!P8_reg_o[7] # !W1L741);

--W1L07 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~23COUT0 at LC_X39_Y17_N0
--operation mode is arithmetic

W1L07_cout_0 = !W1L76 & (!P8_reg_o[7] # !W1L741);
W1L07 = CARRY(W1L07_cout_0);

--W1L17 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~23COUT1 at LC_X39_Y17_N0
--operation mode is arithmetic

W1L17_cout_1 = !W1L76 & (!P8_reg_o[7] # !W1L741);
W1L17 = CARRY(W1L17_cout_1);


--W1L751 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~369 at LC_X40_Y17_N1
--operation mode is normal

W1L751 = W1L86 & (W1L85 $ N4_safe_q[4] # !N4_safe_q[7]) # !W1L86 & (N4_safe_q[7] # W1L85 $ N4_safe_q[4]);


--W1L09 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~29 at LC_X39_Y17_N6
--operation mode is arithmetic

W1L09_carry_eqn = (!W1L58 & W1L88) # (W1L58 & W1L98);
W1L09 = !W1L09_carry_eqn;

--W1L29 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~29COUT0 at LC_X39_Y17_N6
--operation mode is arithmetic

W1L29_cout_0 = !W1L88;
W1L29 = CARRY(W1L29_cout_0);

--W1L39 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~29COUT1 at LC_X39_Y17_N6
--operation mode is arithmetic

W1L39_cout_1 = !W1L98;
W1L39 = CARRY(W1L39_cout_1);


--W1L49 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~30 at LC_X39_Y17_N7
--operation mode is normal

W1L49_carry_eqn = (!W1L58 & W1L29) # (W1L58 & W1L39);
W1L49 = W1L49_carry_eqn;


--W1L66 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~22 at LC_X39_Y18_N9
--operation mode is arithmetic

W1L66_carry_eqn = (!W1L94 & W1L46) # (W1L94 & W1L56);
W1L66 = W1L66_carry_eqn $ (P8_reg_o[6] & W1L741);

--W1L76 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~22COUT at LC_X39_Y18_N9
--operation mode is arithmetic

W1L76 = CARRY(P8_reg_o[6] & W1L741 # !W1L56);


--W1L851 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~370 at LC_X39_Y16_N4
--operation mode is normal

W1L851 = W1L49 # W1L09 # W1L66 $ N4_safe_q[6];


--W1L841 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~9 at LC_X39_Y16_N9
--operation mode is normal

W1L841 = W1L851 # W1L751 # W1L551 # W1L651;


--W1L471 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_data~51 at LC_X41_Y16_N3
--operation mode is normal

W1L471 = W1L281Q & (W1L841 # W1L271 & W1L371) # !W1L281Q & W1L271 & W1L371;


--M4_reg[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_data_buf|reg[1] at LC_X48_Y20_N4
--operation mode is normal

M4_reg[1]_lut_out = M4_reg[2] & DB1L01Q;
M4_reg[1] = DFFEA(M4_reg[1]_lut_out, GLOBAL(KB1__clk2), GLOBAL(rst_n), , DB1L9, , );


--DB1L21Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|pres_state~22 at LC_X50_Y20_N5
--operation mode is normal

DB1L21Q_lut_out = DB1L31 & DB1L21Q & !AB1L01Q # !DB1L31 & (DB1L11Q # DB1L21Q & !AB1L01Q);
DB1L21Q = DFFEA(DB1L21Q_lut_out, GLOBAL(KB1__clk2), GLOBAL(rst_n), , , , );


--DB1L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[0]~14 at LC_X47_Y19_N7
--operation mode is normal

DB1L1 = DB1L21Q & M4_reg[1];

--P01_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf0|reg_o[0] at LC_X47_Y19_N7
--operation mode is normal

P01_reg_o[0] = DFFEA(DB1L1, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1_byte0_ld, , );


--AB1L9Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~21 at LC_X48_Y18_N8
--operation mode is normal

AB1L9Q_lut_out = DB1L21Q & (AB1L11Q # !AB1L8Q);
AB1L9Q = DFFEA(AB1L9Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--BB4_count[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:byte_counter|count[2] at LC_X48_Y19_N6
--operation mode is normal

BB4_count[2]_lut_out = AB1L8Q & (BB4_count[2] # BB4_count[1] & BB4_count[0]);
BB4_count[2] = DFFEA(BB4_count[2]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1_byte_count_ena, , );


--BB4_count[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:byte_counter|count[1] at LC_X48_Y19_N1
--operation mode is normal

BB4_count[1]_lut_out = AB1L8Q & !BB4_count[2] & (BB4_count[1] $ BB4_count[0]);
BB4_count[1] = DFFEA(BB4_count[1]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1_byte_count_ena, , );


--BB4_count[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:byte_counter|count[0] at LC_X48_Y19_N7
--operation mode is normal

BB4_count[0]_lut_out = !BB4_count[2] & !BB4_count[0] & AB1L8Q;
BB4_count[0] = DFFEA(BB4_count[0]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1_byte_count_ena, , );


--AB1_byte0_ld is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|byte0_ld at LC_X48_Y19_N8
--operation mode is normal

AB1_byte0_ld = AB1L9Q & !BB4_count[1] & !BB4_count[0] & !BB4_count[2];


--AB1L21Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~24 at LC_X48_Y18_N6
--operation mode is normal

AB1L21Q_lut_out = AB1L6 & (AB1L01Q # AB1L7 & AB1L21Q) # !AB1L6 & AB1L7 & AB1L21Q;
AB1L21Q = DFFEA(AB1L21Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--W1L141Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~24 at LC_X48_Y18_N0
--operation mode is normal

W1L141Q_lut_out = AB1L21Q & W1L361 & (W1L141Q # !W1L731Q) # !AB1L21Q & W1L141Q;
W1L141Q = DFFEA(W1L141Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--W1L731Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~20 at LC_X48_Y18_N7
--operation mode is normal

W1L731Q_lut_out = W1L241Q & CB1L84 & (W1L731Q # AB1L21Q) # !W1L241Q & (W1L731Q # AB1L21Q);
W1L731Q = DFFEA(W1L731Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--W1L951 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~371 at LC_X47_Y20_N4
--operation mode is normal

W1L951 = P31_reg_o[4] # P31_reg_o[6] # !P31_reg_o[3] # !P31_reg_o[5];


--P31_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf3|reg_o[0] at LC_X46_Y19_N7
--operation mode is normal

P31_reg_o[0]_sload_eqn = DB1L1;
P31_reg_o[0] = DFFEA(P31_reg_o[0]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1_byte3_ld, , );


--P31_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf3|reg_o[1] at LC_X46_Y19_N1
--operation mode is normal

P31_reg_o[1]_sload_eqn = DB1L2;
P31_reg_o[1] = DFFEA(P31_reg_o[1]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1_byte3_ld, , );


--P31_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf3|reg_o[7] at LC_X46_Y19_N8
--operation mode is normal

P31_reg_o[7]_sload_eqn = DB1L8;
P31_reg_o[7] = DFFEA(P31_reg_o[7]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1_byte3_ld, , );


--W1L061 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~372 at LC_X46_Y19_N6
--operation mode is normal

P31_reg_o[2]_qfbk = P31_reg_o[2];
W1L061 = P31_reg_o[0] # P31_reg_o[2]_qfbk # !P31_reg_o[7] # !P31_reg_o[1];

--P31_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf3|reg_o[2] at LC_X46_Y19_N6
--operation mode is normal

P31_reg_o[2]_sload_eqn = DB1L3;
P31_reg_o[2] = DFFEA(P31_reg_o[2]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1_byte3_ld, , );


--P21_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf2|reg_o[4] at LC_X46_Y19_N5
--operation mode is normal

P21_reg_o[4]_sload_eqn = DB1L5;
P21_reg_o[4] = DFFEA(P21_reg_o[4]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1L3, , );


--P21_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf2|reg_o[5] at LC_X47_Y21_N4
--operation mode is normal

P21_reg_o[5]_sload_eqn = DB1L6;
P21_reg_o[5] = DFFEA(P21_reg_o[5]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1L3, , );


--P21_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf2|reg_o[3] at LC_X46_Y20_N9
--operation mode is normal

P21_reg_o[3]_sload_eqn = DB1L4;
P21_reg_o[3] = DFFEA(P21_reg_o[3]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1L3, , );


--W1L161 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~373 at LC_X46_Y20_N2
--operation mode is normal

P21_reg_o[6]_qfbk = P21_reg_o[6];
W1L161 = P21_reg_o[4] # P21_reg_o[6]_qfbk # !P21_reg_o[5] # !P21_reg_o[3];

--P21_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf2|reg_o[6] at LC_X46_Y20_N2
--operation mode is normal

P21_reg_o[6]_sload_eqn = DB1L7;
P21_reg_o[6] = DFFEA(P21_reg_o[6]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1L3, , );


--P21_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf2|reg_o[0] at LC_X46_Y19_N4
--operation mode is normal

P21_reg_o[0]_sload_eqn = DB1L1;
P21_reg_o[0] = DFFEA(P21_reg_o[0]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1L3, , );


--P21_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf2|reg_o[1] at LC_X46_Y19_N9
--operation mode is normal

P21_reg_o[1]_sload_eqn = DB1L2;
P21_reg_o[1] = DFFEA(P21_reg_o[1]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1L3, , );


--P21_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf2|reg_o[7] at LC_X46_Y19_N0
--operation mode is normal

P21_reg_o[7]_sload_eqn = DB1L8;
P21_reg_o[7] = DFFEA(P21_reg_o[7]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1L3, , );


--W1L261 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~374 at LC_X46_Y19_N3
--operation mode is normal

P21_reg_o[2]_qfbk = P21_reg_o[2];
W1L261 = P21_reg_o[0] # P21_reg_o[2]_qfbk # !P21_reg_o[1] # !P21_reg_o[7];

--P21_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf2|reg_o[2] at LC_X46_Y19_N3
--operation mode is normal

P21_reg_o[2]_sload_eqn = DB1L3;
P21_reg_o[2] = DFFEA(P21_reg_o[2]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1L3, , );


--W1L361 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~375 at LC_X46_Y19_N2
--operation mode is normal

W1L361 = W1L951 # W1L161 # W1L261 # W1L061;


--W1L241Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~25 at LC_X48_Y18_N3
--operation mode is normal

W1L241Q_lut_out = W1L041Q # W1L241Q & !AB1L21Q & CB1L84;
W1L241Q = DFFEA(W1L241Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--W1L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~3 at LC_X47_Y16_N4
--operation mode is arithmetic

W1L1 = !P7_reg_o[0];

--W1L2 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~3COUT at LC_X47_Y16_N4
--operation mode is arithmetic

W1L2 = CARRY(P7_reg_o[0]);


--N3_safe_q[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X48_Y17_N9
--operation mode is arithmetic

N3_safe_q[5]_carry_eqn = (!N3L3 & N3L77) # (N3L3 & N3L87);
N3_safe_q[5]_lut_out = N3_safe_q[5] $ N3_safe_q[5]_carry_eqn;
N3_safe_q[5]_reg_input = !W1L831Q & N3_safe_q[5]_lut_out;
N3_safe_q[5] = DFFEA(N3_safe_q[5]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT at LC_X48_Y17_N9
--operation mode is arithmetic

N3L31 = CARRY(!N3L87 # !N3_safe_q[5]);


--W1L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~4 at LC_X47_Y16_N5
--operation mode is arithmetic

W1L3_carry_eqn = W1L2;
W1L3 = P7_reg_o[1] $ !W1L3_carry_eqn;

--W1L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~4COUT0 at LC_X47_Y16_N5
--operation mode is arithmetic

W1L5_cout_0 = !P7_reg_o[1] & !W1L2;
W1L5 = CARRY(W1L5_cout_0);

--W1L6 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~4COUT1 at LC_X47_Y16_N5
--operation mode is arithmetic

W1L6_cout_1 = !P7_reg_o[1] & !W1L2;
W1L6 = CARRY(W1L6_cout_1);


--N3_safe_q[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X48_Y16_N0
--operation mode is arithmetic

N3_safe_q[6]_carry_eqn = N3L31;
N3_safe_q[6]_lut_out = N3_safe_q[6] $ !N3_safe_q[6]_carry_eqn;
N3_safe_q[6]_reg_input = !W1L831Q & N3_safe_q[6]_lut_out;
N3_safe_q[6] = DFFEA(N3_safe_q[6]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L18 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X48_Y16_N0
--operation mode is arithmetic

N3L18_cout_0 = N3_safe_q[6] & !N3L31;
N3L18 = CARRY(N3L18_cout_0);

--N3L28 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X48_Y16_N0
--operation mode is arithmetic

N3L28_cout_1 = N3_safe_q[6] & !N3L31;
N3L28 = CARRY(N3L28_cout_1);


--CB1L43 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~357 at LC_X47_Y16_N2
--operation mode is normal

CB1L43 = N3_safe_q[5] & (W1L3 $ N3_safe_q[6] # !W1L1) # !N3_safe_q[5] & (W1L1 # W1L3 $ N3_safe_q[6]);


--W1L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~5 at LC_X47_Y16_N6
--operation mode is arithmetic

W1L7_carry_eqn = (!W1L2 & W1L5) # (W1L2 & W1L6);
W1L7 = P7_reg_o[2] $ !W1L7_carry_eqn;

--W1L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~5COUT0 at LC_X47_Y16_N6
--operation mode is arithmetic

W1L9_cout_0 = P7_reg_o[2] & !W1L5;
W1L9 = CARRY(W1L9_cout_0);

--W1L01 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~5COUT1 at LC_X47_Y16_N6
--operation mode is arithmetic

W1L01_cout_1 = P7_reg_o[2] & !W1L6;
W1L01 = CARRY(W1L01_cout_1);


--N3_safe_q[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X48_Y16_N1
--operation mode is arithmetic

N3_safe_q[7]_carry_eqn = (!N3L31 & N3L18) # (N3L31 & N3L28);
N3_safe_q[7]_lut_out = N3_safe_q[7] $ N3_safe_q[7]_carry_eqn;
N3_safe_q[7]_reg_input = !W1L831Q & N3_safe_q[7]_lut_out;
N3_safe_q[7] = DFFEA(N3_safe_q[7]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L48 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X48_Y16_N1
--operation mode is arithmetic

N3L48_cout_0 = !N3L18 # !N3_safe_q[7];
N3L48 = CARRY(N3L48_cout_0);

--N3L58 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X48_Y16_N1
--operation mode is arithmetic

N3L58_cout_1 = !N3L28 # !N3_safe_q[7];
N3L58 = CARRY(N3L58_cout_1);


--W1L52 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~10 at LC_X47_Y15_N1
--operation mode is arithmetic

W1L52_carry_eqn = (!W1L02 & W1L32) # (W1L02 & W1L42);
W1L52 = P7_reg_o[7] $ W1L52_carry_eqn;

--W1L72 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~10COUT0 at LC_X47_Y15_N1
--operation mode is arithmetic

W1L72_cout_0 = !W1L32 # !P7_reg_o[7];
W1L72 = CARRY(W1L72_cout_0);

--W1L82 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~10COUT1 at LC_X47_Y15_N1
--operation mode is arithmetic

W1L82_cout_1 = !W1L42 # !P7_reg_o[7];
W1L82 = CARRY(W1L82_cout_1);


--N3_safe_q[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[12] at LC_X48_Y16_N6
--operation mode is arithmetic

N3_safe_q[12]_carry_eqn = (!N3L32 & N3L49) # (N3L32 & N3L59);
N3_safe_q[12]_lut_out = N3_safe_q[12] $ !N3_safe_q[12]_carry_eqn;
N3_safe_q[12]_reg_input = !W1L831Q & N3_safe_q[12]_lut_out;
N3_safe_q[12] = DFFEA(N3_safe_q[12]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L79 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[12]~COUT0 at LC_X48_Y16_N6
--operation mode is arithmetic

N3L79_cout_0 = N3_safe_q[12] & !N3L49;
N3L79 = CARRY(N3L79_cout_0);

--N3L89 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[12]~COUT1 at LC_X48_Y16_N6
--operation mode is arithmetic

N3L89_cout_1 = N3_safe_q[12] & !N3L59;
N3L89 = CARRY(N3L89_cout_1);


--CB1L53 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~358 at LC_X47_Y16_N1
--operation mode is normal

CB1L53 = N3_safe_q[7] & (W1L52 $ N3_safe_q[12] # !W1L7) # !N3_safe_q[7] & (W1L7 # W1L52 $ N3_safe_q[12]);


--W1L12 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~9 at LC_X47_Y15_N0
--operation mode is arithmetic

W1L12_carry_eqn = W1L02;
W1L12 = P7_reg_o[6] $ !W1L12_carry_eqn;

--W1L32 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~9COUT0 at LC_X47_Y15_N0
--operation mode is arithmetic

W1L32_cout_0 = P7_reg_o[6] & !W1L02;
W1L32 = CARRY(W1L32_cout_0);

--W1L42 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~9COUT1 at LC_X47_Y15_N0
--operation mode is arithmetic

W1L42_cout_1 = P7_reg_o[6] & !W1L02;
W1L42 = CARRY(W1L42_cout_1);


--N3_safe_q[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[11] at LC_X48_Y16_N5
--operation mode is arithmetic

N3_safe_q[11]_carry_eqn = N3L32;
N3_safe_q[11]_lut_out = N3_safe_q[11] $ N3_safe_q[11]_carry_eqn;
N3_safe_q[11]_reg_input = !W1L831Q & N3_safe_q[11]_lut_out;
N3_safe_q[11] = DFFEA(N3_safe_q[11]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L49 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[11]~COUT0 at LC_X48_Y16_N5
--operation mode is arithmetic

N3L49_cout_0 = !N3L32 # !N3_safe_q[11];
N3L49 = CARRY(N3L49_cout_0);

--N3L59 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[11]~COUT1 at LC_X48_Y16_N5
--operation mode is arithmetic

N3L59_cout_1 = !N3L32 # !N3_safe_q[11];
N3L59 = CARRY(N3L59_cout_1);


--W1L33 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~12 at LC_X47_Y15_N3
--operation mode is arithmetic

W1L33_carry_eqn = (!W1L02 & W1L13) # (W1L02 & W1L23);
W1L33 = P7_reg_o[9] $ W1L33_carry_eqn;

--W1L53 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~12COUT0 at LC_X47_Y15_N3
--operation mode is arithmetic

W1L53_cout_0 = !W1L13 # !P7_reg_o[9];
W1L53 = CARRY(W1L53_cout_0);

--W1L63 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~12COUT1 at LC_X47_Y15_N3
--operation mode is arithmetic

W1L63_cout_1 = !W1L23 # !P7_reg_o[9];
W1L63 = CARRY(W1L63_cout_1);


--N3_safe_q[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[14] at LC_X48_Y16_N8
--operation mode is arithmetic

N3_safe_q[14]_carry_eqn = (!N3L32 & N3L001) # (N3L32 & N3L101);
N3_safe_q[14]_lut_out = N3_safe_q[14] $ !N3_safe_q[14]_carry_eqn;
N3_safe_q[14]_reg_input = !W1L831Q & N3_safe_q[14]_lut_out;
N3_safe_q[14] = DFFEA(N3_safe_q[14]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L301 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[14]~COUT0 at LC_X48_Y16_N8
--operation mode is arithmetic

N3L301_cout_0 = N3_safe_q[14] & !N3L001;
N3L301 = CARRY(N3L301_cout_0);

--N3L401 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[14]~COUT1 at LC_X48_Y16_N8
--operation mode is arithmetic

N3L401_cout_1 = N3_safe_q[14] & !N3L101;
N3L401 = CARRY(N3L401_cout_1);


--CB1L63 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~359 at LC_X47_Y15_N8
--operation mode is normal

CB1L63 = N3_safe_q[11] & (W1L33 $ N3_safe_q[14] # !W1L12) # !N3_safe_q[11] & (W1L12 # W1L33 $ N3_safe_q[14]);


--W1L51 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~7 at LC_X47_Y16_N8
--operation mode is arithmetic

W1L51_carry_eqn = (!W1L2 & W1L31) # (W1L2 & W1L41);
W1L51 = P7_reg_o[4] $ !W1L51_carry_eqn;

--W1L71 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~7COUT0 at LC_X47_Y16_N8
--operation mode is arithmetic

W1L71_cout_0 = P7_reg_o[4] & !W1L31;
W1L71 = CARRY(W1L71_cout_0);

--W1L81 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~7COUT1 at LC_X47_Y16_N8
--operation mode is arithmetic

W1L81_cout_1 = P7_reg_o[4] & !W1L41;
W1L81 = CARRY(W1L81_cout_1);


--N3_safe_q[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[9] at LC_X48_Y16_N3
--operation mode is arithmetic

N3_safe_q[9]_carry_eqn = (!N3L31 & N3L78) # (N3L31 & N3L88);
N3_safe_q[9]_lut_out = N3_safe_q[9] $ N3_safe_q[9]_carry_eqn;
N3_safe_q[9]_reg_input = !W1L831Q & N3_safe_q[9]_lut_out;
N3_safe_q[9] = DFFEA(N3_safe_q[9]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L09 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[9]~COUT0 at LC_X48_Y16_N3
--operation mode is arithmetic

N3L09_cout_0 = !N3L78 # !N3_safe_q[9];
N3L09 = CARRY(N3L09_cout_0);

--N3L19 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[9]~COUT1 at LC_X48_Y16_N3
--operation mode is arithmetic

N3L19_cout_1 = !N3L88 # !N3_safe_q[9];
N3L19 = CARRY(N3L19_cout_1);


--W1L11 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~6 at LC_X47_Y16_N7
--operation mode is arithmetic

W1L11_carry_eqn = (!W1L2 & W1L9) # (W1L2 & W1L01);
W1L11 = P7_reg_o[3] $ W1L11_carry_eqn;

--W1L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~6COUT0 at LC_X47_Y16_N7
--operation mode is arithmetic

W1L31_cout_0 = !W1L9 # !P7_reg_o[3];
W1L31 = CARRY(W1L31_cout_0);

--W1L41 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~6COUT1 at LC_X47_Y16_N7
--operation mode is arithmetic

W1L41_cout_1 = !W1L01 # !P7_reg_o[3];
W1L41 = CARRY(W1L41_cout_1);


--N3_safe_q[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X48_Y16_N2
--operation mode is arithmetic

N3_safe_q[8]_carry_eqn = (!N3L31 & N3L48) # (N3L31 & N3L58);
N3_safe_q[8]_lut_out = N3_safe_q[8] $ !N3_safe_q[8]_carry_eqn;
N3_safe_q[8]_reg_input = !W1L831Q & N3_safe_q[8]_lut_out;
N3_safe_q[8] = DFFEA(N3_safe_q[8]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L78 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[8]~COUT0 at LC_X48_Y16_N2
--operation mode is arithmetic

N3L78_cout_0 = N3_safe_q[8] & !N3L48;
N3L78 = CARRY(N3L78_cout_0);

--N3L88 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[8]~COUT1 at LC_X48_Y16_N2
--operation mode is arithmetic

N3L88_cout_1 = N3_safe_q[8] & !N3L58;
N3L88 = CARRY(N3L88_cout_1);


--CB1L73 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~360 at LC_X47_Y16_N3
--operation mode is normal

CB1L73 = W1L51 & (N3_safe_q[8] $ W1L11 # !N3_safe_q[9]) # !W1L51 & (N3_safe_q[9] # N3_safe_q[8] $ W1L11);


--CB1L83 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~361 at LC_X47_Y16_N0
--operation mode is normal

CB1L83 = CB1L73 # CB1L53 # CB1L63 # CB1L43;


--W1L34 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~15 at LC_X47_Y15_N6
--operation mode is normal

W1L34_carry_eqn = (!W1L83 & W1L14) # (W1L83 & W1L24);
W1L34 = W1L34_carry_eqn $ !P7_reg_o[12];


--N3_safe_q[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[17] at LC_X48_Y15_N1
--operation mode is arithmetic

N3_safe_q[17]_carry_eqn = (!N3L33 & N3L701) # (N3L33 & N3L801);
N3_safe_q[17]_lut_out = N3_safe_q[17] $ N3_safe_q[17]_carry_eqn;
N3_safe_q[17]_reg_input = !W1L831Q & N3_safe_q[17]_lut_out;
N3_safe_q[17] = DFFEA(N3_safe_q[17]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L011 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[17]~COUT0 at LC_X48_Y15_N1
--operation mode is arithmetic

N3L011_cout_0 = !N3L701 # !N3_safe_q[17];
N3L011 = CARRY(N3L011_cout_0);

--N3L111 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[17]~COUT1 at LC_X48_Y15_N1
--operation mode is arithmetic

N3L111_cout_1 = !N3L801 # !N3_safe_q[17];
N3L111 = CARRY(N3L111_cout_1);


--W1L91 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~8 at LC_X47_Y16_N9
--operation mode is arithmetic

W1L91_carry_eqn = (!W1L2 & W1L71) # (W1L2 & W1L81);
W1L91 = P7_reg_o[5] $ W1L91_carry_eqn;

--W1L02 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~8COUT at LC_X47_Y16_N9
--operation mode is arithmetic

W1L02 = CARRY(!W1L81 # !P7_reg_o[5]);


--N3_safe_q[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[10] at LC_X48_Y16_N4
--operation mode is arithmetic

N3_safe_q[10]_carry_eqn = (!N3L31 & N3L09) # (N3L31 & N3L19);
N3_safe_q[10]_lut_out = N3_safe_q[10] $ !N3_safe_q[10]_carry_eqn;
N3_safe_q[10]_reg_input = !W1L831Q & N3_safe_q[10]_lut_out;
N3_safe_q[10] = DFFEA(N3_safe_q[10]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L32 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT at LC_X48_Y16_N4
--operation mode is arithmetic

N3L32 = CARRY(N3_safe_q[10] & !N3L19);


--CB1L93 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~362 at LC_X47_Y15_N7
--operation mode is normal

CB1L93 = N3_safe_q[17] & (W1L91 $ N3_safe_q[10] # !W1L34) # !N3_safe_q[17] & (W1L34 # W1L91 $ N3_safe_q[10]);


--W1L73 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~13 at LC_X47_Y15_N4
--operation mode is arithmetic

W1L73_carry_eqn = (!W1L02 & W1L53) # (W1L02 & W1L63);
W1L73 = P7_reg_o[10] $ !W1L73_carry_eqn;

--W1L83 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~13COUT at LC_X47_Y15_N4
--operation mode is arithmetic

W1L83 = CARRY(P7_reg_o[10] & !W1L63);


--N3_safe_q[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[15] at LC_X48_Y16_N9
--operation mode is arithmetic

N3_safe_q[15]_carry_eqn = (!N3L32 & N3L301) # (N3L32 & N3L401);
N3_safe_q[15]_lut_out = N3_safe_q[15] $ N3_safe_q[15]_carry_eqn;
N3_safe_q[15]_reg_input = !W1L831Q & N3_safe_q[15]_lut_out;
N3_safe_q[15] = DFFEA(N3_safe_q[15]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L33 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT at LC_X48_Y16_N9
--operation mode is arithmetic

N3L33 = CARRY(!N3L401 # !N3_safe_q[15]);


--W1L93 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~14 at LC_X47_Y15_N5
--operation mode is arithmetic

W1L93_carry_eqn = W1L83;
W1L93 = P7_reg_o[11] $ W1L93_carry_eqn;

--W1L14 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~14COUT0 at LC_X47_Y15_N5
--operation mode is arithmetic

W1L14_cout_0 = !W1L83 # !P7_reg_o[11];
W1L14 = CARRY(W1L14_cout_0);

--W1L24 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~14COUT1 at LC_X47_Y15_N5
--operation mode is arithmetic

W1L24_cout_1 = !W1L83 # !P7_reg_o[11];
W1L24 = CARRY(W1L24_cout_1);


--N3_safe_q[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[16] at LC_X48_Y15_N0
--operation mode is arithmetic

N3_safe_q[16]_carry_eqn = N3L33;
N3_safe_q[16]_lut_out = N3_safe_q[16] $ !N3_safe_q[16]_carry_eqn;
N3_safe_q[16]_reg_input = !W1L831Q & N3_safe_q[16]_lut_out;
N3_safe_q[16] = DFFEA(N3_safe_q[16]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L701 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[16]~COUT0 at LC_X48_Y15_N0
--operation mode is arithmetic

N3L701_cout_0 = N3_safe_q[16] & !N3L33;
N3L701 = CARRY(N3L701_cout_0);

--N3L801 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[16]~COUT1 at LC_X48_Y15_N0
--operation mode is arithmetic

N3L801_cout_1 = N3_safe_q[16] & !N3L33;
N3L801 = CARRY(N3L801_cout_1);


--CB1L04 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~363 at LC_X47_Y15_N9
--operation mode is normal

CB1L04 = W1L73 & (W1L93 $ N3_safe_q[16] # !N3_safe_q[15]) # !W1L73 & (N3_safe_q[15] # W1L93 $ N3_safe_q[16]);


--N3_safe_q[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[31] at LC_X48_Y14_N5
--operation mode is normal

N3_safe_q[31]_carry_eqn = N3L36;
N3_safe_q[31]_lut_out = N3_safe_q[31] $ N3_safe_q[31]_carry_eqn;
N3_safe_q[31]_reg_input = !W1L831Q & N3_safe_q[31]_lut_out;
N3_safe_q[31] = DFFEA(N3_safe_q[31]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );


--N3_safe_q[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[30] at LC_X48_Y14_N4
--operation mode is arithmetic

N3_safe_q[30]_carry_eqn = (!N3L35 & N3L241) # (N3L35 & N3L341);
N3_safe_q[30]_lut_out = N3_safe_q[30] $ !N3_safe_q[30]_carry_eqn;
N3_safe_q[30]_reg_input = !W1L831Q & N3_safe_q[30]_lut_out;
N3_safe_q[30] = DFFEA(N3_safe_q[30]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L36 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[30]~COUT at LC_X48_Y14_N4
--operation mode is arithmetic

N3L36 = CARRY(N3_safe_q[30] & !N3L341);


--W1L92 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~11 at LC_X47_Y15_N2
--operation mode is arithmetic

W1L92_carry_eqn = (!W1L02 & W1L72) # (W1L02 & W1L82);
W1L92 = P7_reg_o[8] $ !W1L92_carry_eqn;

--W1L13 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~11COUT0 at LC_X47_Y15_N2
--operation mode is arithmetic

W1L13_cout_0 = P7_reg_o[8] & !W1L72;
W1L13 = CARRY(W1L13_cout_0);

--W1L23 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~11COUT1 at LC_X47_Y15_N2
--operation mode is arithmetic

W1L23_cout_1 = P7_reg_o[8] & !W1L82;
W1L23 = CARRY(W1L23_cout_1);


--N3_safe_q[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[13] at LC_X48_Y16_N7
--operation mode is arithmetic

N3_safe_q[13]_carry_eqn = (!N3L32 & N3L79) # (N3L32 & N3L89);
N3_safe_q[13]_lut_out = N3_safe_q[13] $ N3_safe_q[13]_carry_eqn;
N3_safe_q[13]_reg_input = !W1L831Q & N3_safe_q[13]_lut_out;
N3_safe_q[13] = DFFEA(N3_safe_q[13]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L001 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[13]~COUT0 at LC_X48_Y16_N7
--operation mode is arithmetic

N3L001_cout_0 = !N3L79 # !N3_safe_q[13];
N3L001 = CARRY(N3L001_cout_0);

--N3L101 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[13]~COUT1 at LC_X48_Y16_N7
--operation mode is arithmetic

N3L101_cout_1 = !N3L89 # !N3_safe_q[13];
N3L101 = CARRY(N3L101_cout_1);


--CB1L14 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~364 at LC_X48_Y14_N6
--operation mode is normal

CB1L14 = N3_safe_q[31] # N3_safe_q[30] # W1L92 $ N3_safe_q[13];


--N3_safe_q[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[29] at LC_X48_Y14_N3
--operation mode is arithmetic

N3_safe_q[29]_carry_eqn = (!N3L35 & N3L931) # (N3L35 & N3L041);
N3_safe_q[29]_lut_out = N3_safe_q[29] $ N3_safe_q[29]_carry_eqn;
N3_safe_q[29]_reg_input = !W1L831Q & N3_safe_q[29]_lut_out;
N3_safe_q[29] = DFFEA(N3_safe_q[29]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L241 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[29]~COUT0 at LC_X48_Y14_N3
--operation mode is arithmetic

N3L241_cout_0 = !N3L931 # !N3_safe_q[29];
N3L241 = CARRY(N3L241_cout_0);

--N3L341 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[29]~COUT1 at LC_X48_Y14_N3
--operation mode is arithmetic

N3L341_cout_1 = !N3L041 # !N3_safe_q[29];
N3L341 = CARRY(N3L341_cout_1);


--N3_safe_q[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[28] at LC_X48_Y14_N2
--operation mode is arithmetic

N3_safe_q[28]_carry_eqn = (!N3L35 & N3L631) # (N3L35 & N3L731);
N3_safe_q[28]_lut_out = N3_safe_q[28] $ !N3_safe_q[28]_carry_eqn;
N3_safe_q[28]_reg_input = !W1L831Q & N3_safe_q[28]_lut_out;
N3_safe_q[28] = DFFEA(N3_safe_q[28]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L931 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[28]~COUT0 at LC_X48_Y14_N2
--operation mode is arithmetic

N3L931_cout_0 = N3_safe_q[28] & !N3L631;
N3L931 = CARRY(N3L931_cout_0);

--N3L041 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[28]~COUT1 at LC_X48_Y14_N2
--operation mode is arithmetic

N3L041_cout_1 = N3_safe_q[28] & !N3L731;
N3L041 = CARRY(N3L041_cout_1);


--N3_safe_q[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[27] at LC_X48_Y14_N1
--operation mode is arithmetic

N3_safe_q[27]_carry_eqn = (!N3L35 & N3L331) # (N3L35 & N3L431);
N3_safe_q[27]_lut_out = N3_safe_q[27] $ N3_safe_q[27]_carry_eqn;
N3_safe_q[27]_reg_input = !W1L831Q & N3_safe_q[27]_lut_out;
N3_safe_q[27] = DFFEA(N3_safe_q[27]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L631 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[27]~COUT0 at LC_X48_Y14_N1
--operation mode is arithmetic

N3L631_cout_0 = !N3L331 # !N3_safe_q[27];
N3L631 = CARRY(N3L631_cout_0);

--N3L731 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[27]~COUT1 at LC_X48_Y14_N1
--operation mode is arithmetic

N3L731_cout_1 = !N3L431 # !N3_safe_q[27];
N3L731 = CARRY(N3L731_cout_1);


--N3_safe_q[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[26] at LC_X48_Y14_N0
--operation mode is arithmetic

N3_safe_q[26]_carry_eqn = N3L35;
N3_safe_q[26]_lut_out = N3_safe_q[26] $ !N3_safe_q[26]_carry_eqn;
N3_safe_q[26]_reg_input = !W1L831Q & N3_safe_q[26]_lut_out;
N3_safe_q[26] = DFFEA(N3_safe_q[26]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L331 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[26]~COUT0 at LC_X48_Y14_N0
--operation mode is arithmetic

N3L331_cout_0 = N3_safe_q[26] & !N3L35;
N3L331 = CARRY(N3L331_cout_0);

--N3L431 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[26]~COUT1 at LC_X48_Y14_N0
--operation mode is arithmetic

N3L431_cout_1 = N3_safe_q[26] & !N3L35;
N3L431 = CARRY(N3L431_cout_1);


--CB1L24 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~365 at LC_X48_Y14_N7
--operation mode is normal

CB1L24 = N3_safe_q[29] # N3_safe_q[26] # N3_safe_q[27] # N3_safe_q[28];


--CB1L34 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~366 at LC_X48_Y14_N9
--operation mode is normal

CB1L34 = CB1L24 # CB1L04 # CB1L93 # CB1L14;


--N3_safe_q[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X48_Y17_N4
--operation mode is arithmetic

N3_safe_q[0]_lut_out = !N3_safe_q[0];
N3_safe_q[0]_reg_input = !W1L831Q & N3_safe_q[0]_lut_out;
N3_safe_q[0] = DFFEA(N3_safe_q[0]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT at LC_X48_Y17_N4
--operation mode is arithmetic

N3L3 = CARRY(N3_safe_q[0]);


--N3_safe_q[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[25] at LC_X48_Y15_N9
--operation mode is arithmetic

N3_safe_q[25]_carry_eqn = (!N3L34 & N3L921) # (N3L34 & N3L031);
N3_safe_q[25]_lut_out = N3_safe_q[25] $ N3_safe_q[25]_carry_eqn;
N3_safe_q[25]_reg_input = !W1L831Q & N3_safe_q[25]_lut_out;
N3_safe_q[25] = DFFEA(N3_safe_q[25]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L35 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT at LC_X48_Y15_N9
--operation mode is arithmetic

N3L35 = CARRY(!N3L031 # !N3_safe_q[25]);


--N3_safe_q[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[24] at LC_X48_Y15_N8
--operation mode is arithmetic

N3_safe_q[24]_carry_eqn = (!N3L34 & N3L621) # (N3L34 & N3L721);
N3_safe_q[24]_lut_out = N3_safe_q[24] $ !N3_safe_q[24]_carry_eqn;
N3_safe_q[24]_reg_input = !W1L831Q & N3_safe_q[24]_lut_out;
N3_safe_q[24] = DFFEA(N3_safe_q[24]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L921 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[24]~COUT0 at LC_X48_Y15_N8
--operation mode is arithmetic

N3L921_cout_0 = N3_safe_q[24] & !N3L621;
N3L921 = CARRY(N3L921_cout_0);

--N3L031 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[24]~COUT1 at LC_X48_Y15_N8
--operation mode is arithmetic

N3L031_cout_1 = N3_safe_q[24] & !N3L721;
N3L031 = CARRY(N3L031_cout_1);


--N3_safe_q[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[23] at LC_X48_Y15_N7
--operation mode is arithmetic

N3_safe_q[23]_carry_eqn = (!N3L34 & N3L321) # (N3L34 & N3L421);
N3_safe_q[23]_lut_out = N3_safe_q[23] $ N3_safe_q[23]_carry_eqn;
N3_safe_q[23]_reg_input = !W1L831Q & N3_safe_q[23]_lut_out;
N3_safe_q[23] = DFFEA(N3_safe_q[23]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L621 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[23]~COUT0 at LC_X48_Y15_N7
--operation mode is arithmetic

N3L621_cout_0 = !N3L321 # !N3_safe_q[23];
N3L621 = CARRY(N3L621_cout_0);

--N3L721 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[23]~COUT1 at LC_X48_Y15_N7
--operation mode is arithmetic

N3L721_cout_1 = !N3L421 # !N3_safe_q[23];
N3L721 = CARRY(N3L721_cout_1);


--N3_safe_q[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[22] at LC_X48_Y15_N6
--operation mode is arithmetic

N3_safe_q[22]_carry_eqn = (!N3L34 & N3L021) # (N3L34 & N3L121);
N3_safe_q[22]_lut_out = N3_safe_q[22] $ !N3_safe_q[22]_carry_eqn;
N3_safe_q[22]_reg_input = !W1L831Q & N3_safe_q[22]_lut_out;
N3_safe_q[22] = DFFEA(N3_safe_q[22]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L321 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[22]~COUT0 at LC_X48_Y15_N6
--operation mode is arithmetic

N3L321_cout_0 = N3_safe_q[22] & !N3L021;
N3L321 = CARRY(N3L321_cout_0);

--N3L421 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[22]~COUT1 at LC_X48_Y15_N6
--operation mode is arithmetic

N3L421_cout_1 = N3_safe_q[22] & !N3L121;
N3L421 = CARRY(N3L421_cout_1);


--CB1L44 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~367 at LC_X48_Y17_N2
--operation mode is normal

CB1L44 = N3_safe_q[25] # N3_safe_q[23] # N3_safe_q[22] # N3_safe_q[24];


--N3_safe_q[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[21] at LC_X48_Y15_N5
--operation mode is arithmetic

N3_safe_q[21]_carry_eqn = N3L34;
N3_safe_q[21]_lut_out = N3_safe_q[21] $ N3_safe_q[21]_carry_eqn;
N3_safe_q[21]_reg_input = !W1L831Q & N3_safe_q[21]_lut_out;
N3_safe_q[21] = DFFEA(N3_safe_q[21]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L021 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[21]~COUT0 at LC_X48_Y15_N5
--operation mode is arithmetic

N3L021_cout_0 = !N3L34 # !N3_safe_q[21];
N3L021 = CARRY(N3L021_cout_0);

--N3L121 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[21]~COUT1 at LC_X48_Y15_N5
--operation mode is arithmetic

N3L121_cout_1 = !N3L34 # !N3_safe_q[21];
N3L121 = CARRY(N3L121_cout_1);


--N3_safe_q[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[20] at LC_X48_Y15_N4
--operation mode is arithmetic

N3_safe_q[20]_carry_eqn = (!N3L33 & N3L611) # (N3L33 & N3L711);
N3_safe_q[20]_lut_out = N3_safe_q[20] $ !N3_safe_q[20]_carry_eqn;
N3_safe_q[20]_reg_input = !W1L831Q & N3_safe_q[20]_lut_out;
N3_safe_q[20] = DFFEA(N3_safe_q[20]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L34 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT at LC_X48_Y15_N4
--operation mode is arithmetic

N3L34 = CARRY(N3_safe_q[20] & !N3L711);


--N3_safe_q[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[19] at LC_X48_Y15_N3
--operation mode is arithmetic

N3_safe_q[19]_carry_eqn = (!N3L33 & N3L311) # (N3L33 & N3L411);
N3_safe_q[19]_lut_out = N3_safe_q[19] $ N3_safe_q[19]_carry_eqn;
N3_safe_q[19]_reg_input = !W1L831Q & N3_safe_q[19]_lut_out;
N3_safe_q[19] = DFFEA(N3_safe_q[19]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L611 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[19]~COUT0 at LC_X48_Y15_N3
--operation mode is arithmetic

N3L611_cout_0 = !N3L311 # !N3_safe_q[19];
N3L611 = CARRY(N3L611_cout_0);

--N3L711 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[19]~COUT1 at LC_X48_Y15_N3
--operation mode is arithmetic

N3L711_cout_1 = !N3L411 # !N3_safe_q[19];
N3L711 = CARRY(N3L711_cout_1);


--N3_safe_q[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[18] at LC_X48_Y15_N2
--operation mode is arithmetic

N3_safe_q[18]_carry_eqn = (!N3L33 & N3L011) # (N3L33 & N3L111);
N3_safe_q[18]_lut_out = N3_safe_q[18] $ !N3_safe_q[18]_carry_eqn;
N3_safe_q[18]_reg_input = !W1L831Q & N3_safe_q[18]_lut_out;
N3_safe_q[18] = DFFEA(N3_safe_q[18]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L311 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[18]~COUT0 at LC_X48_Y15_N2
--operation mode is arithmetic

N3L311_cout_0 = N3_safe_q[18] & !N3L011;
N3L311 = CARRY(N3L311_cout_0);

--N3L411 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[18]~COUT1 at LC_X48_Y15_N2
--operation mode is arithmetic

N3L411_cout_1 = N3_safe_q[18] & !N3L111;
N3L411 = CARRY(N3L411_cout_1);


--CB1L54 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~368 at LC_X48_Y17_N0
--operation mode is normal

CB1L54 = N3_safe_q[20] # N3_safe_q[21] # N3_safe_q[19] # N3_safe_q[18];


--N3_safe_q[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X48_Y17_N8
--operation mode is arithmetic

N3_safe_q[4]_carry_eqn = (!N3L3 & N3L47) # (N3L3 & N3L57);
N3_safe_q[4]_lut_out = N3_safe_q[4] $ !N3_safe_q[4]_carry_eqn;
N3_safe_q[4]_reg_input = !W1L831Q & N3_safe_q[4]_lut_out;
N3_safe_q[4] = DFFEA(N3_safe_q[4]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L77 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X48_Y17_N8
--operation mode is arithmetic

N3L77_cout_0 = N3_safe_q[4] & !N3L47;
N3L77 = CARRY(N3L77_cout_0);

--N3L87 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X48_Y17_N8
--operation mode is arithmetic

N3L87_cout_1 = N3_safe_q[4] & !N3L57;
N3L87 = CARRY(N3L87_cout_1);


--N3_safe_q[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X48_Y17_N7
--operation mode is arithmetic

N3_safe_q[3]_carry_eqn = (!N3L3 & N3L17) # (N3L3 & N3L27);
N3_safe_q[3]_lut_out = N3_safe_q[3] $ N3_safe_q[3]_carry_eqn;
N3_safe_q[3]_reg_input = !W1L831Q & N3_safe_q[3]_lut_out;
N3_safe_q[3] = DFFEA(N3_safe_q[3]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L47 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X48_Y17_N7
--operation mode is arithmetic

N3L47_cout_0 = !N3L17 # !N3_safe_q[3];
N3L47 = CARRY(N3L47_cout_0);

--N3L57 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X48_Y17_N7
--operation mode is arithmetic

N3L57_cout_1 = !N3L27 # !N3_safe_q[3];
N3L57 = CARRY(N3L57_cout_1);


--N3_safe_q[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X48_Y17_N6
--operation mode is arithmetic

N3_safe_q[2]_carry_eqn = (!N3L3 & N3L86) # (N3L3 & N3L96);
N3_safe_q[2]_lut_out = N3_safe_q[2] $ !N3_safe_q[2]_carry_eqn;
N3_safe_q[2]_reg_input = !W1L831Q & N3_safe_q[2]_lut_out;
N3_safe_q[2] = DFFEA(N3_safe_q[2]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L17 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X48_Y17_N6
--operation mode is arithmetic

N3L17_cout_0 = N3_safe_q[2] & !N3L86;
N3L17 = CARRY(N3L17_cout_0);

--N3L27 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X48_Y17_N6
--operation mode is arithmetic

N3L27_cout_1 = N3_safe_q[2] & !N3L96;
N3L27 = CARRY(N3L27_cout_1);


--N3_safe_q[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X48_Y17_N5
--operation mode is arithmetic

N3_safe_q[1]_carry_eqn = N3L3;
N3_safe_q[1]_lut_out = N3_safe_q[1] $ N3_safe_q[1]_carry_eqn;
N3_safe_q[1]_reg_input = !W1L831Q & N3_safe_q[1]_lut_out;
N3_safe_q[1] = DFFEA(N3_safe_q[1]_reg_input, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1_crc_ena, , );

--N3L86 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X48_Y17_N5
--operation mode is arithmetic

N3L86_cout_0 = !N3L3 # !N3_safe_q[1];
N3L86 = CARRY(N3L86_cout_0);

--N3L96 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_7|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X48_Y17_N5
--operation mode is arithmetic

N3L96_cout_1 = !N3L3 # !N3_safe_q[1];
N3L96 = CARRY(N3L96_cout_1);


--CB1L64 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~369 at LC_X48_Y17_N1
--operation mode is normal

CB1L64 = N3_safe_q[3] # N3_safe_q[2] # N3_safe_q[1] # N3_safe_q[4];


--CB1L74 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~370 at LC_X48_Y17_N3
--operation mode is normal

CB1L74 = N3_safe_q[0] # CB1L54 # CB1L64 # CB1L44;


--CB1L84 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~371 at LC_X48_Y14_N8
--operation mode is normal

CB1L84 = CB1L34 # CB1L83 # CB1L74;


--W1L641 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~2 at LC_X46_Y16_N6
--operation mode is normal

W1L641 = BB1_count[1] & BB1_count[0] & W1L051;


--W1L181Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~23 at LC_X41_Y17_N8
--operation mode is normal

W1L181Q_lut_out = W1L041Q & !W1L871Q;
W1L181Q = DFFEA(W1L181Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--W1L681Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~28 at LC_X41_Y17_N5
--operation mode is normal

W1L681Q_lut_out = W1L771 # W1L941 & W1L381Q;
W1L681Q = DFFEA(W1L681Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M4_reg[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_data_buf|reg[2] at LC_X48_Y20_N1
--operation mode is normal

M4_reg[2]_lut_out = DB1L01Q & M4_reg[3];
M4_reg[2] = DFFEA(M4_reg[2]_lut_out, GLOBAL(KB1__clk2), GLOBAL(rst_n), , DB1L9, , );


--DB1L2 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[1]~13 at LC_X47_Y19_N0
--operation mode is normal

DB1L2 = DB1L21Q & M4_reg[2];

--P01_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf0|reg_o[1] at LC_X47_Y19_N0
--operation mode is normal

P01_reg_o[1] = DFFEA(DB1L2, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1_byte0_ld, , );


--M4_reg[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_data_buf|reg[3] at LC_X48_Y20_N6
--operation mode is normal

M4_reg[3]_lut_out = DB1L01Q & M4_reg[4];
M4_reg[3] = DFFEA(M4_reg[3]_lut_out, GLOBAL(KB1__clk2), GLOBAL(rst_n), , DB1L9, , );


--DB1L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[2]~12 at LC_X47_Y19_N4
--operation mode is normal

DB1L3 = DB1L21Q & M4_reg[3];

--P01_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf0|reg_o[2] at LC_X47_Y19_N4
--operation mode is normal

P01_reg_o[2] = DFFEA(DB1L3, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1_byte0_ld, , );


--P01_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf0|reg_o[3] at LC_X47_Y19_N3
--operation mode is normal

P01_reg_o[3]_sload_eqn = DB1L4;
P01_reg_o[3] = DFFEA(P01_reg_o[3]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1_byte0_ld, , );


--X1L08Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~20 at LC_X29_Y22_N5
--operation mode is normal

X1L08Q_lut_out = !X1L68Q & (X1L08Q # C1L6Q);
X1L08Q = DFFEA(X1L08Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P4_reg_o[1] is dispatch:cmd0|reg:reply0|reg_o[1] at LC_X35_Y21_N4
--operation mode is normal

P4_reg_o[1]_lut_out = P2_reg_o[1] & (P2_reg_o[14] # P2_reg_o[13] # !P2_reg_o[15]);
P4_reg_o[1] = DFFEA(P4_reg_o[1]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--X1L58Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~25 at LC_X25_Y21_N9
--operation mode is normal

X1L58Q_lut_out = X1L48Q # X1L58Q & EB1L12Q;
X1L58Q = DFFEA(X1L58Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--X1L45 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_next_state.calculate_crc~82 at LC_X25_Y21_N3
--operation mode is normal

X1L45 = X1L16Q & (X1L38Q # X1L58Q);


--BB6_count[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[5] at LC_X25_Y21_N6
--operation mode is normal

BB6_count[5]_lut_out = !X1L16Q & !X1L85Q & (BB6_count[5] # BB6L12);
BB6_count[5] = DFFEA(BB6_count[5]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--BB6_count[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[4] at LC_X25_Y20_N0
--operation mode is normal

BB6_count[4]_lut_out = BB6L71 & !X1L16Q & !X1L85Q & !BB6_count[5];
BB6_count[4] = DFFEA(BB6_count[4]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--BB6_count[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[3] at LC_X25_Y20_N7
--operation mode is normal

BB6_count[3]_lut_out = BB6L31 & !X1L16Q & !X1L85Q & !BB6_count[5];
BB6_count[3] = DFFEA(BB6_count[3]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--BB6_count[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[2] at LC_X25_Y20_N8
--operation mode is normal

BB6_count[2]_lut_out = BB6L9 & !X1L16Q & !X1L85Q & !BB6_count[5];
BB6_count[2] = DFFEA(BB6_count[2]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--X1L77 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~162 at LC_X25_Y20_N9
--operation mode is normal

X1L77 = BB6_count[5] # !BB6_count[3] # !BB6_count[4] # !BB6_count[2];


--BB6_count[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[1] at LC_X25_Y21_N5
--operation mode is normal

BB6_count[1]_lut_out = !X1L16Q & BB6L5 & !X1L85Q & !BB6_count[5];
BB6_count[1] = DFFEA(BB6_count[1]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--BB6_count[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[0] at LC_X25_Y21_N1
--operation mode is normal

BB6_count[0]_lut_out = !X1L16Q & BB6L1 & !X1L85Q & !BB6_count[5];
BB6_count[0] = DFFEA(BB6_count[0]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--X1L76 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~0 at LC_X25_Y21_N2
--operation mode is normal

X1L76 = X1L77 # !BB6_count[1] # !BB6_count[0];


--P4_reg_o[2] is dispatch:cmd0|reg:reply0|reg_o[2] at LC_X32_Y20_N2
--operation mode is normal

P4_reg_o[2]_lut_out = P2_reg_o[2] & (P2_reg_o[14] # P2_reg_o[13] # !P2_reg_o[15]);
P4_reg_o[2] = DFFEA(P4_reg_o[2]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P4_reg_o[7] is dispatch:cmd0|reg:reply0|reg_o[7] at LC_X32_Y20_N4
--operation mode is normal

P4_reg_o[7]_lut_out = P2_reg_o[7] & (P2_reg_o[14] # P2_reg_o[13] # !P2_reg_o[15]);
P4_reg_o[7] = DFFEA(P4_reg_o[7]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P4_reg_o[6] is dispatch:cmd0|reg:reply0|reg_o[6] at LC_X32_Y20_N6
--operation mode is normal

P4_reg_o[6]_lut_out = P2_reg_o[6] & (P2_reg_o[14] # P2_reg_o[13] # !P2_reg_o[15]);
P4_reg_o[6] = DFFEA(P4_reg_o[6]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P4_reg_o[9] is dispatch:cmd0|reg:reply0|reg_o[9] at LC_X33_Y20_N5
--operation mode is normal

P4_reg_o[9]_lut_out = P2_reg_o[9] & (P2_reg_o[14] # P2_reg_o[13] # !P2_reg_o[15]);
P4_reg_o[9] = DFFEA(P4_reg_o[9]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P4_reg_o[4] is dispatch:cmd0|reg:reply0|reg_o[4] at LC_X32_Y20_N5
--operation mode is normal

P4_reg_o[4]_lut_out = P2_reg_o[4] & (P2_reg_o[14] # P2_reg_o[13] # !P2_reg_o[15]);
P4_reg_o[4] = DFFEA(P4_reg_o[4]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P4_reg_o[3] is dispatch:cmd0|reg:reply0|reg_o[3] at LC_X33_Y20_N9
--operation mode is normal

P4_reg_o[3]_lut_out = P2_reg_o[3] & (P2_reg_o[14] # P2_reg_o[13] # !P2_reg_o[15]);
P4_reg_o[3] = DFFEA(P4_reg_o[3]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P4_reg_o[12] is dispatch:cmd0|reg:reply0|reg_o[12] at LC_X33_Y20_N4
--operation mode is normal

P4_reg_o[12]_lut_out = P2_reg_o[12] & (P2_reg_o[13] # P2_reg_o[14] # !P2_reg_o[15]);
P4_reg_o[12] = DFFEA(P4_reg_o[12]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P4_reg_o[5] is dispatch:cmd0|reg:reply0|reg_o[5] at LC_X34_Y21_N8
--operation mode is normal

P4_reg_o[5]_lut_out = P2_reg_o[5] & (P2_reg_o[13] # P2_reg_o[14] # !P2_reg_o[15]);
P4_reg_o[5] = DFFEA(P4_reg_o[5]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P4_reg_o[10] is dispatch:cmd0|reg:reply0|reg_o[10] at LC_X33_Y20_N2
--operation mode is normal

P4_reg_o[10]_lut_out = P2_reg_o[10] & (P2_reg_o[14] # P2_reg_o[13] # !P2_reg_o[15]);
P4_reg_o[10] = DFFEA(P4_reg_o[10]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P4_reg_o[11] is dispatch:cmd0|reg:reply0|reg_o[11] at LC_X33_Y20_N8
--operation mode is normal

P4_reg_o[11]_lut_out = P2_reg_o[11] & (P2_reg_o[14] # P2_reg_o[13] # !P2_reg_o[15]);
P4_reg_o[11] = DFFEA(P4_reg_o[11]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--CB2_crc_reg[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[6] at LC_X23_Y24_N2
--operation mode is normal

CB2_crc_reg[6]_lut_out = !X1L85Q & (CB2_crc_reg[5] $ CB2_crc_reg[32] $ M6_reg[0]);
CB2_crc_reg[6] = DFFEA(CB2_crc_reg[6]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--X1L65 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_next_state.load_next_word~7 at LC_X25_Y21_N7
--operation mode is normal

X1L65 = !X1L38Q & !X1L58Q;


--BB7L6 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|LessThan~6 at LC_X29_Y23_N5
--operation mode is normal

BB7L6 = !N6_safe_q[1] # !N6_safe_q[0];


--BB7L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~170 at LC_X29_Y23_N8
--operation mode is normal

BB7L5 = N6_safe_q[13] & (!BB7L4 # !BB7L6) # !X1L08Q;


--X1_word_count_ena is dispatch:cmd0|dispatch_reply_transmit:transmitter|word_count_ena at LC_X28_Y22_N3
--operation mode is normal

X1_word_count_ena = X1L28Q # !X1L08Q;


--P3_reg_o[24] is dispatch:cmd0|reg:cmd1|reg_o[24] at LC_X40_Y22_N4
--operation mode is normal

P3_reg_o[24]_lut_out = W1L781Q & P9_reg_o[24];
P3_reg_o[24] = DFFEA(P3_reg_o[24]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1_reply_buf_wren_o is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_wren_o at LC_X35_Y23_N8
--operation mode is normal

Y1_reply_buf_wren_o = Y1L39Q & !P2_reg_o[13] & !P2_reg_o[15] & !P2_reg_o[14];


--Y1L001 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~76 at LC_X31_Y22_N0
--operation mode is normal

Y1L001 = !P2_reg_o[14] & !P2_reg_o[13];


--Y1L341 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[16]~9384 at LC_X31_Y23_N7
--operation mode is normal

Y1L341 = !P2_reg_o[15] & A1L461 & Y1L6 & Y1L001;


--U2_q_b[24] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[24] at M4K_X37_Y27
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 32, Port B Depth: 64, Port B Width: 32
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[24] = U2_q_b[24]_PORT_B_data_out[0];

--U2_q_b[7] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[7] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[7] = U2_q_b[24]_PORT_B_data_out[31];

--U2_q_b[15] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[15] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[15] = U2_q_b[24]_PORT_B_data_out[30];

--U2_q_b[23] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[23] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[23] = U2_q_b[24]_PORT_B_data_out[29];

--U2_q_b[31] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[31] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[31] = U2_q_b[24]_PORT_B_data_out[28];

--U2_q_b[6] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[6] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[6] = U2_q_b[24]_PORT_B_data_out[27];

--U2_q_b[22] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[22] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[22] = U2_q_b[24]_PORT_B_data_out[26];

--U2_q_b[14] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[14] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[14] = U2_q_b[24]_PORT_B_data_out[25];

--U2_q_b[30] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[30] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[30] = U2_q_b[24]_PORT_B_data_out[24];

--U2_q_b[5] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[5] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[5] = U2_q_b[24]_PORT_B_data_out[23];

--U2_q_b[13] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[13] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[13] = U2_q_b[24]_PORT_B_data_out[22];

--U2_q_b[21] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[21] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[21] = U2_q_b[24]_PORT_B_data_out[21];

--U2_q_b[29] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[29] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[29] = U2_q_b[24]_PORT_B_data_out[20];

--U2_q_b[4] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[4] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[4] = U2_q_b[24]_PORT_B_data_out[19];

--U2_q_b[20] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[20] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[20] = U2_q_b[24]_PORT_B_data_out[18];

--U2_q_b[12] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[12] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[12] = U2_q_b[24]_PORT_B_data_out[17];

--U2_q_b[28] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[28] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[28] = U2_q_b[24]_PORT_B_data_out[16];

--U2_q_b[3] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[3] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[3] = U2_q_b[24]_PORT_B_data_out[15];

--U2_q_b[11] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[11] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[11] = U2_q_b[24]_PORT_B_data_out[14];

--U2_q_b[19] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[19] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[19] = U2_q_b[24]_PORT_B_data_out[13];

--U2_q_b[27] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[27] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[27] = U2_q_b[24]_PORT_B_data_out[12];

--U2_q_b[2] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[2] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[2] = U2_q_b[24]_PORT_B_data_out[11];

--U2_q_b[18] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[18] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[18] = U2_q_b[24]_PORT_B_data_out[10];

--U2_q_b[10] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[10] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[10] = U2_q_b[24]_PORT_B_data_out[9];

--U2_q_b[26] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[26] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[26] = U2_q_b[24]_PORT_B_data_out[8];

--U2_q_b[1] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[1] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[1] = U2_q_b[24]_PORT_B_data_out[7];

--U2_q_b[9] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[9] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[9] = U2_q_b[24]_PORT_B_data_out[6];

--U2_q_b[17] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[17] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[17] = U2_q_b[24]_PORT_B_data_out[5];

--U2_q_b[25] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[25] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[25] = U2_q_b[24]_PORT_B_data_out[4];

--U2_q_b[0] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[0] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[0] = U2_q_b[24]_PORT_B_data_out[3];

--U2_q_b[8] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[8] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[8] = U2_q_b[24]_PORT_B_data_out[2];

--U2_q_b[16] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|tpram_32bit_x_64:flux_fb_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[16] at M4K_X37_Y27
U2_q_b[24]_PORT_A_data_in = BUS(Y1L38, Y1L57, Y1L76, Y1L95, Y1L48, Y1L67, Y1L86, Y1L06, Y1L58, Y1L96, Y1L77, Y1L16, Y1L68, Y1L87, Y1L07, Y1L26, Y1L78, Y1L17, Y1L97, Y1L36, Y1L88, Y1L08, Y1L27, Y1L46, Y1L98, Y1L37, Y1L18, Y1L56, Y1L09, Y1L28, Y1L47, Y1L66);
U2_q_b[24]_PORT_A_data_in_reg = DFFE(U2_q_b[24]_PORT_A_data_in, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_A_address_reg = DFFE(U2_q_b[24]_PORT_A_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_address = BUS(Y1L681, Y1L781, Y1L881, Y1L981, Y1L091, Y1L191);
U2_q_b[24]_PORT_B_address_reg = DFFE(U2_q_b[24]_PORT_B_address, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_A_write_enable = H1L6;
U2_q_b[24]_PORT_A_write_enable_reg = DFFE(U2_q_b[24]_PORT_A_write_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_PORT_B_read_enable = VCC;
U2_q_b[24]_PORT_B_read_enable_reg = DFFE(U2_q_b[24]_PORT_B_read_enable, U2_q_b[24]_clock_0, , , );
U2_q_b[24]_clock_0 = GLOBAL(KB1__clk1);
U2_q_b[24]_PORT_B_data_out = MEMORY(U2_q_b[24]_PORT_A_data_in_reg, , U2_q_b[24]_PORT_A_address_reg, U2_q_b[24]_PORT_B_address_reg, U2_q_b[24]_PORT_A_write_enable_reg, U2_q_b[24]_PORT_B_read_enable_reg, , , U2_q_b[24]_clock_0, , , , , );
U2_q_b[16] = U2_q_b[24]_PORT_B_data_out[1];


--Y1L161 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[24]~9385 at LC_X34_Y27_N3
--operation mode is normal

P1_reg_o[24]_qfbk = P1_reg_o[24];
Y1L161 = A1L261 & (Y1L2 & P1_reg_o[24]_qfbk # !Y1L2 & U2_q_b[24]);

--P1_reg_o[24] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[24] at LC_X34_Y27_N3
--operation mode is normal

P1_reg_o[24]_sload_eqn = Y1L38;
P1_reg_o[24] = DFFEA(P1_reg_o[24]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--A1L451 is reduce_nor~27 at LC_X32_Y26_N6
--operation mode is normal

A1L451 = !Y1L4 & !Y1L3 & A1L361 & !Y1L2;


--JB1L521 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~5475 at LC_X34_Y27_N2
--operation mode is normal

P22_reg_o[24]_qfbk = P22_reg_o[24];
JB1L521 = A1L061 & (P12_reg_o[24] # P22_reg_o[24]_qfbk & A1L451) # !A1L061 & P22_reg_o[24]_qfbk & A1L451;

--P22_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[24] at LC_X34_Y27_N2
--operation mode is normal

P22_reg_o[24]_sload_eqn = Y1L38;
P22_reg_o[24] = DFFEA(P22_reg_o[24]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--A1L161 is reduce_nor~34 at LC_X32_Y26_N0
--operation mode is normal

A1L161 = Y1L4 & Y1L3 & A1L361 & Y1L2;


--A1L651 is reduce_nor~29 at LC_X32_Y26_N4
--operation mode is normal

A1L651 = !Y1L4 & Y1L3 & A1L361 & !Y1L2;


--P91_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[24] at LC_X34_Y30_N2
--operation mode is normal

P91_reg_o[24]_sload_eqn = Y1L38;
P91_reg_o[24] = DFFEA(P91_reg_o[24]_sload_eqn, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--JB1L621 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~5476 at LC_X35_Y26_N4
--operation mode is normal

P32_reg_o[24]_qfbk = P32_reg_o[24];
JB1L621 = P91_reg_o[24] & (A1L161 # A1L651 & P32_reg_o[24]_qfbk) # !P91_reg_o[24] & A1L651 & P32_reg_o[24]_qfbk;

--P32_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[24] at LC_X35_Y26_N4
--operation mode is normal

P32_reg_o[24]_sload_eqn = Y1L38;
P32_reg_o[24] = DFFEA(P32_reg_o[24]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--A1L851 is reduce_nor~31 at LC_X33_Y26_N5
--operation mode is normal

A1L851 = Y1L4 & !Y1L3 & A1L361 & !Y1L2;


--A1L751 is reduce_nor~30 at LC_X34_Y26_N3
--operation mode is normal

A1L751 = Y1L3 & !Y1L4 & A1L361 & Y1L2;


--P81_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[24] at LC_X34_Y28_N7
--operation mode is normal

P81_reg_o[24]_sload_eqn = Y1L38;
P81_reg_o[24] = DFFEA(P81_reg_o[24]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L721 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~5477 at LC_X34_Y28_N5
--operation mode is normal

P42_reg_o[24]_qfbk = P42_reg_o[24];
JB1L721 = P81_reg_o[24] & (A1L851 # A1L751 & P42_reg_o[24]_qfbk) # !P81_reg_o[24] & A1L751 & P42_reg_o[24]_qfbk;

--P42_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[24] at LC_X34_Y28_N5
--operation mode is normal

P42_reg_o[24]_sload_eqn = Y1L38;
P42_reg_o[24] = DFFEA(P42_reg_o[24]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--A1L951 is reduce_nor~32 at LC_X31_Y25_N0
--operation mode is normal

A1L951 = !Y1L3 & Y1L2 & Y1L4 & A1L361;


--A1L551 is reduce_nor~28 at LC_X31_Y25_N2
--operation mode is normal

A1L551 = A1L271 & Y1L6 & A1L461 & Y1L2;


--P71_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[24] at LC_X31_Y27_N7
--operation mode is normal

P71_reg_o[24]_sload_eqn = Y1L38;
P71_reg_o[24] = DFFEA(P71_reg_o[24]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L821 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~5478 at LC_X31_Y27_N1
--operation mode is normal

P02_reg_o[24]_qfbk = P02_reg_o[24];
JB1L821 = P71_reg_o[24] & (A1L951 # P02_reg_o[24]_qfbk & A1L551) # !P71_reg_o[24] & P02_reg_o[24]_qfbk & A1L551;

--P02_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[24] at LC_X31_Y27_N1
--operation mode is normal

P02_reg_o[24]_sload_eqn = Y1L38;
P02_reg_o[24] = DFFEA(P02_reg_o[24]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L421 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~32 at LC_X34_Y27_N5
--operation mode is normal

JB1L421 = JB1L521 # JB1L621 # JB1L721 # JB1L821;


--Y1L261 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[24]~9386 at LC_X34_Y27_N6
--operation mode is normal

Y1L261 = Y1L061 & (Y1L161 # Y1L341 & JB1L421) # !Y1L061 & Y1L341 & JB1L421;


--Y1L101 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[0]~6 at LC_X35_Y21_N1
--operation mode is normal

Y1L101 = N7_safe_q[0] & !P2_reg_o[14] & !P2_reg_o[15] & !P2_reg_o[13];


--Y1L201 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[1]~7 at LC_X36_Y20_N9
--operation mode is normal

Y1L201 = !P2_reg_o[13] & !P2_reg_o[14] & !P2_reg_o[15] & N7_safe_q[1];


--Y1L301 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[2]~8 at LC_X36_Y20_N0
--operation mode is normal

Y1L301 = !P2_reg_o[13] & !P2_reg_o[14] & !P2_reg_o[15] & N7_safe_q[2];


--Y1L401 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[3]~9 at LC_X35_Y22_N4
--operation mode is normal

Y1L401 = !P2_reg_o[14] & !P2_reg_o[13] & !P2_reg_o[15] & N7_safe_q[3];


--Y1L501 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[4]~10 at LC_X35_Y21_N7
--operation mode is normal

Y1L501 = N7_safe_q[4] & !P2_reg_o[14] & !P2_reg_o[15] & !P2_reg_o[13];


--Y1L601 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[5]~11 at LC_X36_Y20_N3
--operation mode is normal

Y1L601 = !P2_reg_o[13] & !P2_reg_o[14] & !P2_reg_o[15] & N7_safe_q[5];


--X1L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~9 at LC_X29_Y24_N7
--operation mode is normal

X1L1 = N6_safe_q[0] $ N6_safe_q[1];


--X1L2 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~14 at LC_X29_Y24_N6
--operation mode is normal

X1L2 = N6_safe_q[2] $ (!N6_safe_q[0] # !N6_safe_q[1]);


--X1L4 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~19 at LC_X29_Y24_N8
--operation mode is normal

X1L4 = N6_safe_q[3] $ (!N6_safe_q[2] & (!N6_safe_q[0] # !N6_safe_q[1]));


--X1L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~15 at LC_X28_Y24_N0
--operation mode is normal

X1L3 = N6_safe_q[2] # N6_safe_q[0] & N6_safe_q[1];


--X1L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~24 at LC_X28_Y24_N1
--operation mode is normal

X1L5 = N6_safe_q[4] $ (!N6_safe_q[3] & !X1L3);


--X1L6 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~29 at LC_X28_Y24_N2
--operation mode is normal

X1L6 = N6_safe_q[5] $ (!N6_safe_q[3] & !X1L3 & !N6_safe_q[4]);


--M6L44 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6024 at LC_X40_Y24_N3
--operation mode is normal

P5_reg_o[25]_qfbk = P5_reg_o[25];
M6L44 = M6L53 & (X1L25 & P5_reg_o[25]_qfbk # !X1L25 & Z2_q_b[25]);

--P5_reg_o[25] is dispatch:cmd0|reg:reply1|reg_o[25] at LC_X40_Y24_N3
--operation mode is normal

P5_reg_o[25]_sload_eqn = P3_reg_o[25];
P5_reg_o[25] = DFFEA(P5_reg_o[25]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6_reg[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[26] at LC_X40_Y24_N9
--operation mode is normal

M6_reg[26]_lut_out = M6L35 # M6L25 # M6L43 & P4_reg_o[26];
M6_reg[26] = DFFEA(M6_reg[26]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--M6L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6025 at LC_X40_Y24_N1
--operation mode is normal

M6L54 = !X1L85Q & !X1L16Q & M6_reg[26];


--P4_reg_o[25] is dispatch:cmd0|reg:reply0|reg_o[25] at LC_X41_Y24_N5
--operation mode is normal

P4_reg_o[25]_sload_eqn = P2_reg_o[25];
P4_reg_o[25] = DFFEA(P4_reg_o[25]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P2_reg_o[24] is dispatch:cmd0|reg:cmd0|reg_o[24] at LC_X39_Y25_N6
--operation mode is normal

P2_reg_o[24]_lut_out = P8_reg_o[24] & W1L781Q;
P2_reg_o[24] = DFFEA(P2_reg_o[24]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--X1L68Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~26 at LC_X25_Y21_N8
--operation mode is normal

X1L68Q_lut_out = X1L58Q & !EB1L12Q;
X1L68Q = DFFEA(X1L68Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--X1L55 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_next_state.crc_all_done~2 at LC_X27_Y21_N5
--operation mode is normal

X1L55 = X1L26Q & !X1L68Q;


--C1L6Q is dispatch:cmd0|pres_state~23 at LC_X31_Y22_N9
--operation mode is normal

C1L6Q_lut_out = C1L2 # C1L5Q & Y1L29Q & !Y1L39Q;
C1L6Q = DFFEA(C1L6Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P51_reg_o[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[27] at LC_X23_Y24_N4
--operation mode is normal

P51_reg_o[27]_lut_out = X1L48Q & CB2_crc_reg[5] & CB2L84 # !X1L48Q & M6_reg[27];
P51_reg_o[27] = DFFEA(P51_reg_o[27]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--M7_reg[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg[5] at LC_X23_Y23_N4
--operation mode is normal

M7_reg[5]_lut_out = M7L81 # !BB8_count[2] & M7L41 & EB1L21;
M7_reg[5] = DFFEA(M7_reg[5]_lut_out, !GLOBAL(EB1_tx_clk_divide[2]), GLOBAL(rst_n), , FB1L2Q, , );


--M7L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg~274 at LC_X23_Y23_N7
--operation mode is normal

M7L71 = P51_reg_o[27] & (M7L21 # !FB1L3Q & M7_reg[5]) # !P51_reg_o[27] & !FB1L3Q & M7_reg[5];


--P51_reg_o[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[19] at LC_X24_Y23_N5
--operation mode is normal

P51_reg_o[19]_lut_out = X1L48Q & CB2_crc_reg[13] & CB2L84 # !X1L48Q & M6_reg[19];
P51_reg_o[19] = DFFEA(P51_reg_o[19]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--P51_reg_o[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[11] at LC_X24_Y23_N6
--operation mode is normal

P51_reg_o[11]_lut_out = X1L48Q & CB2_crc_reg[21] & CB2L84 # !X1L48Q & M6_reg[11];
P51_reg_o[11] = DFFEA(P51_reg_o[11]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--P51_reg_o[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[3] at LC_X24_Y23_N3
--operation mode is normal

P51_reg_o[3]_lut_out = X1L48Q & CB2_crc_reg[29] & CB2L84 # !X1L48Q & M6_reg[3];
P51_reg_o[3] = DFFEA(P51_reg_o[3]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--EB1L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~38 at LC_X24_Y23_N7
--operation mode is normal

EB1L9 = BB8_count[0] & (P51_reg_o[11] # BB8_count[1]) # !BB8_count[0] & P51_reg_o[3] & !BB8_count[1];


--EB1L01 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~39 at LC_X23_Y23_N1
--operation mode is normal

EB1L01 = EB1L9 & (P51_reg_o[27] # !BB8_count[1]) # !EB1L9 & BB8_count[1] & P51_reg_o[19];


--CB2_crc_reg[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[22] at LC_X24_Y21_N6
--operation mode is normal

CB2_crc_reg[22]_lut_out = !X1L85Q & CB2_crc_reg[21];
CB2_crc_reg[22] = DFFEA(CB2_crc_reg[22]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--M6_reg[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[10] at LC_X33_Y21_N9
--operation mode is normal

M6_reg[10]_lut_out = M6L55 # M6L45 # P4_reg_o[10] & M6L43;
M6_reg[10] = DFFEA(M6_reg[10]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--CB2_crc_reg[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[14] at LC_X25_Y25_N4
--operation mode is normal

CB2_crc_reg[14]_lut_out = !X1L85Q & CB2_crc_reg[13];
CB2_crc_reg[14] = DFFEA(CB2_crc_reg[14]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--M6_reg[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[18] at LC_X30_Y23_N4
--operation mode is normal

M6_reg[18]_lut_out = M6L75 # M6L65 # M6L43 & P4_reg_o[18];
M6_reg[18] = DFFEA(M6_reg[18]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--CB2_crc_reg[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[30] at LC_X24_Y24_N5
--operation mode is normal

CB2_crc_reg[30]_lut_out = !X1L85Q & CB2_crc_reg[29];
CB2_crc_reg[30] = DFFEA(CB2_crc_reg[30]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--M6_reg[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[2] at LC_X32_Y21_N4
--operation mode is normal

M6_reg[2]_lut_out = M6L95 # M6L85 # P4_reg_o[2] & M6L43;
M6_reg[2] = DFFEA(M6_reg[2]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--M6L64 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6027 at LC_X30_Y24_N1
--operation mode is normal

P5_reg_o[17]_qfbk = P5_reg_o[17];
M6L64 = M6L53 & (X1L25 & P5_reg_o[17]_qfbk # !X1L25 & Z2_q_b[17]);

--P5_reg_o[17] is dispatch:cmd0|reg:reply1|reg_o[17] at LC_X30_Y24_N1
--operation mode is normal

P5_reg_o[17]_sload_eqn = P3_reg_o[17];
P5_reg_o[17] = DFFEA(P5_reg_o[17]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L74 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6028 at LC_X29_Y24_N5
--operation mode is normal

M6L74 = !X1L16Q & !X1L85Q & M6_reg[18];


--P4_reg_o[17] is dispatch:cmd0|reg:reply0|reg_o[17] at LC_X29_Y23_N4
--operation mode is normal

P4_reg_o[17]_sload_eqn = P2_reg_o[17];
P4_reg_o[17] = DFFEA(P4_reg_o[17]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L84 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6030 at LC_X32_Y23_N6
--operation mode is normal

P5_reg_o[9]_qfbk = P5_reg_o[9];
M6L84 = M6L53 & (X1L25 & P5_reg_o[9]_qfbk # !X1L25 & Z2_q_b[9]);

--P5_reg_o[9] is dispatch:cmd0|reg:reply1|reg_o[9] at LC_X32_Y23_N6
--operation mode is normal

P5_reg_o[9]_sload_eqn = P3_reg_o[9];
P5_reg_o[9] = DFFEA(P5_reg_o[9]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L94 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6031 at LC_X32_Y23_N9
--operation mode is normal

M6L94 = !X1L85Q & M6_reg[10] & !X1L16Q;


--M6L05 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6033 at LC_X39_Y22_N8
--operation mode is normal

P5_reg_o[1]_qfbk = P5_reg_o[1];
M6L05 = M6L53 & (X1L25 & P5_reg_o[1]_qfbk # !X1L25 & Z2_q_b[1]);

--P5_reg_o[1] is dispatch:cmd0|reg:reply1|reg_o[1] at LC_X39_Y22_N8
--operation mode is normal

P5_reg_o[1]_sload_eqn = P3_reg_o[1];
P5_reg_o[1] = DFFEA(P5_reg_o[1]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L15 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6034 at LC_X33_Y22_N5
--operation mode is normal

M6L15 = M6_reg[2] & !X1L16Q & !X1L85Q;


--Y1L441 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[16]~9387 at LC_X34_Y27_N1
--operation mode is normal

P1_reg_o[16]_qfbk = P1_reg_o[16];
Y1L441 = A1L261 & (Y1L2 & P1_reg_o[16]_qfbk # !Y1L2 & U2_q_b[16]);

--P1_reg_o[16] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[16] at LC_X34_Y27_N1
--operation mode is normal

P1_reg_o[16]_sload_eqn = Y1L57;
P1_reg_o[16] = DFFEA(P1_reg_o[16]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--JB1L58 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~5479 at LC_X34_Y27_N4
--operation mode is normal

P22_reg_o[16]_qfbk = P22_reg_o[16];
JB1L58 = A1L061 & (P12_reg_o[16] # P22_reg_o[16]_qfbk & A1L451) # !A1L061 & P22_reg_o[16]_qfbk & A1L451;

--P22_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[16] at LC_X34_Y27_N4
--operation mode is normal

P22_reg_o[16]_sload_eqn = Y1L57;
P22_reg_o[16] = DFFEA(P22_reg_o[16]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L68 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~5480 at LC_X33_Y28_N1
--operation mode is normal

P32_reg_o[16]_qfbk = P32_reg_o[16];
JB1L68 = A1L651 & (P32_reg_o[16]_qfbk # P91_reg_o[16] & A1L161) # !A1L651 & P91_reg_o[16] & A1L161;

--P32_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[16] at LC_X33_Y28_N1
--operation mode is normal

P32_reg_o[16]_sload_eqn = Y1L57;
P32_reg_o[16] = DFFEA(P32_reg_o[16]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P42_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[16] at LC_X34_Y28_N6
--operation mode is normal

P42_reg_o[16]_sload_eqn = Y1L57;
P42_reg_o[16] = DFFEA(P42_reg_o[16]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--JB1L78 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~5481 at LC_X34_Y28_N2
--operation mode is normal

P81_reg_o[16]_qfbk = P81_reg_o[16];
JB1L78 = P42_reg_o[16] & (A1L751 # P81_reg_o[16]_qfbk & A1L851) # !P42_reg_o[16] & P81_reg_o[16]_qfbk & A1L851;

--P81_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[16] at LC_X34_Y28_N2
--operation mode is normal

P81_reg_o[16]_sload_eqn = Y1L57;
P81_reg_o[16] = DFFEA(P81_reg_o[16]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--P02_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[16] at LC_X31_Y27_N3
--operation mode is normal

P02_reg_o[16]_sload_eqn = Y1L57;
P02_reg_o[16] = DFFEA(P02_reg_o[16]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L88 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~5482 at LC_X31_Y27_N9
--operation mode is normal

P71_reg_o[16]_qfbk = P71_reg_o[16];
JB1L88 = P02_reg_o[16] & (A1L551 # A1L951 & P71_reg_o[16]_qfbk) # !P02_reg_o[16] & A1L951 & P71_reg_o[16]_qfbk;

--P71_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[16] at LC_X31_Y27_N9
--operation mode is normal

P71_reg_o[16]_sload_eqn = Y1L57;
P71_reg_o[16] = DFFEA(P71_reg_o[16]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L48 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~41 at LC_X34_Y27_N7
--operation mode is normal

JB1L48 = JB1L58 # JB1L68 # JB1L88 # JB1L78;


--Y1L541 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[16]~9388 at LC_X34_Y27_N8
--operation mode is normal

Y1L541 = Y1L061 & (Y1L441 # Y1L341 & JB1L48) # !Y1L061 & Y1L341 & JB1L48;


--P2_reg_o[16] is dispatch:cmd0|reg:cmd0|reg_o[16] at LC_X36_Y19_N3
--operation mode is normal

P2_reg_o[16]_lut_out = P8_reg_o[16] & W1L781Q;
P2_reg_o[16] = DFFEA(P2_reg_o[16]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P3_reg_o[8] is dispatch:cmd0|reg:cmd1|reg_o[8] at LC_X41_Y23_N2
--operation mode is normal

P3_reg_o[8]_lut_out = P9_reg_o[8] & W1L781Q;
P3_reg_o[8] = DFFEA(P3_reg_o[8]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L721 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[8]~9389 at LC_X33_Y27_N5
--operation mode is normal

P1_reg_o[8]_qfbk = P1_reg_o[8];
Y1L721 = A1L261 & (Y1L2 & P1_reg_o[8]_qfbk # !Y1L2 & U2_q_b[8]);

--P1_reg_o[8] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[8] at LC_X33_Y27_N5
--operation mode is normal

P1_reg_o[8]_sload_eqn = Y1L76;
P1_reg_o[8] = DFFEA(P1_reg_o[8]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--JB1L54 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~5483 at LC_X33_Y27_N6
--operation mode is normal

P22_reg_o[8]_qfbk = P22_reg_o[8];
JB1L54 = P12_reg_o[8] & (A1L061 # P22_reg_o[8]_qfbk & A1L451) # !P12_reg_o[8] & P22_reg_o[8]_qfbk & A1L451;

--P22_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[8] at LC_X33_Y27_N6
--operation mode is normal

P22_reg_o[8]_sload_eqn = Y1L76;
P22_reg_o[8] = DFFEA(P22_reg_o[8]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--P91_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[8] at LC_X33_Y28_N5
--operation mode is normal

P91_reg_o[8]_lut_out = Y1L76;
P91_reg_o[8] = DFFEA(P91_reg_o[8]_lut_out, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--JB1L64 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~5484 at LC_X33_Y28_N6
--operation mode is normal

P32_reg_o[8]_qfbk = P32_reg_o[8];
JB1L64 = A1L651 & (P32_reg_o[8]_qfbk # P91_reg_o[8] & A1L161) # !A1L651 & P91_reg_o[8] & A1L161;

--P32_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[8] at LC_X33_Y28_N6
--operation mode is normal

P32_reg_o[8]_sload_eqn = Y1L76;
P32_reg_o[8] = DFFEA(P32_reg_o[8]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[8] at LC_X29_Y26_N5
--operation mode is normal

P81_reg_o[8]_sload_eqn = Y1L76;
P81_reg_o[8] = DFFEA(P81_reg_o[8]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L74 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~5485 at LC_X34_Y26_N2
--operation mode is normal

P42_reg_o[8]_qfbk = P42_reg_o[8];
JB1L74 = A1L751 & (P42_reg_o[8]_qfbk # P81_reg_o[8] & A1L851) # !A1L751 & P81_reg_o[8] & A1L851;

--P42_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[8] at LC_X34_Y26_N2
--operation mode is normal

P42_reg_o[8]_sload_eqn = Y1L76;
P42_reg_o[8] = DFFEA(P42_reg_o[8]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[8] at LC_X29_Y27_N2
--operation mode is normal

P71_reg_o[8]_lut_out = Y1L76;
P71_reg_o[8] = DFFEA(P71_reg_o[8]_lut_out, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L84 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~5486 at LC_X30_Y27_N7
--operation mode is normal

P02_reg_o[8]_qfbk = P02_reg_o[8];
JB1L84 = P71_reg_o[8] & (A1L951 # P02_reg_o[8]_qfbk & A1L551) # !P71_reg_o[8] & P02_reg_o[8]_qfbk & A1L551;

--P02_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[8] at LC_X30_Y27_N7
--operation mode is normal

P02_reg_o[8]_sload_eqn = Y1L76;
P02_reg_o[8] = DFFEA(P02_reg_o[8]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L44 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~50 at LC_X33_Y27_N2
--operation mode is normal

JB1L44 = JB1L74 # JB1L54 # JB1L84 # JB1L64;


--Y1L821 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[8]~9390 at LC_X33_Y27_N0
--operation mode is normal

Y1L821 = Y1L061 & (Y1L721 # Y1L341 & JB1L44) # !Y1L061 & Y1L341 & JB1L44;


--P3_reg_o[0] is dispatch:cmd0|reg:cmd1|reg_o[0] at LC_X41_Y21_N6
--operation mode is normal

P3_reg_o[0]_lut_out = P9_reg_o[0] & W1L781Q;
P3_reg_o[0] = DFFEA(P3_reg_o[0]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L701 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~9391 at LC_X32_Y27_N8
--operation mode is normal

P1_reg_o[0]_qfbk = P1_reg_o[0];
Y1L701 = A1L261 & (Y1L2 & P1_reg_o[0]_qfbk # !Y1L2 & U2_q_b[0]);

--P1_reg_o[0] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[0] at LC_X32_Y27_N8
--operation mode is normal

P1_reg_o[0]_sload_eqn = Y1L95;
P1_reg_o[0] = DFFEA(P1_reg_o[0]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--E1L11Q is leds:leds_slave|pres_state~22 at LC_X30_Y24_N3
--operation mode is normal

E1L11Q_lut_out = !E1L9Q & E1L31 & (!Y1L39Q # !Y1L79);
E1L11Q = DFFEA(E1L11Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--Y1L801 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~9392 at LC_X30_Y26_N3
--operation mode is normal

Y1L801 = E1L11Q & !P2_reg_o[15] & E1L31 & Y1L001;


--Y1L901 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~9393 at LC_X32_Y26_N7
--operation mode is normal

Y1L901 = E1_led_data[0] & (Y1L801 # Y1L061 & Y1L701) # !E1_led_data[0] & Y1L061 & Y1L701;


--JB1L5 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~5487 at LC_X32_Y22_N6
--operation mode is normal

P22_reg_o[0]_qfbk = P22_reg_o[0];
JB1L5 = P12_reg_o[0] & (A1L061 # A1L451 & P22_reg_o[0]_qfbk) # !P12_reg_o[0] & A1L451 & P22_reg_o[0]_qfbk;

--P22_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[0] at LC_X32_Y22_N6
--operation mode is normal

P22_reg_o[0]_sload_eqn = Y1L95;
P22_reg_o[0] = DFFEA(P22_reg_o[0]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--P91_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[0] at LC_X33_Y30_N2
--operation mode is normal

P91_reg_o[0]_sload_eqn = Y1L95;
P91_reg_o[0] = DFFEA(P91_reg_o[0]_sload_eqn, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--JB1L6 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~5488 at LC_X32_Y26_N5
--operation mode is normal

P32_reg_o[0]_qfbk = P32_reg_o[0];
JB1L6 = P91_reg_o[0] & (A1L161 # P32_reg_o[0]_qfbk & A1L651) # !P91_reg_o[0] & P32_reg_o[0]_qfbk & A1L651;

--P32_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[0] at LC_X32_Y26_N5
--operation mode is normal

P32_reg_o[0]_sload_eqn = Y1L95;
P32_reg_o[0] = DFFEA(P32_reg_o[0]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[0] at LC_X33_Y25_N5
--operation mode is normal

P81_reg_o[0]_lut_out = Y1L95;
P81_reg_o[0] = DFFEA(P81_reg_o[0]_lut_out, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L7 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~5489 at LC_X29_Y26_N2
--operation mode is normal

P42_reg_o[0]_qfbk = P42_reg_o[0];
JB1L7 = P81_reg_o[0] & (A1L851 # P42_reg_o[0]_qfbk & A1L751) # !P81_reg_o[0] & P42_reg_o[0]_qfbk & A1L751;

--P42_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[0] at LC_X29_Y26_N2
--operation mode is normal

P42_reg_o[0]_sload_eqn = Y1L95;
P42_reg_o[0] = DFFEA(P42_reg_o[0]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[0] at LC_X29_Y27_N5
--operation mode is normal

P71_reg_o[0]_lut_out = Y1L95;
P71_reg_o[0] = DFFEA(P71_reg_o[0]_lut_out, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L8 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~5490 at LC_X31_Y27_N2
--operation mode is normal

P02_reg_o[0]_qfbk = P02_reg_o[0];
JB1L8 = P71_reg_o[0] & (A1L951 # P02_reg_o[0]_qfbk & A1L551) # !P71_reg_o[0] & P02_reg_o[0]_qfbk & A1L551;

--P02_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[0] at LC_X31_Y27_N2
--operation mode is normal

P02_reg_o[0]_sload_eqn = Y1L95;
P02_reg_o[0] = DFFEA(P02_reg_o[0]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L4 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~86 at LC_X32_Y26_N1
--operation mode is normal

JB1L4 = JB1L7 # JB1L6 # JB1L5 # JB1L8;


--Y1L011 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~9394 at LC_X32_Y26_N8
--operation mode is normal

Y1L011 = Y1L901 # Y1L341 & JB1L4;


--M2_reg[10] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[10] at LC_X36_Y21_N8
--operation mode is normal

M2_reg[10]_lut_out = M2_reg[9] & (U1_q_b[10] # J2L1Q) # !M2_reg[9] & U1_q_b[10] & !J2L1Q;
M2_reg[10] = DFFEA(M2_reg[10]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P11_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf1|reg_o[6] at LC_X47_Y18_N2
--operation mode is normal

P11_reg_o[6]_sload_eqn = DB1L7;
P11_reg_o[6] = DFFEA(P11_reg_o[6]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1_byte1_ld, , );


--W1_crc_ena is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_ena at LC_X46_Y16_N3
--operation mode is normal

W1_crc_ena = W1L931Q # W1L831Q;


--W1L171 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_crc~69 at LC_X41_Y16_N8
--operation mode is normal

W1L171 = W1L281Q & (!W1L271 & W1L371 # !W1L841) # !W1L281Q & !W1L271 & W1L371;


--W1L671 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_hdr~18 at LC_X41_Y18_N5
--operation mode is normal

W1L671 = W1L881Q # W1L781Q # !W1L871Q & !W1L041Q;


--W1L571 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_hdr~4 at LC_X41_Y17_N1
--operation mode is normal

W1L571 = W1L181Q & !BB3_count;


--W1L741 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~3 at LC_X40_Y20_N2
--operation mode is normal

P8_reg_o[15]_qfbk = P8_reg_o[15];
W1L741 = P8_reg_o[13] # P8_reg_o[15]_qfbk # P8_reg_o[14];

--P8_reg_o[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[15] at LC_X40_Y20_N2
--operation mode is normal

P8_reg_o[15]_sload_eqn = M3_reg[15];
P8_reg_o[15] = DFFEA(P8_reg_o[15]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--W1L981 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~17 at LC_X40_Y19_N4
--operation mode is normal

P8_reg_o[4]_qfbk = P8_reg_o[4];
W1L981 = N4_safe_q[4] $ (W1L741 & P8_reg_o[4]_qfbk);

--P8_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[4] at LC_X40_Y19_N4
--operation mode is normal

P8_reg_o[4]_sload_eqn = M3_reg[4];
P8_reg_o[4] = DFFEA(P8_reg_o[4]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--W1L461 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~376 at LC_X40_Y19_N1
--operation mode is normal

P8_reg_o[10]_qfbk = P8_reg_o[10];
W1L461 = W1L981 # N4_safe_q[10] $ (W1L741 & P8_reg_o[10]_qfbk);

--P8_reg_o[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[10] at LC_X40_Y19_N1
--operation mode is normal

P8_reg_o[10]_sload_eqn = M3_reg[10];
P8_reg_o[10] = DFFEA(P8_reg_o[10]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--W1L391 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~22 at LC_X39_Y19_N5
--operation mode is normal

P8_reg_o[9]_qfbk = P8_reg_o[9];
W1L391 = N4_safe_q[9] $ (W1L741 & P8_reg_o[9]_qfbk);

--P8_reg_o[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[9] at LC_X39_Y19_N5
--operation mode is normal

P8_reg_o[9]_sload_eqn = M3_reg[9];
P8_reg_o[9] = DFFEA(P8_reg_o[9]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--W1L561 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~377 at LC_X39_Y19_N6
--operation mode is normal

P8_reg_o[1]_qfbk = P8_reg_o[1];
W1L561 = W1L391 # N4_safe_q[1] $ (W1L741 & P8_reg_o[1]_qfbk);

--P8_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[1] at LC_X39_Y19_N6
--operation mode is normal

P8_reg_o[1]_sload_eqn = M3_reg[1];
P8_reg_o[1] = DFFEA(P8_reg_o[1]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--W1L291 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~21 at LC_X39_Y19_N1
--operation mode is normal

P8_reg_o[8]_qfbk = P8_reg_o[8];
W1L291 = N4_safe_q[8] $ (W1L741 & P8_reg_o[8]_qfbk);

--P8_reg_o[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[8] at LC_X39_Y19_N1
--operation mode is normal

P8_reg_o[8]_sload_eqn = M3_reg[8];
P8_reg_o[8] = DFFEA(P8_reg_o[8]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--W1L661 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~378 at LC_X39_Y19_N2
--operation mode is normal

P8_reg_o[3]_qfbk = P8_reg_o[3];
W1L661 = W1L291 # N4_safe_q[3] $ (P8_reg_o[3]_qfbk & W1L741);

--P8_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[3] at LC_X39_Y19_N2
--operation mode is normal

P8_reg_o[3]_sload_eqn = M3_reg[3];
P8_reg_o[3] = DFFEA(P8_reg_o[3]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--W1L091 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~18 at LC_X40_Y18_N2
--operation mode is normal

P8_reg_o[5]_qfbk = P8_reg_o[5];
W1L091 = N4_safe_q[5] $ (W1L741 & P8_reg_o[5]_qfbk);

--P8_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[5] at LC_X40_Y18_N2
--operation mode is normal

P8_reg_o[5]_sload_eqn = M3_reg[5];
P8_reg_o[5] = DFFEA(P8_reg_o[5]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--W1L761 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~379 at LC_X40_Y18_N4
--operation mode is normal

P8_reg_o[0]_qfbk = P8_reg_o[0];
W1L761 = W1L091 # N4_safe_q[0] $ (W1L741 & P8_reg_o[0]_qfbk);

--P8_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[0] at LC_X40_Y18_N4
--operation mode is normal

P8_reg_o[0]_sload_eqn = M3_reg[0];
P8_reg_o[0] = DFFEA(P8_reg_o[0]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--W1L861 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~380 at LC_X40_Y19_N5
--operation mode is normal

W1L861 = W1L661 # W1L561 # W1L461 # W1L761;


--W1L191 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~19 at LC_X40_Y18_N5
--operation mode is normal

P8_reg_o[6]_qfbk = P8_reg_o[6];
W1L191 = N4_safe_q[6] $ (W1L741 & P8_reg_o[6]_qfbk);

--P8_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[6] at LC_X40_Y18_N5
--operation mode is normal

P8_reg_o[6]_sload_eqn = M3_reg[6];
P8_reg_o[6] = DFFEA(P8_reg_o[6]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--W1L961 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~381 at LC_X40_Y18_N6
--operation mode is normal

P8_reg_o[7]_qfbk = P8_reg_o[7];
W1L961 = W1L191 # N4_safe_q[7] $ (W1L741 & P8_reg_o[7]_qfbk);

--P8_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[7] at LC_X40_Y18_N6
--operation mode is normal

P8_reg_o[7]_sload_eqn = M3_reg[7];
P8_reg_o[7] = DFFEA(P8_reg_o[7]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--W1L491 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~24 at LC_X40_Y18_N1
--operation mode is normal

P8_reg_o[11]_qfbk = P8_reg_o[11];
W1L491 = N4_safe_q[11] $ (W1L741 & P8_reg_o[11]_qfbk);

--P8_reg_o[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[11] at LC_X40_Y18_N1
--operation mode is normal

P8_reg_o[11]_sload_eqn = M3_reg[11];
P8_reg_o[11] = DFFEA(P8_reg_o[11]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--W1L071 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~382 at LC_X40_Y18_N7
--operation mode is normal

P8_reg_o[2]_qfbk = P8_reg_o[2];
W1L071 = W1L491 # N4_safe_q[2] $ (W1L741 & P8_reg_o[2]_qfbk);

--P8_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[2] at LC_X40_Y18_N7
--operation mode is normal

P8_reg_o[2]_sload_eqn = M3_reg[2];
P8_reg_o[2] = DFFEA(P8_reg_o[2]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--W1L591 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~25 at LC_X39_Y18_N0
--operation mode is normal

P8_reg_o[12]_qfbk = P8_reg_o[12];
W1L591 = N4_safe_q[12] $ (W1L741 & P8_reg_o[12]_qfbk);

--P8_reg_o[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[12] at LC_X39_Y18_N0
--operation mode is normal

P8_reg_o[12]_sload_eqn = M3_reg[12];
P8_reg_o[12] = DFFEA(P8_reg_o[12]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--W1L941 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~10 at LC_X40_Y18_N8
--operation mode is normal

W1L941 = W1L591 # W1L861 # W1L071 # W1L961;


--M4_reg[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_data_buf|reg[8] at LC_X48_Y20_N2
--operation mode is normal

M4_reg[8]_lut_out = M4_reg[9] & DB1L01Q;
M4_reg[8] = DFFEA(M4_reg[8]_lut_out, GLOBAL(KB1__clk2), GLOBAL(rst_n), , DB1L9, , );


--DB1L8 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[7]~15 at LC_X47_Y19_N6
--operation mode is normal

DB1L8 = DB1L21Q & M4_reg[8];

--P11_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf1|reg_o[7] at LC_X47_Y19_N6
--operation mode is normal

P11_reg_o[7] = DFFEA(DB1L8, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1_byte1_ld, , );


--AB1_byte1_ld is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|byte1_ld at LC_X48_Y19_N9
--operation mode is normal

AB1_byte1_ld = AB1L9Q & !BB4_count[1] & BB4_count[0] & !BB4_count[2];


--P11_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf1|reg_o[5] at LC_X47_Y18_N8
--operation mode is normal

P11_reg_o[5]_sload_eqn = DB1L6;
P11_reg_o[5] = DFFEA(P11_reg_o[5]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1_byte1_ld, , );


--P11_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf1|reg_o[4] at LC_X47_Y18_N4
--operation mode is normal

P11_reg_o[4]_sload_eqn = DB1L5;
P11_reg_o[4] = DFFEA(P11_reg_o[4]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1_byte1_ld, , );


--P11_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf1|reg_o[3] at LC_X47_Y18_N6
--operation mode is normal

P11_reg_o[3]_sload_eqn = DB1L4;
P11_reg_o[3] = DFFEA(P11_reg_o[3]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1_byte1_ld, , );


--P11_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf1|reg_o[2] at LC_X47_Y19_N2
--operation mode is normal

P11_reg_o[2]_lut_out = DB1L3;
P11_reg_o[2] = DFFEA(P11_reg_o[2]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1_byte1_ld, , );


--P11_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf1|reg_o[1] at LC_X47_Y19_N1
--operation mode is normal

P11_reg_o[1]_lut_out = DB1L2;
P11_reg_o[1] = DFFEA(P11_reg_o[1]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1_byte1_ld, , );


--P11_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf1|reg_o[0] at LC_X47_Y19_N8
--operation mode is normal

P11_reg_o[0]_lut_out = DB1L1;
P11_reg_o[0] = DFFEA(P11_reg_o[0]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1_byte1_ld, , );


--P01_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf0|reg_o[7] at LC_X47_Y19_N9
--operation mode is normal

P01_reg_o[7]_lut_out = DB1L8;
P01_reg_o[7] = DFFEA(P01_reg_o[7]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1_byte0_ld, , );


--P01_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf0|reg_o[6] at LC_X47_Y18_N5
--operation mode is normal

P01_reg_o[6]_sload_eqn = DB1L7;
P01_reg_o[6] = DFFEA(P01_reg_o[6]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1_byte0_ld, , );


--P01_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf0|reg_o[5] at LC_X47_Y19_N5
--operation mode is normal

P01_reg_o[5]_sload_eqn = DB1L6;
P01_reg_o[5] = DFFEA(P01_reg_o[5]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1_byte0_ld, , );


--P01_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf0|reg_o[4] at LC_X47_Y18_N9
--operation mode is normal

P01_reg_o[4]_sload_eqn = DB1L5;
P01_reg_o[4] = DFFEA(P01_reg_o[4]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1_byte0_ld, , );


--M1_reg[10] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[10] at LC_X30_Y27_N5
--operation mode is normal

M1_reg[10]_lut_out = J1L1Q & M1_reg[9] # !J1L1Q & P1_reg_o[10];
M1_reg[10] = DFFEA(M1_reg[10]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--BB1L71 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~5 at LC_X46_Y17_N5
--operation mode is arithmetic

BB1L71_carry_eqn = (!BB1L41 & GND) # (BB1L41 & VCC);
BB1L71 = BB1_count[4] $ !BB1L71_carry_eqn;

--BB1L91 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~5COUT0 at LC_X46_Y17_N5
--operation mode is arithmetic

BB1L91_cout_0 = BB1_count[4] & !BB1L41;
BB1L91 = CARRY(BB1L91_cout_0);

--BB1L02 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~5COUT1 at LC_X46_Y17_N5
--operation mode is arithmetic

BB1L02_cout_1 = BB1_count[4] & !BB1L41;
BB1L02 = CARRY(BB1L02_cout_1);


--BB1L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~4 at LC_X46_Y17_N4
--operation mode is arithmetic

BB1L31 = BB1_count[3] $ BB1L11;

--BB1L41 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~4COUT at LC_X46_Y17_N4
--operation mode is arithmetic

BB1L41 = BB1L51;


--BB1L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~3 at LC_X46_Y17_N3
--operation mode is arithmetic

BB1L9 = BB1_count[2] $ !BB1L7;

--BB1L11 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~3COUT0 at LC_X46_Y17_N3
--operation mode is arithmetic

BB1L11_cout_0 = BB1_count[2] & !BB1L7;
BB1L11 = CARRY(BB1L11_cout_0);

--BB1L21 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~3COUT1 at LC_X46_Y17_N3
--operation mode is arithmetic

BB1L21_cout_1 = BB1_count[2] & !BB1L8;
BB1L21 = CARRY(BB1L21_cout_1);


--BB1L12 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~6 at LC_X46_Y17_N6
--operation mode is normal

BB1L12_carry_eqn = (!BB1L41 & BB1L91) # (BB1L41 & BB1L02);
BB1L12 = BB1L12_carry_eqn $ BB1_count[5];


--BB1L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~2 at LC_X46_Y17_N2
--operation mode is arithmetic

BB1L5 = BB1_count[1] $ BB1L3;

--BB1L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~2COUT0 at LC_X46_Y17_N2
--operation mode is arithmetic

BB1L7_cout_0 = !BB1L3 # !BB1_count[1];
BB1L7 = CARRY(BB1L7_cout_0);

--BB1L8 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~2COUT1 at LC_X46_Y17_N2
--operation mode is arithmetic

BB1L8_cout_1 = !BB1L4 # !BB1_count[1];
BB1L8 = CARRY(BB1L8_cout_1);


--BB1L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~1 at LC_X46_Y17_N1
--operation mode is arithmetic

BB1L1 = !BB1_count[0];

--BB1L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~1COUT0 at LC_X46_Y17_N1
--operation mode is arithmetic

BB1L3_cout_0 = BB1_count[0];
BB1L3 = CARRY(BB1L3_cout_0);

--BB1L4 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~1COUT1 at LC_X46_Y17_N1
--operation mode is arithmetic

BB1L4_cout_1 = BB1_count[0];
BB1L4 = CARRY(BB1L4_cout_1);


--DB1L01Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|pres_state~20 at LC_X50_Y19_N4
--operation mode is normal

DB1L01Q_lut_out = DB1L01Q & (!DB1L21Q # !AB1L01Q) # !DB1L01Q & !lvds_cmd & (!DB1L21Q # !AB1L01Q);
DB1L01Q = DFFEA(DB1L01Q_lut_out, GLOBAL(KB1__clk2), GLOBAL(rst_n), , , , );


--BB5_count[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[5] at LC_X51_Y20_N0
--operation mode is normal

BB5_count[5]_lut_out = BB5L43 & BB5L12 & DB1L01Q;
BB5_count[5] = DFFEA(BB5_count[5]_lut_out, GLOBAL(KB1__clk2), GLOBAL(rst_n), , , , );


--BB5_count[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[4] at LC_X50_Y20_N7
--operation mode is normal

BB5_count[4]_lut_out = DB1L01Q & (BB5L71 # !BB5L43);
BB5_count[4] = DFFEA(BB5_count[4]_lut_out, GLOBAL(KB1__clk2), GLOBAL(rst_n), , , , );


--BB5_count[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[6] at LC_X50_Y20_N8
--operation mode is normal

BB5_count[6]_lut_out = DB1L01Q & (BB5L52 # !BB5L43);
BB5_count[6] = DFFEA(BB5_count[6]_lut_out, GLOBAL(KB1__clk2), GLOBAL(rst_n), , , , );


--BB5L43 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|LessThan~26 at LC_X50_Y20_N0
--operation mode is normal

BB5L43 = !BB5_count[4] & !BB5_count[5] # !BB5_count[6];


--BB5_count[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[1] at LC_X50_Y20_N6
--operation mode is normal

BB5_count[1]_lut_out = BB5L43 & DB1L01Q & BB5L5;
BB5_count[1] = DFFEA(BB5_count[1]_lut_out, GLOBAL(KB1__clk2), GLOBAL(rst_n), , , , );


--BB5_count[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[0] at LC_X50_Y20_N9
--operation mode is normal

BB5_count[0]_lut_out = BB5L43 & DB1L01Q & BB5L1;
BB5_count[0] = DFFEA(BB5_count[0]_lut_out, GLOBAL(KB1__clk2), GLOBAL(rst_n), , , , );


--BB5_count[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[2] at LC_X51_Y20_N8
--operation mode is normal

BB5_count[2]_lut_out = BB5L43 & BB5L9 & DB1L01Q;
BB5_count[2] = DFFEA(BB5_count[2]_lut_out, GLOBAL(KB1__clk2), GLOBAL(rst_n), , , , );


--DB1L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|data_buf_ena~14 at LC_X50_Y20_N1
--operation mode is normal

DB1L9 = BB5_count[1] & BB5_count[0] & !BB5_count[2] & BB5L43;


--DB1L11Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|pres_state~21 at LC_X50_Y20_N4
--operation mode is normal

DB1L11Q_lut_out = lvds_cmd & DB1L31 & DB1L11Q # !lvds_cmd & (DB1L31 & DB1L11Q # !DB1L01Q);
DB1L11Q = DFFEA(DB1L11Q_lut_out, GLOBAL(KB1__clk2), GLOBAL(rst_n), , , , );


--AB1L01Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~22 at LC_X48_Y19_N5
--operation mode is normal

AB1L01Q_sload_eqn = AB1L9Q;
AB1L01Q = DFFEA(AB1L01Q_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--DB1L41 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|reduce_nor~45 at LC_X50_Y20_N2
--operation mode is normal

DB1L41 = BB5_count[1] # BB5_count[2] # BB5_count[0] # !BB5_count[6];


--BB5_count[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|count[3] at LC_X51_Y20_N9
--operation mode is normal

BB5_count[3]_lut_out = BB5L43 & BB5L31 & DB1L01Q;
BB5_count[3] = DFFEA(BB5_count[3]_lut_out, GLOBAL(KB1__clk2), GLOBAL(rst_n), , , , );


--DB1L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|reduce_nor~10 at LC_X50_Y20_N3
--operation mode is normal

DB1L31 = BB5_count[5] # BB5_count[3] # DB1L41 # !BB5_count[4];


--AB1L11Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~23 at LC_X48_Y18_N4
--operation mode is normal

AB1L11Q_lut_out = AB1L6 & !DB1L21Q & AB1L11Q # !AB1L6 & (AB1L01Q # !DB1L21Q & AB1L11Q);
AB1L11Q = DFFEA(AB1L11Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--AB1L8Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~20 at LC_X48_Y18_N1
--operation mode is normal

AB1L8Q_lut_out = AB1L8Q & (AB1L7 # !AB1L21Q) # !AB1L8Q & DB1L21Q & (AB1L7 # !AB1L21Q);
AB1L8Q = DFFEA(AB1L8Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--AB1_byte_count_ena is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|byte_count_ena at LC_X48_Y19_N2
--operation mode is normal

AB1_byte_count_ena = AB1L9Q # !AB1L8Q;


--AB1L6 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|next_state.done~9 at LC_X48_Y19_N4
--operation mode is normal

AB1L6 = !BB4_count[1] & !BB4_count[0] & BB4_count[2];


--AB1L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|next_state.done~10 at LC_X48_Y18_N5
--operation mode is normal

AB1L7 = !W1L141Q & !W1L341Q & !W1L831Q;


--M4_reg[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_data_buf|reg[7] at LC_X48_Y20_N7
--operation mode is normal

M4_reg[7]_lut_out = DB1L01Q & M4_reg[8];
M4_reg[7] = DFFEA(M4_reg[7]_lut_out, GLOBAL(KB1__clk2), GLOBAL(rst_n), , DB1L9, , );


--DB1L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[6]~8 at LC_X47_Y20_N9
--operation mode is normal

DB1L7 = M4_reg[7] & DB1L21Q;

--P31_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf3|reg_o[6] at LC_X47_Y20_N9
--operation mode is normal

P31_reg_o[6] = DFFEA(DB1L7, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1_byte3_ld, , );


--AB1_byte3_ld is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|byte3_ld at LC_X48_Y19_N3
--operation mode is normal

AB1_byte3_ld = AB1L9Q & BB4_count[1] & BB4_count[0] & !BB4_count[2];


--M4_reg[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_data_buf|reg[5] at LC_X48_Y20_N8
--operation mode is normal

M4_reg[5]_lut_out = M4_reg[6] & DB1L01Q;
M4_reg[5] = DFFEA(M4_reg[5]_lut_out, GLOBAL(KB1__clk2), GLOBAL(rst_n), , DB1L9, , );


--DB1L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[4]~10 at LC_X47_Y20_N5
--operation mode is normal

DB1L5 = M4_reg[5] & DB1L21Q;

--P31_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf3|reg_o[4] at LC_X47_Y20_N5
--operation mode is normal

P31_reg_o[4] = DFFEA(DB1L5, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1_byte3_ld, , );


--M4_reg[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_data_buf|reg[6] at LC_X48_Y20_N5
--operation mode is normal

M4_reg[6]_lut_out = M4_reg[7] & DB1L01Q;
M4_reg[6] = DFFEA(M4_reg[6]_lut_out, GLOBAL(KB1__clk2), GLOBAL(rst_n), , DB1L9, , );


--DB1L6 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[5]~9 at LC_X47_Y20_N2
--operation mode is normal

DB1L6 = DB1L21Q & M4_reg[6];

--P31_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf3|reg_o[5] at LC_X47_Y20_N2
--operation mode is normal

P31_reg_o[5] = DFFEA(DB1L6, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1_byte3_ld, , );


--M4_reg[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_data_buf|reg[4] at LC_X48_Y20_N0
--operation mode is normal

M4_reg[4]_lut_out = DB1L01Q & M4_reg[5];
M4_reg[4] = DFFEA(M4_reg[4]_lut_out, GLOBAL(KB1__clk2), GLOBAL(rst_n), , DB1L9, , );


--DB1L4 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|dat_o[3]~11 at LC_X47_Y20_N6
--operation mode is normal

DB1L4 = M4_reg[4] & DB1L21Q;

--P31_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buf3|reg_o[3] at LC_X47_Y20_N6
--operation mode is normal

P31_reg_o[3] = DFFEA(DB1L4, GLOBAL(KB1__clk0), GLOBAL(rst_n), , AB1_byte3_ld, , );


--AB1L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|byte2_ld~19 at LC_X48_Y19_N0
--operation mode is normal

AB1L3 = AB1L9Q & BB4_count[1] & !BB4_count[0] & !BB4_count[2];


--P7_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[0] at LC_X46_Y18_N8
--operation mode is normal

P7_reg_o[0]_lut_out = P01_reg_o[0] & (P11_reg_o[7] # P11_reg_o[6] # P11_reg_o[5]);
P7_reg_o[0] = DFFEA(P7_reg_o[0]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L831Q, , );


--P7_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[1] at LC_X47_Y17_N6
--operation mode is normal

P7_reg_o[1]_lut_out = P01_reg_o[1] & (P11_reg_o[5] # P11_reg_o[7] # P11_reg_o[6]);
P7_reg_o[1] = DFFEA(P7_reg_o[1]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L831Q, , );


--P7_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[2] at LC_X47_Y17_N8
--operation mode is normal

P7_reg_o[2]_lut_out = P01_reg_o[2] & (P11_reg_o[6] # P11_reg_o[5] # P11_reg_o[7]);
P7_reg_o[2] = DFFEA(P7_reg_o[2]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L831Q, , );


--P7_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[7] at LC_X47_Y17_N9
--operation mode is normal

P7_reg_o[7]_lut_out = P01_reg_o[7] & (P11_reg_o[5] # P11_reg_o[7] # P11_reg_o[6]);
P7_reg_o[7] = DFFEA(P7_reg_o[7]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L831Q, , );


--P7_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[6] at LC_X47_Y17_N5
--operation mode is normal

P7_reg_o[6]_lut_out = P01_reg_o[6] & (P11_reg_o[5] # P11_reg_o[7] # P11_reg_o[6]);
P7_reg_o[6] = DFFEA(P7_reg_o[6]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L831Q, , );


--P7_reg_o[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[9] at LC_X47_Y17_N0
--operation mode is normal

P7_reg_o[9]_lut_out = P11_reg_o[1] & (P11_reg_o[5] # P11_reg_o[7] # P11_reg_o[6]);
P7_reg_o[9] = DFFEA(P7_reg_o[9]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L831Q, , );


--P7_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[4] at LC_X47_Y17_N7
--operation mode is normal

P7_reg_o[4]_lut_out = P01_reg_o[4] & (P11_reg_o[6] # P11_reg_o[5] # P11_reg_o[7]);
P7_reg_o[4] = DFFEA(P7_reg_o[4]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L831Q, , );


--P7_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[3] at LC_X47_Y17_N1
--operation mode is normal

P7_reg_o[3]_lut_out = P01_reg_o[3] & (P11_reg_o[6] # P11_reg_o[5] # P11_reg_o[7]);
P7_reg_o[3] = DFFEA(P7_reg_o[3]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L831Q, , );


--P7_reg_o[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[12] at LC_X46_Y18_N6
--operation mode is normal

P7_reg_o[12]_lut_out = P11_reg_o[4] & (P11_reg_o[7] # P11_reg_o[5] # P11_reg_o[6]);
P7_reg_o[12] = DFFEA(P7_reg_o[12]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L831Q, , );


--P7_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[5] at LC_X47_Y17_N3
--operation mode is normal

P7_reg_o[5]_lut_out = P01_reg_o[5] & (P11_reg_o[5] # P11_reg_o[7] # P11_reg_o[6]);
P7_reg_o[5] = DFFEA(P7_reg_o[5]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L831Q, , );


--P7_reg_o[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[10] at LC_X47_Y17_N4
--operation mode is normal

P7_reg_o[10]_lut_out = P11_reg_o[2] & (P11_reg_o[5] # P11_reg_o[7] # P11_reg_o[6]);
P7_reg_o[10] = DFFEA(P7_reg_o[10]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L831Q, , );


--P7_reg_o[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[11] at LC_X46_Y18_N2
--operation mode is normal

P7_reg_o[11]_lut_out = P11_reg_o[3] & (P11_reg_o[7] # P11_reg_o[5] # P11_reg_o[6]);
P7_reg_o[11] = DFFEA(P7_reg_o[11]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L831Q, , );


--P7_reg_o[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[8] at LC_X47_Y17_N2
--operation mode is normal

P7_reg_o[8]_lut_out = P11_reg_o[0] & (P11_reg_o[6] # P11_reg_o[5] # P11_reg_o[7]);
P7_reg_o[8] = DFFEA(P7_reg_o[8]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L831Q, , );


--W1L771 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.skip_cmd~47 at LC_X41_Y17_N4
--operation mode is normal

W1L771 = W1L531 & !W1L041Q & W1L681Q # !W1L531 & (W1L481Q # !W1L041Q & W1L681Q);


--BB6L12 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~6 at LC_X25_Y20_N6
--operation mode is normal

BB6L12_carry_eqn = (!BB6L41 & BB6L91) # (BB6L41 & BB6L02);
BB6L12 = BB6L12_carry_eqn $ BB6_count[5];


--BB6L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~5 at LC_X25_Y20_N5
--operation mode is arithmetic

BB6L71_carry_eqn = (!BB6L41 & GND) # (BB6L41 & VCC);
BB6L71 = BB6_count[4] $ !BB6L71_carry_eqn;

--BB6L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~5COUT0 at LC_X25_Y20_N5
--operation mode is arithmetic

BB6L91_cout_0 = BB6_count[4] & !BB6L41;
BB6L91 = CARRY(BB6L91_cout_0);

--BB6L02 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~5COUT1 at LC_X25_Y20_N5
--operation mode is arithmetic

BB6L02_cout_1 = BB6_count[4] & !BB6L41;
BB6L02 = CARRY(BB6L02_cout_1);


--BB6L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~4 at LC_X25_Y20_N4
--operation mode is arithmetic

BB6L31 = BB6_count[3] $ BB6L11;

--BB6L41 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~4COUT at LC_X25_Y20_N4
--operation mode is arithmetic

BB6L41 = BB6L51;


--BB6L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~3 at LC_X25_Y20_N3
--operation mode is arithmetic

BB6L9 = BB6_count[2] $ !BB6L7;

--BB6L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~3COUT0 at LC_X25_Y20_N3
--operation mode is arithmetic

BB6L11_cout_0 = BB6_count[2] & !BB6L7;
BB6L11 = CARRY(BB6L11_cout_0);

--BB6L21 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~3COUT1 at LC_X25_Y20_N3
--operation mode is arithmetic

BB6L21_cout_1 = BB6_count[2] & !BB6L8;
BB6L21 = CARRY(BB6L21_cout_1);


--BB6L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~2 at LC_X25_Y20_N2
--operation mode is arithmetic

BB6L5 = BB6_count[1] $ BB6L3;

--BB6L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~2COUT0 at LC_X25_Y20_N2
--operation mode is arithmetic

BB6L7_cout_0 = !BB6L3 # !BB6_count[1];
BB6L7 = CARRY(BB6L7_cout_0);

--BB6L8 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~2COUT1 at LC_X25_Y20_N2
--operation mode is arithmetic

BB6L8_cout_1 = !BB6L4 # !BB6_count[1];
BB6L8 = CARRY(BB6L8_cout_1);


--BB6L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~1 at LC_X25_Y20_N1
--operation mode is arithmetic

BB6L1 = !BB6_count[0];

--BB6L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~1COUT0 at LC_X25_Y20_N1
--operation mode is arithmetic

BB6L3_cout_0 = BB6_count[0];
BB6L3 = CARRY(BB6L3_cout_0);

--BB6L4 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~1COUT1 at LC_X25_Y20_N1
--operation mode is arithmetic

BB6L4_cout_1 = BB6_count[0];
BB6L4 = CARRY(BB6L4_cout_1);


--CB2_crc_reg[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[5] at LC_X23_Y24_N7
--operation mode is normal

CB2_crc_reg[5]_lut_out = !X1L85Q & (CB2_crc_reg[4] $ CB2_crc_reg[32] $ M6_reg[0]);
CB2_crc_reg[5] = DFFEA(CB2_crc_reg[5]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--JB1L291 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_wren~1 at LC_X33_Y24_N1
--operation mode is normal

JB1L291 = A1L451 & JB1L3Q;


--JB1L391 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|sample_delay_wren~3 at LC_X31_Y24_N7
--operation mode is normal

JB1L391 = A1L651 & JB1L3Q;


--JB1L661 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~280 at LC_X33_Y28_N9
--operation mode is normal

P91_reg_o[16]_qfbk = P91_reg_o[16];
JB1L661 = P91_reg_o[0] # P91_reg_o[8] # P91_reg_o[16]_qfbk # P91_reg_o[24];

--P91_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[16] at LC_X33_Y28_N9
--operation mode is normal

P91_reg_o[16]_sload_eqn = Y1L57;
P91_reg_o[16] = DFFEA(P91_reg_o[16]_sload_eqn, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--P91_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[9] at LC_X33_Y30_N7
--operation mode is normal

P91_reg_o[9]_sload_eqn = Y1L86;
P91_reg_o[9] = DFFEA(P91_reg_o[9]_sload_eqn, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--P91_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[1] at LC_X33_Y30_N5
--operation mode is normal

P91_reg_o[1]_sload_eqn = Y1L06;
P91_reg_o[1] = DFFEA(P91_reg_o[1]_sload_eqn, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--P91_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[25] at LC_X33_Y28_N3
--operation mode is normal

P91_reg_o[25]_lut_out = Y1L48;
P91_reg_o[25] = DFFEA(P91_reg_o[25]_lut_out, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--JB1L761 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~281 at LC_X33_Y28_N8
--operation mode is normal

P91_reg_o[17]_qfbk = P91_reg_o[17];
JB1L761 = P91_reg_o[25] # P91_reg_o[1] # P91_reg_o[17]_qfbk # P91_reg_o[9];

--P91_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[17] at LC_X33_Y28_N8
--operation mode is normal

P91_reg_o[17]_sload_eqn = Y1L67;
P91_reg_o[17] = DFFEA(P91_reg_o[17]_sload_eqn, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--P91_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[29] at LC_X35_Y30_N5
--operation mode is normal

P91_reg_o[29]_lut_out = Y1L88;
P91_reg_o[29] = DFFEA(P91_reg_o[29]_lut_out, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--P91_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[28] at LC_X35_Y28_N4
--operation mode is normal

P91_reg_o[28]_lut_out = Y1L78;
P91_reg_o[28] = DFFEA(P91_reg_o[28]_lut_out, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--P91_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[27] at LC_X35_Y28_N2
--operation mode is normal

P91_reg_o[27]_sload_eqn = Y1L68;
P91_reg_o[27] = DFFEA(P91_reg_o[27]_sload_eqn, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--JB1L861 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~282 at LC_X35_Y28_N6
--operation mode is normal

P91_reg_o[30]_qfbk = P91_reg_o[30];
JB1L861 = P91_reg_o[27] # P91_reg_o[29] # P91_reg_o[30]_qfbk # P91_reg_o[28];

--P91_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[30] at LC_X35_Y28_N6
--operation mode is normal

P91_reg_o[30]_sload_eqn = Y1L98;
P91_reg_o[30] = DFFEA(P91_reg_o[30]_sload_eqn, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--P91_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[23] at LC_X35_Y28_N5
--operation mode is normal

P91_reg_o[23]_lut_out = Y1L28;
P91_reg_o[23] = DFFEA(P91_reg_o[23]_lut_out, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--P91_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[22] at LC_X35_Y28_N0
--operation mode is normal

P91_reg_o[22]_lut_out = Y1L18;
P91_reg_o[22] = DFFEA(P91_reg_o[22]_lut_out, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--P91_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[21] at LC_X35_Y30_N2
--operation mode is normal

P91_reg_o[21]_sload_eqn = Y1L08;
P91_reg_o[21] = DFFEA(P91_reg_o[21]_sload_eqn, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--JB1L961 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~283 at LC_X35_Y28_N3
--operation mode is normal

P91_reg_o[26]_qfbk = P91_reg_o[26];
JB1L961 = P91_reg_o[21] # P91_reg_o[23] # P91_reg_o[26]_qfbk # P91_reg_o[22];

--P91_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[26] at LC_X35_Y28_N3
--operation mode is normal

P91_reg_o[26]_sload_eqn = Y1L58;
P91_reg_o[26] = DFFEA(P91_reg_o[26]_sload_eqn, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--JB1L071 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~284 at LC_X35_Y28_N9
--operation mode is normal

JB1L071 = JB1L961 # JB1L861 # JB1L761 # JB1L661;


--P91_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[19] at LC_X35_Y23_N9
--operation mode is normal

P91_reg_o[19]_lut_out = Y1L87;
P91_reg_o[19] = DFFEA(P91_reg_o[19]_lut_out, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--JB1L171 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~285 at LC_X35_Y23_N1
--operation mode is normal

P91_reg_o[20]_qfbk = P91_reg_o[20];
JB1L171 = P91_reg_o[20]_qfbk # P91_reg_o[19];

--P91_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[20] at LC_X35_Y23_N1
--operation mode is normal

P91_reg_o[20]_sload_eqn = Y1L97;
P91_reg_o[20] = DFFEA(P91_reg_o[20]_sload_eqn, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--P91_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[15] at LC_X35_Y23_N2
--operation mode is normal

P91_reg_o[15]_sload_eqn = Y1L47;
P91_reg_o[15] = DFFEA(P91_reg_o[15]_sload_eqn, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--P91_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[13] at LC_X35_Y23_N0
--operation mode is normal

P91_reg_o[13]_sload_eqn = Y1L27;
P91_reg_o[13] = DFFEA(P91_reg_o[13]_sload_eqn, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--P91_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[12] at LC_X35_Y26_N6
--operation mode is normal

P91_reg_o[12]_sload_eqn = Y1L17;
P91_reg_o[12] = DFFEA(P91_reg_o[12]_sload_eqn, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--P91_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[11] at LC_X35_Y23_N4
--operation mode is normal

P91_reg_o[11]_lut_out = Y1L07;
P91_reg_o[11] = DFFEA(P91_reg_o[11]_lut_out, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--JB1L271 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~286 at LC_X35_Y23_N6
--operation mode is normal

P91_reg_o[14]_qfbk = P91_reg_o[14];
JB1L271 = P91_reg_o[11] # P91_reg_o[13] # P91_reg_o[14]_qfbk # P91_reg_o[12];

--P91_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[14] at LC_X35_Y23_N6
--operation mode is normal

P91_reg_o[14]_sload_eqn = Y1L37;
P91_reg_o[14] = DFFEA(P91_reg_o[14]_sload_eqn, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--JB1L371 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~287 at LC_X35_Y23_N7
--operation mode is normal

P91_reg_o[18]_qfbk = P91_reg_o[18];
JB1L371 = P91_reg_o[15] # JB1L171 # P91_reg_o[18]_qfbk # JB1L271;

--P91_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[18] at LC_X35_Y23_N7
--operation mode is normal

P91_reg_o[18]_sload_eqn = Y1L77;
P91_reg_o[18] = DFFEA(P91_reg_o[18]_sload_eqn, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--P91_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[7] at LC_X35_Y26_N8
--operation mode is normal

P91_reg_o[7]_lut_out = Y1L66;
P91_reg_o[7] = DFFEA(P91_reg_o[7]_lut_out, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--P91_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[6] at LC_X35_Y23_N5
--operation mode is normal

P91_reg_o[6]_sload_eqn = Y1L56;
P91_reg_o[6] = DFFEA(P91_reg_o[6]_sload_eqn, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--P91_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[5] at LC_X35_Y26_N1
--operation mode is normal

P91_reg_o[5]_lut_out = Y1L46;
P91_reg_o[5] = DFFEA(P91_reg_o[5]_lut_out, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--JB1L471 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~288 at LC_X35_Y26_N9
--operation mode is normal

P91_reg_o[10]_qfbk = P91_reg_o[10];
JB1L471 = P91_reg_o[7] # P91_reg_o[5] # P91_reg_o[10]_qfbk # P91_reg_o[6];

--P91_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[10] at LC_X35_Y26_N9
--operation mode is normal

P91_reg_o[10]_sload_eqn = Y1L96;
P91_reg_o[10] = DFFEA(P91_reg_o[10]_sload_eqn, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--P91_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[3] at LC_X35_Y30_N4
--operation mode is normal

P91_reg_o[3]_sload_eqn = Y1L26;
P91_reg_o[3] = DFFEA(P91_reg_o[3]_sload_eqn, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--P91_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[2] at LC_X33_Y28_N2
--operation mode is normal

P91_reg_o[2]_sload_eqn = Y1L16;
P91_reg_o[2] = DFFEA(P91_reg_o[2]_sload_eqn, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--P91_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[31] at LC_X34_Y30_N3
--operation mode is normal

P91_reg_o[31]_sload_eqn = Y1L09;
P91_reg_o[31] = DFFEA(P91_reg_o[31]_sload_eqn, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--JB1L571 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~289 at LC_X35_Y28_N7
--operation mode is normal

P91_reg_o[4]_qfbk = P91_reg_o[4];
JB1L571 = P91_reg_o[2] # P91_reg_o[31] # P91_reg_o[4]_qfbk # P91_reg_o[3];

--P91_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:init_window_req_reg|reg_o[4] at LC_X35_Y28_N7
--operation mode is normal

P91_reg_o[4]_sload_eqn = Y1L36;
P91_reg_o[4] = DFFEA(P91_reg_o[4]_sload_eqn, GLOBAL(KB1__clk1), !GLOBAL(JB1_init_window_rst), , JB1L671, , );


--JB1_init_window_req_o is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o at LC_X35_Y28_N8
--operation mode is normal

JB1_init_window_req_o = JB1L571 # JB1L371 # JB1L471 # JB1L071;


--JB1_init_window_rst is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_rst at LC_X44_Y21_N6
--operation mode is normal

JB1_init_window_rst = JB1_init_window_req_o & HB1L2Q # !rst_n;


--JB1L671 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_wren~8 at LC_X34_Y28_N8
--operation mode is normal

JB1L671 = JB1L3Q & A1L161;


--JB1L491 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|sample_num_wren~4 at LC_X31_Y27_N0
--operation mode is normal

JB1L491 = JB1L3Q & A1L751;


--JB1L461 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|feedback_delay_wren~5 at LC_X32_Y23_N1
--operation mode is normal

JB1L461 = JB1L3Q & A1L851;


--JB1L971 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_wren~2 at LC_X30_Y25_N6
--operation mode is normal

JB1L971 = JB1L3Q & A1L551;


--JB1L1 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|address_on_delay_wren~6 at LC_X31_Y27_N8
--operation mode is normal

JB1L1 = JB1L3Q & A1L951;


--P3_reg_o[25] is dispatch:cmd0|reg:cmd1|reg_o[25] at LC_X40_Y22_N2
--operation mode is normal

P3_reg_o[25]_lut_out = W1L781Q & P9_reg_o[25];
P3_reg_o[25] = DFFEA(P3_reg_o[25]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L361 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[25]~9395 at LC_X33_Y27_N7
--operation mode is normal

P1_reg_o[25]_qfbk = P1_reg_o[25];
Y1L361 = A1L261 & (Y1L2 & P1_reg_o[25]_qfbk # !Y1L2 & U2_q_b[25]);

--P1_reg_o[25] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[25] at LC_X33_Y27_N7
--operation mode is normal

P1_reg_o[25]_sload_eqn = Y1L48;
P1_reg_o[25] = DFFEA(P1_reg_o[25]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--JB1L031 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~5491 at LC_X33_Y27_N4
--operation mode is normal

P22_reg_o[25]_qfbk = P22_reg_o[25];
JB1L031 = P12_reg_o[25] & (A1L061 # P22_reg_o[25]_qfbk & A1L451) # !P12_reg_o[25] & P22_reg_o[25]_qfbk & A1L451;

--P22_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[25] at LC_X33_Y27_N4
--operation mode is normal

P22_reg_o[25]_sload_eqn = Y1L48;
P22_reg_o[25] = DFFEA(P22_reg_o[25]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L131 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~5492 at LC_X33_Y28_N7
--operation mode is normal

P32_reg_o[25]_qfbk = P32_reg_o[25];
JB1L131 = A1L651 & (P32_reg_o[25]_qfbk # P91_reg_o[25] & A1L161) # !A1L651 & P91_reg_o[25] & A1L161;

--P32_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[25] at LC_X33_Y28_N7
--operation mode is normal

P32_reg_o[25]_sload_eqn = Y1L48;
P32_reg_o[25] = DFFEA(P32_reg_o[25]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[25] at LC_X33_Y29_N4
--operation mode is normal

P81_reg_o[25]_sload_eqn = Y1L48;
P81_reg_o[25] = DFFEA(P81_reg_o[25]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L231 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~5493 at LC_X33_Y29_N3
--operation mode is normal

P42_reg_o[25]_qfbk = P42_reg_o[25];
JB1L231 = P81_reg_o[25] & (A1L851 # P42_reg_o[25]_qfbk & A1L751) # !P81_reg_o[25] & P42_reg_o[25]_qfbk & A1L751;

--P42_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[25] at LC_X33_Y29_N3
--operation mode is normal

P42_reg_o[25]_sload_eqn = Y1L48;
P42_reg_o[25] = DFFEA(P42_reg_o[25]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[25] at LC_X32_Y25_N7
--operation mode is normal

P71_reg_o[25]_sload_eqn = Y1L48;
P71_reg_o[25] = DFFEA(P71_reg_o[25]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L331 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~5494 at LC_X32_Y25_N0
--operation mode is normal

P02_reg_o[25]_qfbk = P02_reg_o[25];
JB1L331 = P71_reg_o[25] & (A1L951 # A1L551 & P02_reg_o[25]_qfbk) # !P71_reg_o[25] & A1L551 & P02_reg_o[25]_qfbk;

--P02_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[25] at LC_X32_Y25_N0
--operation mode is normal

P02_reg_o[25]_sload_eqn = Y1L48;
P02_reg_o[25] = DFFEA(P02_reg_o[25]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L921 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~59 at LC_X33_Y27_N8
--operation mode is normal

JB1L921 = JB1L031 # JB1L331 # JB1L231 # JB1L131;


--Y1L461 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[25]~9396 at LC_X33_Y27_N9
--operation mode is normal

Y1L461 = Y1L061 & (Y1L361 # Y1L341 & JB1L921) # !Y1L061 & Y1L341 & JB1L921;


--M6L25 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6036 at LC_X39_Y24_N3
--operation mode is normal

P5_reg_o[26]_qfbk = P5_reg_o[26];
M6L25 = M6L53 & (X1L25 & P5_reg_o[26]_qfbk # !X1L25 & Z2_q_b[26]);

--P5_reg_o[26] is dispatch:cmd0|reg:reply1|reg_o[26] at LC_X39_Y24_N3
--operation mode is normal

P5_reg_o[26]_sload_eqn = P3_reg_o[26];
P5_reg_o[26] = DFFEA(P5_reg_o[26]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6_reg[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[27] at LC_X39_Y24_N8
--operation mode is normal

M6_reg[27]_lut_out = M6L16 # M6L06 # M6L43 & P4_reg_o[27];
M6_reg[27] = DFFEA(M6_reg[27]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--M6L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6037 at LC_X39_Y25_N8
--operation mode is normal

M6L35 = !X1L85Q & !X1L16Q & M6_reg[27];


--P4_reg_o[26] is dispatch:cmd0|reg:reply0|reg_o[26] at LC_X40_Y24_N4
--operation mode is normal

P4_reg_o[26]_sload_eqn = P2_reg_o[26];
P4_reg_o[26] = DFFEA(P4_reg_o[26]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P2_reg_o[25] is dispatch:cmd0|reg:cmd0|reg_o[25] at LC_X41_Y23_N5
--operation mode is normal

P2_reg_o[25]_lut_out = W1L881Q # P8_reg_o[25] & W1L781Q;
P2_reg_o[25] = DFFEA(P2_reg_o[25]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P8_reg_o[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[24] at LC_X41_Y20_N3
--operation mode is normal

P8_reg_o[24]_sload_eqn = M3_reg[24];
P8_reg_o[24] = DFFEA(P8_reg_o[24]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--C1L2 is dispatch:cmd0|next_state.reply~18 at LC_X30_Y22_N8
--operation mode is normal

C1L2 = W1L881Q & (!X1L68Q & C1L6Q # !C1L3Q) # !W1L881Q & !X1L68Q & C1L6Q;


--P51_reg_o[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[28] at LC_X25_Y24_N4
--operation mode is normal

P51_reg_o[28]_lut_out = X1L48Q & CB2_crc_reg[4] & CB2L84 # !X1L48Q & M6_reg[28];
P51_reg_o[28] = DFFEA(P51_reg_o[28]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--M7_reg[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg[6] at LC_X23_Y23_N9
--operation mode is normal

M7_reg[6]_lut_out = M7L91 # !BB8_count[2] & M7L41 & EB1L41;
M7_reg[6] = DFFEA(M7_reg[6]_lut_out, !GLOBAL(EB1_tx_clk_divide[2]), GLOBAL(rst_n), , FB1L2Q, , );


--M7L81 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg~276 at LC_X23_Y23_N3
--operation mode is normal

M7L81 = P51_reg_o[28] & (M7L21 # !FB1L3Q & M7_reg[6]) # !P51_reg_o[28] & !FB1L3Q & M7_reg[6];


--P51_reg_o[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[12] at LC_X25_Y24_N9
--operation mode is normal

P51_reg_o[12]_lut_out = X1L48Q & CB2_crc_reg[20] & CB2L84 # !X1L48Q & M6_reg[12];
P51_reg_o[12] = DFFEA(P51_reg_o[12]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--P51_reg_o[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[20] at LC_X25_Y24_N6
--operation mode is normal

P51_reg_o[20]_lut_out = X1L48Q & CB2L84 & CB2_crc_reg[12] # !X1L48Q & M6_reg[20];
P51_reg_o[20] = DFFEA(P51_reg_o[20]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--P51_reg_o[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[4] at LC_X25_Y24_N8
--operation mode is normal

P51_reg_o[4]_lut_out = X1L48Q & CB2_crc_reg[28] & CB2L84 # !X1L48Q & M6_reg[4];
P51_reg_o[4] = DFFEA(P51_reg_o[4]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--EB1L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~40 at LC_X25_Y24_N5
--operation mode is normal

EB1L11 = BB8_count[1] & (BB8_count[0] # P51_reg_o[20]) # !BB8_count[1] & P51_reg_o[4] & !BB8_count[0];


--EB1L21 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~41 at LC_X25_Y24_N3
--operation mode is normal

EB1L21 = EB1L11 & (P51_reg_o[28] # !BB8_count[0]) # !EB1L11 & BB8_count[0] & P51_reg_o[12];


--CB2_crc_reg[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[13] at LC_X24_Y22_N5
--operation mode is normal

CB2_crc_reg[13]_lut_out = !X1L85Q & (CB2_crc_reg[32] $ CB2_crc_reg[12] $ M6_reg[0]);
CB2_crc_reg[13] = DFFEA(CB2_crc_reg[13]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--M6_reg[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[19] at LC_X30_Y23_N2
--operation mode is normal

M6_reg[19]_lut_out = M6L36 # M6L26 # M6L43 & P4_reg_o[19];
M6_reg[19] = DFFEA(M6_reg[19]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--CB2_crc_reg[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[21] at LC_X24_Y24_N8
--operation mode is normal

CB2_crc_reg[21]_lut_out = CB2_crc_reg[20] & !X1L85Q;
CB2_crc_reg[21] = DFFEA(CB2_crc_reg[21]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--M6_reg[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[11] at LC_X33_Y21_N2
--operation mode is normal

M6_reg[11]_lut_out = M6L56 # M6L46 # M6L43 & P4_reg_o[11];
M6_reg[11] = DFFEA(M6_reg[11]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--CB2_crc_reg[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[29] at LC_X24_Y24_N9
--operation mode is normal

CB2_crc_reg[29]_lut_out = !X1L85Q & CB2_crc_reg[28];
CB2_crc_reg[29] = DFFEA(CB2_crc_reg[29]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--M6_reg[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[3] at LC_X32_Y21_N9
--operation mode is normal

M6_reg[3]_lut_out = M6L76 # M6L66 # P4_reg_o[3] & M6L43;
M6_reg[3] = DFFEA(M6_reg[3]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--M6L45 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6039 at LC_X39_Y21_N2
--operation mode is normal

P5_reg_o[10]_qfbk = P5_reg_o[10];
M6L45 = M6L53 & (X1L25 & P5_reg_o[10]_qfbk # !X1L25 & Z2_q_b[10]);

--P5_reg_o[10] is dispatch:cmd0|reg:reply1|reg_o[10] at LC_X39_Y21_N2
--operation mode is normal

P5_reg_o[10]_sload_eqn = P3_reg_o[10];
P5_reg_o[10] = DFFEA(P5_reg_o[10]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L55 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6040 at LC_X32_Y22_N9
--operation mode is normal

M6L55 = M6_reg[11] & !X1L85Q & !X1L16Q;


--M6L65 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6042 at LC_X30_Y23_N3
--operation mode is normal

P5_reg_o[18]_qfbk = P5_reg_o[18];
M6L65 = M6L53 & (X1L25 & P5_reg_o[18]_qfbk # !X1L25 & Z2_q_b[18]);

--P5_reg_o[18] is dispatch:cmd0|reg:reply1|reg_o[18] at LC_X30_Y23_N3
--operation mode is normal

P5_reg_o[18]_sload_eqn = P3_reg_o[18];
P5_reg_o[18] = DFFEA(P5_reg_o[18]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L75 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6043 at LC_X30_Y23_N6
--operation mode is normal

M6L75 = !X1L16Q & !X1L85Q & M6_reg[19];


--P4_reg_o[18] is dispatch:cmd0|reg:reply0|reg_o[18] at LC_X30_Y21_N4
--operation mode is normal

P4_reg_o[18]_sload_eqn = P2_reg_o[18];
P4_reg_o[18] = DFFEA(P4_reg_o[18]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L85 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6045 at LC_X39_Y23_N4
--operation mode is normal

P5_reg_o[2]_qfbk = P5_reg_o[2];
M6L85 = M6L53 & (X1L25 & P5_reg_o[2]_qfbk # !X1L25 & Z2_q_b[2]);

--P5_reg_o[2] is dispatch:cmd0|reg:reply1|reg_o[2] at LC_X39_Y23_N4
--operation mode is normal

P5_reg_o[2]_sload_eqn = P3_reg_o[2];
P5_reg_o[2] = DFFEA(P5_reg_o[2]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L95 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6046 at LC_X32_Y21_N7
--operation mode is normal

M6L95 = !X1L16Q & !X1L85Q & M6_reg[3];


--Y1L641 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[17]~9397 at LC_X32_Y28_N3
--operation mode is normal

P1_reg_o[17]_qfbk = P1_reg_o[17];
Y1L641 = A1L261 & (Y1L2 & P1_reg_o[17]_qfbk # !Y1L2 & U2_q_b[17]);

--P1_reg_o[17] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[17] at LC_X32_Y28_N3
--operation mode is normal

P1_reg_o[17]_sload_eqn = Y1L67;
P1_reg_o[17] = DFFEA(P1_reg_o[17]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--JB1L09 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~5495 at LC_X32_Y28_N8
--operation mode is normal

P22_reg_o[17]_qfbk = P22_reg_o[17];
JB1L09 = A1L061 & (P12_reg_o[17] # A1L451 & P22_reg_o[17]_qfbk) # !A1L061 & A1L451 & P22_reg_o[17]_qfbk;

--P22_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[17] at LC_X32_Y28_N8
--operation mode is normal

P22_reg_o[17]_sload_eqn = Y1L67;
P22_reg_o[17] = DFFEA(P22_reg_o[17]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L19 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~5496 at LC_X33_Y28_N0
--operation mode is normal

P32_reg_o[17]_qfbk = P32_reg_o[17];
JB1L19 = A1L651 & (P32_reg_o[17]_qfbk # P91_reg_o[17] & A1L161) # !A1L651 & P91_reg_o[17] & A1L161;

--P32_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[17] at LC_X33_Y28_N0
--operation mode is normal

P32_reg_o[17]_sload_eqn = Y1L67;
P32_reg_o[17] = DFFEA(P32_reg_o[17]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[17] at LC_X34_Y28_N4
--operation mode is normal

P81_reg_o[17]_lut_out = Y1L67;
P81_reg_o[17] = DFFEA(P81_reg_o[17]_lut_out, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L29 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~5497 at LC_X34_Y28_N3
--operation mode is normal

P42_reg_o[17]_qfbk = P42_reg_o[17];
JB1L29 = P81_reg_o[17] & (A1L851 # P42_reg_o[17]_qfbk & A1L751) # !P81_reg_o[17] & P42_reg_o[17]_qfbk & A1L751;

--P42_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[17] at LC_X34_Y28_N3
--operation mode is normal

P42_reg_o[17]_sload_eqn = Y1L67;
P42_reg_o[17] = DFFEA(P42_reg_o[17]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[17] at LC_X30_Y28_N5
--operation mode is normal

P71_reg_o[17]_lut_out = Y1L67;
P71_reg_o[17] = DFFEA(P71_reg_o[17]_lut_out, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L39 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~5498 at LC_X30_Y28_N2
--operation mode is normal

P02_reg_o[17]_qfbk = P02_reg_o[17];
JB1L39 = A1L551 & (P02_reg_o[17]_qfbk # P71_reg_o[17] & A1L951) # !A1L551 & P71_reg_o[17] & A1L951;

--P02_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[17] at LC_X30_Y28_N2
--operation mode is normal

P02_reg_o[17]_sload_eqn = Y1L67;
P02_reg_o[17] = DFFEA(P02_reg_o[17]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L98 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~68 at LC_X32_Y28_N4
--operation mode is normal

JB1L98 = JB1L09 # JB1L19 # JB1L29 # JB1L39;


--Y1L741 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[17]~9398 at LC_X32_Y28_N5
--operation mode is normal

Y1L741 = Y1L341 & (JB1L98 # Y1L061 & Y1L641) # !Y1L341 & Y1L061 & Y1L641;


--P2_reg_o[17] is dispatch:cmd0|reg:cmd0|reg_o[17] at LC_X41_Y23_N6
--operation mode is normal

P2_reg_o[17]_lut_out = W1L881Q # P8_reg_o[17] & W1L781Q;
P2_reg_o[17] = DFFEA(P2_reg_o[17]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P3_reg_o[9] is dispatch:cmd0|reg:cmd1|reg_o[9] at LC_X40_Y21_N1
--operation mode is normal

P3_reg_o[9]_lut_out = P9_reg_o[9] & W1L781Q;
P3_reg_o[9] = DFFEA(P3_reg_o[9]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L921 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[9]~9399 at LC_X32_Y28_N7
--operation mode is normal

P1_reg_o[9]_qfbk = P1_reg_o[9];
Y1L921 = A1L261 & (Y1L2 & P1_reg_o[9]_qfbk # !Y1L2 & U2_q_b[9]);

--P1_reg_o[9] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[9] at LC_X32_Y28_N7
--operation mode is normal

P1_reg_o[9]_sload_eqn = Y1L86;
P1_reg_o[9] = DFFEA(P1_reg_o[9]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--JB1L05 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~5499 at LC_X32_Y28_N6
--operation mode is normal

P22_reg_o[9]_qfbk = P22_reg_o[9];
JB1L05 = P12_reg_o[9] & (A1L061 # A1L451 & P22_reg_o[9]_qfbk) # !P12_reg_o[9] & A1L451 & P22_reg_o[9]_qfbk;

--P22_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[9] at LC_X32_Y28_N6
--operation mode is normal

P22_reg_o[9]_sload_eqn = Y1L86;
P22_reg_o[9] = DFFEA(P22_reg_o[9]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L15 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~5500 at LC_X33_Y28_N4
--operation mode is normal

P32_reg_o[9]_qfbk = P32_reg_o[9];
JB1L15 = A1L651 & (P32_reg_o[9]_qfbk # P91_reg_o[9] & A1L161) # !A1L651 & P91_reg_o[9] & A1L161;

--P32_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[9] at LC_X33_Y28_N4
--operation mode is normal

P32_reg_o[9]_sload_eqn = Y1L86;
P32_reg_o[9] = DFFEA(P32_reg_o[9]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[9] at LC_X29_Y28_N4
--operation mode is normal

P81_reg_o[9]_lut_out = Y1L86;
P81_reg_o[9] = DFFEA(P81_reg_o[9]_lut_out, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L25 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~5501 at LC_X29_Y28_N2
--operation mode is normal

P42_reg_o[9]_qfbk = P42_reg_o[9];
JB1L25 = P81_reg_o[9] & (A1L851 # P42_reg_o[9]_qfbk & A1L751) # !P81_reg_o[9] & P42_reg_o[9]_qfbk & A1L751;

--P42_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[9] at LC_X29_Y28_N2
--operation mode is normal

P42_reg_o[9]_sload_eqn = Y1L86;
P42_reg_o[9] = DFFEA(P42_reg_o[9]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[9] at LC_X30_Y28_N4
--operation mode is normal

P71_reg_o[9]_lut_out = Y1L86;
P71_reg_o[9] = DFFEA(P71_reg_o[9]_lut_out, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L35 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~5502 at LC_X30_Y28_N8
--operation mode is normal

P02_reg_o[9]_qfbk = P02_reg_o[9];
JB1L35 = A1L551 & (P02_reg_o[9]_qfbk # P71_reg_o[9] & A1L951) # !A1L551 & P71_reg_o[9] & A1L951;

--P02_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[9] at LC_X30_Y28_N8
--operation mode is normal

P02_reg_o[9]_sload_eqn = Y1L86;
P02_reg_o[9] = DFFEA(P02_reg_o[9]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L94 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~77 at LC_X32_Y28_N1
--operation mode is normal

JB1L94 = JB1L15 # JB1L05 # JB1L35 # JB1L25;


--Y1L031 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[9]~9400 at LC_X32_Y28_N2
--operation mode is normal

Y1L031 = Y1L341 & (JB1L94 # Y1L061 & Y1L921) # !Y1L341 & Y1L061 & Y1L921;


--P3_reg_o[1] is dispatch:cmd0|reg:cmd1|reg_o[1] at LC_X39_Y25_N5
--operation mode is normal

P3_reg_o[1]_lut_out = P9_reg_o[1] & W1L781Q;
P3_reg_o[1] = DFFEA(P3_reg_o[1]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L111 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[1]~9401 at LC_X32_Y27_N2
--operation mode is normal

P1_reg_o[1]_qfbk = P1_reg_o[1];
Y1L111 = A1L261 & (Y1L2 & P1_reg_o[1]_qfbk # !Y1L2 & U2_q_b[1]);

--P1_reg_o[1] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[1] at LC_X32_Y27_N2
--operation mode is normal

P1_reg_o[1]_sload_eqn = Y1L06;
P1_reg_o[1] = DFFEA(P1_reg_o[1]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--Y1L211 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[1]~9402 at LC_X33_Y26_N6
--operation mode is normal

Y1L211 = E1_led_data[1] & (Y1L801 # Y1L061 & Y1L111) # !E1_led_data[1] & Y1L061 & Y1L111;


--JB1L01 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~5503 at LC_X33_Y26_N8
--operation mode is normal

P22_reg_o[1]_qfbk = P22_reg_o[1];
JB1L01 = A1L061 & (P12_reg_o[1] # P22_reg_o[1]_qfbk & A1L451) # !A1L061 & P22_reg_o[1]_qfbk & A1L451;

--P22_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[1] at LC_X33_Y26_N8
--operation mode is normal

P22_reg_o[1]_sload_eqn = Y1L06;
P22_reg_o[1] = DFFEA(P22_reg_o[1]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L11 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~5504 at LC_X33_Y26_N0
--operation mode is normal

P32_reg_o[1]_qfbk = P32_reg_o[1];
JB1L11 = P91_reg_o[1] & (A1L161 # A1L651 & P32_reg_o[1]_qfbk) # !P91_reg_o[1] & A1L651 & P32_reg_o[1]_qfbk;

--P32_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[1] at LC_X33_Y26_N0
--operation mode is normal

P32_reg_o[1]_sload_eqn = Y1L06;
P32_reg_o[1] = DFFEA(P32_reg_o[1]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[1] at LC_X34_Y29_N6
--operation mode is normal

P81_reg_o[1]_sload_eqn = Y1L06;
P81_reg_o[1] = DFFEA(P81_reg_o[1]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L21 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~5505 at LC_X34_Y26_N0
--operation mode is normal

P42_reg_o[1]_qfbk = P42_reg_o[1];
JB1L21 = A1L751 & (P42_reg_o[1]_qfbk # P81_reg_o[1] & A1L851) # !A1L751 & P81_reg_o[1] & A1L851;

--P42_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[1] at LC_X34_Y26_N0
--operation mode is normal

P42_reg_o[1]_sload_eqn = Y1L06;
P42_reg_o[1] = DFFEA(P42_reg_o[1]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[1] at LC_X30_Y28_N7
--operation mode is normal

P71_reg_o[1]_sload_eqn = Y1L06;
P71_reg_o[1] = DFFEA(P71_reg_o[1]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L31 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~5506 at LC_X30_Y26_N8
--operation mode is normal

P02_reg_o[1]_qfbk = P02_reg_o[1];
JB1L31 = P71_reg_o[1] & (A1L951 # P02_reg_o[1]_qfbk & A1L551) # !P71_reg_o[1] & P02_reg_o[1]_qfbk & A1L551;

--P02_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[1] at LC_X30_Y26_N8
--operation mode is normal

P02_reg_o[1]_sload_eqn = Y1L06;
P02_reg_o[1] = DFFEA(P02_reg_o[1]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L9 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~122 at LC_X33_Y26_N1
--operation mode is normal

JB1L9 = JB1L01 # JB1L11 # JB1L21 # JB1L31;


--Y1L311 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[1]~9403 at LC_X33_Y26_N7
--operation mode is normal

Y1L311 = Y1L211 # Y1L341 & JB1L9;


--P8_reg_o[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[16] at LC_X40_Y19_N0
--operation mode is normal

P8_reg_o[16]_lut_out = M3_reg[16];
P8_reg_o[16] = DFFEA(P8_reg_o[16]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--P9_reg_o[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[8] at LC_X41_Y19_N0
--operation mode is normal

P9_reg_o[8]_sload_eqn = M3_reg[8];
P9_reg_o[8] = DFFEA(P9_reg_o[8]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--P9_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[0] at LC_X41_Y18_N7
--operation mode is normal

P9_reg_o[0]_sload_eqn = M3_reg[0];
P9_reg_o[0] = DFFEA(P9_reg_o[0]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--M2_reg[9] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[9] at LC_X36_Y21_N1
--operation mode is normal

M2_reg[9]_lut_out = M2_reg[8] & (U1_q_b[9] # J2L1Q) # !M2_reg[8] & U1_q_b[9] & !J2L1Q;
M2_reg[9] = DFFEA(M2_reg[9]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M4_reg[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_data_buf|reg[9] at LC_X48_Y20_N3
--operation mode is normal

M4_reg[9]_lut_out = DB1L01Q & (M5_reg[0] & (M5_reg[2] # M5_reg[1]) # !M5_reg[0] & M5_reg[2] & M5_reg[1]);
M4_reg[9] = DFFEA(M4_reg[9]_lut_out, GLOBAL(KB1__clk2), GLOBAL(rst_n), , DB1L9, , );


--M1_reg[9] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[9] at LC_X30_Y27_N6
--operation mode is normal

M1_reg[9]_lut_out = J1L1Q & M1_reg[8] # !J1L1Q & P1_reg_o[9];
M1_reg[9] = DFFEA(M1_reg[9]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--BB5L12 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~6 at LC_X51_Y20_N6
--operation mode is arithmetic

BB5L12_carry_eqn = (!BB5L41 & BB5L91) # (BB5L41 & BB5L02);
BB5L12 = BB5_count[5] $ BB5L12_carry_eqn;

--BB5L32 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~6COUT0 at LC_X51_Y20_N6
--operation mode is arithmetic

BB5L32_cout_0 = !BB5L91 # !BB5_count[5];
BB5L32 = CARRY(BB5L32_cout_0);

--BB5L42 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~6COUT1 at LC_X51_Y20_N6
--operation mode is arithmetic

BB5L42_cout_1 = !BB5L02 # !BB5_count[5];
BB5L42 = CARRY(BB5L42_cout_1);


--BB5L71 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~5 at LC_X51_Y20_N5
--operation mode is arithmetic

BB5L71_carry_eqn = (!BB5L41 & GND) # (BB5L41 & VCC);
BB5L71 = BB5_count[4] $ !BB5L71_carry_eqn;

--BB5L91 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~5COUT0 at LC_X51_Y20_N5
--operation mode is arithmetic

BB5L91_cout_0 = BB5_count[4] & !BB5L41;
BB5L91 = CARRY(BB5L91_cout_0);

--BB5L02 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~5COUT1 at LC_X51_Y20_N5
--operation mode is arithmetic

BB5L02_cout_1 = BB5_count[4] & !BB5L41;
BB5L02 = CARRY(BB5L02_cout_1);


--BB5L52 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~7 at LC_X51_Y20_N7
--operation mode is normal

BB5L52_carry_eqn = (!BB5L41 & BB5L32) # (BB5L41 & BB5L42);
BB5L52 = BB5L52_carry_eqn $ !BB5_count[6];


--BB5L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~2 at LC_X51_Y20_N2
--operation mode is arithmetic

BB5L5 = BB5_count[1] $ BB5L3;

--BB5L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~2COUT0 at LC_X51_Y20_N2
--operation mode is arithmetic

BB5L7_cout_0 = !BB5L3 # !BB5_count[1];
BB5L7 = CARRY(BB5L7_cout_0);

--BB5L8 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~2COUT1 at LC_X51_Y20_N2
--operation mode is arithmetic

BB5L8_cout_1 = !BB5L4 # !BB5_count[1];
BB5L8 = CARRY(BB5L8_cout_1);


--BB5L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~1 at LC_X51_Y20_N1
--operation mode is arithmetic

BB5L1 = !BB5_count[0];

--BB5L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~1COUT0 at LC_X51_Y20_N1
--operation mode is arithmetic

BB5L3_cout_0 = BB5_count[0];
BB5L3 = CARRY(BB5L3_cout_0);

--BB5L4 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~1COUT1 at LC_X51_Y20_N1
--operation mode is arithmetic

BB5L4_cout_1 = BB5_count[0];
BB5L4 = CARRY(BB5L4_cout_1);


--BB5L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~3 at LC_X51_Y20_N3
--operation mode is arithmetic

BB5L9 = BB5_count[2] $ !BB5L7;

--BB5L11 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~3COUT0 at LC_X51_Y20_N3
--operation mode is arithmetic

BB5L11_cout_0 = BB5_count[2] & !BB5L7;
BB5L11 = CARRY(BB5L11_cout_0);

--BB5L21 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~3COUT1 at LC_X51_Y20_N3
--operation mode is arithmetic

BB5L21_cout_1 = BB5_count[2] & !BB5L8;
BB5L21 = CARRY(BB5L21_cout_1);


--BB5L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~4 at LC_X51_Y20_N4
--operation mode is arithmetic

BB5L31 = BB5_count[3] $ BB5L11;

--BB5L41 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|counter:rx_counter|add~4COUT at LC_X51_Y20_N4
--operation mode is arithmetic

BB5L41 = BB5L51;


--CB2_crc_reg[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[4] at LC_X23_Y24_N3
--operation mode is normal

CB2_crc_reg[4]_lut_out = !X1L85Q & CB2_crc_reg[3];
CB2_crc_reg[4] = DFFEA(CB2_crc_reg[4]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--P3_reg_o[26] is dispatch:cmd0|reg:cmd1|reg_o[26] at LC_X41_Y22_N5
--operation mode is normal

P3_reg_o[26]_lut_out = P9_reg_o[26] & W1L781Q;
P3_reg_o[26] = DFFEA(P3_reg_o[26]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L561 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[26]~9404 at LC_X36_Y27_N5
--operation mode is normal

P1_reg_o[26]_qfbk = P1_reg_o[26];
Y1L561 = A1L261 & (Y1L2 & P1_reg_o[26]_qfbk # !Y1L2 & U2_q_b[26]);

--P1_reg_o[26] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[26] at LC_X36_Y27_N5
--operation mode is normal

P1_reg_o[26]_sload_eqn = Y1L58;
P1_reg_o[26] = DFFEA(P1_reg_o[26]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--JB1L531 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~5507 at LC_X36_Y24_N7
--operation mode is normal

P22_reg_o[26]_qfbk = P22_reg_o[26];
JB1L531 = A1L061 & (P12_reg_o[26] # P22_reg_o[26]_qfbk & A1L451) # !A1L061 & P22_reg_o[26]_qfbk & A1L451;

--P22_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[26] at LC_X36_Y24_N7
--operation mode is normal

P22_reg_o[26]_sload_eqn = Y1L58;
P22_reg_o[26] = DFFEA(P22_reg_o[26]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L631 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~5508 at LC_X36_Y24_N5
--operation mode is normal

P32_reg_o[26]_qfbk = P32_reg_o[26];
JB1L631 = P91_reg_o[26] & (A1L161 # P32_reg_o[26]_qfbk & A1L651) # !P91_reg_o[26] & P32_reg_o[26]_qfbk & A1L651;

--P32_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[26] at LC_X36_Y24_N5
--operation mode is normal

P32_reg_o[26]_sload_eqn = Y1L58;
P32_reg_o[26] = DFFEA(P32_reg_o[26]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[26] at LC_X33_Y23_N4
--operation mode is normal

P81_reg_o[26]_lut_out = Y1L58;
P81_reg_o[26] = DFFEA(P81_reg_o[26]_lut_out, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L731 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~5509 at LC_X33_Y23_N5
--operation mode is normal

P42_reg_o[26]_qfbk = P42_reg_o[26];
JB1L731 = P81_reg_o[26] & (A1L851 # P42_reg_o[26]_qfbk & A1L751) # !P81_reg_o[26] & P42_reg_o[26]_qfbk & A1L751;

--P42_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[26] at LC_X33_Y23_N5
--operation mode is normal

P42_reg_o[26]_sload_eqn = Y1L58;
P42_reg_o[26] = DFFEA(P42_reg_o[26]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[26] at LC_X31_Y25_N7
--operation mode is normal

P71_reg_o[26]_sload_eqn = Y1L58;
P71_reg_o[26] = DFFEA(P71_reg_o[26]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L831 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~5510 at LC_X32_Y25_N8
--operation mode is normal

P02_reg_o[26]_qfbk = P02_reg_o[26];
JB1L831 = P71_reg_o[26] & (A1L951 # A1L551 & P02_reg_o[26]_qfbk) # !P71_reg_o[26] & A1L551 & P02_reg_o[26]_qfbk;

--P02_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[26] at LC_X32_Y25_N8
--operation mode is normal

P02_reg_o[26]_sload_eqn = Y1L58;
P02_reg_o[26] = DFFEA(P02_reg_o[26]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L431 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~95 at LC_X36_Y24_N8
--operation mode is normal

JB1L431 = JB1L531 # JB1L631 # JB1L831 # JB1L731;


--Y1L661 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[26]~9405 at LC_X36_Y24_N9
--operation mode is normal

Y1L661 = Y1L061 & (Y1L561 # Y1L341 & JB1L431) # !Y1L061 & Y1L341 & JB1L431;


--M6L06 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6048 at LC_X39_Y24_N5
--operation mode is normal

P5_reg_o[27]_qfbk = P5_reg_o[27];
M6L06 = M6L53 & (X1L25 & P5_reg_o[27]_qfbk # !X1L25 & Z2_q_b[27]);

--P5_reg_o[27] is dispatch:cmd0|reg:reply1|reg_o[27] at LC_X39_Y24_N5
--operation mode is normal

P5_reg_o[27]_sload_eqn = P3_reg_o[27];
P5_reg_o[27] = DFFEA(P5_reg_o[27]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6_reg[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[28] at LC_X39_Y24_N2
--operation mode is normal

M6_reg[28]_lut_out = M6L96 # M6L86 # M6L43 & P4_reg_o[28];
M6_reg[28] = DFFEA(M6_reg[28]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--M6L16 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6049 at LC_X39_Y24_N0
--operation mode is normal

M6L16 = !X1L85Q & !X1L16Q & M6_reg[28];


--P4_reg_o[27] is dispatch:cmd0|reg:reply0|reg_o[27] at LC_X41_Y24_N6
--operation mode is normal

P4_reg_o[27]_sload_eqn = P2_reg_o[27];
P4_reg_o[27] = DFFEA(P4_reg_o[27]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P2_reg_o[26] is dispatch:cmd0|reg:cmd0|reg_o[26] at LC_X41_Y24_N4
--operation mode is normal

P2_reg_o[26]_lut_out = W1L781Q & P8_reg_o[26];
P2_reg_o[26] = DFFEA(P2_reg_o[26]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P8_reg_o[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[25] at LC_X41_Y23_N9
--operation mode is normal

P8_reg_o[25]_lut_out = M3_reg[25];
P8_reg_o[25] = DFFEA(P8_reg_o[25]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--P51_reg_o[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[29] at LC_X24_Y24_N0
--operation mode is normal

P51_reg_o[29]_lut_out = X1L48Q & CB2_crc_reg[3] & CB2L84 # !X1L48Q & M6_reg[29];
P51_reg_o[29] = DFFEA(P51_reg_o[29]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--M7_reg[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg[7] at LC_X23_Y23_N6
--operation mode is normal

M7_reg[7]_lut_out = M7L02 # !BB8_count[2] & EB1L61 & M7L41;
M7_reg[7] = DFFEA(M7_reg[7]_lut_out, !GLOBAL(EB1_tx_clk_divide[2]), GLOBAL(rst_n), , FB1L2Q, , );


--M7L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg~278 at LC_X23_Y23_N8
--operation mode is normal

M7L91 = FB1L3Q & M7L21 & P51_reg_o[29] # !FB1L3Q & (M7_reg[7] # M7L21 & P51_reg_o[29]);


--P51_reg_o[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[21] at LC_X25_Y22_N2
--operation mode is normal

P51_reg_o[21]_lut_out = X1L48Q & CB2L84 & CB2_crc_reg[11] # !X1L48Q & M6_reg[21];
P51_reg_o[21] = DFFEA(P51_reg_o[21]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--P51_reg_o[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[13] at LC_X24_Y23_N4
--operation mode is normal

P51_reg_o[13]_lut_out = X1L48Q & CB2_crc_reg[19] & CB2L84 # !X1L48Q & M6_reg[13];
P51_reg_o[13] = DFFEA(P51_reg_o[13]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--P51_reg_o[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[5] at LC_X24_Y23_N2
--operation mode is normal

P51_reg_o[5]_lut_out = X1L48Q & CB2_crc_reg[27] & CB2L84 # !X1L48Q & M6_reg[5];
P51_reg_o[5] = DFFEA(P51_reg_o[5]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--EB1L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~42 at LC_X24_Y23_N8
--operation mode is normal

EB1L31 = BB8_count[0] & (BB8_count[1] # P51_reg_o[13]) # !BB8_count[0] & P51_reg_o[5] & !BB8_count[1];


--EB1L41 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~43 at LC_X24_Y23_N0
--operation mode is normal

EB1L41 = EB1L31 & (P51_reg_o[29] # !BB8_count[1]) # !EB1L31 & BB8_count[1] & P51_reg_o[21];


--CB2_crc_reg[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[20] at LC_X24_Y24_N7
--operation mode is normal

CB2_crc_reg[20]_lut_out = !X1L85Q & CB2_crc_reg[19];
CB2_crc_reg[20] = DFFEA(CB2_crc_reg[20]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--M6_reg[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[12] at LC_X33_Y21_N0
--operation mode is normal

M6_reg[12]_lut_out = M6L17 # M6L07 # M6L43 & P4_reg_o[12];
M6_reg[12] = DFFEA(M6_reg[12]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--CB2_crc_reg[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[12] at LC_X24_Y22_N9
--operation mode is normal

CB2_crc_reg[12]_lut_out = !X1L85Q & (M6_reg[0] $ CB2_crc_reg[32] $ CB2_crc_reg[11]);
CB2_crc_reg[12] = DFFEA(CB2_crc_reg[12]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--M6_reg[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[20] at LC_X30_Y23_N8
--operation mode is normal

M6_reg[20]_lut_out = M6L37 # M6L27 # M6L43 & P4_reg_o[20];
M6_reg[20] = DFFEA(M6_reg[20]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--CB2_crc_reg[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[28] at LC_X24_Y24_N6
--operation mode is normal

CB2_crc_reg[28]_lut_out = !X1L85Q & CB2_crc_reg[27];
CB2_crc_reg[28] = DFFEA(CB2_crc_reg[28]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--M6_reg[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[4] at LC_X32_Y21_N5
--operation mode is normal

M6_reg[4]_lut_out = M6L57 # M6L47 # M6L43 & P4_reg_o[4];
M6_reg[4] = DFFEA(M6_reg[4]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--M6L26 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6051 at LC_X30_Y23_N1
--operation mode is normal

P5_reg_o[19]_qfbk = P5_reg_o[19];
M6L26 = M6L53 & (X1L25 & P5_reg_o[19]_qfbk # !X1L25 & Z2_q_b[19]);

--P5_reg_o[19] is dispatch:cmd0|reg:reply1|reg_o[19] at LC_X30_Y23_N1
--operation mode is normal

P5_reg_o[19]_sload_eqn = P3_reg_o[19];
P5_reg_o[19] = DFFEA(P5_reg_o[19]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6052 at LC_X30_Y23_N0
--operation mode is normal

M6L36 = !X1L16Q & !X1L85Q & M6_reg[20];


--P4_reg_o[19] is dispatch:cmd0|reg:reply0|reg_o[19] at LC_X30_Y23_N9
--operation mode is normal

P4_reg_o[19]_lut_out = P2_reg_o[19];
P4_reg_o[19] = DFFEA(P4_reg_o[19]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L46 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6054 at LC_X39_Y23_N3
--operation mode is normal

P5_reg_o[11]_qfbk = P5_reg_o[11];
M6L46 = M6L53 & (X1L25 & P5_reg_o[11]_qfbk # !X1L25 & Z2_q_b[11]);

--P5_reg_o[11] is dispatch:cmd0|reg:reply1|reg_o[11] at LC_X39_Y23_N3
--operation mode is normal

P5_reg_o[11]_sload_eqn = P3_reg_o[11];
P5_reg_o[11] = DFFEA(P5_reg_o[11]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L56 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6055 at LC_X33_Y21_N6
--operation mode is normal

M6L56 = !X1L16Q & !X1L85Q & M6_reg[12];


--M6L66 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6057 at LC_X36_Y21_N4
--operation mode is normal

P5_reg_o[3]_qfbk = P5_reg_o[3];
M6L66 = M6L53 & (X1L25 & P5_reg_o[3]_qfbk # !X1L25 & Z2_q_b[3]);

--P5_reg_o[3] is dispatch:cmd0|reg:reply1|reg_o[3] at LC_X36_Y21_N4
--operation mode is normal

P5_reg_o[3]_sload_eqn = P3_reg_o[3];
P5_reg_o[3] = DFFEA(P5_reg_o[3]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L76 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6058 at LC_X31_Y22_N4
--operation mode is normal

M6L76 = M6_reg[4] & !X1L16Q & !X1L85Q;


--P3_reg_o[10] is dispatch:cmd0|reg:cmd1|reg_o[10] at LC_X41_Y20_N8
--operation mode is normal

P3_reg_o[10]_lut_out = W1L781Q & P9_reg_o[10];
P3_reg_o[10] = DFFEA(P3_reg_o[10]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L131 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[10]~9406 at LC_X34_Y27_N0
--operation mode is normal

P1_reg_o[10]_qfbk = P1_reg_o[10];
Y1L131 = A1L261 & (Y1L2 & P1_reg_o[10]_qfbk # !Y1L2 & U2_q_b[10]);

--P1_reg_o[10] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[10] at LC_X34_Y27_N0
--operation mode is normal

P1_reg_o[10]_sload_eqn = Y1L96;
P1_reg_o[10] = DFFEA(P1_reg_o[10]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--JB1L55 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~5511 at LC_X32_Y24_N9
--operation mode is normal

P22_reg_o[10]_qfbk = P22_reg_o[10];
JB1L55 = P12_reg_o[10] & (A1L061 # A1L451 & P22_reg_o[10]_qfbk) # !P12_reg_o[10] & A1L451 & P22_reg_o[10]_qfbk;

--P22_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[10] at LC_X32_Y24_N9
--operation mode is normal

P22_reg_o[10]_sload_eqn = Y1L96;
P22_reg_o[10] = DFFEA(P22_reg_o[10]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L65 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~5512 at LC_X33_Y26_N2
--operation mode is normal

P32_reg_o[10]_qfbk = P32_reg_o[10];
JB1L65 = P91_reg_o[10] & (A1L161 # A1L651 & P32_reg_o[10]_qfbk) # !P91_reg_o[10] & A1L651 & P32_reg_o[10]_qfbk;

--P32_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[10] at LC_X33_Y26_N2
--operation mode is normal

P32_reg_o[10]_sload_eqn = Y1L96;
P32_reg_o[10] = DFFEA(P32_reg_o[10]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[10] at LC_X35_Y22_N8
--operation mode is normal

P81_reg_o[10]_lut_out = Y1L96;
P81_reg_o[10] = DFFEA(P81_reg_o[10]_lut_out, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L75 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~5513 at LC_X33_Y23_N0
--operation mode is normal

P42_reg_o[10]_qfbk = P42_reg_o[10];
JB1L75 = P81_reg_o[10] & (A1L851 # P42_reg_o[10]_qfbk & A1L751) # !P81_reg_o[10] & P42_reg_o[10]_qfbk & A1L751;

--P42_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[10] at LC_X33_Y23_N0
--operation mode is normal

P42_reg_o[10]_sload_eqn = Y1L96;
P42_reg_o[10] = DFFEA(P42_reg_o[10]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[10] at LC_X32_Y25_N1
--operation mode is normal

P71_reg_o[10]_sload_eqn = Y1L96;
P71_reg_o[10] = DFFEA(P71_reg_o[10]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L85 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~5514 at LC_X31_Y25_N5
--operation mode is normal

P02_reg_o[10]_qfbk = P02_reg_o[10];
JB1L85 = A1L551 & (P02_reg_o[10]_qfbk # P71_reg_o[10] & A1L951) # !A1L551 & P71_reg_o[10] & A1L951;

--P02_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[10] at LC_X31_Y25_N5
--operation mode is normal

P02_reg_o[10]_sload_eqn = Y1L96;
P02_reg_o[10] = DFFEA(P02_reg_o[10]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L45 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~113 at LC_X33_Y23_N1
--operation mode is normal

JB1L45 = JB1L65 # JB1L75 # JB1L85 # JB1L55;


--Y1L231 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[10]~9407 at LC_X34_Y24_N4
--operation mode is normal

Y1L231 = Y1L341 & (JB1L45 # Y1L061 & Y1L131) # !Y1L341 & Y1L061 & Y1L131;


--Y1L841 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[18]~9408 at LC_X33_Y27_N3
--operation mode is normal

P1_reg_o[18]_qfbk = P1_reg_o[18];
Y1L841 = A1L261 & (Y1L2 & P1_reg_o[18]_qfbk # !Y1L2 & U2_q_b[18]);

--P1_reg_o[18] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[18] at LC_X33_Y27_N3
--operation mode is normal

P1_reg_o[18]_sload_eqn = Y1L77;
P1_reg_o[18] = DFFEA(P1_reg_o[18]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--JB1L59 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~5515 at LC_X32_Y24_N1
--operation mode is normal

P22_reg_o[18]_qfbk = P22_reg_o[18];
JB1L59 = A1L451 & (P22_reg_o[18]_qfbk # P12_reg_o[18] & A1L061) # !A1L451 & P12_reg_o[18] & A1L061;

--P22_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[18] at LC_X32_Y24_N1
--operation mode is normal

P22_reg_o[18]_sload_eqn = Y1L77;
P22_reg_o[18] = DFFEA(P22_reg_o[18]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L69 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~5516 at LC_X32_Y24_N4
--operation mode is normal

P32_reg_o[18]_qfbk = P32_reg_o[18];
JB1L69 = P91_reg_o[18] & (A1L161 # A1L651 & P32_reg_o[18]_qfbk) # !P91_reg_o[18] & A1L651 & P32_reg_o[18]_qfbk;

--P32_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[18] at LC_X32_Y24_N4
--operation mode is normal

P32_reg_o[18]_sload_eqn = Y1L77;
P32_reg_o[18] = DFFEA(P32_reg_o[18]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[18] at LC_X33_Y23_N2
--operation mode is normal

P81_reg_o[18]_lut_out = Y1L77;
P81_reg_o[18] = DFFEA(P81_reg_o[18]_lut_out, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L79 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~5517 at LC_X33_Y23_N8
--operation mode is normal

P42_reg_o[18]_qfbk = P42_reg_o[18];
JB1L79 = P81_reg_o[18] & (A1L851 # P42_reg_o[18]_qfbk & A1L751) # !P81_reg_o[18] & P42_reg_o[18]_qfbk & A1L751;

--P42_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[18] at LC_X33_Y23_N8
--operation mode is normal

P42_reg_o[18]_sload_eqn = Y1L77;
P42_reg_o[18] = DFFEA(P42_reg_o[18]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[18] at LC_X31_Y25_N9
--operation mode is normal

P71_reg_o[18]_sload_eqn = Y1L77;
P71_reg_o[18] = DFFEA(P71_reg_o[18]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L89 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~5518 at LC_X31_Y25_N6
--operation mode is normal

P02_reg_o[18]_qfbk = P02_reg_o[18];
JB1L89 = A1L551 & (P02_reg_o[18]_qfbk # P71_reg_o[18] & A1L951) # !A1L551 & P71_reg_o[18] & A1L951;

--P02_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[18] at LC_X31_Y25_N6
--operation mode is normal

P02_reg_o[18]_sload_eqn = Y1L77;
P02_reg_o[18] = DFFEA(P02_reg_o[18]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L49 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~104 at LC_X32_Y24_N5
--operation mode is normal

JB1L49 = JB1L69 # JB1L89 # JB1L59 # JB1L79;


--Y1L941 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[18]~9409 at LC_X32_Y24_N6
--operation mode is normal

Y1L941 = Y1L341 & (JB1L49 # Y1L061 & Y1L841) # !Y1L341 & Y1L061 & Y1L841;


--P2_reg_o[18] is dispatch:cmd0|reg:cmd0|reg_o[18] at LC_X36_Y20_N6
--operation mode is normal

P2_reg_o[18]_lut_out = P8_reg_o[18] & W1L781Q;
P2_reg_o[18] = DFFEA(P2_reg_o[18]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P3_reg_o[2] is dispatch:cmd0|reg:cmd1|reg_o[2] at LC_X40_Y22_N3
--operation mode is normal

P3_reg_o[2]_lut_out = W1L781Q & P9_reg_o[2];
P3_reg_o[2] = DFFEA(P3_reg_o[2]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L411 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[2]~9410 at LC_X32_Y27_N0
--operation mode is normal

P1_reg_o[2]_qfbk = P1_reg_o[2];
Y1L411 = A1L261 & (Y1L2 & P1_reg_o[2]_qfbk # !Y1L2 & U2_q_b[2]);

--P1_reg_o[2] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[2] at LC_X32_Y27_N0
--operation mode is normal

P1_reg_o[2]_sload_eqn = Y1L16;
P1_reg_o[2] = DFFEA(P1_reg_o[2]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--Y1L511 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[2]~9411 at LC_X31_Y24_N1
--operation mode is normal

Y1L511 = Y1L061 & (Y1L411 # E1_led_data[2] & Y1L801) # !Y1L061 & E1_led_data[2] & Y1L801;


--JB1L51 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~5519 at LC_X32_Y22_N4
--operation mode is normal

P22_reg_o[2]_qfbk = P22_reg_o[2];
JB1L51 = P12_reg_o[2] & (A1L061 # A1L451 & P22_reg_o[2]_qfbk) # !P12_reg_o[2] & A1L451 & P22_reg_o[2]_qfbk;

--P22_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[2] at LC_X32_Y22_N4
--operation mode is normal

P22_reg_o[2]_sload_eqn = Y1L16;
P22_reg_o[2] = DFFEA(P22_reg_o[2]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L61 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~5520 at LC_X31_Y24_N9
--operation mode is normal

P32_reg_o[2]_qfbk = P32_reg_o[2];
JB1L61 = P91_reg_o[2] & (A1L161 # P32_reg_o[2]_qfbk & A1L651) # !P91_reg_o[2] & P32_reg_o[2]_qfbk & A1L651;

--P32_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[2] at LC_X31_Y24_N9
--operation mode is normal

P32_reg_o[2]_sload_eqn = Y1L16;
P32_reg_o[2] = DFFEA(P32_reg_o[2]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[2] at LC_X33_Y23_N7
--operation mode is normal

P81_reg_o[2]_sload_eqn = Y1L16;
P81_reg_o[2] = DFFEA(P81_reg_o[2]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L71 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~5521 at LC_X33_Y23_N6
--operation mode is normal

P42_reg_o[2]_qfbk = P42_reg_o[2];
JB1L71 = P81_reg_o[2] & (A1L851 # P42_reg_o[2]_qfbk & A1L751) # !P81_reg_o[2] & P42_reg_o[2]_qfbk & A1L751;

--P42_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[2] at LC_X33_Y23_N6
--operation mode is normal

P42_reg_o[2]_sload_eqn = Y1L16;
P42_reg_o[2] = DFFEA(P42_reg_o[2]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[2] at LC_X31_Y27_N6
--operation mode is normal

P71_reg_o[2]_sload_eqn = Y1L16;
P71_reg_o[2] = DFFEA(P71_reg_o[2]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L81 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~5522 at LC_X31_Y25_N8
--operation mode is normal

P02_reg_o[2]_qfbk = P02_reg_o[2];
JB1L81 = A1L551 & (P02_reg_o[2]_qfbk # P71_reg_o[2] & A1L951) # !A1L551 & P71_reg_o[2] & A1L951;

--P02_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[2] at LC_X31_Y25_N8
--operation mode is normal

P02_reg_o[2]_sload_eqn = Y1L16;
P02_reg_o[2] = DFFEA(P02_reg_o[2]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L41 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~167 at LC_X31_Y24_N3
--operation mode is normal

JB1L41 = JB1L81 # JB1L61 # JB1L51 # JB1L71;


--Y1L611 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[2]~9412 at LC_X31_Y24_N2
--operation mode is normal

Y1L611 = Y1L511 # Y1L341 & JB1L41;


--P8_reg_o[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[17] at LC_X41_Y23_N7
--operation mode is normal

P8_reg_o[17]_sload_eqn = M3_reg[17];
P8_reg_o[17] = DFFEA(P8_reg_o[17]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--P9_reg_o[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[9] at LC_X40_Y19_N3
--operation mode is normal

P9_reg_o[9]_sload_eqn = M3_reg[9];
P9_reg_o[9] = DFFEA(P9_reg_o[9]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--P9_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[1] at LC_X39_Y20_N2
--operation mode is normal

P9_reg_o[1]_sload_eqn = M3_reg[1];
P9_reg_o[1] = DFFEA(P9_reg_o[1]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--M2_reg[8] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[8] at LC_X36_Y21_N6
--operation mode is normal

M2_reg[8]_lut_out = M2_reg[7] & (U1_q_b[8] # J2L1Q) # !M2_reg[7] & U1_q_b[8] & !J2L1Q;
M2_reg[8] = DFFEA(M2_reg[8]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M5_reg[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_sample_buf|reg[2] at LC_X50_Y19_N5
--operation mode is normal

M5_reg[2]_lut_out = lvds_cmd & DB1L01Q;
M5_reg[2] = DFFEA(M5_reg[2]_lut_out, GLOBAL(KB1__clk2), GLOBAL(rst_n), , !DB1L21Q, , );


--M5_reg[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_sample_buf|reg[0] at LC_X48_Y20_N9
--operation mode is normal

M5_reg[0]_lut_out = DB1L01Q & M5_reg[1];
M5_reg[0] = DFFEA(M5_reg[0]_lut_out, GLOBAL(KB1__clk2), GLOBAL(rst_n), , !DB1L21Q, , );


--M5_reg[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|async_rx:receive|shift_reg:rx_sample_buf|reg[1] at LC_X50_Y19_N2
--operation mode is normal

M5_reg[1]_lut_out = M5_reg[2] & DB1L01Q;
M5_reg[1] = DFFEA(M5_reg[1]_lut_out, GLOBAL(KB1__clk2), GLOBAL(rst_n), , !DB1L21Q, , );


--M1_reg[8] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[8] at LC_X30_Y27_N8
--operation mode is normal

M1_reg[8]_lut_out = J1L1Q & M1_reg[7] # !J1L1Q & P1_reg_o[8];
M1_reg[8] = DFFEA(M1_reg[8]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--CB2_crc_reg[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[3] at LC_X24_Y24_N3
--operation mode is normal

CB2_crc_reg[3]_lut_out = !X1L85Q & (M6_reg[0] $ CB2_crc_reg[32] $ CB2_crc_reg[2]);
CB2_crc_reg[3] = DFFEA(CB2_crc_reg[3]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--HB1L1Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~20 at LC_X40_Y27_N6
--operation mode is normal

HB1L1Q_lut_out = !HB1L9;
HB1L1Q = DFFEA(HB1L1Q_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--HB1L32 is frame_timing:frame_timing_slave|frame_timing_core:ftc|Select~86 at LC_X40_Y27_N3
--operation mode is normal

HB1L32 = HB1L4Q # HB1L2Q # !HB1L1Q & JB1_init_window_req_o;


--HB1L22 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~54 at LC_X24_Y27_N6
--operation mode is normal

HB1L22 = !N9_safe_q[11] # !N9_safe_q[9] # !HB1L12 # !HB1L91;


--HB1L42 is frame_timing:frame_timing_slave|frame_timing_core:ftc|Select~87 at LC_X40_Y27_N4
--operation mode is normal

HB1L42 = HB1L32 # !HB1L22 & (HB1L5Q # HB1L3Q);


--HB1L11 is frame_timing:frame_timing_slave|frame_timing_core:ftc|next_init_win_state.init_on~35 at LC_X40_Y27_N7
--operation mode is normal

HB1L11 = LCELL(HB1L5Q & (HB1L11 # HB1L42) # !HB1L5Q & HB1L11 & !HB1L42);

--HB1L2Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~21 at LC_X40_Y27_N7
--operation mode is normal

HB1L2Q = DFFEA(HB1L11, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P3_reg_o[27] is dispatch:cmd0|reg:cmd1|reg_o[27] at LC_X41_Y24_N9
--operation mode is normal

P3_reg_o[27]_lut_out = W1L781Q & P9_reg_o[27];
P3_reg_o[27] = DFFEA(P3_reg_o[27]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L761 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[27]~9413 at LC_X31_Y28_N5
--operation mode is normal

P1_reg_o[27]_qfbk = P1_reg_o[27];
Y1L761 = A1L261 & (Y1L2 & P1_reg_o[27]_qfbk # !Y1L2 & U2_q_b[27]);

--P1_reg_o[27] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[27] at LC_X31_Y28_N5
--operation mode is normal

P1_reg_o[27]_sload_eqn = Y1L68;
P1_reg_o[27] = DFFEA(P1_reg_o[27]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--JB1L041 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~5523 at LC_X32_Y28_N9
--operation mode is normal

P22_reg_o[27]_qfbk = P22_reg_o[27];
JB1L041 = P12_reg_o[27] & (A1L061 # A1L451 & P22_reg_o[27]_qfbk) # !P12_reg_o[27] & A1L451 & P22_reg_o[27]_qfbk;

--P22_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[27] at LC_X32_Y28_N9
--operation mode is normal

P22_reg_o[27]_sload_eqn = Y1L68;
P22_reg_o[27] = DFFEA(P22_reg_o[27]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L141 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~5524 at LC_X31_Y28_N4
--operation mode is normal

P32_reg_o[27]_qfbk = P32_reg_o[27];
JB1L141 = P91_reg_o[27] & (A1L161 # P32_reg_o[27]_qfbk & A1L651) # !P91_reg_o[27] & P32_reg_o[27]_qfbk & A1L651;

--P32_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[27] at LC_X31_Y28_N4
--operation mode is normal

P32_reg_o[27]_sload_eqn = Y1L68;
P32_reg_o[27] = DFFEA(P32_reg_o[27]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[27] at LC_X33_Y25_N3
--operation mode is normal

P81_reg_o[27]_sload_eqn = Y1L68;
P81_reg_o[27] = DFFEA(P81_reg_o[27]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L241 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~5525 at LC_X34_Y26_N5
--operation mode is normal

P42_reg_o[27]_qfbk = P42_reg_o[27];
JB1L241 = A1L751 & (P42_reg_o[27]_qfbk # P81_reg_o[27] & A1L851) # !A1L751 & P81_reg_o[27] & A1L851;

--P42_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[27] at LC_X34_Y26_N5
--operation mode is normal

P42_reg_o[27]_sload_eqn = Y1L68;
P42_reg_o[27] = DFFEA(P42_reg_o[27]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[27] at LC_X32_Y25_N5
--operation mode is normal

P71_reg_o[27]_lut_out = Y1L68;
P71_reg_o[27] = DFFEA(P71_reg_o[27]_lut_out, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L341 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~5526 at LC_X32_Y25_N2
--operation mode is normal

P02_reg_o[27]_qfbk = P02_reg_o[27];
JB1L341 = P71_reg_o[27] & (A1L951 # A1L551 & P02_reg_o[27]_qfbk) # !P71_reg_o[27] & A1L551 & P02_reg_o[27]_qfbk;

--P02_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[27] at LC_X32_Y25_N2
--operation mode is normal

P02_reg_o[27]_sload_eqn = Y1L68;
P02_reg_o[27] = DFFEA(P02_reg_o[27]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L931 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~131 at LC_X31_Y28_N7
--operation mode is normal

JB1L931 = JB1L141 # JB1L041 # JB1L241 # JB1L341;


--Y1L861 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[27]~9414 at LC_X31_Y28_N8
--operation mode is normal

Y1L861 = Y1L061 & (Y1L761 # Y1L341 & JB1L931) # !Y1L061 & Y1L341 & JB1L931;


--M6L86 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6060 at LC_X39_Y24_N7
--operation mode is normal

P5_reg_o[28]_qfbk = P5_reg_o[28];
M6L86 = M6L53 & (X1L25 & P5_reg_o[28]_qfbk # !X1L25 & Z2_q_b[28]);

--P5_reg_o[28] is dispatch:cmd0|reg:reply1|reg_o[28] at LC_X39_Y24_N7
--operation mode is normal

P5_reg_o[28]_sload_eqn = P3_reg_o[28];
P5_reg_o[28] = DFFEA(P5_reg_o[28]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6_reg[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[29] at LC_X39_Y24_N4
--operation mode is normal

M6_reg[29]_lut_out = M6L77 # M6L67 # M6L43 & P4_reg_o[29];
M6_reg[29] = DFFEA(M6_reg[29]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--M6L96 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6061 at LC_X39_Y24_N6
--operation mode is normal

M6L96 = !X1L85Q & !X1L16Q & M6_reg[29];


--P4_reg_o[28] is dispatch:cmd0|reg:reply0|reg_o[28] at LC_X40_Y23_N3
--operation mode is normal

P4_reg_o[28]_sload_eqn = P2_reg_o[28];
P4_reg_o[28] = DFFEA(P4_reg_o[28]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P2_reg_o[27] is dispatch:cmd0|reg:cmd0|reg_o[27] at LC_X41_Y23_N8
--operation mode is normal

P2_reg_o[27]_lut_out = W1L881Q # P8_reg_o[27] & W1L781Q;
P2_reg_o[27] = DFFEA(P2_reg_o[27]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P8_reg_o[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[26] at LC_X44_Y22_N8
--operation mode is normal

P8_reg_o[26]_lut_out = M3_reg[26];
P8_reg_o[26] = DFFEA(P8_reg_o[26]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--P51_reg_o[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[30] at LC_X25_Y23_N6
--operation mode is normal

P51_reg_o[30]_lut_out = X1L48Q & CB2L84 & CB2_crc_reg[2] # !X1L48Q & M6_reg[30];
P51_reg_o[30] = DFFEA(P51_reg_o[30]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--M7_reg[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg[8] at LC_X22_Y23_N7
--operation mode is normal

M7_reg[8]_lut_out = M7L12 # EB1L81 & M7L41 & !BB8_count[2];
M7_reg[8] = DFFEA(M7_reg[8]_lut_out, !GLOBAL(EB1_tx_clk_divide[2]), GLOBAL(rst_n), , FB1L2Q, , );


--M7L02 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg~280 at LC_X23_Y23_N5
--operation mode is normal

M7L02 = P51_reg_o[30] & (M7L21 # !FB1L3Q & M7_reg[8]) # !P51_reg_o[30] & !FB1L3Q & M7_reg[8];


--P51_reg_o[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[14] at LC_X25_Y24_N1
--operation mode is normal

P51_reg_o[14]_lut_out = X1L48Q & CB2_crc_reg[18] & CB2L84 # !X1L48Q & M6_reg[14];
P51_reg_o[14] = DFFEA(P51_reg_o[14]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--P51_reg_o[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[22] at LC_X25_Y23_N8
--operation mode is normal

P51_reg_o[22]_lut_out = X1L48Q & CB2_crc_reg[10] & CB2L84 # !X1L48Q & M6_reg[22];
P51_reg_o[22] = DFFEA(P51_reg_o[22]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--P51_reg_o[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[6] at LC_X25_Y22_N8
--operation mode is normal

P51_reg_o[6]_lut_out = X1L48Q & CB2_crc_reg[26] & CB2L84 # !X1L48Q & M6_reg[6];
P51_reg_o[6] = DFFEA(P51_reg_o[6]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--EB1L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~44 at LC_X25_Y23_N1
--operation mode is normal

EB1L51 = BB8_count[1] & (BB8_count[0] # P51_reg_o[22]) # !BB8_count[1] & P51_reg_o[6] & !BB8_count[0];


--EB1L61 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~45 at LC_X25_Y23_N7
--operation mode is normal

EB1L61 = EB1L51 & (P51_reg_o[30] # !BB8_count[0]) # !EB1L51 & P51_reg_o[14] & BB8_count[0];


--CB2_crc_reg[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[11] at LC_X24_Y22_N8
--operation mode is normal

CB2_crc_reg[11]_lut_out = !X1L85Q & (M6_reg[0] $ CB2_crc_reg[32] $ CB2_crc_reg[10]);
CB2_crc_reg[11] = DFFEA(CB2_crc_reg[11]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--M6_reg[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[21] at LC_X30_Y22_N6
--operation mode is normal

M6_reg[21]_lut_out = M6L97 # M6L87 # M6L43 & P4_reg_o[21];
M6_reg[21] = DFFEA(M6_reg[21]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--CB2_crc_reg[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[19] at LC_X24_Y24_N4
--operation mode is normal

CB2_crc_reg[19]_lut_out = !X1L85Q & CB2_crc_reg[18];
CB2_crc_reg[19] = DFFEA(CB2_crc_reg[19]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--M6_reg[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[13] at LC_X40_Y23_N6
--operation mode is normal

M6_reg[13]_lut_out = M6L18 # M6L08 # P4_reg_o[13] & M6L43;
M6_reg[13] = DFFEA(M6_reg[13]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--CB2_crc_reg[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[27] at LC_X24_Y22_N2
--operation mode is normal

CB2_crc_reg[27]_lut_out = !X1L85Q & (M6_reg[0] $ CB2_crc_reg[32] $ CB2_crc_reg[26]);
CB2_crc_reg[27] = DFFEA(CB2_crc_reg[27]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--M6_reg[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[5] at LC_X32_Y21_N2
--operation mode is normal

M6_reg[5]_lut_out = M6L38 # M6L28 # M6L43 & P4_reg_o[5];
M6_reg[5] = DFFEA(M6_reg[5]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--M6L07 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6063 at LC_X34_Y21_N3
--operation mode is normal

P5_reg_o[12]_qfbk = P5_reg_o[12];
M6L07 = M6L53 & (X1L25 & P5_reg_o[12]_qfbk # !X1L25 & Z2_q_b[12]);

--P5_reg_o[12] is dispatch:cmd0|reg:reply1|reg_o[12] at LC_X34_Y21_N3
--operation mode is normal

P5_reg_o[12]_sload_eqn = P3_reg_o[12];
P5_reg_o[12] = DFFEA(P5_reg_o[12]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L17 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6064 at LC_X33_Y21_N5
--operation mode is normal

M6L17 = M6_reg[13] & !X1L85Q & !X1L16Q;


--M6L27 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6066 at LC_X30_Y23_N7
--operation mode is normal

P5_reg_o[20]_qfbk = P5_reg_o[20];
M6L27 = M6L53 & (X1L25 & P5_reg_o[20]_qfbk # !X1L25 & Z2_q_b[20]);

--P5_reg_o[20] is dispatch:cmd0|reg:reply1|reg_o[20] at LC_X30_Y23_N7
--operation mode is normal

P5_reg_o[20]_sload_eqn = P3_reg_o[20];
P5_reg_o[20] = DFFEA(P5_reg_o[20]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L37 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6067 at LC_X30_Y23_N5
--operation mode is normal

M6L37 = !X1L16Q & !X1L85Q & M6_reg[21];


--P4_reg_o[20] is dispatch:cmd0|reg:reply0|reg_o[20] at LC_X32_Y21_N8
--operation mode is normal

P4_reg_o[20]_sload_eqn = P2_reg_o[20];
P4_reg_o[20] = DFFEA(P4_reg_o[20]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L47 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6069 at LC_X35_Y21_N2
--operation mode is normal

P5_reg_o[4]_qfbk = P5_reg_o[4];
M6L47 = M6L53 & (X1L25 & P5_reg_o[4]_qfbk # !X1L25 & Z2_q_b[4]);

--P5_reg_o[4] is dispatch:cmd0|reg:reply1|reg_o[4] at LC_X35_Y21_N2
--operation mode is normal

P5_reg_o[4]_sload_eqn = P3_reg_o[4];
P5_reg_o[4] = DFFEA(P5_reg_o[4]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L57 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6070 at LC_X31_Y21_N3
--operation mode is normal

M6L57 = !X1L16Q & !X1L85Q & M6_reg[5];


--Y1L051 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[19]~9415 at LC_X32_Y27_N5
--operation mode is normal

P1_reg_o[19]_qfbk = P1_reg_o[19];
Y1L051 = A1L261 & (Y1L2 & P1_reg_o[19]_qfbk # !Y1L2 & U2_q_b[19]);

--P1_reg_o[19] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[19] at LC_X32_Y27_N5
--operation mode is normal

P1_reg_o[19]_sload_eqn = Y1L87;
P1_reg_o[19] = DFFEA(P1_reg_o[19]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--JB1L001 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~5527 at LC_X33_Y24_N7
--operation mode is normal

P22_reg_o[19]_qfbk = P22_reg_o[19];
JB1L001 = P12_reg_o[19] & (A1L061 # A1L451 & P22_reg_o[19]_qfbk) # !P12_reg_o[19] & A1L451 & P22_reg_o[19]_qfbk;

--P22_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[19] at LC_X33_Y24_N7
--operation mode is normal

P22_reg_o[19]_sload_eqn = Y1L87;
P22_reg_o[19] = DFFEA(P22_reg_o[19]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L101 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~5528 at LC_X33_Y24_N0
--operation mode is normal

P32_reg_o[19]_qfbk = P32_reg_o[19];
JB1L101 = A1L651 & (P32_reg_o[19]_qfbk # P91_reg_o[19] & A1L161) # !A1L651 & P91_reg_o[19] & A1L161;

--P32_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[19] at LC_X33_Y24_N0
--operation mode is normal

P32_reg_o[19]_sload_eqn = Y1L87;
P32_reg_o[19] = DFFEA(P32_reg_o[19]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[19] at LC_X33_Y25_N8
--operation mode is normal

P81_reg_o[19]_sload_eqn = Y1L87;
P81_reg_o[19] = DFFEA(P81_reg_o[19]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L201 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~5529 at LC_X33_Y25_N0
--operation mode is normal

P42_reg_o[19]_qfbk = P42_reg_o[19];
JB1L201 = P81_reg_o[19] & (A1L851 # P42_reg_o[19]_qfbk & A1L751) # !P81_reg_o[19] & P42_reg_o[19]_qfbk & A1L751;

--P42_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[19] at LC_X33_Y25_N0
--operation mode is normal

P42_reg_o[19]_sload_eqn = Y1L87;
P42_reg_o[19] = DFFEA(P42_reg_o[19]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[19] at LC_X34_Y25_N9
--operation mode is normal

P71_reg_o[19]_lut_out = Y1L87;
P71_reg_o[19] = DFFEA(P71_reg_o[19]_lut_out, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L301 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~5530 at LC_X32_Y25_N9
--operation mode is normal

P02_reg_o[19]_qfbk = P02_reg_o[19];
JB1L301 = P71_reg_o[19] & (A1L951 # A1L551 & P02_reg_o[19]_qfbk) # !P71_reg_o[19] & A1L551 & P02_reg_o[19]_qfbk;

--P02_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[19] at LC_X32_Y25_N9
--operation mode is normal

P02_reg_o[19]_sload_eqn = Y1L87;
P02_reg_o[19] = DFFEA(P02_reg_o[19]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L99 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~140 at LC_X33_Y24_N3
--operation mode is normal

JB1L99 = JB1L001 # JB1L101 # JB1L301 # JB1L201;


--Y1L151 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[19]~9416 at LC_X33_Y24_N4
--operation mode is normal

Y1L151 = Y1L061 & (Y1L051 # Y1L341 & JB1L99) # !Y1L061 & Y1L341 & JB1L99;


--P2_reg_o[19] is dispatch:cmd0|reg:cmd0|reg_o[19] at LC_X41_Y23_N3
--operation mode is normal

P2_reg_o[19]_lut_out = W1L881Q # P8_reg_o[19] & W1L781Q;
P2_reg_o[19] = DFFEA(P2_reg_o[19]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P3_reg_o[11] is dispatch:cmd0|reg:cmd1|reg_o[11] at LC_X41_Y21_N9
--operation mode is normal

P3_reg_o[11]_lut_out = P9_reg_o[11] & W1L781Q;
P3_reg_o[11] = DFFEA(P3_reg_o[11]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L331 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[11]~9417 at LC_X35_Y27_N2
--operation mode is normal

P1_reg_o[11]_qfbk = P1_reg_o[11];
Y1L331 = A1L261 & (Y1L2 & P1_reg_o[11]_qfbk # !Y1L2 & U2_q_b[11]);

--P1_reg_o[11] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[11] at LC_X35_Y27_N2
--operation mode is normal

P1_reg_o[11]_sload_eqn = Y1L07;
P1_reg_o[11] = DFFEA(P1_reg_o[11]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--JB1L06 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~5531 at LC_X36_Y25_N6
--operation mode is normal

P22_reg_o[11]_qfbk = P22_reg_o[11];
JB1L06 = P12_reg_o[11] & (A1L061 # A1L451 & P22_reg_o[11]_qfbk) # !P12_reg_o[11] & A1L451 & P22_reg_o[11]_qfbk;

--P22_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[11] at LC_X36_Y25_N6
--operation mode is normal

P22_reg_o[11]_sload_eqn = Y1L07;
P22_reg_o[11] = DFFEA(P22_reg_o[11]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L16 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~5532 at LC_X35_Y26_N0
--operation mode is normal

P32_reg_o[11]_qfbk = P32_reg_o[11];
JB1L16 = P91_reg_o[11] & (A1L161 # P32_reg_o[11]_qfbk & A1L651) # !P91_reg_o[11] & P32_reg_o[11]_qfbk & A1L651;

--P32_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[11] at LC_X35_Y26_N0
--operation mode is normal

P32_reg_o[11]_sload_eqn = Y1L07;
P32_reg_o[11] = DFFEA(P32_reg_o[11]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[11] at LC_X33_Y25_N9
--operation mode is normal

P81_reg_o[11]_lut_out = Y1L07;
P81_reg_o[11] = DFFEA(P81_reg_o[11]_lut_out, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L26 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~5533 at LC_X34_Y26_N7
--operation mode is normal

P42_reg_o[11]_qfbk = P42_reg_o[11];
JB1L26 = A1L751 & (P42_reg_o[11]_qfbk # P81_reg_o[11] & A1L851) # !A1L751 & P81_reg_o[11] & A1L851;

--P42_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[11] at LC_X34_Y26_N7
--operation mode is normal

P42_reg_o[11]_sload_eqn = Y1L07;
P42_reg_o[11] = DFFEA(P42_reg_o[11]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[11] at LC_X32_Y25_N6
--operation mode is normal

P71_reg_o[11]_sload_eqn = Y1L07;
P71_reg_o[11] = DFFEA(P71_reg_o[11]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L36 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~5534 at LC_X32_Y25_N4
--operation mode is normal

P02_reg_o[11]_qfbk = P02_reg_o[11];
JB1L36 = P71_reg_o[11] & (A1L951 # A1L551 & P02_reg_o[11]_qfbk) # !P71_reg_o[11] & A1L551 & P02_reg_o[11]_qfbk;

--P02_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[11] at LC_X32_Y25_N4
--operation mode is normal

P02_reg_o[11]_sload_eqn = Y1L07;
P02_reg_o[11] = DFFEA(P02_reg_o[11]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L95 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~149 at LC_X36_Y25_N0
--operation mode is normal

JB1L95 = JB1L16 # JB1L06 # JB1L36 # JB1L26;


--Y1L431 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[11]~9418 at LC_X35_Y24_N5
--operation mode is normal

Y1L431 = Y1L061 & (Y1L331 # Y1L341 & JB1L95) # !Y1L061 & Y1L341 & JB1L95;


--P3_reg_o[3] is dispatch:cmd0|reg:cmd1|reg_o[3] at LC_X41_Y21_N0
--operation mode is normal

P3_reg_o[3]_lut_out = P9_reg_o[3] & W1L781Q;
P3_reg_o[3] = DFFEA(P3_reg_o[3]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L711 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[3]~9419 at LC_X35_Y27_N3
--operation mode is normal

P1_reg_o[3]_qfbk = P1_reg_o[3];
Y1L711 = A1L261 & (Y1L2 & P1_reg_o[3]_qfbk # !Y1L2 & U2_q_b[3]);

--P1_reg_o[3] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[3] at LC_X35_Y27_N3
--operation mode is normal

P1_reg_o[3]_sload_eqn = Y1L26;
P1_reg_o[3] = DFFEA(P1_reg_o[3]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--JB1L02 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~5535 at LC_X36_Y28_N9
--operation mode is normal

P22_reg_o[3]_qfbk = P22_reg_o[3];
JB1L02 = A1L451 & (P22_reg_o[3]_qfbk # P12_reg_o[3] & A1L061) # !A1L451 & P12_reg_o[3] & A1L061;

--P22_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[3] at LC_X36_Y28_N9
--operation mode is normal

P22_reg_o[3]_sload_eqn = Y1L26;
P22_reg_o[3] = DFFEA(P22_reg_o[3]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L12 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~5536 at LC_X36_Y28_N8
--operation mode is normal

P32_reg_o[3]_qfbk = P32_reg_o[3];
JB1L12 = P91_reg_o[3] & (A1L161 # P32_reg_o[3]_qfbk & A1L651) # !P91_reg_o[3] & P32_reg_o[3]_qfbk & A1L651;

--P32_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[3] at LC_X36_Y28_N8
--operation mode is normal

P32_reg_o[3]_sload_eqn = Y1L26;
P32_reg_o[3] = DFFEA(P32_reg_o[3]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[3] at LC_X35_Y29_N4
--operation mode is normal

P81_reg_o[3]_sload_eqn = Y1L26;
P81_reg_o[3] = DFFEA(P81_reg_o[3]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L22 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~5537 at LC_X35_Y29_N5
--operation mode is normal

P42_reg_o[3]_qfbk = P42_reg_o[3];
JB1L22 = A1L751 & (P42_reg_o[3]_qfbk # P81_reg_o[3] & A1L851) # !A1L751 & P81_reg_o[3] & A1L851;

--P42_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[3] at LC_X35_Y29_N5
--operation mode is normal

P42_reg_o[3]_sload_eqn = Y1L26;
P42_reg_o[3] = DFFEA(P42_reg_o[3]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[3] at LC_X35_Y25_N2
--operation mode is normal

P71_reg_o[3]_sload_eqn = Y1L26;
P71_reg_o[3] = DFFEA(P71_reg_o[3]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L32 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~5538 at LC_X35_Y25_N0
--operation mode is normal

P02_reg_o[3]_qfbk = P02_reg_o[3];
JB1L32 = P71_reg_o[3] & (A1L951 # P02_reg_o[3]_qfbk & A1L551) # !P71_reg_o[3] & P02_reg_o[3]_qfbk & A1L551;

--P02_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[3] at LC_X35_Y25_N0
--operation mode is normal

P02_reg_o[3]_sload_eqn = Y1L26;
P02_reg_o[3] = DFFEA(P02_reg_o[3]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L91 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~158 at LC_X36_Y28_N3
--operation mode is normal

JB1L91 = JB1L12 # JB1L02 # JB1L32 # JB1L22;


--Y1L811 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[3]~9420 at LC_X36_Y28_N4
--operation mode is normal

Y1L811 = Y1L341 & (JB1L91 # Y1L061 & Y1L711) # !Y1L341 & Y1L061 & Y1L711;


--P9_reg_o[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[10] at LC_X41_Y19_N4
--operation mode is normal

P9_reg_o[10]_sload_eqn = M3_reg[10];
P9_reg_o[10] = DFFEA(P9_reg_o[10]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--P8_reg_o[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[18] at LC_X40_Y20_N0
--operation mode is normal

P8_reg_o[18]_lut_out = M3_reg[18];
P8_reg_o[18] = DFFEA(P8_reg_o[18]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--P9_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[2] at LC_X40_Y22_N9
--operation mode is normal

P9_reg_o[2]_sload_eqn = M3_reg[2];
P9_reg_o[2] = DFFEA(P9_reg_o[2]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--M2_reg[7] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[7] at LC_X36_Y21_N5
--operation mode is normal

M2_reg[7]_lut_out = U1_q_b[7] & (M2_reg[6] # !J2L1Q) # !U1_q_b[7] & M2_reg[6] & J2L1Q;
M2_reg[7] = DFFEA(M2_reg[7]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M1_reg[7] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[7] at LC_X30_Y27_N4
--operation mode is normal

M1_reg[7]_lut_out = J1L1Q & M1_reg[6] # !J1L1Q & P1_reg_o[7];
M1_reg[7] = DFFEA(M1_reg[7]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--CB2_crc_reg[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[2] at LC_X24_Y22_N6
--operation mode is normal

CB2_crc_reg[2]_lut_out = !X1L85Q & (CB2_crc_reg[32] $ M6_reg[0] $ CB2_crc_reg[1]);
CB2_crc_reg[2] = DFFEA(CB2_crc_reg[2]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--P3_reg_o[28] is dispatch:cmd0|reg:cmd1|reg_o[28] at LC_X40_Y22_N6
--operation mode is normal

P3_reg_o[28]_lut_out = W1L781Q & P9_reg_o[28];
P3_reg_o[28] = DFFEA(P3_reg_o[28]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L961 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[28]~9421 at LC_X36_Y27_N7
--operation mode is normal

P1_reg_o[28]_qfbk = P1_reg_o[28];
Y1L961 = A1L261 & (Y1L2 & P1_reg_o[28]_qfbk # !Y1L2 & U2_q_b[28]);

--P1_reg_o[28] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[28] at LC_X36_Y27_N7
--operation mode is normal

P1_reg_o[28]_sload_eqn = Y1L78;
P1_reg_o[28] = DFFEA(P1_reg_o[28]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--JB1L541 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~5539 at LC_X36_Y28_N0
--operation mode is normal

P22_reg_o[28]_qfbk = P22_reg_o[28];
JB1L541 = A1L451 & (P22_reg_o[28]_qfbk # P12_reg_o[28] & A1L061) # !A1L451 & P12_reg_o[28] & A1L061;

--P22_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[28] at LC_X36_Y28_N0
--operation mode is normal

P22_reg_o[28]_sload_eqn = Y1L78;
P22_reg_o[28] = DFFEA(P22_reg_o[28]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L641 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~5540 at LC_X36_Y28_N2
--operation mode is normal

P32_reg_o[28]_qfbk = P32_reg_o[28];
JB1L641 = P91_reg_o[28] & (A1L161 # P32_reg_o[28]_qfbk & A1L651) # !P91_reg_o[28] & P32_reg_o[28]_qfbk & A1L651;

--P32_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[28] at LC_X36_Y28_N2
--operation mode is normal

P32_reg_o[28]_sload_eqn = Y1L78;
P32_reg_o[28] = DFFEA(P32_reg_o[28]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[28] at LC_X39_Y26_N2
--operation mode is normal

P81_reg_o[28]_sload_eqn = Y1L78;
P81_reg_o[28] = DFFEA(P81_reg_o[28]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L741 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~5541 at LC_X34_Y26_N9
--operation mode is normal

P42_reg_o[28]_qfbk = P42_reg_o[28];
JB1L741 = A1L751 & (P42_reg_o[28]_qfbk # P81_reg_o[28] & A1L851) # !A1L751 & P81_reg_o[28] & A1L851;

--P42_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[28] at LC_X34_Y26_N9
--operation mode is normal

P42_reg_o[28]_sload_eqn = Y1L78;
P42_reg_o[28] = DFFEA(P42_reg_o[28]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[28] at LC_X30_Y25_N0
--operation mode is normal

P71_reg_o[28]_sload_eqn = Y1L78;
P71_reg_o[28] = DFFEA(P71_reg_o[28]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L841 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~5542 at LC_X30_Y25_N5
--operation mode is normal

P02_reg_o[28]_qfbk = P02_reg_o[28];
JB1L841 = P71_reg_o[28] & (A1L951 # P02_reg_o[28]_qfbk & A1L551) # !P71_reg_o[28] & P02_reg_o[28]_qfbk & A1L551;

--P02_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[28] at LC_X30_Y25_N5
--operation mode is normal

P02_reg_o[28]_sload_eqn = Y1L78;
P02_reg_o[28] = DFFEA(P02_reg_o[28]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L441 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~176 at LC_X36_Y28_N5
--operation mode is normal

JB1L441 = JB1L641 # JB1L541 # JB1L741 # JB1L841;


--Y1L071 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[28]~9422 at LC_X36_Y28_N6
--operation mode is normal

Y1L071 = Y1L341 & (JB1L441 # Y1L961 & Y1L061) # !Y1L341 & Y1L961 & Y1L061;


--M6L67 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6072 at LC_X39_Y24_N9
--operation mode is normal

P5_reg_o[29]_qfbk = P5_reg_o[29];
M6L67 = M6L53 & (X1L25 & P5_reg_o[29]_qfbk # !X1L25 & Z2_q_b[29]);

--P5_reg_o[29] is dispatch:cmd0|reg:reply1|reg_o[29] at LC_X39_Y24_N9
--operation mode is normal

P5_reg_o[29]_sload_eqn = P3_reg_o[29];
P5_reg_o[29] = DFFEA(P5_reg_o[29]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6_reg[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[30] at LC_X39_Y23_N0
--operation mode is normal

M6_reg[30]_lut_out = X1L16Q & X1L46 # !X1L16Q & (X1L85Q & X1L46 # !X1L85Q & M6_reg[31]);
M6_reg[30] = DFFEA(M6_reg[30]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--M6L77 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6073 at LC_X39_Y24_N1
--operation mode is normal

M6L77 = !X1L85Q & !X1L16Q & M6_reg[30];


--P4_reg_o[29] is dispatch:cmd0|reg:reply0|reg_o[29] at LC_X41_Y25_N2
--operation mode is normal

P4_reg_o[29]_sload_eqn = P2_reg_o[29];
P4_reg_o[29] = DFFEA(P4_reg_o[29]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P2_reg_o[28] is dispatch:cmd0|reg:cmd0|reg_o[28] at LC_X40_Y20_N3
--operation mode is normal

P2_reg_o[28]_lut_out = W1L781Q & P8_reg_o[28];
P2_reg_o[28] = DFFEA(P2_reg_o[28]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P8_reg_o[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[27] at LC_X41_Y23_N4
--operation mode is normal

P8_reg_o[27]_sload_eqn = M3_reg[27];
P8_reg_o[27] = DFFEA(P8_reg_o[27]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--P51_reg_o[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[31] at LC_X25_Y22_N5
--operation mode is normal

P51_reg_o[31]_lut_out = X1L48Q & CB2L84 & CB2_crc_reg[1] # !X1L48Q & M6_reg[31];
P51_reg_o[31] = DFFEA(P51_reg_o[31]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--M7L12 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg~282 at LC_X22_Y23_N6
--operation mode is normal

M7_reg[9]_qfbk = M7_reg[9];
M7L12 = FB1L3Q & P51_reg_o[31] & M7L21 # !FB1L3Q & (M7_reg[9]_qfbk # P51_reg_o[31] & M7L21);

--M7_reg[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|async_tx:transmit|shift_reg:tx_databuf|reg[9] at LC_X22_Y23_N6
--operation mode is normal

M7_reg[9]_sload_eqn = FB1L3Q;
M7_reg[9] = DFFEA(M7_reg[9]_sload_eqn, !GLOBAL(EB1_tx_clk_divide[2]), GLOBAL(rst_n), , FB1L2Q, , );


--P51_reg_o[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[23] at LC_X25_Y23_N5
--operation mode is normal

P51_reg_o[23]_lut_out = X1L48Q & CB2L84 & CB2_crc_reg[9] # !X1L48Q & M6_reg[23];
P51_reg_o[23] = DFFEA(P51_reg_o[23]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--P51_reg_o[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[15] at LC_X23_Y24_N6
--operation mode is normal

P51_reg_o[15]_lut_out = X1L48Q & CB2_crc_reg[17] & CB2L84 # !X1L48Q & M6_reg[15];
P51_reg_o[15] = DFFEA(P51_reg_o[15]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--P51_reg_o[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reg:data_buffer|reg_o[7] at LC_X24_Y21_N5
--operation mode is normal

P51_reg_o[7]_lut_out = X1L48Q & CB2_crc_reg[25] & CB2L84 # !X1L48Q & M6_reg[7];
P51_reg_o[7] = DFFEA(P51_reg_o[7]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !EB1L12Q, , );


--EB1L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~46 at LC_X23_Y24_N8
--operation mode is normal

EB1L71 = BB8_count[0] & (BB8_count[1] # P51_reg_o[15]) # !BB8_count[0] & !BB8_count[1] & P51_reg_o[7];


--EB1L81 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|Mux~47 at LC_X22_Y23_N8
--operation mode is normal

EB1L81 = EB1L71 & (P51_reg_o[31] # !BB8_count[1]) # !EB1L71 & P51_reg_o[23] & BB8_count[1];


--CB2_crc_reg[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[18] at LC_X24_Y24_N2
--operation mode is normal

CB2_crc_reg[18]_lut_out = CB2_crc_reg[17] & !X1L85Q;
CB2_crc_reg[18] = DFFEA(CB2_crc_reg[18]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--M6_reg[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[14] at LC_X40_Y24_N6
--operation mode is normal

M6_reg[14]_lut_out = M6L48 # M6L58 # P4_reg_o[14] & M6L43;
M6_reg[14] = DFFEA(M6_reg[14]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--CB2_crc_reg[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[10] at LC_X25_Y23_N4
--operation mode is normal

CB2_crc_reg[10]_lut_out = !X1L85Q & CB2_crc_reg[9];
CB2_crc_reg[10] = DFFEA(CB2_crc_reg[10]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--M6_reg[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[22] at LC_X31_Y22_N5
--operation mode is normal

M6_reg[22]_lut_out = M6L78 # M6L68 # P4_reg_o[22] & M6L43;
M6_reg[22] = DFFEA(M6_reg[22]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--CB2_crc_reg[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[26] at LC_X24_Y21_N4
--operation mode is normal

CB2_crc_reg[26]_lut_out = !X1L85Q & CB2_crc_reg[25];
CB2_crc_reg[26] = DFFEA(CB2_crc_reg[26]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--M6_reg[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[6] at LC_X32_Y21_N6
--operation mode is normal

M6_reg[6]_lut_out = M6L98 # M6L88 # M6L43 & P4_reg_o[6];
M6_reg[6] = DFFEA(M6_reg[6]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--M6L87 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6075 at LC_X30_Y22_N5
--operation mode is normal

P5_reg_o[21]_qfbk = P5_reg_o[21];
M6L87 = M6L53 & (X1L25 & P5_reg_o[21]_qfbk # !X1L25 & Z2_q_b[21]);

--P5_reg_o[21] is dispatch:cmd0|reg:reply1|reg_o[21] at LC_X30_Y22_N5
--operation mode is normal

P5_reg_o[21]_sload_eqn = P3_reg_o[21];
P5_reg_o[21] = DFFEA(P5_reg_o[21]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L97 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6076 at LC_X30_Y22_N7
--operation mode is normal

M6L97 = !X1L16Q & !X1L85Q & M6_reg[22];


--P4_reg_o[21] is dispatch:cmd0|reg:reply0|reg_o[21] at LC_X30_Y21_N2
--operation mode is normal

P4_reg_o[21]_lut_out = P2_reg_o[21];
P4_reg_o[21] = DFFEA(P4_reg_o[21]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L08 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6078 at LC_X40_Y23_N2
--operation mode is normal

P5_reg_o[13]_qfbk = P5_reg_o[13];
M6L08 = M6L53 & (X1L25 & P5_reg_o[13]_qfbk # !X1L25 & Z2_q_b[13]);

--P5_reg_o[13] is dispatch:cmd0|reg:reply1|reg_o[13] at LC_X40_Y23_N2
--operation mode is normal

P5_reg_o[13]_sload_eqn = P3_reg_o[13];
P5_reg_o[13] = DFFEA(P5_reg_o[13]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L18 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6079 at LC_X40_Y23_N7
--operation mode is normal

M6L18 = M6_reg[14] & !X1L16Q & !X1L85Q;


--P4_reg_o[13] is dispatch:cmd0|reg:reply0|reg_o[13] at LC_X40_Y23_N8
--operation mode is normal

P4_reg_o[13]_sload_eqn = P2_reg_o[13];
P4_reg_o[13] = DFFEA(P4_reg_o[13]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L28 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6081 at LC_X36_Y21_N7
--operation mode is normal

P5_reg_o[5]_qfbk = P5_reg_o[5];
M6L28 = M6L53 & (X1L25 & P5_reg_o[5]_qfbk # !X1L25 & Z2_q_b[5]);

--P5_reg_o[5] is dispatch:cmd0|reg:reply1|reg_o[5] at LC_X36_Y21_N7
--operation mode is normal

P5_reg_o[5]_sload_eqn = P3_reg_o[5];
P5_reg_o[5] = DFFEA(P5_reg_o[5]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L38 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6082 at LC_X32_Y21_N0
--operation mode is normal

M6L38 = !X1L16Q & !X1L85Q & M6_reg[6];


--P3_reg_o[12] is dispatch:cmd0|reg:cmd1|reg_o[12] at LC_X36_Y19_N7
--operation mode is normal

P3_reg_o[12]_lut_out = W1L781Q & P9_reg_o[12];
P3_reg_o[12] = DFFEA(P3_reg_o[12]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L531 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[12]~9423 at LC_X35_Y27_N4
--operation mode is normal

P1_reg_o[12]_qfbk = P1_reg_o[12];
Y1L531 = A1L261 & (Y1L2 & P1_reg_o[12]_qfbk # !Y1L2 & U2_q_b[12]);

--P1_reg_o[12] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[12] at LC_X35_Y27_N4
--operation mode is normal

P1_reg_o[12]_sload_eqn = Y1L17;
P1_reg_o[12] = DFFEA(P1_reg_o[12]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--JB1L56 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~5543 at LC_X36_Y25_N1
--operation mode is normal

P22_reg_o[12]_qfbk = P22_reg_o[12];
JB1L56 = P12_reg_o[12] & (A1L061 # P22_reg_o[12]_qfbk & A1L451) # !P12_reg_o[12] & P22_reg_o[12]_qfbk & A1L451;

--P22_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[12] at LC_X36_Y25_N1
--operation mode is normal

P22_reg_o[12]_sload_eqn = Y1L17;
P22_reg_o[12] = DFFEA(P22_reg_o[12]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L66 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~5544 at LC_X32_Y26_N9
--operation mode is normal

P32_reg_o[12]_qfbk = P32_reg_o[12];
JB1L66 = P91_reg_o[12] & (A1L161 # P32_reg_o[12]_qfbk & A1L651) # !P91_reg_o[12] & P32_reg_o[12]_qfbk & A1L651;

--P32_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[12] at LC_X32_Y26_N9
--operation mode is normal

P32_reg_o[12]_sload_eqn = Y1L17;
P32_reg_o[12] = DFFEA(P32_reg_o[12]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[12] at LC_X33_Y25_N2
--operation mode is normal

P81_reg_o[12]_lut_out = Y1L17;
P81_reg_o[12] = DFFEA(P81_reg_o[12]_lut_out, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L76 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~5545 at LC_X34_Y26_N1
--operation mode is normal

P42_reg_o[12]_qfbk = P42_reg_o[12];
JB1L76 = A1L751 & (P42_reg_o[12]_qfbk # P81_reg_o[12] & A1L851) # !A1L751 & P81_reg_o[12] & A1L851;

--P42_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[12] at LC_X34_Y26_N1
--operation mode is normal

P42_reg_o[12]_sload_eqn = Y1L17;
P42_reg_o[12] = DFFEA(P42_reg_o[12]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[12] at LC_X35_Y25_N5
--operation mode is normal

P71_reg_o[12]_lut_out = Y1L17;
P71_reg_o[12] = DFFEA(P71_reg_o[12]_lut_out, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L86 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~5546 at LC_X34_Y25_N6
--operation mode is normal

P02_reg_o[12]_qfbk = P02_reg_o[12];
JB1L86 = P71_reg_o[12] & (A1L951 # P02_reg_o[12]_qfbk & A1L551) # !P71_reg_o[12] & P02_reg_o[12]_qfbk & A1L551;

--P02_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[12] at LC_X34_Y25_N6
--operation mode is normal

P02_reg_o[12]_sload_eqn = Y1L17;
P02_reg_o[12] = DFFEA(P02_reg_o[12]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L46 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~194 at LC_X36_Y25_N9
--operation mode is normal

JB1L46 = JB1L66 # JB1L56 # JB1L86 # JB1L76;


--Y1L631 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[12]~9424 at LC_X36_Y24_N6
--operation mode is normal

Y1L631 = Y1L061 & (Y1L531 # Y1L341 & JB1L46) # !Y1L061 & Y1L341 & JB1L46;


--Y1L251 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[20]~9425 at LC_X35_Y27_N5
--operation mode is normal

P1_reg_o[20]_qfbk = P1_reg_o[20];
Y1L251 = A1L261 & (Y1L2 & P1_reg_o[20]_qfbk # !Y1L2 & U2_q_b[20]);

--P1_reg_o[20] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[20] at LC_X35_Y27_N5
--operation mode is normal

P1_reg_o[20]_sload_eqn = Y1L97;
P1_reg_o[20] = DFFEA(P1_reg_o[20]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--JB1L501 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~5547 at LC_X35_Y24_N7
--operation mode is normal

P22_reg_o[20]_qfbk = P22_reg_o[20];
JB1L501 = A1L061 & (P12_reg_o[20] # P22_reg_o[20]_qfbk & A1L451) # !A1L061 & P22_reg_o[20]_qfbk & A1L451;

--P22_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[20] at LC_X35_Y24_N7
--operation mode is normal

P22_reg_o[20]_sload_eqn = Y1L97;
P22_reg_o[20] = DFFEA(P22_reg_o[20]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L601 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~5548 at LC_X35_Y24_N6
--operation mode is normal

P32_reg_o[20]_qfbk = P32_reg_o[20];
JB1L601 = A1L651 & (P32_reg_o[20]_qfbk # P91_reg_o[20] & A1L161) # !A1L651 & P91_reg_o[20] & A1L161;

--P32_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[20] at LC_X35_Y24_N6
--operation mode is normal

P32_reg_o[20]_sload_eqn = Y1L97;
P32_reg_o[20] = DFFEA(P32_reg_o[20]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[20] at LC_X33_Y25_N4
--operation mode is normal

P81_reg_o[20]_sload_eqn = Y1L97;
P81_reg_o[20] = DFFEA(P81_reg_o[20]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L701 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~5549 at LC_X33_Y25_N7
--operation mode is normal

P42_reg_o[20]_qfbk = P42_reg_o[20];
JB1L701 = P81_reg_o[20] & (A1L851 # P42_reg_o[20]_qfbk & A1L751) # !P81_reg_o[20] & P42_reg_o[20]_qfbk & A1L751;

--P42_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[20] at LC_X33_Y25_N7
--operation mode is normal

P42_reg_o[20]_sload_eqn = Y1L97;
P42_reg_o[20] = DFFEA(P42_reg_o[20]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[20] at LC_X34_Y25_N2
--operation mode is normal

P71_reg_o[20]_sload_eqn = Y1L97;
P71_reg_o[20] = DFFEA(P71_reg_o[20]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L801 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~5550 at LC_X34_Y25_N3
--operation mode is normal

P02_reg_o[20]_qfbk = P02_reg_o[20];
JB1L801 = P71_reg_o[20] & (A1L951 # A1L551 & P02_reg_o[20]_qfbk) # !P71_reg_o[20] & A1L551 & P02_reg_o[20]_qfbk;

--P02_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[20] at LC_X34_Y25_N3
--operation mode is normal

P02_reg_o[20]_sload_eqn = Y1L97;
P02_reg_o[20] = DFFEA(P02_reg_o[20]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L401 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~185 at LC_X35_Y24_N3
--operation mode is normal

JB1L401 = JB1L501 # JB1L601 # JB1L801 # JB1L701;


--Y1L351 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[20]~9426 at LC_X35_Y24_N4
--operation mode is normal

Y1L351 = Y1L061 & (Y1L251 # Y1L341 & JB1L401) # !Y1L061 & Y1L341 & JB1L401;


--P2_reg_o[20] is dispatch:cmd0|reg:cmd0|reg_o[20] at LC_X36_Y20_N5
--operation mode is normal

P2_reg_o[20]_lut_out = P8_reg_o[20] & W1L781Q;
P2_reg_o[20] = DFFEA(P2_reg_o[20]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P3_reg_o[4] is dispatch:cmd0|reg:cmd1|reg_o[4] at LC_X39_Y21_N4
--operation mode is normal

P3_reg_o[4]_lut_out = W1L781Q & P9_reg_o[4];
P3_reg_o[4] = DFFEA(P3_reg_o[4]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L911 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[4]~9427 at LC_X35_Y27_N7
--operation mode is normal

P1_reg_o[4]_qfbk = P1_reg_o[4];
Y1L911 = A1L261 & (Y1L2 & P1_reg_o[4]_qfbk # !Y1L2 & U2_q_b[4]);

--P1_reg_o[4] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[4] at LC_X35_Y27_N7
--operation mode is normal

P1_reg_o[4]_sload_eqn = Y1L36;
P1_reg_o[4] = DFFEA(P1_reg_o[4]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--JB1L52 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~5551 at LC_X35_Y24_N2
--operation mode is normal

P22_reg_o[4]_qfbk = P22_reg_o[4];
JB1L52 = A1L061 & (P12_reg_o[4] # P22_reg_o[4]_qfbk & A1L451) # !A1L061 & P22_reg_o[4]_qfbk & A1L451;

--P22_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[4] at LC_X35_Y24_N2
--operation mode is normal

P22_reg_o[4]_sload_eqn = Y1L36;
P22_reg_o[4] = DFFEA(P22_reg_o[4]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L62 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~5552 at LC_X35_Y24_N1
--operation mode is normal

P32_reg_o[4]_qfbk = P32_reg_o[4];
JB1L62 = A1L651 & (P32_reg_o[4]_qfbk # P91_reg_o[4] & A1L161) # !A1L651 & P91_reg_o[4] & A1L161;

--P32_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[4] at LC_X35_Y24_N1
--operation mode is normal

P32_reg_o[4]_sload_eqn = Y1L36;
P32_reg_o[4] = DFFEA(P32_reg_o[4]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[4] at LC_X34_Y29_N9
--operation mode is normal

P81_reg_o[4]_sload_eqn = Y1L36;
P81_reg_o[4] = DFFEA(P81_reg_o[4]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L72 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~5553 at LC_X34_Y29_N2
--operation mode is normal

P42_reg_o[4]_qfbk = P42_reg_o[4];
JB1L72 = P81_reg_o[4] & (A1L851 # P42_reg_o[4]_qfbk & A1L751) # !P81_reg_o[4] & P42_reg_o[4]_qfbk & A1L751;

--P42_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[4] at LC_X34_Y29_N2
--operation mode is normal

P42_reg_o[4]_sload_eqn = Y1L36;
P42_reg_o[4] = DFFEA(P42_reg_o[4]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[4] at LC_X35_Y25_N7
--operation mode is normal

P71_reg_o[4]_lut_out = Y1L36;
P71_reg_o[4] = DFFEA(P71_reg_o[4]_lut_out, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L82 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~5554 at LC_X35_Y25_N9
--operation mode is normal

P02_reg_o[4]_qfbk = P02_reg_o[4];
JB1L82 = P71_reg_o[4] & (A1L951 # A1L551 & P02_reg_o[4]_qfbk) # !P71_reg_o[4] & A1L551 & P02_reg_o[4]_qfbk;

--P02_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[4] at LC_X35_Y25_N9
--operation mode is normal

P02_reg_o[4]_sload_eqn = Y1L36;
P02_reg_o[4] = DFFEA(P02_reg_o[4]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L42 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~203 at LC_X35_Y24_N8
--operation mode is normal

JB1L42 = JB1L52 # JB1L62 # JB1L82 # JB1L72;


--Y1L021 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[4]~9428 at LC_X35_Y24_N9
--operation mode is normal

Y1L021 = Y1L061 & (Y1L911 # Y1L341 & JB1L42) # !Y1L061 & Y1L341 & JB1L42;


--P8_reg_o[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[19] at LC_X41_Y23_N1
--operation mode is normal

P8_reg_o[19]_lut_out = M3_reg[19];
P8_reg_o[19] = DFFEA(P8_reg_o[19]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--P9_reg_o[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[11] at LC_X41_Y19_N2
--operation mode is normal

P9_reg_o[11]_sload_eqn = M3_reg[11];
P9_reg_o[11] = DFFEA(P9_reg_o[11]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--P9_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[3] at LC_X41_Y19_N8
--operation mode is normal

P9_reg_o[3]_lut_out = M3_reg[3];
P9_reg_o[3] = DFFEA(P9_reg_o[3]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--M2_reg[6] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[6] at LC_X36_Y21_N3
--operation mode is normal

M2_reg[6]_lut_out = M2_reg[5] & (U1_q_b[6] # J2L1Q) # !M2_reg[5] & U1_q_b[6] & !J2L1Q;
M2_reg[6] = DFFEA(M2_reg[6]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M1_reg[6] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[6] at LC_X30_Y27_N0
--operation mode is normal

M1_reg[6]_lut_out = J1L1Q & M1_reg[5] # !J1L1Q & P1_reg_o[6];
M1_reg[6] = DFFEA(M1_reg[6]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--CB2_crc_reg[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[1] at LC_X24_Y22_N0
--operation mode is normal

CB2_crc_reg[1]_lut_out = !X1L85Q & (CB2_crc_reg[32] $ M6_reg[0]);
CB2_crc_reg[1] = DFFEA(CB2_crc_reg[1]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--HB1L41 is frame_timing:frame_timing_slave|frame_timing_core:ftc|next_init_win_state.set_hold~274 at LC_X40_Y27_N8
--operation mode is normal

HB1L41 = HB1L22 & !HB1L1Q;


--HB1L31 is frame_timing:frame_timing_slave|frame_timing_core:ftc|next_init_win_state.set_hold~273 at LC_X40_Y27_N9
--operation mode is normal

HB1L31 = LCELL(HB1L42 & (HB1L41 # HB1L4Q) # !HB1L42 & HB1L31);

--HB1L5Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~24 at LC_X40_Y27_N9
--operation mode is normal

HB1L5Q = DFFEA(HB1L31, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--HB1L61 is frame_timing:frame_timing_slave|frame_timing_core:ftc|next_init_win_state.set~38 at LC_X40_Y27_N1
--operation mode is normal

HB1L61 = LCELL(HB1L42 & !HB1L1Q & !HB1L22 # !HB1L42 & HB1L61);

--HB1L4Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~23 at LC_X40_Y27_N1
--operation mode is normal

HB1L4Q = DFFEA(HB1L61, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--HB1L9 is frame_timing:frame_timing_slave|frame_timing_core:ftc|next_init_win_state.init_off~35 at LC_X40_Y27_N5
--operation mode is normal

HB1L9 = LCELL(HB1L3Q & (HB1L9 # HB1L42) # !HB1L3Q & HB1L9 & !HB1L42);


--HB1L7 is frame_timing:frame_timing_slave|frame_timing_core:ftc|next_init_win_state.init_hold~27 at LC_X40_Y27_N2
--operation mode is normal

HB1L7 = LCELL(HB1L2Q # HB1L7 & !HB1L42);

--HB1L3Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~22 at LC_X40_Y27_N2
--operation mode is normal

HB1L3Q = DFFEA(HB1L7, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P3_reg_o[29] is dispatch:cmd0|reg:cmd1|reg_o[29] at LC_X41_Y24_N2
--operation mode is normal

P3_reg_o[29]_lut_out = W1L781Q & P9_reg_o[29];
P3_reg_o[29] = DFFEA(P3_reg_o[29]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L171 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[29]~9429 at LC_X36_Y27_N4
--operation mode is normal

P1_reg_o[29]_qfbk = P1_reg_o[29];
Y1L171 = A1L261 & (Y1L2 & P1_reg_o[29]_qfbk # !Y1L2 & U2_q_b[29]);

--P1_reg_o[29] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[29] at LC_X36_Y27_N4
--operation mode is normal

P1_reg_o[29]_sload_eqn = Y1L88;
P1_reg_o[29] = DFFEA(P1_reg_o[29]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--JB1L051 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~5555 at LC_X36_Y26_N0
--operation mode is normal

P22_reg_o[29]_qfbk = P22_reg_o[29];
JB1L051 = P12_reg_o[29] & (A1L061 # P22_reg_o[29]_qfbk & A1L451) # !P12_reg_o[29] & P22_reg_o[29]_qfbk & A1L451;

--P22_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[29] at LC_X36_Y26_N0
--operation mode is normal

P22_reg_o[29]_sload_eqn = Y1L88;
P22_reg_o[29] = DFFEA(P22_reg_o[29]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L151 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~5556 at LC_X35_Y26_N3
--operation mode is normal

P32_reg_o[29]_qfbk = P32_reg_o[29];
JB1L151 = P91_reg_o[29] & (A1L161 # A1L651 & P32_reg_o[29]_qfbk) # !P91_reg_o[29] & A1L651 & P32_reg_o[29]_qfbk;

--P32_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[29] at LC_X35_Y26_N3
--operation mode is normal

P32_reg_o[29]_sload_eqn = Y1L88;
P32_reg_o[29] = DFFEA(P32_reg_o[29]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[29] at LC_X35_Y29_N0
--operation mode is normal

P81_reg_o[29]_lut_out = Y1L88;
P81_reg_o[29] = DFFEA(P81_reg_o[29]_lut_out, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L251 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~5557 at LC_X34_Y26_N8
--operation mode is normal

P42_reg_o[29]_qfbk = P42_reg_o[29];
JB1L251 = A1L751 & (P42_reg_o[29]_qfbk # P81_reg_o[29] & A1L851) # !A1L751 & P81_reg_o[29] & A1L851;

--P42_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[29] at LC_X34_Y26_N8
--operation mode is normal

P42_reg_o[29]_sload_eqn = Y1L88;
P42_reg_o[29] = DFFEA(P42_reg_o[29]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[29] at LC_X31_Y27_N4
--operation mode is normal

P71_reg_o[29]_sload_eqn = Y1L88;
P71_reg_o[29] = DFFEA(P71_reg_o[29]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L351 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~5558 at LC_X31_Y25_N4
--operation mode is normal

P02_reg_o[29]_qfbk = P02_reg_o[29];
JB1L351 = P71_reg_o[29] & (A1L951 # P02_reg_o[29]_qfbk & A1L551) # !P71_reg_o[29] & P02_reg_o[29]_qfbk & A1L551;

--P02_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[29] at LC_X31_Y25_N4
--operation mode is normal

P02_reg_o[29]_sload_eqn = Y1L88;
P02_reg_o[29] = DFFEA(P02_reg_o[29]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L941 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~212 at LC_X35_Y26_N7
--operation mode is normal

JB1L941 = JB1L151 # JB1L251 # JB1L051 # JB1L351;


--Y1L271 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[29]~9430 at LC_X36_Y29_N1
--operation mode is normal

Y1L271 = Y1L341 & (JB1L941 # Y1L061 & Y1L171) # !Y1L341 & Y1L061 & Y1L171;


--X1L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_word_in[30]~0 at LC_X39_Y22_N6
--operation mode is normal

P6_reg_o[30]_qfbk = P6_reg_o[30];
X1L36 = X1L35 & (X1L25 # P6_reg_o[30]_qfbk) # !X1L35 & !X1L25 & Z2_q_b[30];

--P6_reg_o[30] is dispatch:cmd0|reg:reply2|reg_o[30] at LC_X39_Y22_N6
--operation mode is normal

P6_reg_o[30]_sload_eqn = C1_status_reg[0];
P6_reg_o[30] = DFFEA(P6_reg_o[30]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P4_reg_o[30] is dispatch:cmd0|reg:reply0|reg_o[30] at LC_X40_Y24_N8
--operation mode is normal

P4_reg_o[30]_sload_eqn = P2_reg_o[30];
P4_reg_o[30] = DFFEA(P4_reg_o[30]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--X1L46 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_word_in[30]~1 at LC_X40_Y23_N1
--operation mode is normal

P5_reg_o[30]_qfbk = P5_reg_o[30];
X1L46 = X1L36 & (P4_reg_o[30] # !X1L25) # !X1L36 & X1L25 & P5_reg_o[30]_qfbk;

--P5_reg_o[30] is dispatch:cmd0|reg:reply1|reg_o[30] at LC_X40_Y23_N1
--operation mode is normal

P5_reg_o[30]_sload_eqn = P3_reg_o[30];
P5_reg_o[30] = DFFEA(P5_reg_o[30]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6_reg[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[31] at LC_X39_Y22_N4
--operation mode is normal

M6_reg[31]_lut_out = X1L16Q & X1L66 # !X1L16Q & (X1L85Q & X1L66 # !X1L85Q & M6_reg[0]);
M6_reg[31] = DFFEA(M6_reg[31]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--P2_reg_o[29] is dispatch:cmd0|reg:cmd0|reg_o[29] at LC_X41_Y20_N5
--operation mode is normal

P2_reg_o[29]_lut_out = W1L881Q # W1L781Q & P8_reg_o[29];
P2_reg_o[29] = DFFEA(P2_reg_o[29]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P8_reg_o[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[28] at LC_X40_Y20_N6
--operation mode is normal

P8_reg_o[28]_sload_eqn = M3_reg[28];
P8_reg_o[28] = DFFEA(P8_reg_o[28]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--CB2_crc_reg[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[9] at LC_X25_Y23_N0
--operation mode is normal

CB2_crc_reg[9]_lut_out = !X1L85Q & (M6_reg[0] $ CB2_crc_reg[32] $ CB2_crc_reg[8]);
CB2_crc_reg[9] = DFFEA(CB2_crc_reg[9]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--M6_reg[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[23] at LC_X31_Y22_N6
--operation mode is normal

M6_reg[23]_lut_out = M6L19 # M6L09 # P4_reg_o[23] & M6L43;
M6_reg[23] = DFFEA(M6_reg[23]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--CB2_crc_reg[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[17] at LC_X24_Y24_N1
--operation mode is normal

CB2_crc_reg[17]_lut_out = !X1L85Q & (M6_reg[0] $ CB2_crc_reg[32] $ CB2_crc_reg[16]);
CB2_crc_reg[17] = DFFEA(CB2_crc_reg[17]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--M6_reg[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[15] at LC_X29_Y24_N2
--operation mode is normal

M6_reg[15]_lut_out = M6L39 # M6L29 # M6L43 & P4_reg_o[15];
M6_reg[15] = DFFEA(M6_reg[15]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--CB2_crc_reg[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[25] at LC_X24_Y21_N2
--operation mode is normal

CB2_crc_reg[25]_lut_out = !X1L85Q & CB2_crc_reg[24];
CB2_crc_reg[25] = DFFEA(CB2_crc_reg[25]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1_crc_ena, , );


--M6_reg[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[7] at LC_X32_Y23_N4
--operation mode is normal

M6_reg[7]_lut_out = M6L59 # M6L49 # P4_reg_o[7] & M6L43;
M6_reg[7] = DFFEA(M6_reg[7]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , X1L87, , );


--M6L48 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6085 at LC_X40_Y24_N5
--operation mode is normal

P5_reg_o[14]_qfbk = P5_reg_o[14];
M6L48 = M6L53 & (X1L25 & P5_reg_o[14]_qfbk # !X1L25 & Z2_q_b[14]);

--P5_reg_o[14] is dispatch:cmd0|reg:reply1|reg_o[14] at LC_X40_Y24_N5
--operation mode is normal

P5_reg_o[14]_sload_eqn = P3_reg_o[14];
P5_reg_o[14] = DFFEA(P5_reg_o[14]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L58 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6086 at LC_X40_Y24_N0
--operation mode is normal

M6L58 = !X1L85Q & !X1L16Q & M6_reg[15];


--P4_reg_o[14] is dispatch:cmd0|reg:reply0|reg_o[14] at LC_X40_Y24_N7
--operation mode is normal

P4_reg_o[14]_sload_eqn = P2_reg_o[14];
P4_reg_o[14] = DFFEA(P4_reg_o[14]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L68 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6088 at LC_X31_Y23_N9
--operation mode is normal

P5_reg_o[22]_qfbk = P5_reg_o[22];
M6L68 = M6L53 & (X1L25 & P5_reg_o[22]_qfbk # !X1L25 & Z2_q_b[22]);

--P5_reg_o[22] is dispatch:cmd0|reg:reply1|reg_o[22] at LC_X31_Y23_N9
--operation mode is normal

P5_reg_o[22]_sload_eqn = P3_reg_o[22];
P5_reg_o[22] = DFFEA(P5_reg_o[22]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L78 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6089 at LC_X31_Y22_N7
--operation mode is normal

M6L78 = !X1L16Q & !X1L85Q & M6_reg[23];


--P4_reg_o[22] is dispatch:cmd0|reg:reply0|reg_o[22] at LC_X32_Y20_N8
--operation mode is normal

P4_reg_o[22]_sload_eqn = P2_reg_o[22];
P4_reg_o[22] = DFFEA(P4_reg_o[22]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L88 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6091 at LC_X39_Y21_N8
--operation mode is normal

P5_reg_o[6]_qfbk = P5_reg_o[6];
M6L88 = M6L53 & (X1L25 & P5_reg_o[6]_qfbk # !X1L25 & Z2_q_b[6]);

--P5_reg_o[6] is dispatch:cmd0|reg:reply1|reg_o[6] at LC_X39_Y21_N8
--operation mode is normal

P5_reg_o[6]_sload_eqn = P3_reg_o[6];
P5_reg_o[6] = DFFEA(P5_reg_o[6]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L98 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6092 at LC_X32_Y21_N1
--operation mode is normal

M6L98 = !X1L16Q & !X1L85Q & M6_reg[7];


--Y1L451 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[21]~9431 at LC_X36_Y27_N3
--operation mode is normal

P1_reg_o[21]_qfbk = P1_reg_o[21];
Y1L451 = A1L261 & (Y1L2 & P1_reg_o[21]_qfbk # !Y1L2 & U2_q_b[21]);

--P1_reg_o[21] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[21] at LC_X36_Y27_N3
--operation mode is normal

P1_reg_o[21]_sload_eqn = Y1L08;
P1_reg_o[21] = DFFEA(P1_reg_o[21]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--JB1L011 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~5559 at LC_X36_Y29_N6
--operation mode is normal

P22_reg_o[21]_qfbk = P22_reg_o[21];
JB1L011 = A1L451 & (P22_reg_o[21]_qfbk # P12_reg_o[21] & A1L061) # !A1L451 & P12_reg_o[21] & A1L061;

--P22_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[21] at LC_X36_Y29_N6
--operation mode is normal

P22_reg_o[21]_sload_eqn = Y1L08;
P22_reg_o[21] = DFFEA(P22_reg_o[21]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L111 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~5560 at LC_X36_Y29_N8
--operation mode is normal

P32_reg_o[21]_qfbk = P32_reg_o[21];
JB1L111 = P91_reg_o[21] & (A1L161 # P32_reg_o[21]_qfbk & A1L651) # !P91_reg_o[21] & P32_reg_o[21]_qfbk & A1L651;

--P32_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[21] at LC_X36_Y29_N8
--operation mode is normal

P32_reg_o[21]_sload_eqn = Y1L08;
P32_reg_o[21] = DFFEA(P32_reg_o[21]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[21] at LC_X35_Y29_N7
--operation mode is normal

P81_reg_o[21]_sload_eqn = Y1L08;
P81_reg_o[21] = DFFEA(P81_reg_o[21]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L211 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~5561 at LC_X35_Y29_N3
--operation mode is normal

P42_reg_o[21]_qfbk = P42_reg_o[21];
JB1L211 = A1L751 & (P42_reg_o[21]_qfbk # P81_reg_o[21] & A1L851) # !A1L751 & P81_reg_o[21] & A1L851;

--P42_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[21] at LC_X35_Y29_N3
--operation mode is normal

P42_reg_o[21]_sload_eqn = Y1L08;
P42_reg_o[21] = DFFEA(P42_reg_o[21]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[21] at LC_X35_Y25_N8
--operation mode is normal

P71_reg_o[21]_lut_out = Y1L08;
P71_reg_o[21] = DFFEA(P71_reg_o[21]_lut_out, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L311 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~5562 at LC_X35_Y25_N1
--operation mode is normal

P02_reg_o[21]_qfbk = P02_reg_o[21];
JB1L311 = P71_reg_o[21] & (A1L951 # A1L551 & P02_reg_o[21]_qfbk) # !P71_reg_o[21] & A1L551 & P02_reg_o[21]_qfbk;

--P02_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[21] at LC_X35_Y25_N1
--operation mode is normal

P02_reg_o[21]_sload_eqn = Y1L08;
P02_reg_o[21] = DFFEA(P02_reg_o[21]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L901 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~221 at LC_X36_Y29_N4
--operation mode is normal

JB1L901 = JB1L111 # JB1L011 # JB1L211 # JB1L311;


--Y1L551 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[21]~9432 at LC_X36_Y29_N5
--operation mode is normal

Y1L551 = Y1L341 & (JB1L901 # Y1L061 & Y1L451) # !Y1L341 & Y1L061 & Y1L451;


--P2_reg_o[21] is dispatch:cmd0|reg:cmd0|reg_o[21] at LC_X39_Y21_N0
--operation mode is normal

P2_reg_o[21]_lut_out = W1L881Q # W1L781Q & P8_reg_o[21];
P2_reg_o[21] = DFFEA(P2_reg_o[21]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P3_reg_o[13] is dispatch:cmd0|reg:cmd1|reg_o[13] at LC_X41_Y20_N4
--operation mode is normal

P3_reg_o[13]_lut_out = W1L781Q & P9_reg_o[13];
P3_reg_o[13] = DFFEA(P3_reg_o[13]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L731 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[13]~9433 at LC_X36_Y27_N9
--operation mode is normal

P1_reg_o[13]_qfbk = P1_reg_o[13];
Y1L731 = A1L261 & (Y1L2 & P1_reg_o[13]_qfbk # !Y1L2 & U2_q_b[13]);

--P1_reg_o[13] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[13] at LC_X36_Y27_N9
--operation mode is normal

P1_reg_o[13]_sload_eqn = Y1L27;
P1_reg_o[13] = DFFEA(P1_reg_o[13]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--JB1L07 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~5563 at LC_X36_Y29_N7
--operation mode is normal

P22_reg_o[13]_qfbk = P22_reg_o[13];
JB1L07 = A1L451 & (P22_reg_o[13]_qfbk # P12_reg_o[13] & A1L061) # !A1L451 & P12_reg_o[13] & A1L061;

--P22_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[13] at LC_X36_Y29_N7
--operation mode is normal

P22_reg_o[13]_sload_eqn = Y1L27;
P22_reg_o[13] = DFFEA(P22_reg_o[13]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L17 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~5564 at LC_X36_Y29_N9
--operation mode is normal

P32_reg_o[13]_qfbk = P32_reg_o[13];
JB1L17 = P91_reg_o[13] & (A1L161 # P32_reg_o[13]_qfbk & A1L651) # !P91_reg_o[13] & P32_reg_o[13]_qfbk & A1L651;

--P32_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[13] at LC_X36_Y29_N9
--operation mode is normal

P32_reg_o[13]_sload_eqn = Y1L27;
P32_reg_o[13] = DFFEA(P32_reg_o[13]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[13] at LC_X35_Y29_N8
--operation mode is normal

P81_reg_o[13]_sload_eqn = Y1L27;
P81_reg_o[13] = DFFEA(P81_reg_o[13]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L27 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~5565 at LC_X35_Y29_N9
--operation mode is normal

P42_reg_o[13]_qfbk = P42_reg_o[13];
JB1L27 = A1L751 & (P42_reg_o[13]_qfbk # P81_reg_o[13] & A1L851) # !A1L751 & P81_reg_o[13] & A1L851;

--P42_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[13] at LC_X35_Y29_N9
--operation mode is normal

P42_reg_o[13]_sload_eqn = Y1L27;
P42_reg_o[13] = DFFEA(P42_reg_o[13]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[13] at LC_X35_Y25_N6
--operation mode is normal

P71_reg_o[13]_sload_eqn = Y1L27;
P71_reg_o[13] = DFFEA(P71_reg_o[13]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L37 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~5566 at LC_X35_Y25_N3
--operation mode is normal

P02_reg_o[13]_qfbk = P02_reg_o[13];
JB1L37 = P71_reg_o[13] & (A1L951 # A1L551 & P02_reg_o[13]_qfbk) # !P71_reg_o[13] & A1L551 & P02_reg_o[13]_qfbk;

--P02_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[13] at LC_X35_Y25_N3
--operation mode is normal

P02_reg_o[13]_sload_eqn = Y1L27;
P02_reg_o[13] = DFFEA(P02_reg_o[13]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L96 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~230 at LC_X36_Y29_N0
--operation mode is normal

JB1L96 = JB1L07 # JB1L17 # JB1L27 # JB1L37;


--Y1L831 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[13]~9434 at LC_X36_Y29_N2
--operation mode is normal

Y1L831 = Y1L341 & (JB1L96 # Y1L061 & Y1L731) # !Y1L341 & Y1L061 & Y1L731;


--P3_reg_o[5] is dispatch:cmd0|reg:cmd1|reg_o[5] at LC_X40_Y21_N5
--operation mode is normal

P3_reg_o[5]_lut_out = P9_reg_o[5] & W1L781Q;
P3_reg_o[5] = DFFEA(P3_reg_o[5]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L121 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[5]~9435 at LC_X36_Y27_N1
--operation mode is normal

P1_reg_o[5]_qfbk = P1_reg_o[5];
Y1L121 = A1L261 & (Y1L2 & P1_reg_o[5]_qfbk # !Y1L2 & U2_q_b[5]);

--P1_reg_o[5] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[5] at LC_X36_Y27_N1
--operation mode is normal

P1_reg_o[5]_sload_eqn = Y1L46;
P1_reg_o[5] = DFFEA(P1_reg_o[5]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--JB1L03 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~5567 at LC_X36_Y26_N6
--operation mode is normal

P22_reg_o[5]_qfbk = P22_reg_o[5];
JB1L03 = A1L451 & (P22_reg_o[5]_qfbk # P12_reg_o[5] & A1L061) # !A1L451 & P12_reg_o[5] & A1L061;

--P22_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[5] at LC_X36_Y26_N6
--operation mode is normal

P22_reg_o[5]_sload_eqn = Y1L46;
P22_reg_o[5] = DFFEA(P22_reg_o[5]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L13 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~5568 at LC_X35_Y26_N5
--operation mode is normal

P32_reg_o[5]_qfbk = P32_reg_o[5];
JB1L13 = A1L651 & (P32_reg_o[5]_qfbk # P91_reg_o[5] & A1L161) # !A1L651 & P91_reg_o[5] & A1L161;

--P32_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[5] at LC_X35_Y26_N5
--operation mode is normal

P32_reg_o[5]_sload_eqn = Y1L46;
P32_reg_o[5] = DFFEA(P32_reg_o[5]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[5] at LC_X34_Y29_N4
--operation mode is normal

P81_reg_o[5]_sload_eqn = Y1L46;
P81_reg_o[5] = DFFEA(P81_reg_o[5]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L23 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~5569 at LC_X34_Y29_N5
--operation mode is normal

P42_reg_o[5]_qfbk = P42_reg_o[5];
JB1L23 = P81_reg_o[5] & (A1L851 # A1L751 & P42_reg_o[5]_qfbk) # !P81_reg_o[5] & A1L751 & P42_reg_o[5]_qfbk;

--P42_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[5] at LC_X34_Y29_N5
--operation mode is normal

P42_reg_o[5]_sload_eqn = Y1L46;
P42_reg_o[5] = DFFEA(P42_reg_o[5]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[5] at LC_X39_Y25_N4
--operation mode is normal

P71_reg_o[5]_lut_out = Y1L46;
P71_reg_o[5] = DFFEA(P71_reg_o[5]_lut_out, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L33 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~5570 at LC_X32_Y25_N3
--operation mode is normal

P02_reg_o[5]_qfbk = P02_reg_o[5];
JB1L33 = P71_reg_o[5] & (A1L951 # A1L551 & P02_reg_o[5]_qfbk) # !P71_reg_o[5] & A1L551 & P02_reg_o[5]_qfbk;

--P02_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[5] at LC_X32_Y25_N3
--operation mode is normal

P02_reg_o[5]_sload_eqn = Y1L46;
P02_reg_o[5] = DFFEA(P02_reg_o[5]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L92 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~239 at LC_X36_Y26_N1
--operation mode is normal

JB1L92 = JB1L13 # JB1L03 # JB1L33 # JB1L23;


--Y1L221 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[5]~9436 at LC_X36_Y26_N2
--operation mode is normal

Y1L221 = Y1L061 & (Y1L121 # Y1L341 & JB1L92) # !Y1L061 & Y1L341 & JB1L92;


--P9_reg_o[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[12] at LC_X39_Y19_N8
--operation mode is normal

P9_reg_o[12]_sload_eqn = M3_reg[12];
P9_reg_o[12] = DFFEA(P9_reg_o[12]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--P8_reg_o[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[20] at LC_X39_Y20_N4
--operation mode is normal

P8_reg_o[20]_lut_out = M3_reg[20];
P8_reg_o[20] = DFFEA(P8_reg_o[20]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--P9_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[4] at LC_X40_Y21_N2
--operation mode is normal

P9_reg_o[4]_sload_eqn = M3_reg[4];
P9_reg_o[4] = DFFEA(P9_reg_o[4]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--M2_reg[5] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[5] at LC_X34_Y21_N4
--operation mode is normal

M2_reg[5]_lut_out = J2L1Q & M2_reg[4] # !J2L1Q & U1_q_b[5];
M2_reg[5] = DFFEA(M2_reg[5]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M1_reg[5] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[5] at LC_X30_Y27_N2
--operation mode is normal

M1_reg[5]_lut_out = P1_reg_o[5] & (M1_reg[4] # !J1L1Q) # !P1_reg_o[5] & M1_reg[4] & J1L1Q;
M1_reg[5] = DFFEA(M1_reg[5]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P3_reg_o[30] is dispatch:cmd0|reg:cmd1|reg_o[30] at LC_X40_Y22_N1
--operation mode is normal

P3_reg_o[30]_lut_out = W1L781Q & P9_reg_o[30];
P3_reg_o[30] = DFFEA(P3_reg_o[30]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--C1_status_reg[0] is dispatch:cmd0|status_reg[0] at LC_X39_Y22_N0
--operation mode is normal

C1_status_reg[0]_lut_out = !C1L4Q & (C1_status_reg[0] # W1L881Q);
C1_status_reg[0] = DFFEA(C1_status_reg[0]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--Y1L371 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[30]~9437 at LC_X35_Y27_N9
--operation mode is normal

P1_reg_o[30]_qfbk = P1_reg_o[30];
Y1L371 = A1L261 & (Y1L2 & P1_reg_o[30]_qfbk # !Y1L2 & U2_q_b[30]);

--P1_reg_o[30] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[30] at LC_X35_Y27_N9
--operation mode is normal

P1_reg_o[30]_sload_eqn = Y1L98;
P1_reg_o[30] = DFFEA(P1_reg_o[30]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--JB1L551 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~5571 at LC_X34_Y24_N2
--operation mode is normal

P22_reg_o[30]_qfbk = P22_reg_o[30];
JB1L551 = P12_reg_o[30] & (A1L061 # P22_reg_o[30]_qfbk & A1L451) # !P12_reg_o[30] & P22_reg_o[30]_qfbk & A1L451;

--P22_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[30] at LC_X34_Y24_N2
--operation mode is normal

P22_reg_o[30]_sload_eqn = Y1L98;
P22_reg_o[30] = DFFEA(P22_reg_o[30]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L651 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~5572 at LC_X34_Y24_N6
--operation mode is normal

P32_reg_o[30]_qfbk = P32_reg_o[30];
JB1L651 = P91_reg_o[30] & (A1L161 # P32_reg_o[30]_qfbk & A1L651) # !P91_reg_o[30] & P32_reg_o[30]_qfbk & A1L651;

--P32_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[30] at LC_X34_Y24_N6
--operation mode is normal

P32_reg_o[30]_sload_eqn = Y1L98;
P32_reg_o[30] = DFFEA(P32_reg_o[30]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[30] at LC_X35_Y29_N1
--operation mode is normal

P81_reg_o[30]_sload_eqn = Y1L98;
P81_reg_o[30] = DFFEA(P81_reg_o[30]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L751 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~5573 at LC_X34_Y29_N8
--operation mode is normal

P42_reg_o[30]_qfbk = P42_reg_o[30];
JB1L751 = P81_reg_o[30] & (A1L851 # P42_reg_o[30]_qfbk & A1L751) # !P81_reg_o[30] & P42_reg_o[30]_qfbk & A1L751;

--P42_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[30] at LC_X34_Y29_N8
--operation mode is normal

P42_reg_o[30]_sload_eqn = Y1L98;
P42_reg_o[30] = DFFEA(P42_reg_o[30]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[30] at LC_X39_Y25_N2
--operation mode is normal

P71_reg_o[30]_sload_eqn = Y1L98;
P71_reg_o[30] = DFFEA(P71_reg_o[30]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L851 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~5574 at LC_X34_Y25_N1
--operation mode is normal

P02_reg_o[30]_qfbk = P02_reg_o[30];
JB1L851 = P71_reg_o[30] & (A1L951 # P02_reg_o[30]_qfbk & A1L551) # !P71_reg_o[30] & P02_reg_o[30]_qfbk & A1L551;

--P02_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[30] at LC_X34_Y25_N1
--operation mode is normal

P02_reg_o[30]_sload_eqn = Y1L98;
P02_reg_o[30] = DFFEA(P02_reg_o[30]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L451 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~248 at LC_X34_Y24_N7
--operation mode is normal

JB1L451 = JB1L551 # JB1L651 # JB1L851 # JB1L751;


--Y1L471 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[30]~9438 at LC_X34_Y24_N0
--operation mode is normal

Y1L471 = Y1L341 & (JB1L451 # Y1L061 & Y1L371) # !Y1L341 & Y1L061 & Y1L371;


--P2_reg_o[30] is dispatch:cmd0|reg:cmd0|reg_o[30] at LC_X41_Y24_N8
--operation mode is normal

P2_reg_o[30]_lut_out = W1L781Q & P8_reg_o[30];
P2_reg_o[30] = DFFEA(P2_reg_o[30]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--X1L56 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_word_in[31]~2 at LC_X39_Y22_N9
--operation mode is normal

P5_reg_o[31]_qfbk = P5_reg_o[31];
X1L56 = X1L25 & (X1L35 # P5_reg_o[31]_qfbk) # !X1L25 & !X1L35 & Z2_q_b[31];

--P5_reg_o[31] is dispatch:cmd0|reg:reply1|reg_o[31] at LC_X39_Y22_N9
--operation mode is normal

P5_reg_o[31]_sload_eqn = P3_reg_o[31];
P5_reg_o[31] = DFFEA(P5_reg_o[31]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P4_reg_o[31] is dispatch:cmd0|reg:reply0|reg_o[31] at LC_X39_Y22_N7
--operation mode is normal

P4_reg_o[31]_lut_out = P2_reg_o[31];
P4_reg_o[31] = DFFEA(P4_reg_o[31]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--X1L66 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_word_in[31]~3 at LC_X39_Y22_N3
--operation mode is normal

P6_reg_o[31]_qfbk = P6_reg_o[31];
X1L66 = X1L56 & (P4_reg_o[31] # !X1L35) # !X1L56 & X1L35 & P6_reg_o[31]_qfbk;

--P6_reg_o[31] is dispatch:cmd0|reg:reply2|reg_o[31] at LC_X39_Y22_N3
--operation mode is normal

P6_reg_o[31]_sload_eqn = C1_status_reg[1];
P6_reg_o[31] = DFFEA(P6_reg_o[31]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P8_reg_o[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[29] at LC_X41_Y20_N9
--operation mode is normal

P8_reg_o[29]_sload_eqn = M3_reg[29];
P8_reg_o[29] = DFFEA(P8_reg_o[29]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--M6L09 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6095 at LC_X31_Y23_N8
--operation mode is normal

P5_reg_o[23]_qfbk = P5_reg_o[23];
M6L09 = M6L53 & (X1L25 & P5_reg_o[23]_qfbk # !X1L25 & Z2_q_b[23]);

--P5_reg_o[23] is dispatch:cmd0|reg:reply1|reg_o[23] at LC_X31_Y23_N8
--operation mode is normal

P5_reg_o[23]_sload_eqn = P3_reg_o[23];
P5_reg_o[23] = DFFEA(P5_reg_o[23]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L19 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6096 at LC_X31_Y22_N1
--operation mode is normal

M6L19 = M6_reg[24] & !X1L16Q & !X1L85Q;


--P4_reg_o[23] is dispatch:cmd0|reg:reply0|reg_o[23] at LC_X31_Y20_N2
--operation mode is normal

P4_reg_o[23]_sload_eqn = P2_reg_o[23];
P4_reg_o[23] = DFFEA(P4_reg_o[23]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L29 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6098 at LC_X30_Y24_N8
--operation mode is normal

P5_reg_o[15]_qfbk = P5_reg_o[15];
M6L29 = M6L53 & (X1L25 & P5_reg_o[15]_qfbk # !X1L25 & Z2_q_b[15]);

--P5_reg_o[15] is dispatch:cmd0|reg:reply1|reg_o[15] at LC_X30_Y24_N8
--operation mode is normal

P5_reg_o[15]_sload_eqn = P3_reg_o[15];
P5_reg_o[15] = DFFEA(P5_reg_o[15]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L39 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6099 at LC_X29_Y24_N1
--operation mode is normal

M6L39 = !X1L16Q & !X1L85Q & M6_reg[16];


--P4_reg_o[15] is dispatch:cmd0|reg:reply0|reg_o[15] at LC_X29_Y24_N9
--operation mode is normal

P4_reg_o[15]_sload_eqn = P2_reg_o[15];
P4_reg_o[15] = DFFEA(P4_reg_o[15]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L49 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6101 at LC_X39_Y23_N8
--operation mode is normal

P5_reg_o[7]_qfbk = P5_reg_o[7];
M6L49 = M6L53 & (X1L25 & P5_reg_o[7]_qfbk # !X1L25 & Z2_q_b[7]);

--P5_reg_o[7] is dispatch:cmd0|reg:reply1|reg_o[7] at LC_X39_Y23_N8
--operation mode is normal

P5_reg_o[7]_sload_eqn = P3_reg_o[7];
P5_reg_o[7] = DFFEA(P5_reg_o[7]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M6L59 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6102 at LC_X32_Y23_N7
--operation mode is normal

M6L59 = !X1L85Q & M6_reg[8] & !X1L16Q;


--P3_reg_o[14] is dispatch:cmd0|reg:cmd1|reg_o[14] at LC_X41_Y20_N1
--operation mode is normal

P3_reg_o[14]_lut_out = W1L781Q & P9_reg_o[14];
P3_reg_o[14] = DFFEA(P3_reg_o[14]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L931 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[14]~9439 at LC_X35_Y27_N1
--operation mode is normal

P1_reg_o[14]_qfbk = P1_reg_o[14];
Y1L931 = A1L261 & (Y1L2 & P1_reg_o[14]_qfbk # !Y1L2 & U2_q_b[14]);

--P1_reg_o[14] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[14] at LC_X35_Y27_N1
--operation mode is normal

P1_reg_o[14]_sload_eqn = Y1L37;
P1_reg_o[14] = DFFEA(P1_reg_o[14]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--JB1L57 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~5575 at LC_X34_Y24_N1
--operation mode is normal

P22_reg_o[14]_qfbk = P22_reg_o[14];
JB1L57 = P12_reg_o[14] & (A1L061 # P22_reg_o[14]_qfbk & A1L451) # !P12_reg_o[14] & P22_reg_o[14]_qfbk & A1L451;

--P22_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[14] at LC_X34_Y24_N1
--operation mode is normal

P22_reg_o[14]_sload_eqn = Y1L37;
P22_reg_o[14] = DFFEA(P22_reg_o[14]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L67 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~5576 at LC_X34_Y24_N8
--operation mode is normal

P32_reg_o[14]_qfbk = P32_reg_o[14];
JB1L67 = P91_reg_o[14] & (A1L161 # P32_reg_o[14]_qfbk & A1L651) # !P91_reg_o[14] & P32_reg_o[14]_qfbk & A1L651;

--P32_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[14] at LC_X34_Y24_N8
--operation mode is normal

P32_reg_o[14]_sload_eqn = Y1L37;
P32_reg_o[14] = DFFEA(P32_reg_o[14]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[14] at LC_X34_Y23_N3
--operation mode is normal

P81_reg_o[14]_sload_eqn = Y1L37;
P81_reg_o[14] = DFFEA(P81_reg_o[14]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L77 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~5577 at LC_X34_Y23_N1
--operation mode is normal

P42_reg_o[14]_qfbk = P42_reg_o[14];
JB1L77 = A1L751 & (P42_reg_o[14]_qfbk # P81_reg_o[14] & A1L851) # !A1L751 & P81_reg_o[14] & A1L851;

--P42_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[14] at LC_X34_Y23_N1
--operation mode is normal

P42_reg_o[14]_sload_eqn = Y1L37;
P42_reg_o[14] = DFFEA(P42_reg_o[14]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[14] at LC_X34_Y25_N7
--operation mode is normal

P71_reg_o[14]_lut_out = Y1L37;
P71_reg_o[14] = DFFEA(P71_reg_o[14]_lut_out, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L87 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~5578 at LC_X34_Y25_N5
--operation mode is normal

P02_reg_o[14]_qfbk = P02_reg_o[14];
JB1L87 = P71_reg_o[14] & (A1L951 # P02_reg_o[14]_qfbk & A1L551) # !P71_reg_o[14] & P02_reg_o[14]_qfbk & A1L551;

--P02_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[14] at LC_X34_Y25_N5
--operation mode is normal

P02_reg_o[14]_sload_eqn = Y1L37;
P02_reg_o[14] = DFFEA(P02_reg_o[14]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L47 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~266 at LC_X34_Y24_N3
--operation mode is normal

JB1L47 = JB1L67 # JB1L57 # JB1L87 # JB1L77;


--Y1L041 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[14]~9440 at LC_X34_Y24_N5
--operation mode is normal

Y1L041 = Y1L341 & (JB1L47 # Y1L061 & Y1L931) # !Y1L341 & Y1L061 & Y1L931;


--Y1L651 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[22]~9441 at LC_X32_Y27_N1
--operation mode is normal

P1_reg_o[22]_qfbk = P1_reg_o[22];
Y1L651 = A1L261 & (Y1L2 & P1_reg_o[22]_qfbk # !Y1L2 & U2_q_b[22]);

--P1_reg_o[22] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[22] at LC_X32_Y27_N1
--operation mode is normal

P1_reg_o[22]_sload_eqn = Y1L18;
P1_reg_o[22] = DFFEA(P1_reg_o[22]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--JB1L511 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~5579 at LC_X34_Y22_N1
--operation mode is normal

P22_reg_o[22]_qfbk = P22_reg_o[22];
JB1L511 = P12_reg_o[22] & (A1L061 # P22_reg_o[22]_qfbk & A1L451) # !P12_reg_o[22] & P22_reg_o[22]_qfbk & A1L451;

--P22_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[22] at LC_X34_Y22_N1
--operation mode is normal

P22_reg_o[22]_sload_eqn = Y1L18;
P22_reg_o[22] = DFFEA(P22_reg_o[22]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L611 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~5580 at LC_X35_Y26_N2
--operation mode is normal

P32_reg_o[22]_qfbk = P32_reg_o[22];
JB1L611 = P91_reg_o[22] & (A1L161 # P32_reg_o[22]_qfbk & A1L651) # !P91_reg_o[22] & P32_reg_o[22]_qfbk & A1L651;

--P32_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[22] at LC_X35_Y26_N2
--operation mode is normal

P32_reg_o[22]_sload_eqn = Y1L18;
P32_reg_o[22] = DFFEA(P32_reg_o[22]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[22] at LC_X34_Y26_N6
--operation mode is normal

P81_reg_o[22]_lut_out = Y1L18;
P81_reg_o[22] = DFFEA(P81_reg_o[22]_lut_out, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L711 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~5581 at LC_X34_Y26_N4
--operation mode is normal

P42_reg_o[22]_qfbk = P42_reg_o[22];
JB1L711 = A1L751 & (P42_reg_o[22]_qfbk # P81_reg_o[22] & A1L851) # !A1L751 & P81_reg_o[22] & A1L851;

--P42_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[22] at LC_X34_Y26_N4
--operation mode is normal

P42_reg_o[22]_sload_eqn = Y1L18;
P42_reg_o[22] = DFFEA(P42_reg_o[22]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[22] at LC_X30_Y25_N7
--operation mode is normal

P71_reg_o[22]_sload_eqn = Y1L18;
P71_reg_o[22] = DFFEA(P71_reg_o[22]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L811 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~5582 at LC_X31_Y25_N1
--operation mode is normal

P02_reg_o[22]_qfbk = P02_reg_o[22];
JB1L811 = A1L551 & (P02_reg_o[22]_qfbk # P71_reg_o[22] & A1L951) # !A1L551 & P71_reg_o[22] & A1L951;

--P02_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[22] at LC_X31_Y25_N1
--operation mode is normal

P02_reg_o[22]_sload_eqn = Y1L18;
P02_reg_o[22] = DFFEA(P02_reg_o[22]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L411 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~257 at LC_X34_Y22_N9
--operation mode is normal

JB1L411 = JB1L811 # JB1L711 # JB1L511 # JB1L611;


--Y1L751 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[22]~9442 at LC_X33_Y24_N8
--operation mode is normal

Y1L751 = Y1L061 & (Y1L651 # Y1L341 & JB1L411) # !Y1L061 & Y1L341 & JB1L411;


--P2_reg_o[22] is dispatch:cmd0|reg:cmd0|reg_o[22] at LC_X36_Y19_N1
--operation mode is normal

P2_reg_o[22]_lut_out = P8_reg_o[22] & W1L781Q;
P2_reg_o[22] = DFFEA(P2_reg_o[22]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P3_reg_o[6] is dispatch:cmd0|reg:cmd1|reg_o[6] at LC_X40_Y20_N5
--operation mode is normal

P3_reg_o[6]_lut_out = W1L781Q & P9_reg_o[6];
P3_reg_o[6] = DFFEA(P3_reg_o[6]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L321 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[6]~9443 at LC_X36_Y27_N8
--operation mode is normal

P1_reg_o[6]_qfbk = P1_reg_o[6];
Y1L321 = A1L261 & (Y1L2 & P1_reg_o[6]_qfbk # !Y1L2 & U2_q_b[6]);

--P1_reg_o[6] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[6] at LC_X36_Y27_N8
--operation mode is normal

P1_reg_o[6]_sload_eqn = Y1L56;
P1_reg_o[6] = DFFEA(P1_reg_o[6]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--JB1L53 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~5583 at LC_X36_Y23_N2
--operation mode is normal

P22_reg_o[6]_qfbk = P22_reg_o[6];
JB1L53 = P12_reg_o[6] & (A1L061 # A1L451 & P22_reg_o[6]_qfbk) # !P12_reg_o[6] & A1L451 & P22_reg_o[6]_qfbk;

--P22_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[6] at LC_X36_Y23_N2
--operation mode is normal

P22_reg_o[6]_sload_eqn = Y1L56;
P22_reg_o[6] = DFFEA(P22_reg_o[6]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L63 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~5584 at LC_X36_Y23_N9
--operation mode is normal

P32_reg_o[6]_qfbk = P32_reg_o[6];
JB1L63 = P91_reg_o[6] & (A1L161 # P32_reg_o[6]_qfbk & A1L651) # !P91_reg_o[6] & P32_reg_o[6]_qfbk & A1L651;

--P32_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[6] at LC_X36_Y23_N9
--operation mode is normal

P32_reg_o[6]_sload_eqn = Y1L56;
P32_reg_o[6] = DFFEA(P32_reg_o[6]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[6] at LC_X34_Y23_N6
--operation mode is normal

P81_reg_o[6]_sload_eqn = Y1L56;
P81_reg_o[6] = DFFEA(P81_reg_o[6]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L73 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~5585 at LC_X34_Y23_N5
--operation mode is normal

P42_reg_o[6]_qfbk = P42_reg_o[6];
JB1L73 = P81_reg_o[6] & (A1L851 # P42_reg_o[6]_qfbk & A1L751) # !P81_reg_o[6] & P42_reg_o[6]_qfbk & A1L751;

--P42_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[6] at LC_X34_Y23_N5
--operation mode is normal

P42_reg_o[6]_sload_eqn = Y1L56;
P42_reg_o[6] = DFFEA(P42_reg_o[6]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[6] at LC_X34_Y25_N4
--operation mode is normal

P71_reg_o[6]_sload_eqn = Y1L56;
P71_reg_o[6] = DFFEA(P71_reg_o[6]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L83 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~5586 at LC_X35_Y25_N4
--operation mode is normal

P02_reg_o[6]_qfbk = P02_reg_o[6];
JB1L83 = P71_reg_o[6] & (A1L951 # A1L551 & P02_reg_o[6]_qfbk) # !P71_reg_o[6] & A1L551 & P02_reg_o[6]_qfbk;

--P02_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[6] at LC_X35_Y25_N4
--operation mode is normal

P02_reg_o[6]_sload_eqn = Y1L56;
P02_reg_o[6] = DFFEA(P02_reg_o[6]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L43 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~275 at LC_X36_Y23_N7
--operation mode is normal

JB1L43 = JB1L53 # JB1L63 # JB1L73 # JB1L83;


--Y1L421 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[6]~9444 at LC_X36_Y23_N8
--operation mode is normal

Y1L421 = Y1L061 & (Y1L321 # Y1L341 & JB1L43) # !Y1L061 & Y1L341 & JB1L43;


--P8_reg_o[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[21] at LC_X39_Y20_N0
--operation mode is normal

P8_reg_o[21]_sload_eqn = M3_reg[21];
P8_reg_o[21] = DFFEA(P8_reg_o[21]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--P9_reg_o[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[13] at LC_X41_Y19_N9
--operation mode is normal

P9_reg_o[13]_sload_eqn = M3_reg[13];
P9_reg_o[13] = DFFEA(P9_reg_o[13]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--P9_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[5] at LC_X40_Y21_N9
--operation mode is normal

P9_reg_o[5]_lut_out = M3_reg[5];
P9_reg_o[5] = DFFEA(P9_reg_o[5]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--M2_reg[4] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[4] at LC_X34_Y21_N6
--operation mode is normal

M2_reg[4]_lut_out = M2_reg[3] & (J2L1Q # U1_q_b[4]) # !M2_reg[3] & !J2L1Q & U1_q_b[4];
M2_reg[4] = DFFEA(M2_reg[4]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M1_reg[4] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[4] at LC_X30_Y27_N3
--operation mode is normal

M1_reg[4]_lut_out = J1L1Q & M1_reg[3] # !J1L1Q & P1_reg_o[4];
M1_reg[4] = DFFEA(M1_reg[4]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P8_reg_o[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[30] at LC_X44_Y22_N5
--operation mode is normal

P8_reg_o[30]_lut_out = M3_reg[30];
P8_reg_o[30] = DFFEA(P8_reg_o[30]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--C1_status_reg[1] is dispatch:cmd0|status_reg[1] at LC_X39_Y22_N1
--operation mode is normal

C1_status_reg[1]_lut_out = !C1L4Q & (C1_status_reg[1] # Y1L59Q & !W1L881Q);
C1_status_reg[1] = DFFEA(C1_status_reg[1]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P3_reg_o[31] is dispatch:cmd0|reg:cmd1|reg_o[31] at LC_X41_Y22_N2
--operation mode is normal

P3_reg_o[31]_lut_out = P9_reg_o[31] & W1L781Q;
P3_reg_o[31] = DFFEA(P3_reg_o[31]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L571 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[31]~9445 at LC_X36_Y27_N6
--operation mode is normal

P1_reg_o[31]_qfbk = P1_reg_o[31];
Y1L571 = A1L261 & (Y1L2 & P1_reg_o[31]_qfbk # !Y1L2 & U2_q_b[31]);

--P1_reg_o[31] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[31] at LC_X36_Y27_N6
--operation mode is normal

P1_reg_o[31]_sload_eqn = Y1L09;
P1_reg_o[31] = DFFEA(P1_reg_o[31]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--JB1L061 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~5587 at LC_X36_Y24_N3
--operation mode is normal

P22_reg_o[31]_qfbk = P22_reg_o[31];
JB1L061 = A1L061 & (P12_reg_o[31] # A1L451 & P22_reg_o[31]_qfbk) # !A1L061 & A1L451 & P22_reg_o[31]_qfbk;

--P22_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[31] at LC_X36_Y24_N3
--operation mode is normal

P22_reg_o[31]_sload_eqn = Y1L09;
P22_reg_o[31] = DFFEA(P22_reg_o[31]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L161 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~5588 at LC_X36_Y24_N0
--operation mode is normal

P32_reg_o[31]_qfbk = P32_reg_o[31];
JB1L161 = P91_reg_o[31] & (A1L161 # P32_reg_o[31]_qfbk & A1L651) # !P91_reg_o[31] & P32_reg_o[31]_qfbk & A1L651;

--P32_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[31] at LC_X36_Y24_N0
--operation mode is normal

P32_reg_o[31]_sload_eqn = Y1L09;
P32_reg_o[31] = DFFEA(P32_reg_o[31]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[31] at LC_X34_Y23_N2
--operation mode is normal

P81_reg_o[31]_sload_eqn = Y1L09;
P81_reg_o[31] = DFFEA(P81_reg_o[31]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L261 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~5589 at LC_X34_Y23_N9
--operation mode is normal

P42_reg_o[31]_qfbk = P42_reg_o[31];
JB1L261 = A1L751 & (P42_reg_o[31]_qfbk # P81_reg_o[31] & A1L851) # !A1L751 & P81_reg_o[31] & A1L851;

--P42_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[31] at LC_X34_Y23_N9
--operation mode is normal

P42_reg_o[31]_sload_eqn = Y1L09;
P42_reg_o[31] = DFFEA(P42_reg_o[31]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[31] at LC_X30_Y25_N4
--operation mode is normal

P71_reg_o[31]_lut_out = Y1L09;
P71_reg_o[31] = DFFEA(P71_reg_o[31]_lut_out, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L361 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~5590 at LC_X30_Y25_N2
--operation mode is normal

P02_reg_o[31]_qfbk = P02_reg_o[31];
JB1L361 = P71_reg_o[31] & (A1L951 # P02_reg_o[31]_qfbk & A1L551) # !P71_reg_o[31] & P02_reg_o[31]_qfbk & A1L551;

--P02_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[31] at LC_X30_Y25_N2
--operation mode is normal

P02_reg_o[31]_sload_eqn = Y1L09;
P02_reg_o[31] = DFFEA(P02_reg_o[31]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L951 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~284 at LC_X36_Y24_N1
--operation mode is normal

JB1L951 = JB1L061 # JB1L161 # JB1L361 # JB1L261;


--Y1L671 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[31]~9446 at LC_X36_Y24_N2
--operation mode is normal

Y1L671 = Y1L061 & (Y1L571 # Y1L341 & JB1L951) # !Y1L061 & Y1L341 & JB1L951;


--P2_reg_o[31] is dispatch:cmd0|reg:cmd0|reg_o[31] at LC_X39_Y21_N6
--operation mode is normal

P2_reg_o[31]_lut_out = W1L881Q # W1L781Q & P8_reg_o[31];
P2_reg_o[31] = DFFEA(P2_reg_o[31]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L851 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[23]~9447 at LC_X32_Y27_N3
--operation mode is normal

P1_reg_o[23]_qfbk = P1_reg_o[23];
Y1L851 = A1L261 & (Y1L2 & P1_reg_o[23]_qfbk # !Y1L2 & U2_q_b[23]);

--P1_reg_o[23] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[23] at LC_X32_Y27_N3
--operation mode is normal

P1_reg_o[23]_sload_eqn = Y1L28;
P1_reg_o[23] = DFFEA(P1_reg_o[23]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--JB1L021 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~5591 at LC_X32_Y24_N8
--operation mode is normal

P22_reg_o[23]_qfbk = P22_reg_o[23];
JB1L021 = A1L451 & (P22_reg_o[23]_qfbk # P12_reg_o[23] & A1L061) # !A1L451 & P12_reg_o[23] & A1L061;

--P22_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[23] at LC_X32_Y24_N8
--operation mode is normal

P22_reg_o[23]_sload_eqn = Y1L28;
P22_reg_o[23] = DFFEA(P22_reg_o[23]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L121 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~5592 at LC_X32_Y24_N0
--operation mode is normal

P32_reg_o[23]_qfbk = P32_reg_o[23];
JB1L121 = P91_reg_o[23] & (A1L161 # A1L651 & P32_reg_o[23]_qfbk) # !P91_reg_o[23] & A1L651 & P32_reg_o[23]_qfbk;

--P32_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[23] at LC_X32_Y24_N0
--operation mode is normal

P32_reg_o[23]_sload_eqn = Y1L28;
P32_reg_o[23] = DFFEA(P32_reg_o[23]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[23] at LC_X34_Y28_N1
--operation mode is normal

P81_reg_o[23]_lut_out = Y1L28;
P81_reg_o[23] = DFFEA(P81_reg_o[23]_lut_out, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L221 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~5593 at LC_X34_Y28_N9
--operation mode is normal

P42_reg_o[23]_qfbk = P42_reg_o[23];
JB1L221 = P81_reg_o[23] & (A1L851 # P42_reg_o[23]_qfbk & A1L751) # !P81_reg_o[23] & P42_reg_o[23]_qfbk & A1L751;

--P42_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[23] at LC_X34_Y28_N9
--operation mode is normal

P42_reg_o[23]_sload_eqn = Y1L28;
P42_reg_o[23] = DFFEA(P42_reg_o[23]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[23] at LC_X29_Y25_N1
--operation mode is normal

P71_reg_o[23]_lut_out = Y1L28;
P71_reg_o[23] = DFFEA(P71_reg_o[23]_lut_out, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L321 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~5594 at LC_X30_Y25_N1
--operation mode is normal

P02_reg_o[23]_qfbk = P02_reg_o[23];
JB1L321 = P71_reg_o[23] & (A1L951 # P02_reg_o[23]_qfbk & A1L551) # !P71_reg_o[23] & P02_reg_o[23]_qfbk & A1L551;

--P02_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[23] at LC_X30_Y25_N1
--operation mode is normal

P02_reg_o[23]_sload_eqn = Y1L28;
P02_reg_o[23] = DFFEA(P02_reg_o[23]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L911 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~293 at LC_X32_Y24_N2
--operation mode is normal

JB1L911 = JB1L021 # JB1L121 # JB1L321 # JB1L221;


--Y1L951 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[23]~9448 at LC_X32_Y24_N3
--operation mode is normal

Y1L951 = Y1L341 & (JB1L911 # Y1L061 & Y1L851) # !Y1L341 & Y1L061 & Y1L851;


--P2_reg_o[23] is dispatch:cmd0|reg:cmd0|reg_o[23] at LC_X41_Y20_N0
--operation mode is normal

P2_reg_o[23]_lut_out = W1L881Q # W1L781Q & P8_reg_o[23];
P2_reg_o[23] = DFFEA(P2_reg_o[23]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--P3_reg_o[15] is dispatch:cmd0|reg:cmd1|reg_o[15] at LC_X40_Y21_N6
--operation mode is normal

P3_reg_o[15]_lut_out = P9_reg_o[15] & W1L781Q;
P3_reg_o[15] = DFFEA(P3_reg_o[15]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L141 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[15]~9449 at LC_X36_Y27_N0
--operation mode is normal

Y1L141 = A1L261 & (Y1L2 & P1_reg_o[15] # !Y1L2 & U2_q_b[15]);


--JB1L08 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~5595 at LC_X36_Y23_N5
--operation mode is normal

P22_reg_o[15]_qfbk = P22_reg_o[15];
JB1L08 = P12_reg_o[15] & (A1L061 # A1L451 & P22_reg_o[15]_qfbk) # !P12_reg_o[15] & A1L451 & P22_reg_o[15]_qfbk;

--P22_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[15] at LC_X36_Y23_N5
--operation mode is normal

P22_reg_o[15]_sload_eqn = Y1L47;
P22_reg_o[15] = DFFEA(P22_reg_o[15]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L18 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~5596 at LC_X36_Y23_N4
--operation mode is normal

P32_reg_o[15]_qfbk = P32_reg_o[15];
JB1L18 = P91_reg_o[15] & (A1L161 # P32_reg_o[15]_qfbk & A1L651) # !P91_reg_o[15] & P32_reg_o[15]_qfbk & A1L651;

--P32_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[15] at LC_X36_Y23_N4
--operation mode is normal

P32_reg_o[15]_sload_eqn = Y1L47;
P32_reg_o[15] = DFFEA(P32_reg_o[15]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[15] at LC_X33_Y23_N3
--operation mode is normal

P81_reg_o[15]_lut_out = Y1L47;
P81_reg_o[15] = DFFEA(P81_reg_o[15]_lut_out, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L28 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~5597 at LC_X33_Y23_N9
--operation mode is normal

P42_reg_o[15]_qfbk = P42_reg_o[15];
JB1L28 = P81_reg_o[15] & (A1L851 # P42_reg_o[15]_qfbk & A1L751) # !P81_reg_o[15] & P42_reg_o[15]_qfbk & A1L751;

--P42_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[15] at LC_X33_Y23_N9
--operation mode is normal

P42_reg_o[15]_sload_eqn = Y1L47;
P42_reg_o[15] = DFFEA(P42_reg_o[15]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[15] at LC_X31_Y27_N5
--operation mode is normal

P71_reg_o[15]_sload_eqn = Y1L47;
P71_reg_o[15] = DFFEA(P71_reg_o[15]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L38 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~5598 at LC_X31_Y25_N3
--operation mode is normal

P02_reg_o[15]_qfbk = P02_reg_o[15];
JB1L38 = P71_reg_o[15] & (A1L951 # P02_reg_o[15]_qfbk & A1L551) # !P71_reg_o[15] & P02_reg_o[15]_qfbk & A1L551;

--P02_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[15] at LC_X31_Y25_N3
--operation mode is normal

P02_reg_o[15]_sload_eqn = Y1L47;
P02_reg_o[15] = DFFEA(P02_reg_o[15]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L97 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~302 at LC_X36_Y23_N0
--operation mode is normal

JB1L97 = JB1L18 # JB1L08 # JB1L38 # JB1L28;


--Y1L241 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[15]~9450 at LC_X36_Y23_N1
--operation mode is normal

Y1L241 = Y1L061 & (Y1L141 # Y1L341 & JB1L97) # !Y1L061 & Y1L341 & JB1L97;


--P3_reg_o[7] is dispatch:cmd0|reg:cmd1|reg_o[7] at LC_X41_Y21_N2
--operation mode is normal

P3_reg_o[7]_lut_out = P9_reg_o[7] & W1L781Q;
P3_reg_o[7] = DFFEA(P3_reg_o[7]_lut_out, GLOBAL(KB1__clk0), GLOBAL(rst_n), , !C1L3Q, , );


--Y1L521 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[7]~9451 at LC_X32_Y27_N6
--operation mode is normal

P1_reg_o[7]_qfbk = P1_reg_o[7];
Y1L521 = A1L261 & (Y1L2 & P1_reg_o[7]_qfbk # !Y1L2 & U2_q_b[7]);

--P1_reg_o[7] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|reg:bias_data_reg|reg_o[7] at LC_X32_Y27_N6
--operation mode is normal

P1_reg_o[7]_sload_eqn = Y1L66;
P1_reg_o[7] = DFFEA(P1_reg_o[7]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , H1L2, , );


--JB1L04 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~5599 at LC_X33_Y24_N2
--operation mode is normal

P22_reg_o[7]_qfbk = P22_reg_o[7];
JB1L04 = P12_reg_o[7] & (A1L061 # A1L451 & P22_reg_o[7]_qfbk) # !P12_reg_o[7] & A1L451 & P22_reg_o[7]_qfbk;

--P22_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:row_length_reg|reg_o[7] at LC_X33_Y24_N2
--operation mode is normal

P22_reg_o[7]_sload_eqn = Y1L66;
P22_reg_o[7] = DFFEA(P22_reg_o[7]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L291, , );


--JB1L14 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~5600 at LC_X33_Y24_N6
--operation mode is normal

P32_reg_o[7]_qfbk = P32_reg_o[7];
JB1L14 = A1L651 & (P32_reg_o[7]_qfbk # P91_reg_o[7] & A1L161) # !A1L651 & P91_reg_o[7] & A1L161;

--P32_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[7] at LC_X33_Y24_N6
--operation mode is normal

P32_reg_o[7]_sload_eqn = Y1L66;
P32_reg_o[7] = DFFEA(P32_reg_o[7]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L391, , );


--P81_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[7] at LC_X34_Y23_N7
--operation mode is normal

P81_reg_o[7]_sload_eqn = Y1L66;
P81_reg_o[7] = DFFEA(P81_reg_o[7]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L461, , );


--JB1L24 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~5601 at LC_X34_Y23_N8
--operation mode is normal

P42_reg_o[7]_qfbk = P42_reg_o[7];
JB1L24 = P81_reg_o[7] & (A1L851 # P42_reg_o[7]_qfbk & A1L751) # !P81_reg_o[7] & P42_reg_o[7]_qfbk & A1L751;

--P42_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[7] at LC_X34_Y23_N8
--operation mode is normal

P42_reg_o[7]_sload_eqn = Y1L66;
P42_reg_o[7] = DFFEA(P42_reg_o[7]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L491, , );


--P71_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[7] at LC_X34_Y25_N0
--operation mode is normal

P71_reg_o[7]_lut_out = Y1L66;
P71_reg_o[7] = DFFEA(P71_reg_o[7]_lut_out, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L1, , );


--JB1L34 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~5602 at LC_X34_Y25_N8
--operation mode is normal

P02_reg_o[7]_qfbk = P02_reg_o[7];
JB1L34 = P71_reg_o[7] & (A1L951 # A1L551 & P02_reg_o[7]_qfbk) # !P71_reg_o[7] & A1L551 & P02_reg_o[7]_qfbk;

--P02_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:num_rows_reg|reg_o[7] at LC_X34_Y25_N8
--operation mode is normal

P02_reg_o[7]_sload_eqn = Y1L66;
P02_reg_o[7] = DFFEA(P02_reg_o[7]_sload_eqn, GLOBAL(KB1__clk1), GLOBAL(rst_n), , JB1L971, , );


--JB1L93 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~311 at LC_X33_Y24_N5
--operation mode is normal

JB1L93 = JB1L04 # JB1L14 # JB1L34 # JB1L24;


--Y1L621 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[7]~9452 at LC_X33_Y24_N9
--operation mode is normal

Y1L621 = Y1L061 & (Y1L521 # Y1L341 & JB1L93) # !Y1L061 & Y1L341 & JB1L93;


--P9_reg_o[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[14] at LC_X41_Y19_N6
--operation mode is normal

P9_reg_o[14]_sload_eqn = M3_reg[14];
P9_reg_o[14] = DFFEA(P9_reg_o[14]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--P8_reg_o[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[22] at LC_X44_Y20_N2
--operation mode is normal

P8_reg_o[22]_sload_eqn = M3_reg[22];
P8_reg_o[22] = DFFEA(P8_reg_o[22]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--P9_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[6] at LC_X40_Y19_N9
--operation mode is normal

P9_reg_o[6]_sload_eqn = M3_reg[6];
P9_reg_o[6] = DFFEA(P9_reg_o[6]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--M2_reg[3] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[3] at LC_X34_Y21_N7
--operation mode is normal

M2_reg[3]_lut_out = M2_reg[2] & (U1_q_b[3] # J2L1Q) # !M2_reg[2] & U1_q_b[3] & !J2L1Q;
M2_reg[3] = DFFEA(M2_reg[3]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M1_reg[3] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[3] at LC_X28_Y26_N2
--operation mode is normal

M1_reg[3]_lut_out = J1L1Q & M1_reg[2] # !J1L1Q & P1_reg_o[3];
M1_reg[3] = DFFEA(M1_reg[3]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--P8_reg_o[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[31] at LC_X41_Y20_N7
--operation mode is normal

P8_reg_o[31]_sload_eqn = M3_reg[31];
P8_reg_o[31] = DFFEA(P8_reg_o[31]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--P8_reg_o[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[23] at LC_X41_Y20_N2
--operation mode is normal

P8_reg_o[23]_sload_eqn = M3_reg[23];
P8_reg_o[23] = DFFEA(P8_reg_o[23]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L691, , );


--P9_reg_o[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[15] at LC_X40_Y19_N8
--operation mode is normal

P9_reg_o[15]_sload_eqn = M3_reg[15];
P9_reg_o[15] = DFFEA(P9_reg_o[15]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--P9_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[7] at LC_X41_Y21_N3
--operation mode is normal

P9_reg_o[7]_sload_eqn = M3_reg[7];
P9_reg_o[7] = DFFEA(P9_reg_o[7]_sload_eqn, GLOBAL(KB1__clk0), GLOBAL(rst_n), , W1L791, , );


--M2_reg[2] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[2] at LC_X34_Y21_N2
--operation mode is normal

M2_reg[2]_lut_out = M2_reg[1] & (J2L1Q # U1_q_b[2]) # !M2_reg[1] & !J2L1Q & U1_q_b[2];
M2_reg[2] = DFFEA(M2_reg[2]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M1_reg[2] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[2] at LC_X28_Y27_N2
--operation mode is normal

M1_reg[2]_lut_out = J1L1Q & M1_reg[1] # !J1L1Q & P1_reg_o[2];
M1_reg[2] = DFFEA(M1_reg[2]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M2_reg[1] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[1] at LC_X34_Y21_N5
--operation mode is normal

M2_reg[1]_lut_out = M2_reg[0] & (J2L1Q # U1_q_b[1]) # !M2_reg[0] & !J2L1Q & U1_q_b[1];
M2_reg[1] = DFFEA(M2_reg[1]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M1_reg[1] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[1] at LC_X28_Y27_N4
--operation mode is normal

M1_reg[1]_lut_out = M1_reg[0] & (J1L1Q # P1_reg_o[1]) # !M1_reg[0] & !J1L1Q & P1_reg_o[1];
M1_reg[1] = DFFEA(M1_reg[1]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M2_reg[0] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:flux_fb_dac|shift_reg:spi_shift|reg[0] at LC_X34_Y21_N9
--operation mode is normal

M2_reg[0]_lut_out = !J2L1Q & U1_q_b[0];
M2_reg[0] = DFFEA(M2_reg[0]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--M1_reg[0] is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|write_spi_with_cs:bias_dac|shift_reg:spi_shift|reg[0] at LC_X28_Y27_N5
--operation mode is normal

M1_reg[0]_lut_out = !J1L1Q & P1_reg_o[0];
M1_reg[0] = DFFEA(M1_reg[0]_lut_out, !GLOBAL(KB1__clk0), GLOBAL(rst_n), , , , );


--G1L621 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[31]~912 at LC_X1_Y17_N9
--operation mode is normal

G1L621 = G1L65 & M2_reg[15] & K1_count[4] & G1L721;


--G1L521 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[30]~914 at LC_X5_Y25_N3
--operation mode is normal

G1L521 = G1L721 & G1L55 & K1_count[4] & M2_reg[15];


--G1L421 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[29]~916 at LC_X1_Y21_N6
--operation mode is normal

G1L421 = G1L45 & G1L721 & K1_count[4] & M2_reg[15];


--G1L321 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[28]~918 at LC_X1_Y24_N0
--operation mode is normal

G1L321 = K1_count[4] & G1L35 & G1L721 & M2_reg[15];


--G1L221 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[27]~920 at LC_X1_Y22_N6
--operation mode is normal

G1L221 = K1_count[4] & G1L25 & G1L721 & M2_reg[15];


--G1L121 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[26]~922 at LC_X3_Y24_N3
--operation mode is normal

G1L121 = G1L15 & G1L721 & K1_count[4] & M2_reg[15];


--G1L021 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[25]~924 at LC_X1_Y23_N3
--operation mode is normal

G1L021 = K1_count[4] & G1L05 & G1L721 & M2_reg[15];


--G1L911 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[24]~926 at LC_X1_Y23_N8
--operation mode is normal

G1L911 = K1_count[4] & G1L94 & G1L721 & M2_reg[15];


--G1L811 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[23]~928 at LC_X2_Y25_N5
--operation mode is normal

G1L811 = G1L721 & G1L84 & K1_count[4] & M2_reg[15];


--G1L711 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[22]~930 at LC_X1_Y25_N1
--operation mode is normal

G1L711 = K1_count[4] & M2_reg[15] & G1L721 & G1L74;


--G1L611 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[21]~932 at LC_X1_Y24_N2
--operation mode is normal

G1L611 = K1_count[4] & G1L64 & G1L721 & M2_reg[15];


--G1L511 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[20]~934 at LC_X1_Y18_N2
--operation mode is normal

G1L511 = G1L721 & G1L54 & K1_count[4] & M2_reg[15];


--G1L411 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[19]~936 at LC_X1_Y18_N1
--operation mode is normal

G1L411 = G1L721 & G1L44 & K1_count[4] & M2_reg[15];


--G1L311 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[18]~938 at LC_X3_Y25_N4
--operation mode is normal

G1L311 = M2_reg[15] & K1_count[4] & G1L721 & G1L34;


--G1L211 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[17]~940 at LC_X2_Y24_N9
--operation mode is normal

G1L211 = G1L721 & M2_reg[15] & K1_count[4] & G1L24;


--G1L111 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[16]~942 at LC_X1_Y21_N8
--operation mode is normal

G1L111 = G1L14 & K1_count[4] & G1L721 & M2_reg[15];


--G1L011 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[15]~944 at LC_X1_Y17_N3
--operation mode is normal

G1L011 = G1L65 & M2_reg[15] & !K1_count[4] & G1L721;


--G1L901 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[14]~946 at LC_X5_Y25_N6
--operation mode is normal

G1L901 = G1L721 & G1L55 & !K1_count[4] & M2_reg[15];


--G1L801 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[13]~948 at LC_X1_Y22_N0
--operation mode is normal

G1L801 = G1L45 & !K1_count[4] & G1L721 & M2_reg[15];


--G1L701 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[12]~950 at LC_X1_Y24_N8
--operation mode is normal

G1L701 = !K1_count[4] & G1L35 & G1L721 & M2_reg[15];


--G1L601 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[11]~952 at LC_X1_Y22_N7
--operation mode is normal

G1L601 = !K1_count[4] & G1L25 & G1L721 & M2_reg[15];


--G1L501 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[10]~954 at LC_X3_Y24_N4
--operation mode is normal

G1L501 = G1L15 & G1L721 & !K1_count[4] & M2_reg[15];


--G1L401 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[9]~956 at LC_X1_Y23_N6
--operation mode is normal

G1L401 = !K1_count[4] & G1L05 & G1L721 & M2_reg[15];


--G1L301 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[8]~958 at LC_X1_Y23_N7
--operation mode is normal

G1L301 = !K1_count[4] & G1L94 & G1L721 & M2_reg[15];


--G1L201 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[7]~960 at LC_X2_Y25_N3
--operation mode is normal

G1L201 = G1L721 & G1L84 & !K1_count[4] & M2_reg[15];


--G1L101 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[6]~962 at LC_X1_Y25_N8
--operation mode is normal

G1L101 = !K1_count[4] & M2_reg[15] & G1L721 & G1L74;


--G1L001 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[5]~964 at LC_X1_Y24_N5
--operation mode is normal

G1L001 = !K1_count[4] & G1L64 & G1L721 & M2_reg[15];


--G1L99 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[4]~966 at LC_X1_Y18_N3
--operation mode is normal

G1L99 = G1L721 & G1L54 & !K1_count[4] & M2_reg[15];


--G1L89 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[3]~968 at LC_X1_Y18_N8
--operation mode is normal

G1L89 = G1L721 & G1L44 & !K1_count[4] & M2_reg[15];


--G1L79 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[2]~970 at LC_X3_Y25_N0
--operation mode is normal

G1L79 = M2_reg[15] & !K1_count[4] & G1L721 & G1L34;


--G1L69 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[1]~972 at LC_X1_Y22_N3
--operation mode is normal

G1L69 = G1L24 & !K1_count[4] & G1L721 & M2_reg[15];


--G1L59 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_core:bcdc_core|flux_fb_data_o[0]~974 at LC_X1_Y21_N3
--operation mode is normal

G1L59 = G1L14 & !K1_count[4] & G1L721 & M2_reg[15];


--A1L261 is reduce_nor~187 at LC_X31_Y24_N5
--operation mode is normal

A1L261 = A1L271 & A1L461 & (!P3_reg_o[20] # !Y1L39Q);


--H1L6 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|flux_fb_wren~12 at LC_X32_Y23_N2
--operation mode is normal

H1L6 = H1L4Q & A1L261 & (!P3_reg_o[16] # !Y1L39Q);


--A1L361 is reduce_nor~189 at LC_X32_Y26_N3
--operation mode is normal

A1L361 = Y1L39Q & P3_reg_o[20] & A1L461;


--H1L2 is bc_dac_ctrl:bc_dac_ctrl_slave|bc_dac_ctrl_wbs:bcdc_wbs|bias_wren~13 at LC_X33_Y25_N1
--operation mode is normal

H1L2 = P3_reg_o[16] & H1L4Q & Y1L39Q & A1L261;


--Y1L1 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_ena~23 at LC_X33_Y19_N6
--operation mode is normal

Y1L1 = A1L861 # H1L3Q & A1L261 # !Y1L29Q;


--M6L43 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6010 at LC_X30_Y22_N4
--operation mode is normal

M6L43 = X1L25 & X1L35 & (X1L16Q # X1L85Q);


--JB1L871 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|next_state.wr~34 at LC_X31_Y23_N0
--operation mode is normal

JB1L871 = Y1L79 & Y1L39Q & P3_reg_o[20] & A1L461;


--Y1L061 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[24]~9383 at LC_X31_Y24_N6
--operation mode is normal

Y1L061 = !P2_reg_o[13] & !P2_reg_o[14] & !P2_reg_o[15] & A1L261;


--Y1L5 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[3]~170 at LC_X31_Y26_N4
--operation mode is normal

Y1L5 = P3_reg_o[19] & Y1L39Q;


--E1L41 is leds:leds_slave|write_cmd~39 at LC_X30_Y26_N9
--operation mode is normal

E1L41 = P3_reg_o[16] & Y1L39Q & P3_reg_o[19] & E1L51;


--E1L51 is leds:leds_slave|write_cmd~41 at LC_X30_Y26_N0
--operation mode is normal

E1L51 = !P3_reg_o[18] & !P3_reg_o[17] & P3_reg_o[20];


--A1L071 is slave_err~273 at LC_X30_Y25_N3
--operation mode is normal

A1L071 = P3_reg_o[23] & P3_reg_o[21] # !P3_reg_o[23] & P3_reg_o[19];


--A1L171 is slave_err~275 at LC_X30_Y25_N8
--operation mode is normal

A1L171 = Y1L39Q & (P3_reg_o[22] # A1L071);


--lvds_spare is lvds_spare at PIN_AA28
--operation mode is input

lvds_spare = INPUT();


--ttl_nrx[3] is ttl_nrx[3] at PIN_F12
--operation mode is input

ttl_nrx[3] = INPUT();


--ttl_nrx[2] is ttl_nrx[2] at PIN_AG18
--operation mode is input

ttl_nrx[2] = INPUT();


--ttl_nrx[1] is ttl_nrx[1] at PIN_L17
--operation mode is input

ttl_nrx[1] = INPUT();


--eeprom_si is eeprom_si at PIN_AG25
--operation mode is input

eeprom_si = INPUT();


--dip_sw3 is dip_sw3 at PIN_B7
--operation mode is input

dip_sw3 = INPUT();


--dip_sw4 is dip_sw4 at PIN_H4
--operation mode is input

dip_sw4 = INPUT();


--slot_id[3] is slot_id[3] at PIN_AC11
--operation mode is input

slot_id[3] = INPUT();


--slot_id[2] is slot_id[2] at PIN_AD21
--operation mode is input

slot_id[2] = INPUT();


--slot_id[1] is slot_id[1] at PIN_AE14
--operation mode is input

slot_id[1] = INPUT();


--slot_id[0] is slot_id[0] at PIN_L2
--operation mode is input

slot_id[0] = INPUT();


--rs232_rx is rs232_rx at PIN_H18
--operation mode is input

rs232_rx = INPUT();


--rst_n is rst_n at PIN_P2
--operation mode is input

rst_n = INPUT();


--inclk is inclk at PIN_K17
--operation mode is input

inclk = INPUT();


--lvds_sync is lvds_sync at PIN_D15
--operation mode is input

lvds_sync = INPUT();


--lvds_cmd is lvds_cmd at PIN_M2
--operation mode is input

lvds_cmd = INPUT();


--lvds_txa is lvds_txa at PIN_J17
--operation mode is output

lvds_txa = OUTPUT(FB1L5);


--lvds_txb is lvds_txb at PIN_AB2
--operation mode is output

lvds_txb = OUTPUT(!A1L012);


--ttl_tx[3] is ttl_tx[3] at PIN_U6
--operation mode is output

ttl_tx[3] = OUTPUT(!A1L012);


--ttl_tx[2] is ttl_tx[2] at PIN_AA1
--operation mode is output

ttl_tx[2] = OUTPUT(!A1L012);


--ttl_tx[1] is ttl_tx[1] at PIN_V7
--operation mode is output

ttl_tx[1] = OUTPUT(!A1L012);


--ttl_txena[3] is ttl_txena[3] at PIN_AA2
--operation mode is output

ttl_txena[3] = OUTPUT(!A1L012);


--ttl_txena[2] is ttl_txena[2] at PIN_T5
--operation mode is output

ttl_txena[2] = OUTPUT(!A1L012);


--ttl_txena[1] is ttl_txena[1] at PIN_U9
--operation mode is output

ttl_txena[1] = OUTPUT(!A1L012);


--eeprom_so is eeprom_so at PIN_AE5
--operation mode is output

eeprom_so = OUTPUT(!A1L012);


--eeprom_sck is eeprom_sck at PIN_W1
--operation mode is output

eeprom_sck = OUTPUT(!A1L012);


--eeprom_cs is eeprom_cs at PIN_V5
--operation mode is output

eeprom_cs = OUTPUT(!A1L012);


--dac_ncs[31] is dac_ncs[31] at PIN_T20
--operation mode is output

dac_ncs[31] = OUTPUT(G1L621);


--dac_ncs[30] is dac_ncs[30] at PIN_C21
--operation mode is output

dac_ncs[30] = OUTPUT(G1L521);


--dac_ncs[29] is dac_ncs[29] at PIN_N22
--operation mode is output

dac_ncs[29] = OUTPUT(G1L421);


--dac_ncs[28] is dac_ncs[28] at PIN_H25
--operation mode is output

dac_ncs[28] = OUTPUT(G1L321);


--dac_ncs[27] is dac_ncs[27] at PIN_L28
--operation mode is output

dac_ncs[27] = OUTPUT(G1L221);


--dac_ncs[26] is dac_ncs[26] at PIN_A25
--operation mode is output

dac_ncs[26] = OUTPUT(G1L121);


--dac_ncs[25] is dac_ncs[25] at PIN_N26
--operation mode is output

dac_ncs[25] = OUTPUT(G1L021);


--dac_ncs[24] is dac_ncs[24] at PIN_G27
--operation mode is output

dac_ncs[24] = OUTPUT(G1L911);


--dac_ncs[23] is dac_ncs[23] at PIN_B25
--operation mode is output

dac_ncs[23] = OUTPUT(G1L811);


--dac_ncs[22] is dac_ncs[22] at PIN_K21
--operation mode is output

dac_ncs[22] = OUTPUT(G1L711);


--dac_ncs[21] is dac_ncs[21] at PIN_A26
--operation mode is output

dac_ncs[21] = OUTPUT(G1L611);


--dac_ncs[20] is dac_ncs[20] at PIN_T26
--operation mode is output

dac_ncs[20] = OUTPUT(G1L511);


--dac_ncs[19] is dac_ncs[19] at PIN_U27
--operation mode is output

dac_ncs[19] = OUTPUT(G1L411);


--dac_ncs[18] is dac_ncs[18] at PIN_A24
--operation mode is output

dac_ncs[18] = OUTPUT(G1L311);


--dac_ncs[17] is dac_ncs[17] at PIN_M20
--operation mode is output

dac_ncs[17] = OUTPUT(G1L211);


--dac_ncs[16] is dac_ncs[16] at PIN_N20
--operation mode is output

dac_ncs[16] = OUTPUT(G1L111);


--dac_ncs[15] is dac_ncs[15] at PIN_W27
--operation mode is output

dac_ncs[15] = OUTPUT(G1L011);


--dac_ncs[14] is dac_ncs[14] at PIN_D23
--operation mode is output

dac_ncs[14] = OUTPUT(G1L901);


--dac_ncs[13] is dac_ncs[13] at PIN_L27
--operation mode is output

dac_ncs[13] = OUTPUT(G1L801);


--dac_ncs[12] is dac_ncs[12] at PIN_B26
--operation mode is output

dac_ncs[12] = OUTPUT(G1L701);


--dac_ncs[11] is dac_ncs[11] at PIN_N23
--operation mode is output

dac_ncs[11] = OUTPUT(G1L601);


--dac_ncs[10] is dac_ncs[10] at PIN_B23
--operation mode is output

dac_ncs[10] = OUTPUT(G1L501);


--dac_ncs[9] is dac_ncs[9] at PIN_J28
--operation mode is output

dac_ncs[9] = OUTPUT(G1L401);


--dac_ncs[8] is dac_ncs[8] at PIN_K22
--operation mode is output

dac_ncs[8] = OUTPUT(G1L301);


--dac_ncs[7] is dac_ncs[7] at PIN_A22
--operation mode is output

dac_ncs[7] = OUTPUT(G1L201);


--dac_ncs[6] is dac_ncs[6] at PIN_H26
--operation mode is output

dac_ncs[6] = OUTPUT(G1L101);


--dac_ncs[5] is dac_ncs[5] at PIN_L24
--operation mode is output

dac_ncs[5] = OUTPUT(G1L001);


--dac_ncs[4] is dac_ncs[4] at PIN_V25
--operation mode is output

dac_ncs[4] = OUTPUT(G1L99);


--dac_ncs[3] is dac_ncs[3] at PIN_W28
--operation mode is output

dac_ncs[3] = OUTPUT(G1L89);


--dac_ncs[2] is dac_ncs[2] at PIN_C23
--operation mode is output

dac_ncs[2] = OUTPUT(G1L79);


--dac_ncs[1] is dac_ncs[1] at PIN_N24
--operation mode is output

dac_ncs[1] = OUTPUT(G1L69);


--dac_ncs[0] is dac_ncs[0] at PIN_M27
--operation mode is output

dac_ncs[0] = OUTPUT(G1L59);


--dac_sclk[31] is dac_sclk[31] at PIN_T21
--operation mode is output

dac_sclk[31] = OUTPUT(G1L951);


--dac_sclk[30] is dac_sclk[30] at PIN_B20
--operation mode is output

dac_sclk[30] = OUTPUT(G1L851);


--dac_sclk[29] is dac_sclk[29] at PIN_W25
--operation mode is output

dac_sclk[29] = OUTPUT(G1L751);


--dac_sclk[28] is dac_sclk[28] at PIN_U24
--operation mode is output

dac_sclk[28] = OUTPUT(G1L651);


--dac_sclk[27] is dac_sclk[27] at PIN_T23
--operation mode is output

dac_sclk[27] = OUTPUT(G1L551);


--dac_sclk[26] is dac_sclk[26] at PIN_D24
--operation mode is output

dac_sclk[26] = OUTPUT(G1L451);


--dac_sclk[25] is dac_sclk[25] at PIN_U26
--operation mode is output

dac_sclk[25] = OUTPUT(G1L351);


--dac_sclk[24] is dac_sclk[24] at PIN_M22
--operation mode is output

dac_sclk[24] = OUTPUT(G1L251);


--dac_sclk[23] is dac_sclk[23] at PIN_B24
--operation mode is output

dac_sclk[23] = OUTPUT(G1L151);


--dac_sclk[22] is dac_sclk[22] at PIN_L21
--operation mode is output

dac_sclk[22] = OUTPUT(G1L051);


--dac_sclk[21] is dac_sclk[21] at PIN_G28
--operation mode is output

dac_sclk[21] = OUTPUT(G1L941);


--dac_sclk[20] is dac_sclk[20] at PIN_T19
--operation mode is output

dac_sclk[20] = OUTPUT(G1L841);


--dac_sclk[19] is dac_sclk[19] at PIN_N28
--operation mode is output

dac_sclk[19] = OUTPUT(G1L741);


--dac_sclk[18] is dac_sclk[18] at PIN_M24
--operation mode is output

dac_sclk[18] = OUTPUT(G1L641);


--dac_sclk[17] is dac_sclk[17] at PIN_J26
--operation mode is output

dac_sclk[17] = OUTPUT(G1L541);


--dac_sclk[16] is dac_sclk[16] at PIN_P26
--operation mode is output

dac_sclk[16] = OUTPUT(G1L441);


--dac_sclk[15] is dac_sclk[15] at PIN_W26
--operation mode is output

dac_sclk[15] = OUTPUT(G1L341);


--dac_sclk[14] is dac_sclk[14] at PIN_E23
--operation mode is output

dac_sclk[14] = OUTPUT(G1L241);


--dac_sclk[13] is dac_sclk[13] at PIN_L20
--operation mode is output

dac_sclk[13] = OUTPUT(G1L141);


--dac_sclk[12] is dac_sclk[12] at PIN_D22
--operation mode is output

dac_sclk[12] = OUTPUT(G1L041);


--dac_sclk[11] is dac_sclk[11] at PIN_K28
--operation mode is output

dac_sclk[11] = OUTPUT(G1L931);


--dac_sclk[10] is dac_sclk[10] at PIN_C24
--operation mode is output

dac_sclk[10] = OUTPUT(G1L831);


--dac_sclk[9] is dac_sclk[9] at PIN_T25
--operation mode is output

dac_sclk[9] = OUTPUT(G1L731);


--dac_sclk[8] is dac_sclk[8] at PIN_U20
--operation mode is output

dac_sclk[8] = OUTPUT(G1L631);


--dac_sclk[7] is dac_sclk[7] at PIN_M23
--operation mode is output

dac_sclk[7] = OUTPUT(G1L531);


--dac_sclk[6] is dac_sclk[6] at PIN_V27
--operation mode is output

dac_sclk[6] = OUTPUT(G1L431);


--dac_sclk[5] is dac_sclk[5] at PIN_L19
--operation mode is output

dac_sclk[5] = OUTPUT(G1L331);


--dac_sclk[4] is dac_sclk[4] at PIN_A23
--operation mode is output

dac_sclk[4] = OUTPUT(G1L231);


--dac_sclk[3] is dac_sclk[3] at PIN_R26
--operation mode is output

dac_sclk[3] = OUTPUT(G1L131);


--dac_sclk[2] is dac_sclk[2] at PIN_L18
--operation mode is output

dac_sclk[2] = OUTPUT(G1L031);


--dac_sclk[1] is dac_sclk[1] at PIN_M18
--operation mode is output

dac_sclk[1] = OUTPUT(G1L921);


--dac_sclk[0] is dac_sclk[0] at PIN_M26
--operation mode is output

dac_sclk[0] = OUTPUT(G1L821);


--dac_data[31] is dac_data[31] at PIN_T24
--operation mode is output

dac_data[31] = OUTPUT(G1L88);


--dac_data[30] is dac_data[30] at PIN_C22
--operation mode is output

dac_data[30] = OUTPUT(G1L78);


--dac_data[29] is dac_data[29] at PIN_L26
--operation mode is output

dac_data[29] = OUTPUT(G1L68);


--dac_data[28] is dac_data[28] at PIN_V28
--operation mode is output

dac_data[28] = OUTPUT(G1L58);


--dac_data[27] is dac_data[27] at PIN_L22
--operation mode is output

dac_data[27] = OUTPUT(G1L48);


--dac_data[26] is dac_data[26] at PIN_H27
--operation mode is output

dac_data[26] = OUTPUT(G1L38);


--dac_data[25] is dac_data[25] at PIN_N25
--operation mode is output

dac_data[25] = OUTPUT(G1L28);


--dac_data[24] is dac_data[24] at PIN_J25
--operation mode is output

dac_data[24] = OUTPUT(G1L18);


--dac_data[23] is dac_data[23] at PIN_F17
--operation mode is output

dac_data[23] = OUTPUT(G1L08);


--dac_data[22] is dac_data[22] at PIN_M19
--operation mode is output

dac_data[22] = OUTPUT(G1L97);


--dac_data[21] is dac_data[21] at PIN_H28
--operation mode is output

dac_data[21] = OUTPUT(G1L87);


--dac_data[20] is dac_data[20] at PIN_T22
--operation mode is output

dac_data[20] = OUTPUT(G1L77);


--dac_data[19] is dac_data[19] at PIN_V26
--operation mode is output

dac_data[19] = OUTPUT(G1L67);


--dac_data[18] is dac_data[18] at PIN_K25
--operation mode is output

dac_data[18] = OUTPUT(G1L57);


--dac_data[17] is dac_data[17] at PIN_M21
--operation mode is output

dac_data[17] = OUTPUT(G1L47);


--dac_data[16] is dac_data[16] at PIN_M25
--operation mode is output

dac_data[16] = OUTPUT(G1L37);


--dac_data[15] is dac_data[15] at PIN_T28
--operation mode is output

dac_data[15] = OUTPUT(G1L27);


--dac_data[14] is dac_data[14] at PIN_B22
--operation mode is output

dac_data[14] = OUTPUT(G1L17);


--dac_data[13] is dac_data[13] at PIN_K27
--operation mode is output

dac_data[13] = OUTPUT(G1L07);


--dac_data[12] is dac_data[12] at PIN_A20
--operation mode is output

dac_data[12] = OUTPUT(G1L96);


--dac_data[11] is dac_data[11] at PIN_L25
--operation mode is output

dac_data[11] = OUTPUT(G1L86);


--dac_data[10] is dac_data[10] at PIN_E21
--operation mode is output

dac_data[10] = OUTPUT(G1L76);


--dac_data[9] is dac_data[9] at PIN_U25
--operation mode is output

dac_data[9] = OUTPUT(G1L66);


--dac_data[8] is dac_data[8] at PIN_J27
--operation mode is output

dac_data[8] = OUTPUT(G1L56);


--dac_data[7] is dac_data[7] at PIN_K26
--operation mode is output

dac_data[7] = OUTPUT(G1L46);


--dac_data[6] is dac_data[6] at PIN_N19
--operation mode is output

dac_data[6] = OUTPUT(G1L36);


--dac_data[5] is dac_data[5] at PIN_L23
--operation mode is output

dac_data[5] = OUTPUT(G1L26);


--dac_data[4] is dac_data[4] at PIN_D21
--operation mode is output

dac_data[4] = OUTPUT(G1L16);


--dac_data[3] is dac_data[3] at PIN_U19
--operation mode is output

dac_data[3] = OUTPUT(G1L06);


--dac_data[2] is dac_data[2] at PIN_C25
--operation mode is output

dac_data[2] = OUTPUT(G1L95);


--dac_data[1] is dac_data[1] at PIN_A21
--operation mode is output

dac_data[1] = OUTPUT(G1L85);


--dac_data[0] is dac_data[0] at PIN_N21
--operation mode is output

dac_data[0] = OUTPUT(G1L75);


--lvds_dac_ncs is lvds_dac_ncs at PIN_E15
--operation mode is output

lvds_dac_ncs = OUTPUT(G1L8);


--lvds_dac_sclk is lvds_dac_sclk at PIN_K14
--operation mode is output

lvds_dac_sclk = OUTPUT(G1L1);


--lvds_dac_data is lvds_dac_data at PIN_K15
--operation mode is output

lvds_dac_data = OUTPUT(G1L7);


--dac_nclr is dac_nclr at PIN_N6
--operation mode is output

dac_nclr = OUTPUT(rst_n);


--red_led is red_led at PIN_F8
--operation mode is output

red_led = OUTPUT(E1_led_data[0]);


--ylw_led is ylw_led at PIN_K11
--operation mode is output

ylw_led = OUTPUT(E1_led_data[1]);


--grn_led is grn_led at PIN_J9
--operation mode is output

grn_led = OUTPUT(E1_led_data[2]);


--wdog is wdog at PIN_AC10
--operation mode is output

wdog = OUTPUT(!Y1L69);


--mictor[32] is mictor[32] at PIN_T6
--operation mode is output

mictor[32] = OUTPUT(!A1L012);


--mictor[31] is mictor[31] at PIN_V2
--operation mode is output

mictor[31] = OUTPUT(!A1L012);


--mictor[30] is mictor[30] at PIN_T4
--operation mode is output

mictor[30] = OUTPUT(!A1L012);


--mictor[29] is mictor[29] at PIN_AG5
--operation mode is output

mictor[29] = OUTPUT(!A1L012);


--mictor[28] is mictor[28] at PIN_Y1
--operation mode is output

mictor[28] = OUTPUT(!A1L012);


--mictor[27] is mictor[27] at PIN_AG3
--operation mode is output

mictor[27] = OUTPUT(!A1L012);


--mictor[26] is mictor[26] at PIN_U8
--operation mode is output

mictor[26] = OUTPUT(!A1L012);


--mictor[25] is mictor[25] at PIN_U4
--operation mode is output

mictor[25] = OUTPUT(!A1L012);


--mictor[24] is mictor[24] at PIN_V3
--operation mode is output

mictor[24] = OUTPUT(!A1L012);


--mictor[23] is mictor[23] at PIN_U10
--operation mode is output

mictor[23] = OUTPUT(!A1L012);


--mictor[22] is mictor[22] at PIN_AA4
--operation mode is output

mictor[22] = OUTPUT(!A1L012);


--mictor[21] is mictor[21] at PIN_T1
--operation mode is output

mictor[21] = OUTPUT(!A1L012);


--mictor[20] is mictor[20] at PIN_V1
--operation mode is output

mictor[20] = OUTPUT(!A1L012);


--mictor[19] is mictor[19] at PIN_W4
--operation mode is output

mictor[19] = OUTPUT(!A1L012);


--mictor[18] is mictor[18] at PIN_Y4
--operation mode is output

mictor[18] = OUTPUT(!A1L012);


--mictor[17] is mictor[17] at PIN_T3
--operation mode is output

mictor[17] = OUTPUT(!A1L012);


--mictor[16] is mictor[16] at PIN_T9
--operation mode is output

mictor[16] = OUTPUT(!A1L012);


--mictor[15] is mictor[15] at PIN_T10
--operation mode is output

mictor[15] = OUTPUT(!A1L012);


--mictor[14] is mictor[14] at PIN_W2
--operation mode is output

mictor[14] = OUTPUT(!A1L012);


--mictor[13] is mictor[13] at PIN_V10
--operation mode is output

mictor[13] = OUTPUT(!A1L012);


--mictor[12] is mictor[12] at PIN_V4
--operation mode is output

mictor[12] = OUTPUT(!A1L012);


--mictor[11] is mictor[11] at PIN_W3
--operation mode is output

mictor[11] = OUTPUT(!A1L012);


--mictor[10] is mictor[10] at PIN_T8
--operation mode is output

mictor[10] = OUTPUT(!A1L012);


--mictor[9] is mictor[9] at PIN_AA3
--operation mode is output

mictor[9] = OUTPUT(!A1L012);


--mictor[8] is mictor[8] at PIN_U5
--operation mode is output

mictor[8] = OUTPUT(!A1L012);


--mictor[7] is mictor[7] at PIN_V8
--operation mode is output

mictor[7] = OUTPUT(!A1L012);


--mictor[6] is mictor[6] at PIN_U3
--operation mode is output

mictor[6] = OUTPUT(!A1L012);


--mictor[5] is mictor[5] at PIN_AH4
--operation mode is output

mictor[5] = OUTPUT(!A1L012);


--mictor[4] is mictor[4] at PIN_V9
--operation mode is output

mictor[4] = OUTPUT(!A1L012);


--mictor[3] is mictor[3] at PIN_W6
--operation mode is output

mictor[3] = OUTPUT(!A1L012);


--mictor[2] is mictor[2] at PIN_U7
--operation mode is output

mictor[2] = OUTPUT(!A1L012);


--mictor[1] is mictor[1] at PIN_V6
--operation mode is output

mictor[1] = OUTPUT(!A1L012);


--mictorclk[2] is mictorclk[2] at PIN_Y3
--operation mode is output

mictorclk[2] = OUTPUT(!A1L012);


--mictorclk[1] is mictorclk[1] at PIN_W5
--operation mode is output

mictorclk[1] = OUTPUT(!A1L012);


--rs232_tx is rs232_tx at PIN_U2
--operation mode is output

rs232_tx = OUTPUT(!A1L012);


--test[16] is test[16] at PIN_M12
--operation mode is bidir

test[16]_tri_out = TRI(GND, GND);
test[16] = BIDIR(test[16]_tri_out);


--test[15] is test[15] at PIN_N10
--operation mode is bidir

test[15]_tri_out = TRI(GND, GND);
test[15] = BIDIR(test[15]_tri_out);


--test[14] is test[14] at PIN_AH20
--operation mode is bidir

test[14]_tri_out = TRI(GND, GND);
test[14] = BIDIR(test[14]_tri_out);


--test[13] is test[13] at PIN_AB18
--operation mode is bidir

test[13]_tri_out = TRI(GND, GND);
test[13] = BIDIR(test[13]_tri_out);


--test[12] is test[12] at PIN_AE9
--operation mode is bidir

test[12]_tri_out = TRI(GND, GND);
test[12] = BIDIR(test[12]_tri_out);


--test[11] is test[11] at PIN_W23
--operation mode is bidir

test[11]_tri_out = TRI(GND, GND);
test[11] = BIDIR(test[11]_tri_out);


--test[10] is test[10] at PIN_T7
--operation mode is bidir

test[10]_tri_out = TRI(GND, GND);
test[10] = BIDIR(test[10]_tri_out);


--test[9] is test[9] at PIN_J18
--operation mode is bidir

test[9]_tri_out = TRI(GND, GND);
test[9] = BIDIR(test[9]_tri_out);


--test[8] is test[8] at PIN_AG23
--operation mode is bidir

test[8]_tri_out = TRI(GND, GND);
test[8] = BIDIR(test[8]_tri_out);


--test[7] is test[7] at PIN_N7
--operation mode is bidir

test[7]_tri_out = TRI(GND, GND);
test[7] = BIDIR(test[7]_tri_out);


--test[6] is test[6] at PIN_Y19
--operation mode is bidir

test[6]_tri_out = TRI(GND, GND);
test[6] = BIDIR(test[6]_tri_out);


--test[5] is test[5] at PIN_C10
--operation mode is bidir

test[5]_tri_out = TRI(GND, GND);
test[5] = BIDIR(test[5]_tri_out);


--test[4] is test[4] at PIN_K4
--operation mode is bidir

test[4]_tri_out = TRI(GND, GND);
test[4] = BIDIR(test[4]_tri_out);


--test[3] is test[3] at PIN_Y17
--operation mode is bidir

test[3]_tri_out = TRI(GND, GND);
test[3] = BIDIR(test[3]_tri_out);


--N6L13 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[0]~304 at LC_X29_Y24_N4
--operation mode is normal

N6L13 = !N6_safe_q[0];


--A1L012 is ~VCC_cell at LC_X52_Y9_N2
--operation mode is normal

A1L012 = VCC;



