<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="top_Con_Encoder_0_0_synth_1" LaunchDir="F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_Con_Encoder_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_DataSource_Scrambler_0_1_synth_1" LaunchDir="F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_DataSource_Scrambler_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_Interleaver_0_0_synth_1" LaunchDir="F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_Interleaver_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_PolarityShift_0_0_synth_1" LaunchDir="F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_PolarityShift_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_PolarityShift_1_0_synth_1" LaunchDir="F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_PolarityShift_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_RS_Enc_0_0_synth_1" LaunchDir="F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_RS_Enc_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_c_addsub_0_0_synth_1" LaunchDir="F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_c_addsub_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_dds_compiler_0_0_synth_1" LaunchDir="F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_dds_compiler_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_dds_compiler_0_1_synth_1" LaunchDir="F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_dds_compiler_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="top_dds_compiler_0_0_synth_1"/>
	</Run>
	<Run Id="top_dec2bin_0_3_synth_1" LaunchDir="F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_dec2bin_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_fir_compiler_0_0_synth_1" LaunchDir="F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_fir_compiler_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_fir_compiler_0_2_synth_1" LaunchDir="F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_fir_compiler_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="top_fir_compiler_0_0_synth_1"/>
	</Run>
	<Run Id="top_mult_gen_0_0_synth_1" LaunchDir="F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_mult_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_mult_gen_0_1_synth_1" LaunchDir="F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_mult_gen_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="top_mult_gen_0_0_synth_1"/>
	</Run>
	<Run Id="top_terminal_0_0_synth_1" LaunchDir="F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_terminal_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_util_ds_buf_0_0_synth_1" LaunchDir="F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_util_ds_buf_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

