# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sun Dec 05 15:41:47 2021


##### DESIGN INFO #######################################################

Top View:                "counter"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                              Requested     Requested     Clock                                             Clock                     Clock
Clock                              Frequency     Period        Type                                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
counter|CLK_27mhz                  1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     33   
counter|clk_1Khz_derived_clock     1.0 MHz       1000.000      derived (from counter|clk_1MHz_derived_clock)     Autoconstr_clkgroup_0     33   
counter|clk_1MHz_derived_clock     1.0 MHz       1000.000      derived (from counter|CLK_27mhz)                  Autoconstr_clkgroup_0     33   
================================================================================================================================================
