--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml helloalive.twx helloalive.ncd -o helloalive.twr
helloalive.pcf

Design file:              helloalive.ncd
Physical constraint file: helloalive.pcf
Device,package,speed:     xc6slx45t,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
out1<0>     |         9.873(R)|      SLOW  |         4.139(R)|      FAST  |clk_BUFGP         |   0.000|
out1<1>     |         9.982(R)|      SLOW  |         4.210(R)|      FAST  |clk_BUFGP         |   0.000|
out1<2>     |        11.904(R)|      SLOW  |         5.297(R)|      FAST  |clk_BUFGP         |   0.000|
out1<3>     |        11.630(R)|      SLOW  |         5.189(R)|      FAST  |clk_BUFGP         |   0.000|
out1<4>     |        12.328(R)|      SLOW  |         5.505(R)|      FAST  |clk_BUFGP         |   0.000|
out1<5>     |        11.477(R)|      SLOW  |         5.028(R)|      FAST  |clk_BUFGP         |   0.000|
out1<6>     |        11.806(R)|      SLOW  |         5.217(R)|      FAST  |clk_BUFGP         |   0.000|
out1<7>     |        12.182(R)|      SLOW  |         5.423(R)|      FAST  |clk_BUFGP         |   0.000|
val         |         8.374(R)|      SLOW  |         3.149(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.573|         |         |         |
reply_signal   |         |    6.582|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock reply_signal
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    6.232|         |
---------------+---------+---------+---------+---------+


Analysis completed Sat May  4 21:57:58 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 442 MB



