Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May 30 11:41:23 2022
| Host         : DESKTOP-0KDN2IG running 64-bit major release  (build 9200)
| Command      : report_bus_skew -warn_on_violation -file extract_traffic_attributes_bus_skew_routed.rpt -pb extract_traffic_attributes_bus_skew_routed.pb -rpx extract_traffic_attributes_bus_skew_routed.rpx
| Design       : extract_traffic_attributes
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   4         [get_cells [list {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              NA             1000.000          NA         NA
2   6         [get_cells [list {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              NA             1000.000          NA         NA


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 1000.000
Requirement: 1000.000ns
Endpoints: 0
No bus skew paths found.


Id: 2
set_bus_skew -from [get_cells [list {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {i_fifo_rxclk_to_clk125MHz/i_dcfifo_10_bits_16_deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 1000.000
Requirement: 1000.000ns
Endpoints: 0
No bus skew paths found.


