
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.37-s075_1, built Wed Mar 15 11:13:51 PDT 2023
Options:	-init xor_sbox.apr.tcl 
Date:		Fri Feb 14 15:26:15 2025
Host:		caen-vnc-mi04.engin.umich.edu (x86_64 w/Linux 4.18.0-553.34.1.el8_10.x86_64) (1core*9cpus*Intel(R) Xeon(R) Platinum 8358 CPU @ 2.60GHz 49152KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[15:26:15.185251] Configured Lic search path (21.01-s002): /usr/caen/FLEXlm/data/license.dat.cadence:license.dat:/usr/caen/FLEXlm/data/license.dat.synopsys

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc.

Change the soft stacksize limit to 0.2%RAM (35 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

Sourcing file "xor_sbox.apr.tcl" ...
#% Begin Load MMMC data ... (date=02/14 15:26:58, mem=944.8M)
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 20 ps.
Set Default Net Load as 0.05 pF. 
Set Default Input Pin Transition as 100 ps.
#% End Load MMMC data ... (date=02/14 15:26:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=946.0M, current mem=946.0M)

Loading LEF file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13_8lm_2thick_tech.lef ...

Loading LEF file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13rvt_macros.lef ...
**WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 400.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13rvt_macros.lef at line 68086.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'HOLDX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'R2B' in macro 'RF2R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'R1B' in macro 'RF2R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'RB' in macro 'RF1R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX12TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX16TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX20TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX2TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX3TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX4TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX6TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX8TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFXLTR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from viewDefinition.tcl
Reading typical timing library '/afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/synopsys/typical.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1TR'. The cell will only be used for analysis. (File /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/synopsys/typical.lib)
Read 527 cells in library 'typical' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=42.5M, fe_cpu=0.32min, fe_real=0.75min, fe_mem=1099.4M) ***
#% Begin Load netlist data ... (date=02/14 15:27:00, mem=968.5M)
*** Begin netlist parsing (mem=1099.4M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XLTR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XLTR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XLTR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XLTR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XLTR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XLTR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 527 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../syn/xor_sbox.syn.v'
Reading verilog netlist '/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/verilog/ibm13_modules.v'

*** Memory Usage v#1 (Current mem = 1099.395M, initial mem = 486.910M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1099.4M) ***
#% End Load netlist data ... (date=02/14 15:27:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=980.2M, current mem=980.2M)
Set top cell to xor_sbox.
Hooked 527 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell xor_sbox ...
*** Netlist is unique.
** info: there are 536 modules.
** info: there are 376 stdCell insts.

*** Memory Usage v#1 (Current mem = 1152.809M, initial mem = 486.910M) ***
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/afs/umich.edu/class/eecs627/w25/resources/cmos8rf_8LM_62_SigCmax.tch
Generating auto layer map file.
Completed (cpu: 0:00:02.1 real: 0:00:02.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: typical_analysis_view
    RC-Corner Name        : typical_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w25/resources/cmos8rf_8LM_62_SigCmax.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '../syn/encrypt_engine.syn.sdc' ...
Current (total cpu=0:00:22.1, real=0:00:49.0, peak res=1325.0M, current mem=1325.0M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../syn/encrypt_engine.syn.sdc, Line 8).

**WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Innovus setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../syn/encrypt_engine.syn.sdc, Line 9).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File ../syn/encrypt_engine.syn.sdc, Line 13).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'clk' (File ../syn/encrypt_engine.syn.sdc, Line 13).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../syn/encrypt_engine.syn.sdc, Line 13).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 13).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'rst_n' (File ../syn/encrypt_engine.syn.sdc, Line 14).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'rst_n' (File ../syn/encrypt_engine.syn.sdc, Line 14).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../syn/encrypt_engine.syn.sdc, Line 14).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 14).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'start' (File ../syn/encrypt_engine.syn.sdc, Line 15).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'start' (File ../syn/encrypt_engine.syn.sdc, Line 15).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../syn/encrypt_engine.syn.sdc, Line 15).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 15).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'set_key' (File ../syn/encrypt_engine.syn.sdc, Line 16).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'set_key' (File ../syn/encrypt_engine.syn.sdc, Line 16).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../syn/encrypt_engine.syn.sdc, Line 16).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 16).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'halt' (File ../syn/encrypt_engine.syn.sdc, Line 17).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'halt' (File ../syn/encrypt_engine.syn.sdc, Line 17).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../syn/encrypt_engine.syn.sdc, Line 17).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 17).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'state[127]' (File ../syn/encrypt_engine.syn.sdc, Line 18).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'state[127]' (File ../syn/encrypt_engine.syn.sdc, Line 18).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../syn/encrypt_engine.syn.sdc, Line 18).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 18).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'state[126]' (File ../syn/encrypt_engine.syn.sdc, Line 19).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'state[126]' (File ../syn/encrypt_engine.syn.sdc, Line 19).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../syn/encrypt_engine.syn.sdc, Line 19).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 19).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'state[125]' (File ../syn/encrypt_engine.syn.sdc, Line 20).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'state[125]' (File ../syn/encrypt_engine.syn.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../syn/encrypt_engine.syn.sdc, Line 20).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'state[124]' (File ../syn/encrypt_engine.syn.sdc, Line 21).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'state[124]' (File ../syn/encrypt_engine.syn.sdc, Line 21).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../syn/encrypt_engine.syn.sdc, Line 21).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 21).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'state[123]' (File ../syn/encrypt_engine.syn.sdc, Line 22).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'state[123]' (File ../syn/encrypt_engine.syn.sdc, Line 22).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ../syn/encrypt_engine.syn.sdc, Line 22).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 22).

Message <TCLCMD-513> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File ../syn/encrypt_engine.syn.sdc, Line 23).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'state[122]' (File ../syn/encrypt_engine.syn.sdc, Line 23).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 23).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'state[121]' (File ../syn/encrypt_engine.syn.sdc, Line 24).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 24).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'state[120]' (File ../syn/encrypt_engine.syn.sdc, Line 25).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 25).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'state[119]' (File ../syn/encrypt_engine.syn.sdc, Line 26).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 26).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'state[118]' (File ../syn/encrypt_engine.syn.sdc, Line 27).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 27).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'state[117]' (File ../syn/encrypt_engine.syn.sdc, Line 28).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 28).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'state[116]' (File ../syn/encrypt_engine.syn.sdc, Line 29).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 29).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'state[115]' (File ../syn/encrypt_engine.syn.sdc, Line 30).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 30).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'state[114]' (File ../syn/encrypt_engine.syn.sdc, Line 31).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 31).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'state[113]' (File ../syn/encrypt_engine.syn.sdc, Line 32).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 32).

Message <TCLCMD-917> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File ../syn/encrypt_engine.syn.sdc, Line 33).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 33).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 34).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 35).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 36).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 37).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 38).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 39).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 40).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 41).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 42).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 43).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 44).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 45).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 46).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 47).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 48).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 49).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 50).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 51).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 52).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 53).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 54).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 55).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 56).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 57).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 58).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 59).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 60).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 61).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 62).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 63).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 64).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 65).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 66).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 67).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 68).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 69).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 70).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 71).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 72).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 73).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 74).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 75).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 76).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 77).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 78).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 79).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 80).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 81).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 82).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 83).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 84).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 85).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 86).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 87).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 88).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 89).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 90).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 91).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 92).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 93).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 94).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 95).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 96).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 97).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 98).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 99).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 100).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 101).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 102).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 103).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 104).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 105).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 106).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 107).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 108).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 109).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 110).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 111).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 112).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 113).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 114).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 115).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 116).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 117).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 118).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 119).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 120).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 121).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 122).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 123).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 124).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 125).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 126).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 127).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 128).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 129).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 130).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 131).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 132).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 133).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 134).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 135).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 136).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 137).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 138).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 139).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 140).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 141).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 142).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 143).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 144).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 145).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 146).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 147).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 148).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 149).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 150).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 151).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 152).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 153).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 154).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 155).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 156).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 157).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 158).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 159).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 160).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 161).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 162).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 163).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 164).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 165).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 166).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 167).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 168).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 169).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 170).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 171).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 172).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 173).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 174).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 175).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 176).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 177).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 178).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 179).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 180).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 181).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 182).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 183).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 184).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 185).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 186).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 187).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 188).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 189).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 190).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 191).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 192).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 193).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 194).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 195).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 196).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 197).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 198).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 199).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 200).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 201).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 202).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 203).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 204).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 205).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 206).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 207).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 208).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 209).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 210).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 211).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 212).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 213).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 214).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 215).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 216).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 217).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 218).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 219).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 220).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 221).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 222).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 223).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 224).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 225).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 226).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 227).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 228).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 229).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 230).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 231).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 232).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 233).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 234).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 235).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 236).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 237).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 238).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 239).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 240).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 241).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 242).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 243).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 244).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 245).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 246).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 247).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 248).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 249).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 250).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 251).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 252).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 253).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 254).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 255).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 256).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 257).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 258).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 259).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 260).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 261).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 262).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 263).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 264).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File ../syn/encrypt_engine.syn.sdc, Line 265).

**ERROR: (TCLCMD-1109):	Could not find source for create_clock command (File ../syn/encrypt_engine.syn.sdc, Line 403).

**ERROR: (TCLCMD-265):	No matching clock found for '' (File ../syn/encrypt_engine.syn.sdc, Line 405).

**ERROR: (TCLCMD-265):	No matching clock found for '' (File ../syn/encrypt_engine.syn.sdc, Line 406).

**ERROR: (TCLCMD-265):	No matching clock found for '' (File ../syn/encrypt_engine.syn.sdc, Line 407).

**ERROR: (TCLCMD-265):	No matching clock found for '' (File ../syn/encrypt_engine.syn.sdc, Line 408).

INFO (CTE): Reading of timing constraints file ../syn/encrypt_engine.syn.sdc completed, with 22 Warnings and 278 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1344.6M, current mem=1344.6M)
Current (total cpu=0:00:22.2, real=0:00:49.0, peak res=1344.6M, current mem=1344.6M)
Total number of combinational cells: 363
Total number of sequential cells: 154
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: BUFX12TR BUFX16TR BUFX20TR BUFX3TR BUFX2TR BUFX4TR BUFX6TR BUFX8TR CLKBUFX12TR CLKBUFX16TR CLKBUFX20TR CLKBUFX2TR CLKBUFX3TR CLKBUFX4TR CLKBUFX6TR CLKBUFX8TR
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1TR CLKINVX12TR CLKINVX16TR CLKINVX20TR CLKINVX2TR CLKINVX3TR INVX1TR CLKINVX4TR CLKINVX6TR CLKINVX8TR INVX12TR INVX16TR INVX20TR INVX2TR INVX3TR INVXLTR INVX4TR INVX6TR INVX8TR
Total number of usable inverters: 19
List of unusable inverters: RFRDX2TR RFRDX1TR RFRDX4TR
Total number of unusable inverters: 3
List of identified usable delay cells: DLY1X1TR DLY1X4TR DLY2X1TR DLY2X4TR DLY3X1TR DLY3X4TR DLY4X1TR DLY4X4TR
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
#% Begin Load MMMC data post ... (date=02/14 15:27:04, mem=1366.5M)
#% End Load MMMC data post ... (date=02/14 15:27:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1366.5M, current mem=1366.5M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-201           14  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPLF-108            1  There is no overlap layer defined in any...
WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     TCLCMD-265           4  No matching clock found for '%s'         
WARNING   TCLCMD-513        1395  The software could not find a matching o...
ERROR     TCLCMD-917        1264  Cannot find '%s' that match '%s'         
WARNING   TCLCMD-1013          1  The SDC set_operating_conditions asserti...
ERROR     TCLCMD-1109          1  Could not find source for %s command     
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
ERROR     TCLNL-312          253  %s: Invalid list of pins: '%s'           
WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
*** Message Summary: 2467 warning(s), 1522 error(s)

#% Begin save design ... (date=02/14 15:27:04, mem=1369.9M)
% Begin Save ccopt configuration ... (date=02/14 15:27:04, mem=1369.9M)
% End Save ccopt configuration ... (date=02/14 15:27:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1371.3M, current mem=1371.3M)
% Begin Save netlist data ... (date=02/14 15:27:04, mem=1371.3M)
Writing Binary DB to xor_sbox.init.enc.dat.tmp/xor_sbox.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/14 15:27:04, total cpu=0:00:00.0, real=0:00:01.0, peak res=1371.9M, current mem=1371.8M)
Saving symbol-table file ...
Saving congestion map file xor_sbox.init.enc.dat.tmp/xor_sbox.route.congmap.gz ...
% Begin Save AAE data ... (date=02/14 15:27:05, mem=1372.3M)
Saving AAE Data ...
% End Save AAE data ... (date=02/14 15:27:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1372.3M, current mem=1372.3M)
Saving preference file xor_sbox.init.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/14 15:27:06, mem=1377.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/14 15:27:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1379.3M, current mem=1379.3M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/14 15:27:06, mem=1379.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/14 15:27:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1380.0M, current mem=1380.0M)
% Begin Save routing data ... (date=02/14 15:27:06, mem=1380.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1514.1M) ***
% End Save routing data ... (date=02/14 15:27:07, total cpu=0:00:00.0, real=0:00:01.0, peak res=1380.3M, current mem=1380.3M)
Saving property file xor_sbox.init.enc.dat.tmp/xor_sbox.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1517.1M) ***
Saving preRoute extracted patterns in file 'xor_sbox.init.enc.dat.tmp/xor_sbox.techData.gz' ...
Saving preRoute extraction data in directory 'xor_sbox.init.enc.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=02/14 15:27:07, mem=1381.8M)
% End Save power constraints data ... (date=02/14 15:27:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1381.8M, current mem=1381.8M)
Generated self-contained design xor_sbox.init.enc.dat.tmp
#% End save design ... (date=02/14 15:27:08, total cpu=0:00:00.7, real=0:00:04.0, peak res=1408.0M, current mem=1384.8M)
*** Message Summary: 0 warning(s), 0 error(s)

Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
Reading IO assignment file "xor_sbox.io" ...
**WARN: (IMPFP-669):	IO pin "text" not found.
**WARN: (IMPFP-669):	IO pin "key" not found.
**WARN: (IMPFP-669):	IO pin "out" not found.
**WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..


viaInitial starts at Fri Feb 14 15:27:08 2025
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
Type 'man IMPPP-557' for more detail.
viaInitial ends at Fri Feb 14 15:27:08 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1549.4M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|   V1   |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
innovus 1> **WARN: (IMPPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (IMPPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (IMPPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (IMPPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1549.4M)
Ring generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (7.00, 7.00) (9.00, 92.20).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (91.00, 7.00) (93.00, 92.20).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M3 & M1 at (7.00, 7.00) (93.00, 9.00).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M3 & M1 at (7.00, 90.20) (93.00, 92.20).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (4.00, 4.00) (6.00, 95.20).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (94.00, 4.00) (96.00, 95.20).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M3 & M1 at (4.00, 4.00) (96.00, 6.00).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M3 & M1 at (4.00, 93.20) (96.00, 95.20).
addRing created 8 wires.
ViaGen created 16 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   V2   |        8       |        0       |
|   M3   |        4       |       NA       |
|   V3   |        8       |        0       |
|   M4   |        4       |       NA       |
+--------+----------------+----------------+
innovus 1> **WARN: (IMPPP-4022):	Option "-break_stripes_at_block_rings" is obsolete and has been replaced by "setAddStripeMode -break_at". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -break_at"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..

Initialize fgc environment(mem: 1549.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1549.4M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1549.4M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1549.4M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1549.4M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 7 wires.
ViaGen created 14 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   V3   |       14       |        0       |
|   M4   |        7       |       NA       |
+--------+----------------+----------------+
innovus 1> **WARN: (IMPPP-4022):	Option "-break_stripes_at_block_rings" is obsolete and has been replaced by "setAddStripeMode -break_at". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -break_at"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..

Initialize fgc environment(mem: 1549.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1549.4M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1549.4M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1549.4M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1549.4M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 7 wires.
ViaGen created 39 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   V4   |       39       |        0       |
|   M5   |        7       |       NA       |
+--------+----------------+----------------+
innovus 1> 376 new pwr-pin connections were made to global net 'VDD'.
376 new gnd-pin connections were made to global net 'VSS'.
**WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
*** Begin SPECIAL ROUTE on Fri Feb 14 15:27:08 2025 ***
SPECIAL ROUTE ran on directory: /afs/umich.edu/class/eecs627/w25/groups/group4/AES/Secure_AES_Accelerator/apr
SPECIAL ROUTE ran on machine: caen-vnc-mi04.engin.umich.edu (Linux 4.18.0-553.34.1.el8_10.x86_64 Xeon 2.59Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaTopLayer set to 2
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStraightConnections set to "straightWithChanges"
srouteTopLayerLimit set to 2
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3079.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 16 layers, 8 routing layers, 0 overlap layer
Read in 535 macros, 35 used
Read in 34 components
  34 core components: 34 unplaced, 0 placed, 0 fixed
Read in 28 physical pins
  28 physical pins: 0 unplaced, 0 placed, 28 fixed
Read in 24 logical pins
Read in 24 nets
Read in 2 special nets, 2 routed
Read in 96 terminals
Begin power routing ...
**WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 2.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of Core ports routed: 46
  Number of Followpin connections: 23
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3082.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 28 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 69 wires.
ViaGen created 46 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       69       |       NA       |
|   V1   |       46       |        0       |
+--------+----------------+----------------+
innovus 1> #% Begin save design ... (date=02/14 15:27:08, mem=1403.2M)
% Begin Save ccopt configuration ... (date=02/14 15:27:08, mem=1403.2M)
% End Save ccopt configuration ... (date=02/14 15:27:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1403.2M, current mem=1403.2M)
% Begin Save netlist data ... (date=02/14 15:27:08, mem=1403.2M)
Writing Binary DB to xor_sbox.floorplan.enc.dat.tmp/xor_sbox.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/14 15:27:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1403.5M, current mem=1403.5M)
Saving symbol-table file ...
Saving congestion map file xor_sbox.floorplan.enc.dat.tmp/xor_sbox.route.congmap.gz ...
% Begin Save AAE data ... (date=02/14 15:27:09, mem=1403.5M)
Saving AAE Data ...
% End Save AAE data ... (date=02/14 15:27:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1403.5M, current mem=1403.5M)
Saving preference file xor_sbox.floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/14 15:27:09, mem=1403.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/14 15:27:10, total cpu=0:00:00.0, real=0:00:01.0, peak res=1403.8M, current mem=1403.8M)
Saving PG file xor_sbox.floorplan.enc.dat.tmp/xor_sbox.pg.gz, version#2, (Created by Innovus v21.37-s075_1 on Fri Feb 14 15:27:10 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1543.2M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/14 15:27:10, mem=1403.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/14 15:27:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1403.8M, current mem=1403.8M)
% Begin Save routing data ... (date=02/14 15:27:10, mem=1403.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1543.2M) ***
% End Save routing data ... (date=02/14 15:27:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1403.8M, current mem=1403.8M)
Saving property file xor_sbox.floorplan.enc.dat.tmp/xor_sbox.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1546.2M) ***
Saving preRoute extracted patterns in file 'xor_sbox.floorplan.enc.dat.tmp/xor_sbox.techData.gz' ...
Saving preRoute extraction data in directory 'xor_sbox.floorplan.enc.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=02/14 15:27:10, mem=1403.8M)
% End Save power constraints data ... (date=02/14 15:27:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1403.8M, current mem=1403.8M)
Generated self-contained design xor_sbox.floorplan.enc.dat.tmp
#% End save design ... (date=02/14 15:27:11, total cpu=0:00:00.6, real=0:00:03.0, peak res=1434.2M, current mem=1404.7M)
*** Message Summary: 0 warning(s), 0 error(s)

####################
###
### Place Design ...
###
####################
PLACE ITER 0
**WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular place_design followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
*** placeDesign #1 [begin] : totSession cpu/real = 0:00:24.1/0:00:49.0 (0.5), mem = 1559.4M
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular place_design followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 20 ps.
Set Default Input Pin Transition as 100 ps.
Set Default Net Load as 0.05 pF. 
*** Starting placeDesign concurrent flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 20 ps.
Set Default Input Pin Transition as 100 ps.
Set Default Net Load as 0.05 pF. 
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#7 (mem=1643.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.1 mem=1651.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.3 mem=1663.5M) ***
No user-set net weight.
Net fanout histogram:
2		: 147 (37.5%) nets
3		: 89 (22.7%) nets
4     -	14	: 156 (39.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
Scan chains were not defined.
#std cell=376 (0 fixed + 376 movable) #buf cell=0 #inv cell=57 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=392 #term=1410 #term/net=3.60, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=24
stdCell: 376 single + 0 double + 0 multi
Total standard cell length = 0.7496 (mm), area = 0.0027 (mm^2)
Average module density = 0.426.
Density for the design = 0.426.
       = stdcell_area 1874 sites (2699 um^2) / alloc_area 4400 sites (6336 um^2).
Pin Density = 0.3205.
            = total # of pins 1410 / total area 4400.
=== lastAutoLevel = 6 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.056e-12 (4.37e-14 3.01e-12)
              Est.  stn bbox = 3.269e-12 (5.53e-14 3.21e-12)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1870.4M
Iteration  2: Total net bbox = 3.056e-12 (4.37e-14 3.01e-12)
              Est.  stn bbox = 3.269e-12 (5.53e-14 3.21e-12)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1870.4M
Iteration  3: Total net bbox = 2.379e+00 (1.38e+00 1.00e+00)
              Est.  stn bbox = 2.595e+00 (1.51e+00 1.09e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1889.8M
Active setup views:
    typical_analysis_view
Iteration  4: Total net bbox = 1.152e+04 (5.56e+03 5.97e+03)
              Est.  stn bbox = 1.264e+04 (6.10e+03 6.54e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1889.8M
Iteration  5: Total net bbox = 1.275e+04 (6.49e+03 6.26e+03)
              Est.  stn bbox = 1.408e+04 (7.20e+03 6.88e+03)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 1889.8M
Iteration  6: Total net bbox = 1.317e+04 (6.76e+03 6.42e+03)
              Est.  stn bbox = 1.452e+04 (7.50e+03 7.02e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1906.8M
Iteration  7: Total net bbox = 1.359e+04 (7.00e+03 6.59e+03)
              Est.  stn bbox = 1.496e+04 (7.76e+03 7.20e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1906.8M
Iteration  8: Total net bbox = 1.318e+04 (6.66e+03 6.52e+03)
              Est.  stn bbox = 1.451e+04 (7.38e+03 7.13e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1923.8M

Iteration  9: Total net bbox = 1.604e+04 (8.13e+03 7.91e+03)
              Est.  stn bbox = 1.738e+04 (8.86e+03 8.52e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1899.8M
Iteration 10: Total net bbox = 1.604e+04 (8.13e+03 7.91e+03)
              Est.  stn bbox = 1.738e+04 (8.86e+03 8.52e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1899.8M
Iteration 11: Total net bbox = 1.604e+04 (8.13e+03 7.91e+03)
              Est.  stn bbox = 1.738e+04 (8.86e+03 8.52e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1899.8M
*** cost = 1.604e+04 (8.13e+03 7.91e+03) (cpu for global=0:00:01.1) real=0:00:02.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/2
Solver runtime cpu: 0:00:00.9 real: 0:00:01.1
Core Placement runtime cpu: 0:00:01.0 real: 0:00:02.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:27.9 mem=1899.8M) ***
Total net bbox length = 1.604e+04 (8.135e+03 7.907e+03) (ext = 2.687e+03)
Move report: Detail placement moves 376 insts, mean move: 1.05 um, max move: 17.87 um 
	Max move on inst (U861): (36.65, 24.42) --> (22.40, 20.80)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1867.8MB
Summary Report:
Instances move: 376 (out of 376 movable)
Instances flipped: 0
Mean displacement: 1.05 um
Max displacement: 17.87 um (Instance: U861) (36.648, 24.419) -> (22.4, 20.8)
	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: NAND2X1TR
Total net bbox length = 1.571e+04 (7.864e+03 7.850e+03) (ext = 2.632e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1867.8MB
*** Finished refinePlace (0:00:28.0 mem=1867.8M) ***
*** End of Placement (cpu=0:00:03.2, real=0:00:04.0, mem=1867.8M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 9 )
Density distribution unevenness ratio = 2.137%
*** Free Virtual Timing Model ...(mem=1883.8M)
###############################################################
#  Generated by:      Cadence Innovus 21.37-s075_1
#  OS:                Linux x86_64(Host ID caen-vnc-mi04.engin.umich.edu)
#  Generated on:      Fri Feb 14 15:27:17 2025
#  Design:            xor_sbox
#  Command:           reportAnalysisMode
###############################################################
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1538.4M, totSessionCpu=0:00:28 **
**WARN: (IMPOPT-576):	24 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (placeDesign #1) : totSession cpu/real = 0:00:28.0/0:00:54.5 (0.5), mem = 1868.3M
**INFO: User settings:
setExtractRCMode -engine                preRoute
setDelayCalMode -engine                 aae
setDelayCalMode -ignoreNetLoad          false
setOptMode -maxLocalDensity             3
setOptMode -rPlace                      false
setPlaceMode -expHiddenFastMode         1
setPlaceMode -place_global_cong_effort  high
setPlaceMode -resetCombineRFLevel       1000
setPlaceMode -timingDriven              true
setAnalysisMode -analysisType           single
setAnalysisMode -clkSrcPath             false
setAnalysisMode -clockPropagation       forcedIdeal
setAnalysisMode -virtualIPO             false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**WARN: (IMPOPT-665):	text[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
AAE DB initialization (MEM=1876.34 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Info: The option -ignoreNetLoad is different with the value of internal variable, sync the option -ignoreNetLoad to true based on the value of internal variable.
**WARN: (IMPOPT-7319):	setDelayCalMode ignoreNetLoad true detected, reverting to false for non PrePlace flow
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1547.2M, totSessionCpu=0:00:29 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Start to check current routing status for nets...
Early Global Route is going to be called for routing.
End to check current routing status for nets (mem=1868.3M)
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 368 nets ( ignored 0 )
[NR-eGR] Layer group 1: route 368 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.471320e+04um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0  1362 
[NR-eGR]  M2  (2V)          5256  2044 
[NR-eGR]  M3  (3H)          6257   253 
[NR-eGR]  M4  (4V)          2122   117 
[NR-eGR]  M5  (5H)          1249    18 
[NR-eGR]  M6  (6V)           366     0 
[NR-eGR]  MQ  (7H)             0     0 
[NR-eGR]  LM  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total        15249  3794 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 15714um
[NR-eGR] Total length: 15249um, number of vias: 3794
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.14 sec, Curr Mem: 1868.34 MB )
Extraction called for design 'xor_sbox' of instances=376 and nets=394 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design xor_sbox.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1868.336M)
*** InitOpt #1 [finish] (placeDesign #1) : cpu/real = 0:00:01.0/0:00:01.2 (0.8), totSession cpu/real = 0:00:29.0/0:00:55.7 (0.5), mem = 1868.3M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1868.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1868.3M) ***
GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (placeDesign #1) : totSession cpu/real = 0:00:29.0/0:00:55.8 (0.5), mem = 1868.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (placeDesign #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:29.8/0:00:56.6 (0.5), mem = 2020.1M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: xor_sbox
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2018.1)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2107.47 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2107.47 CPU=0:00:00.2 REAL=0:00:00.0)
The useful skew maximum allowed delay is: 0.15
*** SimplifyNetlist #1 [begin] (placeDesign #1) : totSession cpu/real = 0:00:30.1/0:00:57.1 (0.5), mem = 2099.5M

Footprint cell information for calculating maxBufDist
*info: There are 16 candidate Buffer cells
*info: There are 15 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (placeDesign #1) : cpu/real = 0:00:01.2/0:00:01.2 (0.9), totSession cpu/real = 0:00:31.3/0:00:58.4 (0.5), mem = 2076.7M
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2076.72 MB )
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 368 nets ( ignored 0 )
[NR-eGR] Layer group 1: route 368 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.479600e+04um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0  1362 
[NR-eGR]  M2  (2V)          5167  1997 
[NR-eGR]  M3  (3H)          6219   263 
[NR-eGR]  M4  (4V)          2209   126 
[NR-eGR]  M5  (5H)          1318    26 
[NR-eGR]  M6  (6V)           408     0 
[NR-eGR]  MQ  (7H)             0     0 
[NR-eGR]  LM  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total        15320  3774 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 15714um
[NR-eGR] Total length: 15320um, number of vias: 3774
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.15 sec, Curr Mem: 2060.20 MB )
Extraction called for design 'xor_sbox' of instances=376 and nets=394 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design xor_sbox.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2060.203M)
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: xor_sbox
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2063.23)
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2090.44 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2090.44 CPU=0:00:00.1 REAL=0:00:00.0)

Active setup views:
 typical_analysis_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
*** GlobalOpt #1 [begin] (placeDesign #1) : totSession cpu/real = 0:00:31.7/0:00:58.9 (0.5), mem = 2122.4M
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+---------------------+---------+-------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View      |Pathgroup|  End Point  |
+--------+--------+---------+------------+--------+---------------------+---------+-------------+
|   0.000|   0.000|   42.59%|   0:00:00.0| 2141.5M|typical_analysis_view|       NA| NA          |
+--------+--------+---------+------------+--------+---------------------+---------+-------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2141.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2141.5M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (placeDesign #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:32.8/0:01:00.1 (0.5), mem = 2075.4M
Global Opt: restore maxLocalDensity to 3.0
End: GigaOpt Global Optimization
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (placeDesign #1) : totSession cpu/real = 0:00:32.8/0:01:00.1 (0.5), mem = 2132.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 42.59
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   42.59%|        -|   0.000|   0.000|   0:00:00.0| 2134.7M|
|   42.59%|        0|   0.000|   0.000|   0:00:00.0| 2134.7M|
|   42.59%|        0|   0.000|   0.000|   0:00:00.0| 2134.7M|
|   42.59%|        0|   0.000|   0.000|   0:00:00.0| 2134.7M|
|   42.09%|       16|   0.000|   0.000|   0:00:00.0| 2169.3M|
|   42.09%|        0|   0.000|   0.000|   0:00:00.0| 2169.3M|
|   42.09%|        0|   0.000|   0.000|   0:00:00.0| 2169.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 42.09
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (placeDesign #1) : cpu/real = 0:00:01.1/0:00:01.2 (0.9), totSession cpu/real = 0:00:33.9/0:01:01.3 (0.6), mem = 2169.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2089.20M, totSessionCpu=0:00:34).
*** IncrReplace #1 [begin] (placeDesign #1) : totSession cpu/real = 0:00:34.0/0:01:01.4 (0.6), mem = 2089.2M
*** IncrReplace #1 [finish] (placeDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:34.0/0:01:01.4 (0.6), mem = 2089.2M
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 3.0 -maxLocalDensityForHardenOpt 3.0 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
*** WnsOpt #1 [begin] (placeDesign #1) : totSession cpu/real = 0:00:34.0/0:01:01.4 (0.6), mem = 2089.2M
** GigaOpt Optimizer WNS Slack 0.034 TNS Slack 0.000 Density 42.09
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2148.4M) ***

*** WnsOpt #1 [finish] (placeDesign #1) : cpu/real = 0:00:00.9/0:00:01.0 (1.0), totSession cpu/real = 0:00:34.9/0:01:02.4 (0.6), mem = 2089.4M
End: GigaOpt Optimization in WNS mode
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 3.0 -maxLocalDensityForHardenOpt 3.0 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
*** TnsOpt #1 [begin] (placeDesign #1) : totSession cpu/real = 0:00:35.0/0:01:02.4 (0.6), mem = 2089.4M
** GigaOpt Optimizer WNS Slack 0.034 TNS Slack 0.000 Density 42.09
OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2148.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=2148.6M) ***

*** TnsOpt #1 [finish] (placeDesign #1) : cpu/real = 0:00:01.0/0:00:01.2 (0.9), totSession cpu/real = 0:00:36.0/0:01:03.6 (0.6), mem = 2089.5M
End: GigaOpt Optimization in TNS mode
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (placeDesign #1) : totSession cpu/real = 0:00:36.0/0:01:03.6 (0.6), mem = 2146.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 42.09
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   42.09%|        -|   0.000|   0.000|   0:00:00.0| 2146.8M|
|   42.09%|        0|   0.000|   0.000|   0:00:00.0| 2146.8M|
|   42.09%|        0|   0.000|   0.000|   0:00:00.0| 2146.8M|
|   42.09%|        0|   0.000|   0.000|   0:00:00.0| 2146.8M|
|   42.09%|        0|   0.000|   0.000|   0:00:00.0| 2146.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 42.09
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
*** AreaOpt #2 [finish] (placeDesign #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:36.3/0:01:03.9 (0.6), mem = 2146.8M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2089.68M, totSessionCpu=0:00:36).
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (placeDesign #1) : totSession cpu/real = 0:00:36.3/0:01:03.9 (0.6), mem = 2089.7M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (placeDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:36.3/0:01:03.9 (0.6), mem = 2089.7M
End: GigaOpt Route Type Constraints Refinement
OPTC: user 20.0
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
*** DrvOpt #1 [begin] (placeDesign #1) : totSession cpu/real = 0:00:36.3/0:01:03.9 (0.6), mem = 2089.7M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 42.09%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 42.09%| 0:00:00.0|  2146.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2146.9M) ***

*** DrvOpt #1 [finish] (placeDesign #1) : cpu/real = 0:00:00.2/0:00:00.3 (0.8), totSession cpu/real = 0:00:36.5/0:01:04.2 (0.6), mem = 2089.8M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
GigaOpt: WNS bump threshold: -22.7
Begin: GigaOpt postEco optimization
GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 3.0 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
*** WnsOpt #2 [begin] (placeDesign #1) : totSession cpu/real = 0:00:36.5/0:01:04.2 (0.6), mem = 2089.8M
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 42.09
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2149.1M) ***

*** WnsOpt #2 [finish] (placeDesign #1) : cpu/real = 0:00:00.2/0:00:00.3 (0.9), totSession cpu/real = 0:00:36.7/0:01:04.4 (0.6), mem = 2090.0M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 6.122%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2090.0M)
Compute RC Scale Done ...
Register exp ratio and priority group on 0 nets on 392 nets : 

Active setup views:
 typical_analysis_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'xor_sbox' of instances=376 and nets=394 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design xor_sbox.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2076.641M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: xor_sbox
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2068.65)
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2095.86 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2095.86 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:37.0 mem=2095.9M)
OPTC: user 20.0
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1666.4M, totSessionCpu=0:00:37 **
*** Finished optDesign ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 20 ps.
Set Default Input Pin Transition as 100 ps.
Set Default Net Load as 0.05 pF. 
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#7 (mem=2040.3M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.1 mem=2040.3M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.3 mem=2040.3M) ***
No user-set net weight.
Net fanout histogram:
2		: 147 (37.5%) nets
3		: 89 (22.7%) nets
4     -	14	: 156 (39.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware pinGuide congEffort=high gpeffort=medium 
#std cell=376 (0 fixed + 376 movable) #buf cell=0 #inv cell=57 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=392 #term=1410 #term/net=3.60, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=24
stdCell: 376 single + 0 double + 0 multi
Total standard cell length = 0.7408 (mm), area = 0.0027 (mm^2)
Average module density = 0.421.
Density for the design = 0.421.
       = stdcell_area 1852 sites (2667 um^2) / alloc_area 4400 sites (6336 um^2).
Pin Density = 0.3205.
            = total # of pins 1410 / total area 4400.
=== lastAutoLevel = 6 
Clock gating cells determined by native netlist tracing.
Active setup views:
    typical_analysis_view
Iteration  6: Total net bbox = 1.313e+04 (6.74e+03 6.39e+03)
              Est.  stn bbox = 1.447e+04 (7.48e+03 6.99e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2015.0M
Iteration  7: Total net bbox = 1.365e+04 (7.02e+03 6.62e+03)
              Est.  stn bbox = 1.502e+04 (7.79e+03 7.24e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2016.0M
Iteration  8: Total net bbox = 1.289e+04 (6.54e+03 6.35e+03)
              Est.  stn bbox = 1.419e+04 (7.26e+03 6.94e+03)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 2032.0M

Iteration  9: Total net bbox = 1.577e+04 (8.01e+03 7.76e+03)
              Est.  stn bbox = 1.708e+04 (8.73e+03 8.35e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2017.0M
Iteration 10: Total net bbox = 1.577e+04 (8.01e+03 7.76e+03)
              Est.  stn bbox = 1.708e+04 (8.73e+03 8.35e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2017.0M
Iteration 11: Total net bbox = 1.577e+04 (8.01e+03 7.76e+03)
              Est.  stn bbox = 1.708e+04 (8.73e+03 8.35e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2017.0M
*** cost = 1.577e+04 (8.01e+03 7.76e+03) (cpu for global=0:00:00.6) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/2
Solver runtime cpu: 0:00:00.5 real: 0:00:00.7
Core Placement runtime cpu: 0:00:00.5 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:39.5 mem=2017.0M) ***
Total net bbox length = 1.577e+04 (8.012e+03 7.758e+03) (ext = 2.705e+03)
Move report: Detail placement moves 376 insts, mean move: 1.05 um, max move: 24.59 um 
	Max move on inst (U855): (79.41, 67.59) --> (86.00, 49.60)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1985.0MB
Summary Report:
Instances move: 376 (out of 376 movable)
Instances flipped: 0
Mean displacement: 1.05 um
Max displacement: 24.59 um (Instance: U855) (79.408, 67.595) -> (86, 49.6)
	Length: 3 sites, height: 1 rows, site name: IBM13SITE, cell type: INVX1TR
Total net bbox length = 1.553e+04 (7.814e+03 7.720e+03) (ext = 2.672e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1985.0MB
*** Finished refinePlace (0:00:39.6 mem=1985.0M) ***
*** End of Placement (cpu=0:00:02.5, real=0:00:03.0, mem=1985.0M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 9 )
Density distribution unevenness ratio = 2.989%
*** Free Virtual Timing Model ...(mem=2001.0M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 20 ps.
Set Default Input Pin Transition as 100 ps.
Set Default Net Load as 0.05 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 368 nets ( ignored 0 )
[NR-eGR] Layer group 1: route 368 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.432440e+04um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.11 seconds, mem = 1991.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0  1362 
[NR-eGR]  M2  (2V)          5134  1939 
[NR-eGR]  M3  (3H)          5978   268 
[NR-eGR]  M4  (4V)          2198   128 
[NR-eGR]  M5  (5H)          1226    28 
[NR-eGR]  M6  (6V)           289     4 
[NR-eGR]  MQ  (7H)            94     0 
[NR-eGR]  LM  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total        14919  3729 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 15534um
[NR-eGR] Total length: 14919um, number of vias: 3729
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.07 seconds, mem = 1985.5M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign concurrent flow ***
***** Total cpu  0:0:16
***** Total real time  0:0:19
**placeDesign ... cpu = 0: 0:16, real = 0: 0:19, mem = 1985.5M **
Tdgp not successfully inited but do clear! skip clearing
innovus 1> 
*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPDC-1629           4  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-7319          1  setDelayCalMode ignoreNetLoad true detec...
WARNING   IMPOPT-665          24  %s : Net has unplaced terms or is connec...
WARNING   TCLCMD-513           1  The software could not find a matching o...
ERROR     TCLCMD-917           1  Cannot find '%s' that match '%s'         
*** Message Summary: 36 warning(s), 1 error(s)

*** placeDesign #1 [finish] : cpu/real = 0:00:15.7/0:00:19.1 (0.8), totSession cpu/real = 0:00:39.8/0:01:08.1 (0.6), mem = 1985.5M
0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
PLACE ITER 1
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular place_design followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
*** placeDesign #2 [begin] : totSession cpu/real = 0:00:39.8/0:01:08.1 (0.6), mem = 1985.5M
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular place_design followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**WARN: (IMPSYT-13030):	-prePlaceOpt is disabled when -incremental option is on ***
**WARN: (IMPSP-9516):	-prePlaceOpt is disabled when -incremental option is on.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 20 ps.
Set Default Input Pin Transition as 100 ps.
Set Default Net Load as 0.05 pF. 
*** Starting placeDesign concurrent flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 20 ps.
Set Default Input Pin Transition as 100 ps.
Set Default Net Load as 0.05 pF. 
###############################################################
#  Generated by:      Cadence Innovus 21.37-s075_1
#  OS:                Linux x86_64(Host ID caen-vnc-mi04.engin.umich.edu)
#  Generated on:      Fri Feb 14 15:27:30 2025
#  Design:            xor_sbox
#  Command:           reportAnalysisMode
###############################################################
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew true -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1588.5M, totSessionCpu=0:00:40 **
**WARN: (IMPOPT-576):	24 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (placeDesign #2) : totSession cpu/real = 0:00:39.9/0:01:08.3 (0.6), mem = 1985.5M
**INFO: User settings:
setExtractRCMode -engine                preRoute
setDelayCalMode -enable_high_fanout     true
setDelayCalMode -engine                 aae
setDelayCalMode -ignoreNetLoad          false
setDelayCalMode -socv_accuracy_mode     low
setOptMode -activeHoldViews             { typical_analysis_view }
setOptMode -activeSetupViews            { typical_analysis_view }
setOptMode -autoSetupViews              { typical_analysis_view}
setOptMode -autoTDGRSetupViews          { typical_analysis_view}
setOptMode -drcMargin                   0
setOptMode -fixDrc                      true
setOptMode -maxLocalDensity             3
setOptMode -optimizeFF                  true
setOptMode -rPlace                      false
setOptMode -setupTargetSlack            0
setPlaceMode -expHiddenFastMode         1
setPlaceMode -place_global_cong_effort  high
setPlaceMode -resetCombineRFLevel       1000
setPlaceMode -timingDriven              true
setAnalysisMode -analysisType           single
setAnalysisMode -clkSrcPath             false
setAnalysisMode -clockPropagation       forcedIdeal
setAnalysisMode -usefulSkew             true
setAnalysisMode -virtualIPO             false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	text[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1593.7M, totSessionCpu=0:00:41 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1985.5M)
Extraction called for design 'xor_sbox' of instances=376 and nets=394 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design xor_sbox.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1985.547M)
*** InitOpt #1 [finish] (placeDesign #2) : cpu/real = 0:00:00.9/0:00:01.0 (0.9), totSession cpu/real = 0:00:40.8/0:01:09.3 (0.6), mem = 1985.5M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1985.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1985.5M) ***
GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (placeDesign #2) : totSession cpu/real = 0:00:40.8/0:01:09.4 (0.6), mem = 1985.5M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (placeDesign #2) : cpu/real = 0:00:00.8/0:00:00.8 (0.9), totSession cpu/real = 0:00:41.6/0:01:10.2 (0.6), mem = 2135.8M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: xor_sbox
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2133.75)
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2129.27 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2129.27 CPU=0:00:00.1 REAL=0:00:00.0)
The useful skew maximum allowed delay is: 0.15
*** SimplifyNetlist #1 [begin] (placeDesign #2) : totSession cpu/real = 0:00:42.0/0:01:10.6 (0.6), mem = 2129.3M

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (placeDesign #2) : cpu/real = 0:00:00.9/0:00:01.1 (0.9), totSession cpu/real = 0:00:42.9/0:01:11.7 (0.6), mem = 2099.3M
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2099.34 MB )
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 368 nets ( ignored 0 )
[NR-eGR] Layer group 1: route 368 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.440360e+04um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0  1362 
[NR-eGR]  M2  (2V)          5149  1979 
[NR-eGR]  M3  (3H)          6204   270 
[NR-eGR]  M4  (4V)          2040   125 
[NR-eGR]  M5  (5H)          1225    20 
[NR-eGR]  M6  (6V)           338     2 
[NR-eGR]  MQ  (7H)            41     0 
[NR-eGR]  LM  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total        14997  3758 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 15534um
[NR-eGR] Total length: 14997um, number of vias: 3758
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.16 sec, Curr Mem: 2081.83 MB )
Extraction called for design 'xor_sbox' of instances=376 and nets=394 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design xor_sbox.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2081.828M)
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: xor_sbox
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2084.85)
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2117.59 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2117.59 CPU=0:00:00.1 REAL=0:00:00.0)

Active setup views:
 typical_analysis_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=3.0, optModeMaxLocDen=3)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
*** GlobalOpt #1 [begin] (placeDesign #2) : totSession cpu/real = 0:00:43.3/0:01:12.4 (0.6), mem = 2149.6M
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+---------------------+---------+-------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View      |Pathgroup|  End Point  |
+--------+--------+---------+------------+--------+---------------------+---------+-------------+
|   0.000|   0.000|   42.09%|   0:00:00.0| 2168.7M|typical_analysis_view|       NA| NA          |
+--------+--------+---------+------------+--------+---------------------+---------+-------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2168.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2168.7M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (placeDesign #2) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:44.5/0:01:13.5 (0.6), mem = 2100.6M
Global Opt: restore maxLocalDensity to 3.0
End: GigaOpt Global Optimization
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (placeDesign #2) : totSession cpu/real = 0:00:44.5/0:01:13.6 (0.6), mem = 2157.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 42.09
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   42.09%|        -|   0.000|   0.000|   0:00:00.0| 2159.8M|
|   42.09%|        0|   0.000|   0.000|   0:00:00.0| 2159.8M|
|   42.09%|        0|   0.000|   0.000|   0:00:00.0| 2159.8M|
|   42.09%|        0|   0.000|   0.000|   0:00:01.0| 2159.8M|
|   42.07%|        1|   0.000|   0.000|   0:00:00.0| 2186.4M|
|   42.07%|        0|   0.000|   0.000|   0:00:00.0| 2186.4M|
|   42.07%|        0|   0.000|   0.000|   0:00:00.0| 2186.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 42.07
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (placeDesign #2) : cpu/real = 0:00:00.9/0:00:01.0 (0.9), totSession cpu/real = 0:00:45.4/0:01:14.6 (0.6), mem = 2186.4M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2106.36M, totSessionCpu=0:00:45).
*** IncrReplace #1 [begin] (placeDesign #2) : totSession cpu/real = 0:00:45.4/0:01:14.6 (0.6), mem = 2106.4M
*** IncrReplace #1 [finish] (placeDesign #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:45.4/0:01:14.6 (0.6), mem = 2106.4M
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 3.0 -maxLocalDensityForHardenOpt 3.0 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
*** WnsOpt #1 [begin] (placeDesign #2) : totSession cpu/real = 0:00:45.5/0:01:14.7 (0.6), mem = 2106.4M
** GigaOpt Optimizer WNS Slack 0.034 TNS Slack 0.000 Density 42.07
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2165.6M) ***

*** WnsOpt #1 [finish] (placeDesign #2) : cpu/real = 0:00:00.9/0:00:01.0 (0.9), totSession cpu/real = 0:00:46.4/0:01:15.7 (0.6), mem = 2106.5M
End: GigaOpt Optimization in WNS mode
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 3.0 -maxLocalDensityForHardenOpt 3.0 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
*** TnsOpt #1 [begin] (placeDesign #2) : totSession cpu/real = 0:00:46.4/0:01:15.7 (0.6), mem = 2106.5M
** GigaOpt Optimizer WNS Slack 0.034 TNS Slack 0.000 Density 42.07
OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2165.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2165.8M) ***

*** TnsOpt #1 [finish] (placeDesign #2) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:47.5/0:01:16.8 (0.6), mem = 2106.7M
End: GigaOpt Optimization in TNS mode
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (placeDesign #2) : totSession cpu/real = 0:00:47.5/0:01:16.8 (0.6), mem = 2163.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 42.07
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   42.07%|        -|   0.000|   0.000|   0:00:00.0| 2163.9M|
|   42.07%|        0|   0.000|   0.000|   0:00:00.0| 2163.9M|
|   42.07%|        0|   0.000|   0.000|   0:00:00.0| 2163.9M|
|   42.07%|        0|   0.000|   0.000|   0:00:00.0| 2163.9M|
|   42.07%|        0|   0.000|   0.000|   0:00:00.0| 2163.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 42.07
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
*** AreaOpt #2 [finish] (placeDesign #2) : cpu/real = 0:00:00.2/0:00:00.3 (0.8), totSession cpu/real = 0:00:47.7/0:01:17.1 (0.6), mem = 2163.9M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2106.84M, totSessionCpu=0:00:48).
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (placeDesign #2) : totSession cpu/real = 0:00:47.7/0:01:17.2 (0.6), mem = 2106.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (placeDesign #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:47.7/0:01:17.2 (0.6), mem = 2106.8M
End: GigaOpt Route Type Constraints Refinement
OPTC: user 20.0
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
*** DrvOpt #1 [begin] (placeDesign #2) : totSession cpu/real = 0:00:47.8/0:01:17.2 (0.6), mem = 2106.8M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 42.07%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 42.07%| 0:00:00.0|  2164.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2164.1M) ***

*** DrvOpt #1 [finish] (placeDesign #2) : cpu/real = 0:00:00.2/0:00:00.3 (0.7), totSession cpu/real = 0:00:48.0/0:01:17.5 (0.6), mem = 2107.0M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
GigaOpt: WNS bump threshold: -22.7
Begin: GigaOpt postEco optimization
GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 3.0 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
*** WnsOpt #2 [begin] (placeDesign #2) : totSession cpu/real = 0:00:48.0/0:01:17.5 (0.6), mem = 2107.0M
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 42.07
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2166.2M) ***

*** WnsOpt #2 [finish] (placeDesign #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:48.2/0:01:17.8 (0.6), mem = 2107.2M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 6.122%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2107.2M)
Compute RC Scale Done ...
Register exp ratio and priority group on 0 nets on 392 nets : 

Active setup views:
 typical_analysis_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'xor_sbox' of instances=376 and nets=394 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design xor_sbox.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2092.797M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: xor_sbox
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2092.8)
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2120.02 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2120.02 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:48.6 mem=2120.0M)
OPTC: user 20.0
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1682.9M, totSessionCpu=0:00:49 **
*** Finished optDesign ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 20 ps.
Set Default Input Pin Transition as 100 ps.
Set Default Net Load as 0.05 pF. 
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#7 (mem=2064.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.1 mem=2064.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.3 mem=2064.5M) ***
No user-set net weight.
Net fanout histogram:
2		: 147 (37.5%) nets
3		: 89 (22.7%) nets
4     -	14	: 156 (39.8%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware pinGuide congEffort=high gpeffort=medium 
#std cell=376 (0 fixed + 376 movable) #buf cell=0 #inv cell=57 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=392 #term=1410 #term/net=3.60, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=24
stdCell: 376 single + 0 double + 0 multi
Total standard cell length = 0.7404 (mm), area = 0.0027 (mm^2)
Average module density = 0.421.
Density for the design = 0.421.
       = stdcell_area 1851 sites (2665 um^2) / alloc_area 4400 sites (6336 um^2).
Pin Density = 0.3205.
            = total # of pins 1410 / total area 4400.
=== lastAutoLevel = 6 
Clock gating cells determined by native netlist tracing.
Active setup views:
    typical_analysis_view
Iteration  6: Total net bbox = 1.313e+04 (6.75e+03 6.38e+03)
              Est.  stn bbox = 1.446e+04 (7.49e+03 6.97e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2034.4M
Iteration  7: Total net bbox = 1.360e+04 (6.97e+03 6.63e+03)
              Est.  stn bbox = 1.496e+04 (7.73e+03 7.24e+03)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 2034.4M
Iteration  8: Total net bbox = 1.304e+04 (6.59e+03 6.45e+03)
              Est.  stn bbox = 1.434e+04 (7.30e+03 7.04e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2051.4M

Iteration  9: Total net bbox = 1.592e+04 (8.08e+03 7.85e+03)
              Est.  stn bbox = 1.724e+04 (8.79e+03 8.45e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2035.4M
Iteration 10: Total net bbox = 1.592e+04 (8.08e+03 7.85e+03)
              Est.  stn bbox = 1.724e+04 (8.79e+03 8.45e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2035.4M
Iteration 11: Total net bbox = 1.592e+04 (8.08e+03 7.85e+03)
              Est.  stn bbox = 1.724e+04 (8.79e+03 8.45e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2035.4M
*** cost = 1.592e+04 (8.08e+03 7.85e+03) (cpu for global=0:00:00.6) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/2
Solver runtime cpu: 0:00:00.5 real: 0:00:00.6
Core Placement runtime cpu: 0:00:00.5 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:51.0 mem=2035.4M) ***
Total net bbox length = 1.592e+04 (8.076e+03 7.845e+03) (ext = 2.711e+03)
Move report: Detail placement moves 376 insts, mean move: 1.29 um, max move: 20.23 um 
	Max move on inst (U804): (66.23, 85.60) --> (46.00, 85.60)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2003.4MB
Summary Report:
Instances move: 376 (out of 376 movable)
Instances flipped: 0
Mean displacement: 1.29 um
Max displacement: 20.23 um (Instance: U804) (66.233, 85.6) -> (46, 85.6)
	Length: 8 sites, height: 1 rows, site name: IBM13SITE, cell type: XOR2X1TR
Total net bbox length = 1.562e+04 (7.802e+03 7.814e+03) (ext = 2.631e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2003.4MB
*** Finished refinePlace (0:00:51.1 mem=2003.4M) ***
*** End of Placement (cpu=0:00:02.4, real=0:00:03.0, mem=2003.4M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 9 )
Density distribution unevenness ratio = 2.635%
*** Free Virtual Timing Model ...(mem=2019.4M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 20 ps.
Set Default Input Pin Transition as 100 ps.
Set Default Net Load as 0.05 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 368 nets ( ignored 0 )
[NR-eGR] Layer group 1: route 368 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.441800e+04um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.10 seconds, mem = 2009.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0  1362 
[NR-eGR]  M2  (2V)          5062  1975 
[NR-eGR]  M3  (3H)          6037   268 
[NR-eGR]  M4  (4V)          2134   139 
[NR-eGR]  M5  (5H)          1271    34 
[NR-eGR]  M6  (6V)           435     5 
[NR-eGR]  MQ  (7H)            60     2 
[NR-eGR]  LM  (8V)            37     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total        15036  3785 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 15616um
[NR-eGR] Total length: 15036um, number of vias: 3785
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.07 seconds, mem = 2007.9M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign concurrent flow ***
***** Total cpu  0:0:11
***** Total real time  0:0:13
**placeDesign ... cpu = 0: 0:11, real = 0: 0:13, mem = 2007.9M **
Tdgp not successfully inited but do clear! skip clearing
innovus 1> 
*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSYT-13030         1  -prePlaceOpt is disabled when -increment...
WARNING   IMPDC-1629           4  The default delay limit was set to %d. T...
WARNING   IMPSP-9516           1  -prePlaceOpt is disabled when -increment...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665          24  %s : Net has unplaced terms or is connec...
WARNING   TCLCMD-513           1  The software could not find a matching o...
ERROR     TCLCMD-917           1  Cannot find '%s' that match '%s'         
*** Message Summary: 36 warning(s), 1 error(s)

*** placeDesign #2 [finish] : cpu/real = 0:00:11.5/0:00:13.2 (0.9), totSession cpu/real = 0:00:51.3/0:01:21.3 (0.6), mem = 2007.9M
PLACE ITER 2
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                preRoute
setDelayCalMode -enable_high_fanout     true
setDelayCalMode -engine                 aae
setDelayCalMode -ignoreNetLoad          false
setDelayCalMode -socv_accuracy_mode     low
setOptMode -activeHoldViews             { typical_analysis_view }
setOptMode -activeSetupViews            { typical_analysis_view }
setOptMode -autoSetupViews              { typical_analysis_view}
setOptMode -autoTDGRSetupViews          { typical_analysis_view}
setOptMode -drcMargin                   0
setOptMode -fixDrc                      true
setOptMode -maxLocalDensity             0.98
setOptMode -optimizeFF                  true
setOptMode -rPlace                      true
setOptMode -setupTargetSlack            0
setPlaceMode -place_global_cong_effort  high
setPlaceMode -timingDriven              true
setAnalysisMode -analysisType           single
setAnalysisMode -clkSrcPath             true
setAnalysisMode -clockPropagation       sdcControl
setAnalysisMode -usefulSkew             true
setAnalysisMode -virtualIPO             false

*** place_opt_design #1 [begin] : totSession cpu/real = 0:00:51.3/0:01:21.4 (0.6), mem = 2007.9M
*** Starting GigaPlace ***
#optDebug: fT-E <X 2 3 1 0>
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:51.3/0:01:21.4 (0.6), mem = 2007.9M
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:51.3/0:01:21.4 (0.6), mem = 2007.9M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1601.2M, totSessionCpu=0:00:51 **
**WARN: (IMPOPT-576):	24 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:51.3/0:01:21.4 (0.6), mem = 2007.9M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	text[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1606.4M, totSessionCpu=0:00:52 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2013.95 MB )
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 368 nets ( ignored 0 )
[NR-eGR] Layer group 1: route 368 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.452600e+04um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0  1362 
[NR-eGR]  M2  (2V)          5038  1972 
[NR-eGR]  M3  (3H)          6056   271 
[NR-eGR]  M4  (4V)          2047   134 
[NR-eGR]  M5  (5H)          1364    40 
[NR-eGR]  M6  (6V)           533     5 
[NR-eGR]  MQ  (7H)            60     2 
[NR-eGR]  LM  (8V)            37     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total        15135  3786 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 15616um
[NR-eGR] Total length: 15135um, number of vias: 3786
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.14 sec, Curr Mem: 2013.95 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'xor_sbox' of instances=376 and nets=394 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design xor_sbox.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2013.945M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: xor_sbox
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2013.95)
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2057.16 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2057.16 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:53.3 mem=2057.2M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 typical_analysis_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.068%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1627.2M, totSessionCpu=0:00:53 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.0/0:00:02.3 (0.9), totSession cpu/real = 0:00:53.3/0:01:23.8 (0.6), mem = 2028.2M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2028.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2028.2M) ***
GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:53.4/0:01:23.8 (0.6), mem = 2028.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.2 (0.7), totSession cpu/real = 0:00:53.5/0:01:24.0 (0.6), mem = 2173.5M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.15
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:53.5/0:01:24.0 (0.6), mem = 2173.5M

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:54.4/0:01:24.9 (0.6), mem = 2119.6M

Active setup views:
 typical_analysis_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:54.5/0:01:25.0 (0.6), mem = 2157.7M
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+---------------------+---------+-------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View      |Pathgroup|  End Point  |
+--------+--------+---------+------------+--------+---------------------+---------+-------------+
|   0.000|   0.000|   42.07%|   0:00:00.0| 2176.8M|typical_analysis_view|       NA| NA          |
+--------+--------+---------+------------+--------+---------------------+---------+-------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2176.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2176.8M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:55.6/0:01:26.1 (0.6), mem = 2117.7M
Global Opt: restore maxLocalDensity to 0.98
End: GigaOpt Global Optimization
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:55.6/0:01:26.2 (0.6), mem = 2174.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 42.07
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   42.07%|        -|   0.000|   0.000|   0:00:00.0| 2177.0M|
|   42.07%|        0|   0.000|   0.000|   0:00:00.0| 2177.0M|
|   42.07%|        0|   0.000|   0.000|   0:00:00.0| 2177.0M|
|   42.07%|        0|   0.000|   0.000|   0:00:00.0| 2177.0M|
|   42.07%|        0|   0.000|   0.000|   0:00:00.0| 2177.0M|
|   42.07%|        0|   0.000|   0.000|   0:00:00.0| 2177.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 42.07
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:01.1 (0.8), totSession cpu/real = 0:00:56.5/0:01:27.3 (0.6), mem = 2177.0M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2119.88M, totSessionCpu=0:00:57).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:56.6/0:01:27.4 (0.6), mem = 2119.9M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  typical_analysis_view
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 368 nets ( ignored 0 )
[NR-eGR] Layer group 1: route 368 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.441800e+04um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.15 seconds, mem = 2121.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
**WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
Iteration  4: Total net bbox = 1.105e+04 (5.46e+03 5.58e+03)
              Est.  stn bbox = 1.210e+04 (6.02e+03 6.08e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2123.3M
Iteration  5: Total net bbox = 1.127e+04 (5.54e+03 5.72e+03)
              Est.  stn bbox = 1.234e+04 (6.11e+03 6.23e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2115.3M
Iteration  6: Total net bbox = 1.156e+04 (5.75e+03 5.81e+03)
              Est.  stn bbox = 1.266e+04 (6.33e+03 6.32e+03)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 2115.3M
Iteration  7: Total net bbox = 1.184e+04 (5.85e+03 6.00e+03)
              Est.  stn bbox = 1.296e+04 (6.43e+03 6.53e+03)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 2115.3M
Iteration  8: Total net bbox = 1.107e+04 (5.37e+03 5.70e+03)
              Est.  stn bbox = 1.212e+04 (5.90e+03 6.21e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2131.3M
Move report: Timing Driven Placement moves 376 insts, mean move: 11.68 um, max move: 45.67 um 
	Max move on inst (U855): (85.60, 46.00) --> (68.59, 74.67)

Finished Incremental Placement (cpu=0:00:01.5, real=0:00:01.0, mem=2115.3M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:58.2 mem=2115.3M) ***
Total net bbox length = 1.381e+04 (6.788e+03 7.017e+03) (ext = 2.553e+03)
Move report: Detail placement moves 376 insts, mean move: 0.70 um, max move: 9.53 um 
	Max move on inst (U885): (26.03, 57.10) --> (16.80, 56.80)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2083.3MB
Summary Report:
Instances move: 376 (out of 376 movable)
Instances flipped: 0
Mean displacement: 0.70 um
Max displacement: 9.53 um (Instance: U885) (26.031, 57.096) -> (16.8, 56.8)
	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: NAND2X1TR
Total net bbox length = 1.354e+04 (6.547e+03 6.992e+03) (ext = 2.529e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2083.3MB
*** Finished refinePlace (0:00:58.2 mem=2083.3M) ***
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 368 nets ( ignored 0 )
[NR-eGR] Layer group 1: route 368 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.222200e+04um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.11 seconds, mem = 2091.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0  1362 
[NR-eGR]  M2  (2V)          4052  1938 
[NR-eGR]  M3  (3H)          4736   332 
[NR-eGR]  M4  (4V)          2278   160 
[NR-eGR]  M5  (5H)          1249    47 
[NR-eGR]  M6  (6V)           549     2 
[NR-eGR]  MQ  (7H)            20     0 
[NR-eGR]  LM  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total        12884  3841 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 13539um
[NR-eGR] Total length: 12884um, number of vias: 3841
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 2091.8M
Tdgp not successfully inited but do clear! skip clearing

*** Finished incrementalPlace (cpu=0:00:01.8, real=0:00:03.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2091.8M)
Extraction called for design 'xor_sbox' of instances=376 and nets=394 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design xor_sbox.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2091.773M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:07, real = 0:00:09, mem = 1691.8M, totSessionCpu=0:00:58 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: xor_sbox
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2091.86)
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2127.07 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2127.07 CPU=0:00:00.1 REAL=0:00:00.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.1/0:00:02.7 (0.8), totSession cpu/real = 0:00:58.6/0:01:30.0 (0.7), mem = 2127.1M
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.98 -maxLocalDensityForHardenOpt 0.98 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
*** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:58.7/0:01:30.1 (0.7), mem = 2143.1M
** GigaOpt Optimizer WNS Slack 0.034 TNS Slack 0.000 Density 42.07
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2178.1M) ***

*** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:59.5/0:01:31.0 (0.7), mem = 2110.1M
End: GigaOpt Optimization in WNS mode
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.98 -maxLocalDensityForHardenOpt 0.98 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
*** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:59.6/0:01:31.0 (0.7), mem = 2110.1M
** GigaOpt Optimizer WNS Slack 0.034 TNS Slack 0.000 Density 42.07
OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2169.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2169.3M) ***

*** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:00.6/0:01:32.1 (0.7), mem = 2110.2M
End: GigaOpt Optimization in TNS mode
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:00.7/0:01:32.1 (0.7), mem = 2167.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 42.07
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   42.07%|        -|   0.000|   0.000|   0:00:00.0| 2167.5M|
|   42.07%|        0|   0.000|   0.000|   0:00:00.0| 2168.5M|
|   42.07%|        0|   0.000|   0.000|   0:00:00.0| 2168.5M|
|   42.02%|        2|   0.000|   0.000|   0:00:01.0| 2195.1M|
|   42.02%|        0|   0.000|   0.000|   0:00:00.0| 2195.1M|
|   42.02%|        0|   0.000|   0.000|   0:00:00.0| 2195.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 42.02
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 2 skipped = 0, called in commitmove = 2, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:01.0) **
*** Starting refinePlace (0:01:01 mem=2195.1M) ***
Total net bbox length = 1.354e+04 (6.547e+03 6.993e+03) (ext = 2.529e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2179.1MB
Summary Report:
Instances move: 0 (out of 376 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.354e+04 (6.547e+03 6.993e+03) (ext = 2.529e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2179.1MB
*** Finished refinePlace (0:01:01 mem=2179.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2179.1M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2195.1M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.6 (0.6), totSession cpu/real = 0:01:01.1/0:01:32.7 (0.7), mem = 2195.1M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=2114.99M, totSessionCpu=0:01:01).
OPTC: user 20.0
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:01.1/0:01:32.7 (0.7), mem = 2115.0M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 42.02%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 42.02%| 0:00:00.0|  2172.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2172.2M) ***

*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.3 (0.8), totSession cpu/real = 0:01:01.3/0:01:33.0 (0.7), mem = 2115.1M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:01 mem=2115.1M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2115.1M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2083.1MB
Summary Report:
Instances move: 0 (out of 376 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2083.1MB
*** Finished refinePlace (0:01:01 mem=2083.1M) ***
GigaOpt: WNS changes after postEco optimization: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
VT info 8.01024641873 5
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Register exp ratio and priority group on 0 nets on 392 nets : 

Active setup views:
 typical_analysis_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'xor_sbox' of instances=376 and nets=394 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design xor_sbox.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2103.789M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: xor_sbox
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2103.8)
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2131.01 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2131.01 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:02 mem=2131.0M)
OPTC: user 20.0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 368 nets ( ignored 0 )
[NR-eGR] Layer group 1: route 368 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.222560e+04um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2139.01 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:11, real = 0:00:13, mem = 1708.1M, totSessionCpu=0:01:02 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 typical_analysis_view 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.023%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:16, mem = 1709.7M, totSessionCpu=0:01:02 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:00:11, real = 0:00:16, mem = 2037.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
WARNING   IMPOPT-665          24  %s : Net has unplaced terms or is connec...
WARNING   TCLCMD-513           1  The software could not find a matching o...
ERROR     TCLCMD-917           1  Cannot find '%s' that match '%s'         
*** Message Summary: 34 warning(s), 1 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:10.7/0:00:15.2 (0.7), totSession cpu/real = 0:01:02.0/0:01:36.5 (0.6), mem = 2037.2M
#% Begin save design ... (date=02/14 15:27:59, mem=1632.1M)
% Begin Save ccopt configuration ... (date=02/14 15:27:59, mem=1632.1M)
% End Save ccopt configuration ... (date=02/14 15:27:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1632.1M, current mem=1632.1M)
% Begin Save netlist data ... (date=02/14 15:27:59, mem=1632.1M)
Writing Binary DB to xor_sbox.place.enc.dat.tmp/xor_sbox.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/14 15:27:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1632.3M, current mem=1632.3M)
Saving symbol-table file ...
Saving congestion map file xor_sbox.place.enc.dat.tmp/xor_sbox.route.congmap.gz ...
% Begin Save AAE data ... (date=02/14 15:28:00, mem=1632.3M)
Saving AAE Data ...
% End Save AAE data ... (date=02/14 15:28:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1632.3M, current mem=1632.3M)
Saving preference file xor_sbox.place.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/14 15:28:00, mem=1632.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/14 15:28:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1632.9M, current mem=1632.9M)
Saving PG file xor_sbox.place.enc.dat.tmp/xor_sbox.pg.gz, version#2, (Created by Innovus v21.37-s075_1 on Fri Feb 14 15:28:00 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2037.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/14 15:28:01, mem=1632.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/14 15:28:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1632.9M, current mem=1632.9M)
% Begin Save routing data ... (date=02/14 15:28:01, mem=1632.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2037.7M) ***
% End Save routing data ... (date=02/14 15:28:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1633.0M, current mem=1633.0M)
Saving property file xor_sbox.place.enc.dat.tmp/xor_sbox.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2040.7M) ***
Saving rc congestion map xor_sbox.place.enc.dat.tmp/xor_sbox.congmap.gz ...
Saving preRoute extracted patterns in file 'xor_sbox.place.enc.dat.tmp/xor_sbox.techData.gz' ...
Saving preRoute extraction data in directory 'xor_sbox.place.enc.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=02/14 15:28:02, mem=1633.7M)
% End Save power constraints data ... (date=02/14 15:28:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1633.7M, current mem=1633.7M)
Generated self-contained design xor_sbox.place.enc.dat.tmp
#% End save design ... (date=02/14 15:28:02, total cpu=0:00:00.8, real=0:00:03.0, peak res=1634.1M, current mem=1634.1M)
*** Message Summary: 0 warning(s), 0 error(s)

##############
###
### Run CTS...
###
##############
No clocks found... not running CTS.
################################
###
### Final Routing   .... 
###
################################
#WARNING (NRIF-82) When droutePostRouteSwapVia is set to 'false', the post route via swapping step will be performed on nets with attribute -multi_cut_via_effort, and to double cut vias.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1634.11 (MB), peak = 1712.28 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
setNanoRouteMode -drouteAutoStop               false
setNanoRouteMode -drouteFixAntenna             true
setNanoRouteMode -drouteOnGridOnly             none
setNanoRouteMode -droutePostRouteSwapVia       false
setNanoRouteMode -drouteSearchAndRepair        true
setNanoRouteMode -drouteUseMultiCutViaEffort   medium
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          22.7
setNanoRouteMode -routeAntennaCellName         ANTENNATR
setNanoRouteMode -routeBottomRoutingLayer      1
setNanoRouteMode -routeInsertAntennaDiode      true
setNanoRouteMode -routeReplaceFillerCellList   fillercelllist.txt
setNanoRouteMode -routeSelectedNetOnly         false
setNanoRouteMode -routeSiEffort                medium
setNanoRouteMode -routeTopRoutingLayer         6
setNanoRouteMode -routeWithSiDriven            false
setNanoRouteMode -routeWithSiPostRouteFix      false
setNanoRouteMode -routeWithTimingDriven        true
setNanoRouteMode -routeWithViaInPin            true
setExtractRCMode -engine                       preRoute
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setSIMode -separate_delta_delay_on_data        true

#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2057.8M, init mem=2057.8M)
*info: Placed = 376           
*info: Unplaced = 0           
Placement Density:42.02%(2663/6336)
Placement Density (including fixed std cells):42.02%(2663/6336)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2057.8M)
Turning off fast DC mode.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2048.3M) ***

globalDetailRoute

#Start globalDetailRoute on Fri Feb 14 15:28:02 2025
#
#Generating timing data, please wait...
#392 total nets, 368 already routed, 368 will ignore in trialRoute
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1611.41 (MB), peak = 1712.28 (MB)
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 21.37-s075_1
#  OS:                Linux x86_64(Host ID caen-vnc-mi04.engin.umich.edu)
#  Generated on:      Fri Feb 14 15:28:03 2025
#  Design:            xor_sbox
#  Command:           routeDesign
###############################################################
#Normalized TNS: 0.000 -> -nan, r2r 0.000 -> -nan, unit 1000.000, clk period 0.000 (ns)
#Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1630.96 (MB), peak = 1712.28 (MB)
#Library Standard Delay: 22.70ps
#Slack threshold: 45.40ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1631.02 (MB), peak = 1712.28 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1636.37 (MB), peak = 1712.28 (MB)
#Default setup view is reset to typical_analysis_view.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1636.43 (MB), peak = 1712.28 (MB)
#Current view: typical_analysis_view 
#Current enabled view: typical_analysis_view 
#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1636.43 (MB), peak = 1712.28 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=0
#need_extraction net=0 (total=394)
#NanoRoute Version 21.37-s075_1 NR230308-2354/21_17-UB
#Start routing data preparation on Fri Feb 14 15:28:08 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 392 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=6(M6)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1644.13 (MB), peak = 1712.28 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1647.11 (MB), peak = 1712.28 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1647.11 (MB), peak = 1712.28 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 26 (skipped).
#Total number of routable nets = 368.
#Total number of nets in the design = 394.
#368 routable nets do not have any wires.
#368 nets will be global routed.
#
#Finished routing data preparation on Fri Feb 14 15:28:09 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1647.11 (MB)
#Peak memory = 1712.28 (MB)
#
#
#Start global routing on Fri Feb 14 15:28:09 2025
#
#
#Start global routing initialization on Fri Feb 14 15:28:09 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Feb 14 15:28:09 2025
#
#Start routing resource analysis on Fri Feb 14 15:28:09 2025
#
#Routing resource analysis is done on Fri Feb 14 15:28:09 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H          97         153         289    38.41%
#  M2             V         226          24         289     0.00%
#  M3             H         226          24         289     0.00%
#  M4             V         191          59         289     0.00%
#  M5             H         215          35         289     0.00%
#  M6             V         250           0         289     0.00%
#  --------------------------------------------------------------
#  Total                   1205      19.63%        1734     6.40%
#
#
#
#
#Global routing data preparation is done on Fri Feb 14 15:28:09 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1647.11 (MB), peak = 1712.28 (MB)
#
#
#Global routing initialization is done on Fri Feb 14 15:28:09 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1647.11 (MB), peak = 1712.28 (MB)
#
#Skip 1/2 round for no nets in the round...
#Route nets in 2/2 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1648.09 (MB), peak = 1712.28 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1648.09 (MB), peak = 1712.28 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 26 (skipped).
#Total number of routable nets = 368.
#Total number of nets in the design = 394.
#
#368 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             368  
#-----------------------------
#        Total             368  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             368  
#-----------------------------
#        Total             368  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   M1(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M2(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M3(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M4(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M5(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M6(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 13152 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 30 um.
#Total wire length on LAYER M2 = 3168 um.
#Total wire length on LAYER M3 = 4506 um.
#Total wire length on LAYER M4 = 2664 um.
#Total wire length on LAYER M5 = 1704 um.
#Total wire length on LAYER M6 = 1080 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2900
#Up-Via Summary (total 2900):
#           
#-----------------------
# M1               1341
# M2                954
# M3                378
# M4                163
# M5                 64
#-----------------------
#                  2900 
#
#Total number of involved regular nets 164
#Maximum src to sink distance  141.3
#Average of max src_to_sink distance  54.7
#Average of ave src_to_sink distance  37.6
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.31 (MB)
#Total memory = 1648.43 (MB)
#Peak memory = 1712.28 (MB)
#
#Finished global routing on Fri Feb 14 15:28:09 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1648.43 (MB), peak = 1712.28 (MB)
#Start Track Assignment.
#Done with 663 horizontal wires in 1 hboxes and 675 vertical wires in 1 hboxes.
#Done with 158 horizontal wires in 1 hboxes and 121 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1            28.96 	  0.00%  	  0.00% 	  0.00%
# M2          3086.00 	  0.06%  	  0.00% 	  0.00%
# M3          4378.20 	  0.12%  	  0.00% 	  0.00%
# M4          2602.60 	  0.02%  	  0.00% 	  0.00%
# M5          1683.80 	  0.01%  	  0.00% 	  0.00%
# M6          1069.40 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       12848.96  	  0.06% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 12731 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 29 um.
#Total wire length on LAYER M2 = 3032 um.
#Total wire length on LAYER M3 = 4341 um.
#Total wire length on LAYER M4 = 2589 um.
#Total wire length on LAYER M5 = 1678 um.
#Total wire length on LAYER M6 = 1063 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2900
#Up-Via Summary (total 2900):
#           
#-----------------------
# M1               1341
# M2                954
# M3                378
# M4                163
# M5                 64
#-----------------------
#                  2900 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1648.43 (MB), peak = 1712.28 (MB)
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner typical_rc_corner /afs/umich.edu/class/eecs627/w25/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#(i=8, n=8 1000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV_On
# Corner(s) : 
#typical_rc_corner [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w25/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w25/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1650.43 (MB), peak = 1712.28 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.10 (MB)
#Total memory = 1654.65 (MB)
#Peak memory = 1712.28 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 181 horizontal wires in 1 hboxes and 168 vertical wires in 1 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 1 hboxes with single thread on machine with  Xeon 2.60GHz 49152KB Cache 9CPU...
#Process 0 special clock nets for rc extraction
#Total 368 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     5.85 (MB), total memory =  1661.37 (MB), peak memory =  1712.28 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1659.87 (MB), peak = 1712.28 (MB)
#RC Statistics: 1794 Res, 1165 Ground Cap, 169 XCap (Edge to Edge)
#RC V/H edge ratio: 0.40, Avg V/H Edge Length: 2655.77 (1248), Avg L-Edge Length: 15076.72 (329)
#Register nets and terms for rcdb /tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_B3QDA7.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 2527 nodes, 2159 edges, and 354 xcaps
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_B3QDA7.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2090.164M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_B3QDA7.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell xor_sbox has rcdb /tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_B3QDA7.rcdb.d specified
Cell xor_sbox, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 2090.164M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 13.64 (MB)
#Total memory = 1662.07 (MB)
#Peak memory = 1712.28 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 21.37-s075_1
#  OS:                Linux x86_64(Host ID caen-vnc-mi04.engin.umich.edu)
#  Generated on:      Fri Feb 14 15:28:12 2025
#  Design:            xor_sbox
#  Command:           routeDesign
###############################################################
#Normalized TNS: 0.000 -> -nan, r2r 0.000 -> -nan, unit 1000.000, clk period 0.000 (ns)
#Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1660.74 (MB), peak = 1712.28 (MB)
#Library Standard Delay: 22.70ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1660.74 (MB), peak = 1712.28 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1661.40 (MB), peak = 1712.28 (MB)
Worst slack reported in the design = 9999999562023526247432192.000000 (early)

*** writeDesignTiming (0:00:00.0) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1661.59 (MB), peak = 1712.28 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 368
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:01:07, real=0:01:57, peak res=1712.3M, current mem=1603.4M)
xor_sbox
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1612.8M, current mem=1612.8M)
Current (total cpu=0:01:07, real=0:01:57, peak res=1712.3M, current mem=1612.8M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1612.75 (MB), peak = 1712.28 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 368
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 18 horizontal wires in 1 hboxes and 16 vertical wires in 1 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1            28.96 	  0.00%  	  0.00% 	  0.00%
# M2          3062.40 	  0.05%  	  0.00% 	  0.00%
# M3          4367.40 	  0.10%  	  0.00% 	  0.00%
# M4          2602.20 	  0.02%  	  0.00% 	  0.00%
# M5          1683.80 	  0.01%  	  0.00% 	  0.00%
# M6          1069.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       12813.76  	  0.05% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total wire length = 12702 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 29 um.
#Total wire length on LAYER M2 = 3011 um.
#Total wire length on LAYER M3 = 4334 um.
#Total wire length on LAYER M4 = 2588 um.
#Total wire length on LAYER M5 = 1678 um.
#Total wire length on LAYER M6 = 1062 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2900
#Up-Via Summary (total 2900):
#           
#-----------------------
# M1               1341
# M2                954
# M3                378
# M4                163
# M5                 64
#-----------------------
#                  2900 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1612.75 (MB), peak = 1712.28 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:04
#Increased memory = -25.13 (MB)
#Total memory = 1612.75 (MB)
#Peak memory = 1712.28 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1613.68 (MB), peak = 1712.28 (MB)
#Complete Detail Routing.
#Total wire length = 13499 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 526 um.
#Total wire length on LAYER M2 = 4145 um.
#Total wire length on LAYER M3 = 4486 um.
#Total wire length on LAYER M4 = 2309 um.
#Total wire length on LAYER M5 = 1285 um.
#Total wire length on LAYER M6 = 747 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2925
#Total number of multi-cut vias = 1758 ( 60.1%)
#Total number of single cut vias = 1167 ( 39.9%)
#Up-Via Summary (total 2925):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               817 ( 59.5%)       555 ( 40.5%)       1372
# M2               247 ( 23.6%)       799 ( 76.4%)       1046
# M3                66 ( 20.0%)       264 ( 80.0%)        330
# M4                28 ( 21.7%)       101 ( 78.3%)        129
# M5                 9 ( 18.8%)        39 ( 81.2%)         48
#-----------------------------------------------------------
#                 1167 ( 39.9%)      1758 ( 60.1%)       2925 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.92 (MB)
#Total memory = 1613.68 (MB)
#Peak memory = 1712.28 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1613.68 (MB), peak = 1712.28 (MB)
#
#Total wire length = 13499 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 526 um.
#Total wire length on LAYER M2 = 4145 um.
#Total wire length on LAYER M3 = 4486 um.
#Total wire length on LAYER M4 = 2309 um.
#Total wire length on LAYER M5 = 1285 um.
#Total wire length on LAYER M6 = 747 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2925
#Total number of multi-cut vias = 1758 ( 60.1%)
#Total number of single cut vias = 1167 ( 39.9%)
#Up-Via Summary (total 2925):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               817 ( 59.5%)       555 ( 40.5%)       1372
# M2               247 ( 23.6%)       799 ( 76.4%)       1046
# M3                66 ( 20.0%)       264 ( 80.0%)        330
# M4                28 ( 21.7%)       101 ( 78.3%)        129
# M5                 9 ( 18.8%)        39 ( 81.2%)         48
#-----------------------------------------------------------
#                 1167 ( 39.9%)      1758 ( 60.1%)       2925 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#
#Total wire length = 13499 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 526 um.
#Total wire length on LAYER M2 = 4145 um.
#Total wire length on LAYER M3 = 4486 um.
#Total wire length on LAYER M4 = 2309 um.
#Total wire length on LAYER M5 = 1285 um.
#Total wire length on LAYER M6 = 747 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2925
#Total number of multi-cut vias = 1758 ( 60.1%)
#Total number of single cut vias = 1167 ( 39.9%)
#Up-Via Summary (total 2925):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               817 ( 59.5%)       555 ( 40.5%)       1372
# M2               247 ( 23.6%)       799 ( 76.4%)       1046
# M3                66 ( 20.0%)       264 ( 80.0%)        330
# M4                28 ( 21.7%)       101 ( 78.3%)        129
# M5                 9 ( 18.8%)        39 ( 81.2%)         48
#-----------------------------------------------------------
#                 1167 ( 39.9%)      1758 ( 60.1%)       2925 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1615.20 (MB), peak = 1712.28 (MB)
#CELL_VIEW xor_sbox,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Feb 14 15:28:15 2025
#
#
#Start Post Route Wire Spread.
#Done with 144 horizontal wires in 1 hboxes and 135 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 13658 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 527 um.
#Total wire length on LAYER M2 = 4163 um.
#Total wire length on LAYER M3 = 4531 um.
#Total wire length on LAYER M4 = 2366 um.
#Total wire length on LAYER M5 = 1321 um.
#Total wire length on LAYER M6 = 750 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2925
#Total number of multi-cut vias = 1758 ( 60.1%)
#Total number of single cut vias = 1167 ( 39.9%)
#Up-Via Summary (total 2925):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               817 ( 59.5%)       555 ( 40.5%)       1372
# M2               247 ( 23.6%)       799 ( 76.4%)       1046
# M3                66 ( 20.0%)       264 ( 80.0%)        330
# M4                28 ( 21.7%)       101 ( 78.3%)        129
# M5                 9 ( 18.8%)        39 ( 81.2%)         48
#-----------------------------------------------------------
#                 1167 ( 39.9%)      1758 ( 60.1%)       2925 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1614.04 (MB), peak = 1712.28 (MB)
#CELL_VIEW xor_sbox,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1614.04 (MB), peak = 1712.28 (MB)
#CELL_VIEW xor_sbox,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 13658 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 527 um.
#Total wire length on LAYER M2 = 4163 um.
#Total wire length on LAYER M3 = 4531 um.
#Total wire length on LAYER M4 = 2366 um.
#Total wire length on LAYER M5 = 1321 um.
#Total wire length on LAYER M6 = 750 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2925
#Total number of multi-cut vias = 1758 ( 60.1%)
#Total number of single cut vias = 1167 ( 39.9%)
#Up-Via Summary (total 2925):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               817 ( 59.5%)       555 ( 40.5%)       1372
# M2               247 ( 23.6%)       799 ( 76.4%)       1046
# M3                66 ( 20.0%)       264 ( 80.0%)        330
# M4                28 ( 21.7%)       101 ( 78.3%)        129
# M5                 9 ( 18.8%)        39 ( 81.2%)         48
#-----------------------------------------------------------
#                 1167 ( 39.9%)      1758 ( 60.1%)       2925 
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -0.65 (MB)
#Total memory = 1612.10 (MB)
#Peak memory = 1712.28 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:13
#Increased memory = -10.94 (MB)
#Total memory = 1614.59 (MB)
#Peak memory = 1712.28 (MB)
#Number of warnings = 8
#Total number of warnings = 11
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Feb 14 15:28:16 2025
#
#Default setup view is reset to typical_analysis_view.
#Default setup view is reset to typical_analysis_view.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:07, elapsed time = 00:00:14, memory = 1609.64 (MB), peak = 1712.28 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   NRDB-106             4  Diffusion area of diode '%s' is not defi...
WARNING   NRCM-120             2  Cannot open input file %s.               
WARNING   NRIG-1303            1  The congestion map does not match the GC...
WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
WARNING   TCLCMD-1403          2  '%s'                                     
*** Message Summary: 17 warning(s), 0 error(s)

AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
POSTROUTE ITER 0
Extraction called for design 'xor_sbox' of instances=376 and nets=394 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design xor_sbox.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2008.773M)
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1609.6M, totSessionCpu=0:01:10 **
**WARN: (IMPOPT-576):	24 nets have unplaced terms. 
*** optDesign #1 [begin] : totSession cpu/real = 0:01:10.1/0:01:54.1 (0.6), mem = 2008.8M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:10.1/0:01:54.1 (0.6), mem = 2008.8M
**INFO: User settings:
setNanoRouteMode -drouteAutoStop                                false
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -drouteOnGridOnly                              none
setNanoRouteMode -droutePostRouteSwapVia                        false
setNanoRouteMode -drouteSearchAndRepair                         true
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           22.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNATR
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeReplaceFillerCellList                    fillercelllist.txt
setNanoRouteMode -routeSelectedNetOnly                          false
setNanoRouteMode -routeSiEffort                                 medium
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -routeWithViaInPin                             true
setNanoRouteMode -timingEngine                                  .timing_file_1126214.tif.gz
setExtractRCMode -engine                                        preRoute
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { typical_analysis_view }
setOptMode -activeSetupViews                                    { typical_analysis_view }
setOptMode -addInst                                             true
setOptMode -addInstancePrefix                                   POSROT
setOptMode -autoSetupViews                                      { typical_analysis_view}
setOptMode -autoTDGRSetupViews                                  { typical_analysis_view}
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -maxLocalDensity                                     0.98
setOptMode -optimizeFF                                          true
setOptMode -rPlace                                              true
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_cong_effort                          high
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               forcedIdeal
setAnalysisMode -cppr                                           both
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	text[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1610.2M, totSessionCpu=0:01:10 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2010.8M, init mem=2010.8M)
*info: Placed = 376           
*info: Unplaced = 0           
Placement Density:42.02%(2663/6336)
Placement Density (including fixed std cells):42.02%(2663/6336)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2010.8M)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.4 (0.6), totSession cpu/real = 0:01:10.3/0:01:54.5 (0.6), mem = 2010.8M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
#num needed restored net=0
#need_extraction net=0 (total=394)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Fri Feb 14 15:28:17 2025
#
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1606.71 (MB), peak = 1712.28 (MB)
#Start routing data preparation on Fri Feb 14 15:28:17 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 392 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=6(M6)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1613.05 (MB), peak = 1712.28 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner typical_rc_corner /afs/umich.edu/class/eecs627/w25/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#(i=8, n=8 1000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#typical_rc_corner [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w25/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w25/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1614.05 (MB), peak = 1712.28 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1614.05 (MB)
#Peak memory = 1712.28 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 1 hboxes with single thread on machine with  Xeon 2.60GHz 49152KB Cache 9CPU...
#Process 0 special clock nets for rc extraction
#Total 368 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     2.89 (MB), total memory =  1616.94 (MB), peak memory =  1712.28 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_4m5kgG.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1621.10 (MB), peak = 1712.28 (MB)
#RC Statistics: 2276 Res, 1293 Ground Cap, 627 XCap (Edge to Edge)
#RC V/H edge ratio: 0.29, Avg V/H Edge Length: 2336.23 (1214), Avg L-Edge Length: 8706.48 (803)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_4m5kgG.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 2655 nodes, 2287 edges, and 1266 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1617.29 (MB), peak = 1712.28 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_4m5kgG.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2016.203M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_4m5kgG.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell xor_sbox has rcdb /tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_4m5kgG.rcdb.d specified
Cell xor_sbox, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:01.0 mem: 2024.203M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = 4.95 (MB)
#Total memory = 1618.00 (MB)
#Peak memory = 1712.28 (MB)
#
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(8637245)
#Calculate SNet Signature in MT (46279601)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.60GHz 49152KB Cache 9CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1611.12 (MB), peak memory =  1712.28 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1611.12 (MB), peak memory =  1712.28 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1611.12 (MB), peak memory =  1712.28 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1611.12 (MB), peak memory =  1712.28 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1611.12 (MB), peak memory =  1712.28 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.02 (MB), total memory =  1611.12 (MB), peak memory =  1712.28 (MB)
Reading RCDB with compressed RC data.
AAE DB initialization (MEM=2046.36 CPU=0:00:00.0 REAL=0:00:00.0) 
*** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:11.6/0:01:56.5 (0.6), mem = 2046.4M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2059.66 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: xor_sbox
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2059.66)
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2113.95 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2113.95 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:12 mem=2106.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:12 mem=2106.0M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: xor_sbox
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2110.44)
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 394,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2106.05 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2106.05 CPU=0:00:00.1 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2106.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2106.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2060.95)
Glitch Analysis: View typical_analysis_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View typical_analysis_view -- Total Number of Nets Analyzed = 392. 
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 394,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2102.13 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2102.13 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:13 mem=2102.1M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 typical_analysis_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.023%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:01.0/0:00:01.3 (0.8), totSession cpu/real = 0:01:12.6/0:01:57.8 (0.6), mem = 2137.2M
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1660.6M, totSessionCpu=0:01:13 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 2082.21M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.98 -numThreads 1  -glitch
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:12.7/0:01:57.9 (0.6), mem = 2082.2M
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 42.02%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 42.02%| 0:00:00.0|  2228.2M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2228.2M) ***

*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.9/0:00:01.0 (0.9), totSession cpu/real = 0:01:13.6/0:01:58.9 (0.6), mem = 2166.1M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1727.6M, totSessionCpu=0:01:14 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 2166.15M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.02min mem=2166.1M)
------------------------------------------------------------------

Setup views included:
 typical_analysis_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.023%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1727.6M, totSessionCpu=0:01:14 **
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.98 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow
*** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:13.7/0:01:59.0 (0.6), mem = 2204.5M
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 42.02
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finish Post Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2242.6M) ***
*** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.8/0:00:00.9 (0.9), totSession cpu/real = 0:01:14.5/0:01:59.9 (0.6), mem = 2175.5M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.98 -numThreads 1 -nativePathGroupFlow -usefulSkew
*** TnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:14.5/0:01:59.9 (0.6), mem = 2175.5M
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 42.02
OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2235.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2235.8M) ***
*** TnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:01:15.5/0:02:00.9 (0.6), mem = 2176.7M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in TNS mode
**INFO: flowCheckPoint #3 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:05, real = 0:00:07, mem = 1736.3M, totSessionCpu=0:01:15 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2176.87M, totSessionCpu=0:01:15).
**optDesign ... cpu = 0:00:05, real = 0:00:07, mem = 1736.3M, totSessionCpu=0:01:15 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:16 mem=2215.0M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2183.0MB
Summary Report:
Instances move: 0 (out of 376 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2183.0MB
*** Finished refinePlace (0:01:16 mem=2183.0M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns

Start Layer Assignment ...
WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 0 cadidates out of 394.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(392) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns

Start Layer Assignment ...
WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 0 cadidates out of 394.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 typical_analysis_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.023%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1682.5M, totSessionCpu=0:01:16 **
**INFO: flowCheckPoint #4 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:15.8/0:02:01.3 (0.6), mem = 2105.3M

globalDetailRoute

#Start globalDetailRoute on Fri Feb 14 15:28:23 2025
#
#num needed restored net=0
#need_extraction net=0 (total=394)
#NanoRoute Version 21.37-s075_1 NR230308-2354/21_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 26 (skipped).
#Total number of routable nets = 368.
#Total number of nets in the design = 394.
#368 routable nets have routed wires.
#No nets have been global routed.
#Start routing data preparation on Fri Feb 14 15:28:23 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 392 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=6(M6)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1686.46 (MB), peak = 1739.22 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1689.04 (MB), peak = 1739.22 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Fri Feb 14 15:28:24 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.40 (MB)
#Total memory = 1689.04 (MB)
#Peak memory = 1739.22 (MB)
#
#
#Start global routing on Fri Feb 14 15:28:24 2025
#
#
#Start global routing initialization on Fri Feb 14 15:28:24 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.40 (MB)
#Total memory = 1689.04 (MB)
#Peak memory = 1739.22 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1689.04 (MB), peak = 1739.22 (MB)
#Complete Detail Routing.
#Total wire length = 13658 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 527 um.
#Total wire length on LAYER M2 = 4163 um.
#Total wire length on LAYER M3 = 4531 um.
#Total wire length on LAYER M4 = 2366 um.
#Total wire length on LAYER M5 = 1321 um.
#Total wire length on LAYER M6 = 750 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2925
#Total number of multi-cut vias = 1758 ( 60.1%)
#Total number of single cut vias = 1167 ( 39.9%)
#Up-Via Summary (total 2925):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               817 ( 59.5%)       555 ( 40.5%)       1372
# M2               247 ( 23.6%)       799 ( 76.4%)       1046
# M3                66 ( 20.0%)       264 ( 80.0%)        330
# M4                28 ( 21.7%)       101 ( 78.3%)        129
# M5                 9 ( 18.8%)        39 ( 81.2%)         48
#-----------------------------------------------------------
#                 1167 ( 39.9%)      1758 ( 60.1%)       2925 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.09 (MB)
#Total memory = 1689.12 (MB)
#Peak memory = 1739.22 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1691.62 (MB), peak = 1739.22 (MB)
#
#Total wire length = 13658 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 527 um.
#Total wire length on LAYER M2 = 4163 um.
#Total wire length on LAYER M3 = 4531 um.
#Total wire length on LAYER M4 = 2366 um.
#Total wire length on LAYER M5 = 1321 um.
#Total wire length on LAYER M6 = 750 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2925
#Total number of multi-cut vias = 1758 ( 60.1%)
#Total number of single cut vias = 1167 ( 39.9%)
#Up-Via Summary (total 2925):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               817 ( 59.5%)       555 ( 40.5%)       1372
# M2               247 ( 23.6%)       799 ( 76.4%)       1046
# M3                66 ( 20.0%)       264 ( 80.0%)        330
# M4                28 ( 21.7%)       101 ( 78.3%)        129
# M5                 9 ( 18.8%)        39 ( 81.2%)         48
#-----------------------------------------------------------
#                 1167 ( 39.9%)      1758 ( 60.1%)       2925 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#
#Total wire length = 13658 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 527 um.
#Total wire length on LAYER M2 = 4163 um.
#Total wire length on LAYER M3 = 4531 um.
#Total wire length on LAYER M4 = 2366 um.
#Total wire length on LAYER M5 = 1321 um.
#Total wire length on LAYER M6 = 750 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2925
#Total number of multi-cut vias = 1758 ( 60.1%)
#Total number of single cut vias = 1167 ( 39.9%)
#Up-Via Summary (total 2925):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               817 ( 59.5%)       555 ( 40.5%)       1372
# M2               247 ( 23.6%)       799 ( 76.4%)       1046
# M3                66 ( 20.0%)       264 ( 80.0%)        330
# M4                28 ( 21.7%)       101 ( 78.3%)        129
# M5                 9 ( 18.8%)        39 ( 81.2%)         48
#-----------------------------------------------------------
#                 1167 ( 39.9%)      1758 ( 60.1%)       2925 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Feb 14 15:28:24 2025
#
#
#Start Post Route Wire Spread.
#Done with 22 horizontal wires in 1 hboxes and 10 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 13676 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 527 um.
#Total wire length on LAYER M2 = 4164 um.
#Total wire length on LAYER M3 = 4534 um.
#Total wire length on LAYER M4 = 2370 um.
#Total wire length on LAYER M5 = 1331 um.
#Total wire length on LAYER M6 = 750 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2925
#Total number of multi-cut vias = 1758 ( 60.1%)
#Total number of single cut vias = 1167 ( 39.9%)
#Up-Via Summary (total 2925):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               817 ( 59.5%)       555 ( 40.5%)       1372
# M2               247 ( 23.6%)       799 ( 76.4%)       1046
# M3                66 ( 20.0%)       264 ( 80.0%)        330
# M4                28 ( 21.7%)       101 ( 78.3%)        129
# M5                 9 ( 18.8%)        39 ( 81.2%)         48
#-----------------------------------------------------------
#                 1167 ( 39.9%)      1758 ( 60.1%)       2925 
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1692.60 (MB), peak = 1739.22 (MB)
#CELL_VIEW xor_sbox,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 13676 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 527 um.
#Total wire length on LAYER M2 = 4164 um.
#Total wire length on LAYER M3 = 4534 um.
#Total wire length on LAYER M4 = 2370 um.
#Total wire length on LAYER M5 = 1331 um.
#Total wire length on LAYER M6 = 750 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2925
#Total number of multi-cut vias = 1758 ( 60.1%)
#Total number of single cut vias = 1167 ( 39.9%)
#Up-Via Summary (total 2925):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               817 ( 59.5%)       555 ( 40.5%)       1372
# M2               247 ( 23.6%)       799 ( 76.4%)       1046
# M3                66 ( 20.0%)       264 ( 80.0%)        330
# M4                28 ( 21.7%)       101 ( 78.3%)        129
# M5                 9 ( 18.8%)        39 ( 81.2%)         48
#-----------------------------------------------------------
#                 1167 ( 39.9%)      1758 ( 60.1%)       2925 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 3.57 (MB)
#Total memory = 1692.60 (MB)
#Peak memory = 1739.22 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 6.98 (MB)
#Total memory = 1689.45 (MB)
#Peak memory = 1739.22 (MB)
#Number of warnings = 7
#Total number of warnings = 20
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Feb 14 15:28:24 2025
#
*** EcoRoute #1 [finish] (optDesign #1) : cpu/real = 0:00:00.5/0:00:00.9 (0.5), totSession cpu/real = 0:01:16.3/0:02:02.2 (0.6), mem = 2096.7M
**optDesign ... cpu = 0:00:06, real = 0:00:08, mem = 1688.0M, totSessionCpu=0:01:16 **
New Signature Flow (restoreNanoRouteOptions) ....
OPTC: user 20.0
**INFO: flowCheckPoint #5 PostEcoSummary
Initializing multi-corner resistance tables ...
#num needed restored net=0
#need_extraction net=0 (total=394)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Fri Feb 14 15:28:24 2025
#
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1688.47 (MB), peak = 1739.22 (MB)
#Start routing data preparation on Fri Feb 14 15:28:24 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 392 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=6(M6)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1694.81 (MB), peak = 1739.22 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner typical_rc_corner /afs/umich.edu/class/eecs627/w25/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#(i=8, n=8 1000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#typical_rc_corner [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w25/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w25/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1696.77 (MB), peak = 1739.22 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1696.77 (MB)
#Peak memory = 1739.22 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 1 hboxes with single thread on machine with  Xeon 2.60GHz 49152KB Cache 9CPU...
#Process 0 special clock nets for rc extraction
#Total 368 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     5.34 (MB), total memory =  1702.11 (MB), peak memory =  1739.22 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_yQHmFM.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1706.60 (MB), peak = 1739.22 (MB)
#RC Statistics: 2277 Res, 1294 Ground Cap, 628 XCap (Edge to Edge)
#RC V/H edge ratio: 0.28, Avg V/H Edge Length: 2311.04 (1212), Avg L-Edge Length: 8729.16 (806)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_yQHmFM.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 2656 nodes, 2288 edges, and 1268 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1702.84 (MB), peak = 1739.22 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_yQHmFM.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2111.172M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_yQHmFM.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell xor_sbox has rcdb /tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_yQHmFM.rcdb.d specified
Cell xor_sbox, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 2119.172M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = 8.66 (MB)
#Total memory = 1703.47 (MB)
#Peak memory = 1739.22 (MB)
#
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(8637245)
#Calculate SNet Signature in MT (49787254)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.60GHz 49152KB Cache 9CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1677.34 (MB), peak memory =  1739.22 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1677.34 (MB), peak memory =  1739.22 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1677.34 (MB), peak memory =  1739.22 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1677.34 (MB), peak memory =  1739.22 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1677.34 (MB), peak memory =  1739.22 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -9.57 (MB), total memory =  1677.34 (MB), peak memory =  1739.22 (MB)
**optDesign ... cpu = 0:00:08, real = 0:00:10, mem = 1677.3M, totSessionCpu=0:01:18 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: xor_sbox
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2096.16)
Reading RCDB with compressed RC data.
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 394,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2123.47 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2123.47 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2123.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2123.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2078.38)
Glitch Analysis: View typical_analysis_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View typical_analysis_view -- Total Number of Nets Analyzed = 392. 
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 394,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2117.54 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2117.54 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:18 mem=2117.5M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 typical_analysis_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.023%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:11, mem = 1692.8M, totSessionCpu=0:01:18 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #6 OptimizationRecovery
*** Check timing (0:00:00.0)
VT info 8.01024641873 5
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:08, real = 0:00:11, mem = 1692.9M, totSessionCpu=0:01:18 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2093.85M, totSessionCpu=0:01:18).
**optDesign ... cpu = 0:00:08, real = 0:00:11, mem = 1692.9M, totSessionCpu=0:01:18 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #7 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:11, mem = 1692.9M, totSessionCpu=0:01:18 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 typical_analysis_view 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.023%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:14, mem = 1693.0M, totSessionCpu=0:01:18 **
 ReSet Options after AAE Based Opt flow 
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:08.3/0:00:13.5 (0.6), totSession cpu/real = 0:01:18.4/0:02:07.6 (0.6), mem = 2094.2M
0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=02/14 15:28:30, mem=1689.7M)
% Begin Save ccopt configuration ... (date=02/14 15:28:30, mem=1689.7M)
% End Save ccopt configuration ... (date=02/14 15:28:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1689.7M, current mem=1689.7M)
% Begin Save netlist data ... (date=02/14 15:28:30, mem=1689.7M)
Writing Binary DB to xor_sbox.route_step0.enc.dat.tmp/xor_sbox.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/14 15:28:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1689.8M, current mem=1689.8M)
Saving symbol-table file ...
Saving congestion map file xor_sbox.route_step0.enc.dat.tmp/xor_sbox.route.congmap.gz ...
% Begin Save AAE data ... (date=02/14 15:28:31, mem=1690.1M)
Saving AAE Data ...
% End Save AAE data ... (date=02/14 15:28:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1690.1M, current mem=1690.1M)
Saving preference file xor_sbox.route_step0.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/14 15:28:31, mem=1690.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/14 15:28:31, total cpu=0:00:00.0, real=0:00:01.0, peak res=1690.4M, current mem=1690.4M)
Saving PG file xor_sbox.route_step0.enc.dat.tmp/xor_sbox.pg.gz, version#2, (Created by Innovus v21.37-s075_1 on Fri Feb 14 15:28:32 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2090.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/14 15:28:32, mem=1690.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/14 15:28:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1690.4M, current mem=1690.4M)
% Begin Save routing data ... (date=02/14 15:28:32, mem=1690.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2090.7M) ***
% End Save routing data ... (date=02/14 15:28:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1690.5M, current mem=1690.5M)
Saving property file xor_sbox.route_step0.enc.dat.tmp/xor_sbox.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2093.7M) ***
#Saving pin access data to file xor_sbox.route_step0.enc.dat.tmp/xor_sbox.apa ...
#
Saving preRoute extracted patterns in file 'xor_sbox.route_step0.enc.dat.tmp/xor_sbox.techData.gz' ...
Saving preRoute extraction data in directory 'xor_sbox.route_step0.enc.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=02/14 15:28:33, mem=1692.0M)
% End Save power constraints data ... (date=02/14 15:28:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1692.0M, current mem=1692.0M)
Generated self-contained design xor_sbox.route_step0.enc.dat.tmp
#% End save design ... (date=02/14 15:28:33, total cpu=0:00:00.9, real=0:00:03.0, peak res=1692.0M, current mem=1689.8M)
*** Message Summary: 0 warning(s), 0 error(s)

POSTROUTE ITER 1
#Start Inst Signature in MT(0)
#Start Net Signature in MT(8637245)
#Calculate SNet Signature in MT (49787254)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.60GHz 49152KB Cache 9CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1687.73 (MB), peak memory =  1739.22 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1687.73 (MB), peak memory =  1739.22 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1687.73 (MB), peak memory =  1739.22 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1687.73 (MB), peak memory =  1739.22 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1687.73 (MB), peak memory =  1739.22 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -2.00 (MB), total memory =  1687.73 (MB), peak memory =  1739.22 (MB)
The design is extracted. Skipping TQuantus.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1687.7M, totSessionCpu=0:01:19 **
**WARN: (IMPOPT-576):	24 nets have unplaced terms. 
*** optDesign #2 [begin] : totSession cpu/real = 0:01:19.3/0:02:11.3 (0.6), mem = 2107.8M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:19.3/0:02:11.3 (0.6), mem = 2107.8M
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteAutoStop                                false
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -drouteOnGridOnly                              none
setNanoRouteMode -droutePostRouteSpreadWire                     auto
setNanoRouteMode -droutePostRouteSwapVia                        false
setNanoRouteMode -drouteSearchAndRepair                         true
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractDesignSignature                        84364190
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           22.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNATR
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeReplaceFillerCellList                    fillercelllist.txt
setNanoRouteMode -routeSelectedNetOnly                          false
setNanoRouteMode -routeSiEffort                                 medium
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -routeWithViaInPin                             true
setNanoRouteMode -timingEngine                                  .timing_file_1126214.tif.gz
setExtractRCMode -coupled                                       true
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { typical_analysis_view }
setOptMode -addInst                                             true
setOptMode -addInstancePrefix                                   POSROT
setOptMode -autoSetupViews                                      { typical_analysis_view}
setOptMode -autoTDGRSetupViews                                  { typical_analysis_view}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -maxLocalDensity                                     0.98
setOptMode -optimizeFF                                          true
setOptMode -rPlace                                              true
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_cong_effort                          high
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	text[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1692.7M, totSessionCpu=0:01:20 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2117.8M, init mem=2117.8M)
*info: Placed = 376           
*info: Unplaced = 0           
Placement Density:42.02%(2663/6336)
Placement Density (including fixed std cells):42.02%(2663/6336)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2117.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Reading RCDB with compressed RC data.
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.7/0:00:00.8 (0.9), totSession cpu/real = 0:01:20.1/0:02:12.1 (0.6), mem = 2119.8M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #8 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(8637245)
#Calculate SNet Signature in MT (49787254)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.60GHz 49152KB Cache 9CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1689.24 (MB), peak memory =  1739.22 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1689.24 (MB), peak memory =  1739.22 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1689.24 (MB), peak memory =  1739.22 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1689.24 (MB), peak memory =  1739.22 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1689.24 (MB), peak memory =  1739.22 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -4.05 (MB), total memory =  1689.24 (MB), peak memory =  1739.22 (MB)
The design is extracted. Skipping TQuantus.
Reading RCDB with compressed RC data.

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 typical_analysis_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.023%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1688.6M, totSessionCpu=0:01:20 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
**INFO: flowCheckPoint #9 OptimizationPass1
**INFO: Start fixing DRV (Mem = 2138.59M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.98 -numThreads 1  -glitch
*** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:20.2/0:02:12.3 (0.6), mem = 2138.6M
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 42.02%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 42.02%| 0:00:00.0|  2284.6M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2284.6M) ***

*** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:21.0/0:02:13.1 (0.6), mem = 2202.5M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1748.4M, totSessionCpu=0:01:21 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 2202.53M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.02min mem=2202.5M)
------------------------------------------------------------------

Setup views included:
 typical_analysis_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.023%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1748.4M, totSessionCpu=0:01:21 **
**INFO: flowCheckPoint #10 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1748.4M, totSessionCpu=0:01:21 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2203.01M, totSessionCpu=0:01:21).
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1748.4M, totSessionCpu=0:01:21 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:21 mem=2241.2M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2209.2MB
Summary Report:
Instances move: 0 (out of 376 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2209.2MB
*** Finished refinePlace (0:01:21 mem=2209.2M) ***

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 typical_analysis_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.023%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1748.6M, totSessionCpu=0:01:21 **
**INFO: flowCheckPoint #11 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:21.3/0:02:13.7 (0.6), mem = 2176.8M

globalDetailRoute

#Start globalDetailRoute on Fri Feb 14 15:28:36 2025
#
#num needed restored net=0
#need_extraction net=0 (total=394)
#NanoRoute Version 21.37-s075_1 NR230308-2354/21_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 26 (skipped).
#Total number of routable nets = 368.
#Total number of nets in the design = 394.
#368 routable nets have routed wires.
#No nets have been global routed.
#Start routing data preparation on Fri Feb 14 15:28:36 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 392 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=6(M6)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1752.45 (MB), peak = 1754.29 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.02 (MB), peak = 1755.02 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Fri Feb 14 15:28:36 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.40 (MB)
#Total memory = 1755.02 (MB)
#Peak memory = 1755.02 (MB)
#
#
#Start global routing on Fri Feb 14 15:28:36 2025
#
#
#Start global routing initialization on Fri Feb 14 15:28:36 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.40 (MB)
#Total memory = 1755.02 (MB)
#Peak memory = 1755.02 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.02 (MB), peak = 1755.02 (MB)
#Complete Detail Routing.
#Total wire length = 13676 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 527 um.
#Total wire length on LAYER M2 = 4164 um.
#Total wire length on LAYER M3 = 4534 um.
#Total wire length on LAYER M4 = 2370 um.
#Total wire length on LAYER M5 = 1331 um.
#Total wire length on LAYER M6 = 750 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2925
#Total number of multi-cut vias = 1758 ( 60.1%)
#Total number of single cut vias = 1167 ( 39.9%)
#Up-Via Summary (total 2925):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               817 ( 59.5%)       555 ( 40.5%)       1372
# M2               247 ( 23.6%)       799 ( 76.4%)       1046
# M3                66 ( 20.0%)       264 ( 80.0%)        330
# M4                28 ( 21.7%)       101 ( 78.3%)        129
# M5                 9 ( 18.8%)        39 ( 81.2%)         48
#-----------------------------------------------------------
#                 1167 ( 39.9%)      1758 ( 60.1%)       2925 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.09 (MB)
#Total memory = 1755.11 (MB)
#Peak memory = 1755.28 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.29 (MB), peak = 1755.37 (MB)
#
#Total wire length = 13676 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 527 um.
#Total wire length on LAYER M2 = 4164 um.
#Total wire length on LAYER M3 = 4534 um.
#Total wire length on LAYER M4 = 2370 um.
#Total wire length on LAYER M5 = 1331 um.
#Total wire length on LAYER M6 = 750 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2925
#Total number of multi-cut vias = 1758 ( 60.1%)
#Total number of single cut vias = 1167 ( 39.9%)
#Up-Via Summary (total 2925):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               817 ( 59.5%)       555 ( 40.5%)       1372
# M2               247 ( 23.6%)       799 ( 76.4%)       1046
# M3                66 ( 20.0%)       264 ( 80.0%)        330
# M4                28 ( 21.7%)       101 ( 78.3%)        129
# M5                 9 ( 18.8%)        39 ( 81.2%)         48
#-----------------------------------------------------------
#                 1167 ( 39.9%)      1758 ( 60.1%)       2925 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#
#Total wire length = 13676 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 527 um.
#Total wire length on LAYER M2 = 4164 um.
#Total wire length on LAYER M3 = 4534 um.
#Total wire length on LAYER M4 = 2370 um.
#Total wire length on LAYER M5 = 1331 um.
#Total wire length on LAYER M6 = 750 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2925
#Total number of multi-cut vias = 1758 ( 60.1%)
#Total number of single cut vias = 1167 ( 39.9%)
#Up-Via Summary (total 2925):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               817 ( 59.5%)       555 ( 40.5%)       1372
# M2               247 ( 23.6%)       799 ( 76.4%)       1046
# M3                66 ( 20.0%)       264 ( 80.0%)        330
# M4                28 ( 21.7%)       101 ( 78.3%)        129
# M5                 9 ( 18.8%)        39 ( 81.2%)         48
#-----------------------------------------------------------
#                 1167 ( 39.9%)      1758 ( 60.1%)       2925 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.27 (MB)
#Total memory = 1755.29 (MB)
#Peak memory = 1755.54 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 3.51 (MB)
#Total memory = 1752.13 (MB)
#Peak memory = 1755.54 (MB)
#Number of warnings = 6
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Feb 14 15:28:36 2025
#
*** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:00.4/0:00:00.7 (0.5), totSession cpu/real = 0:01:21.6/0:02:14.4 (0.6), mem = 2162.5M
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1752.3M, totSessionCpu=0:01:22 **
New Signature Flow (restoreNanoRouteOptions) ....
OPTC: user 20.0
**INFO: flowCheckPoint #12 PostEcoSummary
Initializing multi-corner resistance tables ...
#num needed restored net=0
#need_extraction net=0 (total=394)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Fri Feb 14 15:28:37 2025
#
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1752.83 (MB), peak = 1755.54 (MB)
#Start routing data preparation on Fri Feb 14 15:28:37 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 392 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=6(M6)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1759.17 (MB), peak = 1759.17 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner typical_rc_corner /afs/umich.edu/class/eecs627/w25/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#(i=8, n=8 1000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#typical_rc_corner [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w25/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w25/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:02, memory = 1759.73 (MB), peak = 1762.36 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1759.73 (MB)
#Peak memory = 1762.36 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 1 hboxes with single thread on machine with  Xeon 2.60GHz 49152KB Cache 9CPU...
#Process 0 special clock nets for rc extraction
#Total 368 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     4.25 (MB), total memory =  1764.49 (MB), peak memory =  1764.49 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_iS3pVE.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1769.22 (MB), peak = 1769.22 (MB)
#RC Statistics: 2278 Res, 1295 Ground Cap, 628 XCap (Edge to Edge)
#RC V/H edge ratio: 0.29, Avg V/H Edge Length: 2314.81 (1214), Avg L-Edge Length: 8721.61 (805)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_iS3pVE.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 2657 nodes, 2289 edges, and 1268 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1765.87 (MB), peak = 1769.81 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_iS3pVE.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2200.906M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_iS3pVE.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell xor_sbox has rcdb /tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_iS3pVE.rcdb.d specified
Cell xor_sbox, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 2200.906M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:01
#Elapsed time = 00:00:03
#Increased memory = 6.72 (MB)
#Total memory = 1765.89 (MB)
#Peak memory = 1769.81 (MB)
#
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(8637245)
#Calculate SNet Signature in MT (49787254)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.60GHz 49152KB Cache 9CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1739.70 (MB), peak memory =  1769.81 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1739.70 (MB), peak memory =  1769.81 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1739.70 (MB), peak memory =  1769.81 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1739.70 (MB), peak memory =  1769.81 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1739.70 (MB), peak memory =  1769.81 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -9.56 (MB), total memory =  1739.70 (MB), peak memory =  1769.81 (MB)
**optDesign ... cpu = 0:00:04, real = 0:00:06, mem = 1739.7M, totSessionCpu=0:01:23 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: xor_sbox
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2171.9)
Reading RCDB with compressed RC data.
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 394,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2199.2 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2199.2 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2199.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2199.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2154.11)
Glitch Analysis: View typical_analysis_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View typical_analysis_view -- Total Number of Nets Analyzed = 392. 
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 394,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2194.28 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2194.28 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:23 mem=2194.3M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 typical_analysis_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.023%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:07, mem = 1759.5M, totSessionCpu=0:01:23 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #13 OptimizationRecovery
Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #14 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:07, mem = 1759.6M, totSessionCpu=0:01:23 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 typical_analysis_view 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.023%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:09, mem = 1759.6M, totSessionCpu=0:01:24 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:00:04.2/0:00:09.1 (0.5), totSession cpu/real = 0:01:23.6/0:02:20.4 (0.6), mem = 2172.8M
0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=02/14 15:28:42, mem=1698.8M)
% Begin Save ccopt configuration ... (date=02/14 15:28:43, mem=1698.8M)
% End Save ccopt configuration ... (date=02/14 15:28:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1698.8M, current mem=1698.8M)
% Begin Save netlist data ... (date=02/14 15:28:43, mem=1698.8M)
Writing Binary DB to xor_sbox.route_step1.enc.dat.tmp/xor_sbox.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/14 15:28:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1698.9M, current mem=1698.9M)
Saving symbol-table file ...
Saving congestion map file xor_sbox.route_step1.enc.dat.tmp/xor_sbox.route.congmap.gz ...
% Begin Save AAE data ... (date=02/14 15:28:43, mem=1698.9M)
Saving AAE Data ...
% End Save AAE data ... (date=02/14 15:28:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1698.9M, current mem=1698.9M)
Saving preference file xor_sbox.route_step1.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/14 15:28:44, mem=1699.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/14 15:28:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1699.4M, current mem=1699.4M)
Saving PG file xor_sbox.route_step1.enc.dat.tmp/xor_sbox.pg.gz, version#2, (Created by Innovus v21.37-s075_1 on Fri Feb 14 15:28:44 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2119.3M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/14 15:28:44, mem=1699.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/14 15:28:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1699.4M, current mem=1699.4M)
% Begin Save routing data ... (date=02/14 15:28:44, mem=1699.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2119.3M) ***
% End Save routing data ... (date=02/14 15:28:45, total cpu=0:00:00.0, real=0:00:01.0, peak res=1699.6M, current mem=1699.6M)
Saving property file xor_sbox.route_step1.enc.dat.tmp/xor_sbox.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2122.3M) ***
#Saving pin access data to file xor_sbox.route_step1.enc.dat.tmp/xor_sbox.apa ...
#
Saving preRoute extracted patterns in file 'xor_sbox.route_step1.enc.dat.tmp/xor_sbox.techData.gz' ...
Saving preRoute extraction data in directory 'xor_sbox.route_step1.enc.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=02/14 15:28:45, mem=1700.9M)
% End Save power constraints data ... (date=02/14 15:28:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1700.9M, current mem=1700.9M)
Generated self-contained design xor_sbox.route_step1.enc.dat.tmp
#% End save design ... (date=02/14 15:28:46, total cpu=0:00:00.8, real=0:00:03.0, peak res=1701.3M, current mem=1701.3M)
*** Message Summary: 0 warning(s), 0 error(s)

POSTROUTE ITER 2
#Start Inst Signature in MT(0)
#Start Net Signature in MT(8637245)
#Calculate SNet Signature in MT (49787254)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.60GHz 49152KB Cache 9CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1698.76 (MB), peak memory =  1772.70 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1698.76 (MB), peak memory =  1772.70 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1698.76 (MB), peak memory =  1772.70 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1698.76 (MB), peak memory =  1772.70 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1698.76 (MB), peak memory =  1772.70 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -2.48 (MB), total memory =  1698.76 (MB), peak memory =  1772.70 (MB)
The design is extracted. Skipping TQuantus.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1698.8M, totSessionCpu=0:01:24 **
**WARN: (IMPOPT-576):	24 nets have unplaced terms. 
*** optDesign #3 [begin] : totSession cpu/real = 0:01:24.5/0:02:23.9 (0.6), mem = 2140.4M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:24.5/0:02:23.9 (0.6), mem = 2140.4M
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteAutoStop                                false
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -drouteOnGridOnly                              none
setNanoRouteMode -droutePostRouteSpreadWire                     auto
setNanoRouteMode -droutePostRouteSwapVia                        false
setNanoRouteMode -drouteSearchAndRepair                         true
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractDesignSignature                        84364190
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           22.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNATR
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeReplaceFillerCellList                    fillercelllist.txt
setNanoRouteMode -routeSelectedNetOnly                          false
setNanoRouteMode -routeSiEffort                                 medium
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -routeWithViaInPin                             true
setNanoRouteMode -timingEngine                                  .timing_file_1126214.tif.gz
setExtractRCMode -coupled                                       true
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { typical_analysis_view }
setOptMode -addInst                                             true
setOptMode -addInstancePrefix                                   POSROT
setOptMode -autoSetupViews                                      { typical_analysis_view}
setOptMode -autoTDGRSetupViews                                  { typical_analysis_view}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -maxLocalDensity                                     0.98
setOptMode -optimizeFF                                          true
setOptMode -rPlace                                              true
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_cong_effort                          high
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	text[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1703.4M, totSessionCpu=0:01:25 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2146.4M, init mem=2146.4M)
*info: Placed = 376           
*info: Unplaced = 0           
Placement Density:42.02%(2663/6336)
Placement Density (including fixed std cells):42.02%(2663/6336)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2146.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
*** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.6/0:00:00.7 (0.9), totSession cpu/real = 0:01:25.1/0:02:24.6 (0.6), mem = 2146.4M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #15 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(8637245)
#Calculate SNet Signature in MT (49787254)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.60GHz 49152KB Cache 9CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1699.38 (MB), peak memory =  1772.70 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1699.38 (MB), peak memory =  1772.70 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1699.38 (MB), peak memory =  1772.70 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1699.38 (MB), peak memory =  1772.70 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1699.38 (MB), peak memory =  1772.70 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -4.04 (MB), total memory =  1699.38 (MB), peak memory =  1772.70 (MB)
The design is extracted. Skipping TQuantus.
**INFO: flowCheckPoint #16 OptimizationHold
GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 0.98 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
Reading RCDB with compressed RC data.
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:26 mem=2179.0M ***
*** BuildHoldData #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:25.7/0:02:25.2 (0.6), mem = 2179.0M
Saving timing graph ...
Done save timing graph
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: xor_sbox
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2198.01)
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 394,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2196.7 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2196.7 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2196.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2196.7M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2138.6)
Glitch Analysis: View typical_analysis_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View typical_analysis_view -- Total Number of Nets Analyzed = 392. 
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 394,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2178.77 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2178.77 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:26 mem=2178.8M)

Active hold views:
 typical_analysis_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:26 mem=2210.8M ***
OPTC: user 20.0
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:26 mem=2210.8M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:01.1 real=0:00:02.0 totSessionCpu=0:01:27 mem=2228.3M ***
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: typical_analysis_view

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 typical_analysis_view
Hold views included:
 typical_analysis_view

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.023%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1708.0M, totSessionCpu=0:01:28 **
*** BuildHoldData #1 [finish] (optDesign #3) : cpu/real = 0:00:02.4/0:00:02.8 (0.9), totSession cpu/real = 0:01:28.0/0:02:28.0 (0.6), mem = 2157.5M
*** HoldOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:28.0/0:02:28.0 (0.6), mem = 2157.5M
*info: Run optDesign holdfix with 1 thread.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.1/0:00:00.2 (0.5), totSession cpu/real = 0:01:28.1/0:02:28.2 (0.6), mem = 2268.4M
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1764.5M, totSessionCpu=0:01:28 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2215.55M, totSessionCpu=0:01:28).
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1764.5M, totSessionCpu=0:01:28 **

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:28 mem=2253.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2221.7MB
Summary Report:
Instances move: 0 (out of 376 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2221.7MB
*** Finished refinePlace (0:01:28 mem=2221.7M) ***
Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #17 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1763.9M, totSessionCpu=0:01:28 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: xor_sbox
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2201.71)
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 394,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2232.4 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2232.4 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2232.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2232.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2181.3)
Glitch Analysis: View typical_analysis_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View typical_analysis_view -- Total Number of Nets Analyzed = 392. 
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 394,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2220.47 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2220.47 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:29 mem=2220.5M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 typical_analysis_view 
Hold views included:
 typical_analysis_view

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.023%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:08, mem = 1801.8M, totSessionCpu=0:01:30 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #3 [finish] : cpu/real = 0:00:05.2/0:00:08.5 (0.6), totSession cpu/real = 0:01:29.7/0:02:32.4 (0.6), mem = 2244.7M
0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=02/14 15:28:54, mem=1745.0M)
% Begin Save ccopt configuration ... (date=02/14 15:28:54, mem=1745.0M)
% End Save ccopt configuration ... (date=02/14 15:28:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1745.0M, current mem=1745.0M)
% Begin Save netlist data ... (date=02/14 15:28:55, mem=1745.0M)
Writing Binary DB to xor_sbox.route_step2.enc.dat.tmp/xor_sbox.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/14 15:28:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1745.3M, current mem=1745.3M)
Saving symbol-table file ...
Saving congestion map file xor_sbox.route_step2.enc.dat.tmp/xor_sbox.route.congmap.gz ...
% Begin Save AAE data ... (date=02/14 15:28:56, mem=1745.5M)
Saving AAE Data ...
% End Save AAE data ... (date=02/14 15:28:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1745.5M, current mem=1745.5M)
Saving preference file xor_sbox.route_step2.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/14 15:28:56, mem=1745.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/14 15:28:57, total cpu=0:00:00.0, real=0:00:01.0, peak res=1745.9M, current mem=1745.9M)
Saving PG file xor_sbox.route_step2.enc.dat.tmp/xor_sbox.pg.gz, version#2, (Created by Innovus v21.37-s075_1 on Fri Feb 14 15:28:57 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2194.3M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/14 15:28:57, mem=1745.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/14 15:28:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1745.9M, current mem=1745.9M)
% Begin Save routing data ... (date=02/14 15:28:57, mem=1745.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2194.3M) ***
% End Save routing data ... (date=02/14 15:28:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1746.1M, current mem=1746.1M)
Saving property file xor_sbox.route_step2.enc.dat.tmp/xor_sbox.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2197.3M) ***
#Saving pin access data to file xor_sbox.route_step2.enc.dat.tmp/xor_sbox.apa ...
#
Saving preRoute extracted patterns in file 'xor_sbox.route_step2.enc.dat.tmp/xor_sbox.techData.gz' ...
Saving preRoute extraction data in directory 'xor_sbox.route_step2.enc.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=02/14 15:28:58, mem=1747.5M)
% End Save power constraints data ... (date=02/14 15:28:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1747.5M, current mem=1747.5M)
Generated self-contained design xor_sbox.route_step2.enc.dat.tmp
#% End save design ... (date=02/14 15:28:58, total cpu=0:00:00.8, real=0:00:04.0, peak res=1747.8M, current mem=1747.8M)
*** Message Summary: 0 warning(s), 0 error(s)

POSTROUTE ITER 4
#Start Inst Signature in MT(0)
#Start Net Signature in MT(8637245)
#Calculate SNet Signature in MT (49787254)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.60GHz 49152KB Cache 9CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1747.71 (MB), peak memory =  1846.55 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1747.71 (MB), peak memory =  1846.55 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1747.71 (MB), peak memory =  1846.55 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1747.71 (MB), peak memory =  1846.55 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1747.71 (MB), peak memory =  1846.55 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.01 (MB), total memory =  1747.71 (MB), peak memory =  1846.55 (MB)
The design is extracted. Skipping TQuantus.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1747.7M, totSessionCpu=0:01:31 **
**WARN: (IMPOPT-576):	24 nets have unplaced terms. 
*** optDesign #4 [begin] : totSession cpu/real = 0:01:30.5/0:02:36.3 (0.6), mem = 2204.3M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:30.5/0:02:36.3 (0.6), mem = 2204.3M
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteAutoStop                                false
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -drouteOnGridOnly                              none
setNanoRouteMode -droutePostRouteSpreadWire                     auto
setNanoRouteMode -droutePostRouteSwapVia                        false
setNanoRouteMode -drouteSearchAndRepair                         true
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractDesignSignature                        84364190
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           22.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNATR
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeReplaceFillerCellList                    fillercelllist.txt
setNanoRouteMode -routeSelectedNetOnly                          false
setNanoRouteMode -routeSiEffort                                 medium
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -routeWithViaInPin                             true
setNanoRouteMode -timingEngine                                  .timing_file_1126214.tif.gz
setExtractRCMode -coupled                                       true
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { typical_analysis_view }
setOptMode -activeSetupViews                                    { typical_analysis_view }
setOptMode -addInst                                             true
setOptMode -addInstancePrefix                                   POSROT
setOptMode -autoHoldViews                                       { typical_analysis_view}
setOptMode -autoSetupViews                                      { typical_analysis_view}
setOptMode -autoTDGRSetupViews                                  { typical_analysis_view}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -maxLocalDensity                                     0.98
setOptMode -optimizeFF                                          true
setOptMode -rPlace                                              true
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_cong_effort                          high
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	text[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1711.0M, totSessionCpu=0:01:31 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2167.3M, init mem=2167.3M)
*info: Placed = 376           
*info: Unplaced = 0           
Placement Density:42.02%(2663/6336)
Placement Density (including fixed std cells):42.02%(2663/6336)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2167.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Reading RCDB with compressed RC data.
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.7/0:00:00.8 (0.9), totSession cpu/real = 0:01:31.3/0:02:37.2 (0.6), mem = 2169.3M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #18 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(8637245)
#Calculate SNet Signature in MT (49787254)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.60GHz 49152KB Cache 9CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1707.93 (MB), peak memory =  1846.55 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1707.93 (MB), peak memory =  1846.55 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1707.93 (MB), peak memory =  1846.55 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1707.93 (MB), peak memory =  1846.55 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1707.93 (MB), peak memory =  1846.55 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -4.05 (MB), total memory =  1707.93 (MB), peak memory =  1846.55 (MB)
The design is extracted. Skipping TQuantus.
Reading RCDB with compressed RC data.

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 typical_analysis_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.023%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1707.3M, totSessionCpu=0:01:31 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
**INFO: flowCheckPoint #19 OptimizationPass1
**INFO: Start fixing DRV (Mem = 2161.45M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.98 -numThreads 1  -glitch
*** DrvOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:31.4/0:02:37.4 (0.6), mem = 2161.4M
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 42.02%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 42.02%| 0:00:00.0|  2304.3M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2304.3M) ***

*** DrvOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:32.2/0:02:38.3 (0.6), mem = 2222.3M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1770.0M, totSessionCpu=0:01:32 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 2222.26M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.02min mem=2222.3M)
------------------------------------------------------------------

Setup views included:
 typical_analysis_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.023%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1770.0M, totSessionCpu=0:01:32 **
**INFO: flowCheckPoint #20 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1771.7M, totSessionCpu=0:01:32 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2223.73M, totSessionCpu=0:01:32).
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1771.7M, totSessionCpu=0:01:32 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:32 mem=2261.9M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2229.9MB
Summary Report:
Instances move: 0 (out of 376 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2229.9MB
*** Finished refinePlace (0:01:32 mem=2229.9M) ***

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 typical_analysis_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.023%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1772.4M, totSessionCpu=0:01:33 **
**INFO: flowCheckPoint #21 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:32.5/0:02:38.8 (0.6), mem = 2208.1M

globalDetailRoute

#Start globalDetailRoute on Fri Feb 14 15:29:01 2025
#
#num needed restored net=0
#need_extraction net=0 (total=394)
#NanoRoute Version 21.37-s075_1 NR230308-2354/21_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 26 (skipped).
#Total number of routable nets = 368.
#Total number of nets in the design = 394.
#368 routable nets have routed wires.
#No nets have been global routed.
#Start routing data preparation on Fri Feb 14 15:29:01 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 392 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=6(M6)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1776.20 (MB), peak = 1846.55 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1778.78 (MB), peak = 1846.55 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Fri Feb 14 15:29:01 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.41 (MB)
#Total memory = 1778.78 (MB)
#Peak memory = 1846.55 (MB)
#
#
#Start global routing on Fri Feb 14 15:29:01 2025
#
#
#Start global routing initialization on Fri Feb 14 15:29:01 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.41 (MB)
#Total memory = 1778.78 (MB)
#Peak memory = 1846.55 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1778.78 (MB), peak = 1846.55 (MB)
#Complete Detail Routing.
#Total wire length = 13676 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 527 um.
#Total wire length on LAYER M2 = 4164 um.
#Total wire length on LAYER M3 = 4534 um.
#Total wire length on LAYER M4 = 2370 um.
#Total wire length on LAYER M5 = 1331 um.
#Total wire length on LAYER M6 = 750 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2925
#Total number of multi-cut vias = 1758 ( 60.1%)
#Total number of single cut vias = 1167 ( 39.9%)
#Up-Via Summary (total 2925):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               817 ( 59.5%)       555 ( 40.5%)       1372
# M2               247 ( 23.6%)       799 ( 76.4%)       1046
# M3                66 ( 20.0%)       264 ( 80.0%)        330
# M4                28 ( 21.7%)       101 ( 78.3%)        129
# M5                 9 ( 18.8%)        39 ( 81.2%)         48
#-----------------------------------------------------------
#                 1167 ( 39.9%)      1758 ( 60.1%)       2925 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.09 (MB)
#Total memory = 1778.87 (MB)
#Peak memory = 1846.55 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1781.36 (MB), peak = 1846.55 (MB)
#
#Total wire length = 13676 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 527 um.
#Total wire length on LAYER M2 = 4164 um.
#Total wire length on LAYER M3 = 4534 um.
#Total wire length on LAYER M4 = 2370 um.
#Total wire length on LAYER M5 = 1331 um.
#Total wire length on LAYER M6 = 750 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2925
#Total number of multi-cut vias = 1758 ( 60.1%)
#Total number of single cut vias = 1167 ( 39.9%)
#Up-Via Summary (total 2925):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               817 ( 59.5%)       555 ( 40.5%)       1372
# M2               247 ( 23.6%)       799 ( 76.4%)       1046
# M3                66 ( 20.0%)       264 ( 80.0%)        330
# M4                28 ( 21.7%)       101 ( 78.3%)        129
# M5                 9 ( 18.8%)        39 ( 81.2%)         48
#-----------------------------------------------------------
#                 1167 ( 39.9%)      1758 ( 60.1%)       2925 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#
#Total wire length = 13676 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 527 um.
#Total wire length on LAYER M2 = 4164 um.
#Total wire length on LAYER M3 = 4534 um.
#Total wire length on LAYER M4 = 2370 um.
#Total wire length on LAYER M5 = 1331 um.
#Total wire length on LAYER M6 = 750 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2925
#Total number of multi-cut vias = 1758 ( 60.1%)
#Total number of single cut vias = 1167 ( 39.9%)
#Up-Via Summary (total 2925):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               817 ( 59.5%)       555 ( 40.5%)       1372
# M2               247 ( 23.6%)       799 ( 76.4%)       1046
# M3                66 ( 20.0%)       264 ( 80.0%)        330
# M4                28 ( 21.7%)       101 ( 78.3%)        129
# M5                 9 ( 18.8%)        39 ( 81.2%)         48
#-----------------------------------------------------------
#                 1167 ( 39.9%)      1758 ( 60.1%)       2925 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.59 (MB)
#Total memory = 1781.36 (MB)
#Peak memory = 1846.55 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 5.84 (MB)
#Total memory = 1778.21 (MB)
#Peak memory = 1846.55 (MB)
#Number of warnings = 6
#Total number of warnings = 36
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Feb 14 15:29:02 2025
#
*** EcoRoute #1 [finish] (optDesign #4) : cpu/real = 0:00:00.4/0:00:00.8 (0.5), totSession cpu/real = 0:01:32.9/0:02:39.6 (0.6), mem = 2213.7M
**optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 1778.4M, totSessionCpu=0:01:33 **
New Signature Flow (restoreNanoRouteOptions) ....
OPTC: user 20.0
**INFO: flowCheckPoint #22 PostEcoSummary
Initializing multi-corner resistance tables ...
#num needed restored net=0
#need_extraction net=0 (total=394)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Fri Feb 14 15:29:02 2025
#
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1778.87 (MB), peak = 1846.55 (MB)
#Start routing data preparation on Fri Feb 14 15:29:02 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 392 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=6(M6)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1785.25 (MB), peak = 1846.55 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner typical_rc_corner /afs/umich.edu/class/eecs627/w25/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#(i=8, n=8 1000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#typical_rc_corner [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w25/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w25/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1793.02 (MB), peak = 1846.55 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1793.02 (MB)
#Peak memory = 1846.55 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 1 hboxes with single thread on machine with  Xeon 2.60GHz 49152KB Cache 9CPU...
#Process 0 special clock nets for rc extraction
#Total 368 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     6.89 (MB), total memory =  1800.42 (MB), peak memory =  1846.55 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_87ODLG.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1804.80 (MB), peak = 1846.55 (MB)
#RC Statistics: 2278 Res, 1295 Ground Cap, 628 XCap (Edge to Edge)
#RC V/H edge ratio: 0.29, Avg V/H Edge Length: 2314.81 (1214), Avg L-Edge Length: 8721.61 (805)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_87ODLG.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 2657 nodes, 2289 edges, and 1268 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1801.59 (MB), peak = 1846.55 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_87ODLG.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2263.172M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_87ODLG.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell xor_sbox has rcdb /tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_87ODLG.rcdb.d specified
Cell xor_sbox, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 2263.172M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = 16.59 (MB)
#Total memory = 1801.84 (MB)
#Peak memory = 1846.55 (MB)
#
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(8637245)
#Calculate SNet Signature in MT (49787254)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.60GHz 49152KB Cache 9CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1773.79 (MB), peak memory =  1846.55 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1773.79 (MB), peak memory =  1846.55 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1773.79 (MB), peak memory =  1846.55 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1773.79 (MB), peak memory =  1846.55 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1773.79 (MB), peak memory =  1846.55 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =   -10.34 (MB), total memory =  1773.79 (MB), peak memory =  1846.55 (MB)
**optDesign ... cpu = 0:00:04, real = 0:00:06, mem = 1773.8M, totSessionCpu=0:01:34 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: xor_sbox
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2234.16)
Reading RCDB with compressed RC data.
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 394,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2265.99 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2265.99 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2266.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2266.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2218.9)
Glitch Analysis: View typical_analysis_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View typical_analysis_view -- Total Number of Nets Analyzed = 392. 
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 394,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2259.07 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2259.07 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:35 mem=2259.1M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 typical_analysis_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.023%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:06, mem = 1790.0M, totSessionCpu=0:01:35 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #23 OptimizationRecovery
Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #24 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:06, mem = 1790.0M, totSessionCpu=0:01:35 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 typical_analysis_view 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.023%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:09, mem = 1790.2M, totSessionCpu=0:01:35 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #4 [finish] : cpu/real = 0:00:04.5/0:00:08.2 (0.5), totSession cpu/real = 0:01:35.0/0:02:44.5 (0.6), mem = 2237.2M
0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=02/14 15:29:07, mem=1729.4M)
% Begin Save ccopt configuration ... (date=02/14 15:29:07, mem=1729.4M)
% End Save ccopt configuration ... (date=02/14 15:29:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1729.4M, current mem=1729.4M)
% Begin Save netlist data ... (date=02/14 15:29:07, mem=1729.4M)
Writing Binary DB to xor_sbox.route_step6.enc.dat.tmp/xor_sbox.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/14 15:29:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1729.5M, current mem=1729.5M)
Saving symbol-table file ...
Saving congestion map file xor_sbox.route_step6.enc.dat.tmp/xor_sbox.route.congmap.gz ...
% Begin Save AAE data ... (date=02/14 15:29:07, mem=1729.5M)
Saving AAE Data ...
% End Save AAE data ... (date=02/14 15:29:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1729.5M, current mem=1729.5M)
Saving preference file xor_sbox.route_step6.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/14 15:29:08, mem=1730.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/14 15:29:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1730.0M, current mem=1730.0M)
Saving PG file xor_sbox.route_step6.enc.dat.tmp/xor_sbox.pg.gz, version#2, (Created by Innovus v21.37-s075_1 on Fri Feb 14 15:29:08 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2184.8M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/14 15:29:09, mem=1730.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/14 15:29:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1730.0M, current mem=1730.0M)
% Begin Save routing data ... (date=02/14 15:29:09, mem=1730.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2184.8M) ***
% End Save routing data ... (date=02/14 15:29:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1730.2M, current mem=1730.2M)
Saving property file xor_sbox.route_step6.enc.dat.tmp/xor_sbox.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2187.8M) ***
#Saving pin access data to file xor_sbox.route_step6.enc.dat.tmp/xor_sbox.apa ...
#
Saving preRoute extracted patterns in file 'xor_sbox.route_step6.enc.dat.tmp/xor_sbox.techData.gz' ...
Saving preRoute extraction data in directory 'xor_sbox.route_step6.enc.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=02/14 15:29:09, mem=1731.4M)
% End Save power constraints data ... (date=02/14 15:29:09, total cpu=0:00:00.0, real=0:00:01.0, peak res=1731.4M, current mem=1731.4M)
Generated self-contained design xor_sbox.route_step6.enc.dat.tmp
#% End save design ... (date=02/14 15:29:10, total cpu=0:00:00.8, real=0:00:03.0, peak res=1731.7M, current mem=1731.7M)
*** Message Summary: 0 warning(s), 0 error(s)

POSTROUTE ITER 5
#Start Inst Signature in MT(0)
#Start Net Signature in MT(8637245)
#Calculate SNet Signature in MT (49787254)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.60GHz 49152KB Cache 9CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1729.67 (MB), peak memory =  1846.55 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1729.67 (MB), peak memory =  1846.55 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1729.67 (MB), peak memory =  1846.55 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1729.67 (MB), peak memory =  1846.55 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1729.67 (MB), peak memory =  1846.55 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -2.00 (MB), total memory =  1729.67 (MB), peak memory =  1846.55 (MB)
The design is extracted. Skipping TQuantus.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1729.7M, totSessionCpu=0:01:36 **
**WARN: (IMPOPT-576):	24 nets have unplaced terms. 
*** optDesign #5 [begin] : totSession cpu/real = 0:01:35.9/0:02:48.0 (0.6), mem = 2194.8M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:35.9/0:02:48.0 (0.6), mem = 2194.8M
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteAutoStop                                false
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -drouteOnGridOnly                              none
setNanoRouteMode -droutePostRouteSpreadWire                     auto
setNanoRouteMode -droutePostRouteSwapVia                        false
setNanoRouteMode -drouteSearchAndRepair                         true
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractDesignSignature                        84364190
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           22.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNATR
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeReplaceFillerCellList                    fillercelllist.txt
setNanoRouteMode -routeSelectedNetOnly                          false
setNanoRouteMode -routeSiEffort                                 medium
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -routeWithViaInPin                             true
setNanoRouteMode -timingEngine                                  .timing_file_1126214.tif.gz
setExtractRCMode -coupled                                       true
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { typical_analysis_view }
setOptMode -addInst                                             true
setOptMode -addInstancePrefix                                   POSROT
setOptMode -autoSetupViews                                      { typical_analysis_view}
setOptMode -autoTDGRSetupViews                                  { typical_analysis_view}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -maxLocalDensity                                     0.98
setOptMode -optimizeFF                                          true
setOptMode -rPlace                                              true
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_cong_effort                          high
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	text[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1734.7M, totSessionCpu=0:01:36 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2200.8M, init mem=2200.8M)
*info: Placed = 376           
*info: Unplaced = 0           
Placement Density:42.02%(2663/6336)
Placement Density (including fixed std cells):42.02%(2663/6336)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2200.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
*** InitOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:00.6/0:00:00.7 (0.9), totSession cpu/real = 0:01:36.5/0:02:48.7 (0.6), mem = 2200.8M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #25 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(8637245)
#Calculate SNet Signature in MT (49787254)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.60GHz 49152KB Cache 9CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.01 (MB), total memory =  1730.63 (MB), peak memory =  1846.55 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1730.62 (MB), peak memory =  1846.55 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1730.62 (MB), peak memory =  1846.55 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1730.62 (MB), peak memory =  1846.55 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1730.62 (MB), peak memory =  1846.55 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -4.04 (MB), total memory =  1730.62 (MB), peak memory =  1846.55 (MB)
The design is extracted. Skipping TQuantus.
**INFO: flowCheckPoint #26 OptimizationHold
GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 0.98 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
Reading RCDB with compressed RC data.
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:37 mem=2204.8M ***
*** BuildHoldData #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:37.1/0:02:49.5 (0.6), mem = 2204.8M
Saving timing graph ...
Done save timing graph
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: xor_sbox
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2223.8)
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 394,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2222.48 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2222.48 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2222.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2222.5M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2166.39)
Glitch Analysis: View typical_analysis_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View typical_analysis_view -- Total Number of Nets Analyzed = 392. 
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 394,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2206.56 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2206.56 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:38 mem=2206.6M)

Active hold views:
 typical_analysis_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:38 mem=2238.6M ***
OPTC: user 20.0
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:38 mem=2238.6M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:01.1 real=0:00:02.0 totSessionCpu=0:01:38 mem=2281.6M ***
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: typical_analysis_view

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 typical_analysis_view
Hold views included:
 typical_analysis_view

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.023%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1733.9M, totSessionCpu=0:01:40 **
*** BuildHoldData #1 [finish] (optDesign #5) : cpu/real = 0:00:02.4/0:00:02.7 (0.9), totSession cpu/real = 0:01:39.6/0:02:52.2 (0.6), mem = 2209.7M
*** HoldOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:39.6/0:02:52.2 (0.6), mem = 2209.7M
*info: Run optDesign holdfix with 1 thread.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:00.1/0:00:00.1 (0.7), totSession cpu/real = 0:01:39.7/0:02:52.3 (0.6), mem = 2317.5M
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1790.2M, totSessionCpu=0:01:40 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2263.66M, totSessionCpu=0:01:40).
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1790.2M, totSessionCpu=0:01:40 **

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:40 mem=2301.8M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2269.8MB
Summary Report:
Instances move: 0 (out of 376 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 2269.8MB
*** Finished refinePlace (0:01:40 mem=2269.8M) ***
Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #27 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1789.6M, totSessionCpu=0:01:40 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: xor_sbox
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2250.82)
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 394,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2281.51 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2281.51 CPU=0:00:00.2 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2281.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2281.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2225.41)
Glitch Analysis: View typical_analysis_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View typical_analysis_view -- Total Number of Nets Analyzed = 392. 
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 394,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2264.58 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2264.58 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:41 mem=2264.6M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 typical_analysis_view 
Hold views included:
 typical_analysis_view

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.023%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:09, mem = 1819.2M, totSessionCpu=0:01:41 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #5 [finish] : cpu/real = 0:00:05.3/0:00:08.5 (0.6), totSession cpu/real = 0:01:41.2/0:02:56.5 (0.6), mem = 2289.8M
0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=02/14 15:29:19, mem=1762.5M)
% Begin Save ccopt configuration ... (date=02/14 15:29:19, mem=1762.5M)
% End Save ccopt configuration ... (date=02/14 15:29:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1762.5M, current mem=1762.5M)
% Begin Save netlist data ... (date=02/14 15:29:19, mem=1762.5M)
Writing Binary DB to xor_sbox.route_step7.enc.dat.tmp/xor_sbox.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/14 15:29:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1762.7M, current mem=1762.7M)
Saving symbol-table file ...
Saving congestion map file xor_sbox.route_step7.enc.dat.tmp/xor_sbox.route.congmap.gz ...
% Begin Save AAE data ... (date=02/14 15:29:19, mem=1763.0M)
Saving AAE Data ...
% End Save AAE data ... (date=02/14 15:29:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1763.0M, current mem=1763.0M)
Saving preference file xor_sbox.route_step7.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/14 15:29:20, mem=1763.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/14 15:29:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1763.4M, current mem=1763.4M)
Saving PG file xor_sbox.route_step7.enc.dat.tmp/xor_sbox.pg.gz, version#2, (Created by Innovus v21.37-s075_1 on Fri Feb 14 15:29:20 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2243.3M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/14 15:29:21, mem=1763.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/14 15:29:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1763.4M, current mem=1763.4M)
% Begin Save routing data ... (date=02/14 15:29:21, mem=1763.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2243.3M) ***
% End Save routing data ... (date=02/14 15:29:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1763.5M, current mem=1763.5M)
Saving property file xor_sbox.route_step7.enc.dat.tmp/xor_sbox.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2246.3M) ***
#Saving pin access data to file xor_sbox.route_step7.enc.dat.tmp/xor_sbox.apa ...
#
Saving preRoute extracted patterns in file 'xor_sbox.route_step7.enc.dat.tmp/xor_sbox.techData.gz' ...
Saving preRoute extraction data in directory 'xor_sbox.route_step7.enc.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=02/14 15:29:22, mem=1764.9M)
% End Save power constraints data ... (date=02/14 15:29:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1764.9M, current mem=1764.9M)
Generated self-contained design xor_sbox.route_step7.enc.dat.tmp
#% End save design ... (date=02/14 15:29:22, total cpu=0:00:00.9, real=0:00:03.0, peak res=1765.2M, current mem=1765.2M)
*** Message Summary: 0 warning(s), 0 error(s)

POSTROUTE ITER 6
#Start Inst Signature in MT(0)
#Start Net Signature in MT(8637245)
#Calculate SNet Signature in MT (49787254)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.60GHz 49152KB Cache 9CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1765.12 (MB), peak memory =  1862.89 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1765.12 (MB), peak memory =  1862.89 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1765.12 (MB), peak memory =  1862.89 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1765.12 (MB), peak memory =  1862.89 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1765.12 (MB), peak memory =  1862.89 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.01 (MB), total memory =  1765.12 (MB), peak memory =  1862.89 (MB)
The design is extracted. Skipping TQuantus.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1765.1M, totSessionCpu=0:01:42 **
**WARN: (IMPOPT-576):	24 nets have unplaced terms. 
*** optDesign #6 [begin] : totSession cpu/real = 0:01:42.2/0:03:00.2 (0.6), mem = 2255.3M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:01:42.2/0:03:00.2 (0.6), mem = 2255.3M
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteAutoStop                                false
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -drouteOnGridOnly                              none
setNanoRouteMode -droutePostRouteSpreadWire                     auto
setNanoRouteMode -droutePostRouteSwapVia                        false
setNanoRouteMode -drouteSearchAndRepair                         true
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractDesignSignature                        84364190
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           22.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNATR
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeReplaceFillerCellList                    fillercelllist.txt
setNanoRouteMode -routeSelectedNetOnly                          false
setNanoRouteMode -routeSiEffort                                 medium
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -routeWithViaInPin                             true
setNanoRouteMode -timingEngine                                  .timing_file_1126214.tif.gz
setExtractRCMode -coupled                                       true
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { typical_analysis_view }
setOptMode -activeSetupViews                                    { typical_analysis_view }
setOptMode -addInst                                             true
setOptMode -addInstancePrefix                                   POSROT
setOptMode -autoHoldViews                                       { typical_analysis_view}
setOptMode -autoSetupViews                                      { typical_analysis_view}
setOptMode -autoTDGRSetupViews                                  { typical_analysis_view}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -maxLocalDensity                                     0.98
setOptMode -optimizeFF                                          true
setOptMode -rPlace                                              true
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_cong_effort                          high
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	text[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	text[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	key[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out0[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1728.4M, totSessionCpu=0:01:43 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2218.3M, init mem=2218.3M)
*info: Placed = 376           
*info: Unplaced = 0           
Placement Density:42.02%(2663/6336)
Placement Density (including fixed std cells):42.02%(2663/6336)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2218.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Reading RCDB with compressed RC data.
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:00.7/0:00:00.8 (0.9), totSession cpu/real = 0:01:42.9/0:03:01.0 (0.6), mem = 2220.3M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #28 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(8637245)
#Calculate SNet Signature in MT (49787254)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.60GHz 49152KB Cache 9CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1725.20 (MB), peak memory =  1862.89 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1725.20 (MB), peak memory =  1862.89 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1725.20 (MB), peak memory =  1862.89 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1725.20 (MB), peak memory =  1862.89 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1725.20 (MB), peak memory =  1862.89 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -4.05 (MB), total memory =  1725.20 (MB), peak memory =  1862.89 (MB)
The design is extracted. Skipping TQuantus.
Reading RCDB with compressed RC data.
*** BuildHoldData #1 [begin] (optDesign #6) : totSession cpu/real = 0:01:42.9/0:03:01.0 (0.6), mem = 2214.3M
Saving timing graph ...
Done save timing graph
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] (BuildHoldData #1 / optDesign #6) : mem = 0.4M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: xor_sbox
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View typical_analysis_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View typical_analysis_view -- Total Number of Nets Analyzed = 392. 
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:00.4 mem=0.0M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
*** QThread HoldInit [finish] (BuildHoldData #1 / optDesign #6) : cpu/real = 0:00:00.4/0:00:00.5 (0.9), mem = 0.0M
_______________________________________________________________________
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 typical_analysis_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.023%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #6) : cpu/real = 0:00:01.0/0:00:01.8 (0.5), totSession cpu/real = 0:01:43.9/0:03:02.8 (0.6), mem = 2314.0M
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1721.6M, totSessionCpu=0:01:44 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
**INFO: flowCheckPoint #29 OptimizationPass1
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 2211.99M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.98 -numThreads 1  -glitch
*** DrvOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:01:43.9/0:03:02.9 (0.6), mem = 2212.0M
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 42.02%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 42.02%| 0:00:00.0|  2348.6M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2348.6M) ***

*** DrvOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:00.9/0:00:00.9 (0.9), totSession cpu/real = 0:01:44.8/0:03:03.8 (0.6), mem = 2265.6M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1784.4M, totSessionCpu=0:01:45 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 2265.55M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.02min mem=2265.6M)
------------------------------------------------------------------

Setup views included:
 typical_analysis_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.023%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1784.5M, totSessionCpu=0:01:45 **
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.98 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow
*** WnsOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:01:44.9/0:03:03.9 (0.6), mem = 2303.9M
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 42.02
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finish Post Route Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2323.0M) ***
*** WnsOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:00.9/0:00:01.0 (0.9), totSession cpu/real = 0:01:45.7/0:03:04.9 (0.6), mem = 2263.9M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.98 -numThreads 1 -nativePathGroupFlow -usefulSkew
*** TnsOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:01:45.8/0:03:04.9 (0.6), mem = 2263.9M
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 42.02
OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2323.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2323.1M) ***
*** TnsOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:01.0/0:00:01.1 (1.0), totSession cpu/real = 0:01:46.8/0:03:05.9 (0.6), mem = 2264.0M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in TNS mode
**INFO: flowCheckPoint #30 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1796.7M, totSessionCpu=0:01:47 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2264.20M, totSessionCpu=0:01:47).
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1796.8M, totSessionCpu=0:01:47 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:47 mem=2302.4M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2270.4MB
Summary Report:
Instances move: 0 (out of 376 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2270.4MB
*** Finished refinePlace (0:01:47 mem=2270.4M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns

Start Layer Assignment ...
WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 0 cadidates out of 394.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(392) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns

Start Layer Assignment ...
WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 0 cadidates out of 394.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 typical_analysis_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.023%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1740.9M, totSessionCpu=0:01:47 **
**INFO: flowCheckPoint #31 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #6) : totSession cpu/real = 0:01:47.2/0:03:06.4 (0.6), mem = 2207.2M

globalDetailRoute

#Start globalDetailRoute on Fri Feb 14 15:29:28 2025
#
#num needed restored net=0
#need_extraction net=0 (total=394)
#NanoRoute Version 21.37-s075_1 NR230308-2354/21_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 26 (skipped).
#Total number of routable nets = 368.
#Total number of nets in the design = 394.
#368 routable nets have routed wires.
#No nets have been global routed.
#Start routing data preparation on Fri Feb 14 15:29:29 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 392 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=6(M6)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1745.10 (MB), peak = 1862.89 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1747.59 (MB), peak = 1862.89 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Fri Feb 14 15:29:29 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.26 (MB)
#Total memory = 1747.59 (MB)
#Peak memory = 1862.89 (MB)
#
#
#Start global routing on Fri Feb 14 15:29:29 2025
#
#
#Start global routing initialization on Fri Feb 14 15:29:29 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.26 (MB)
#Total memory = 1747.59 (MB)
#Peak memory = 1862.89 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1747.59 (MB), peak = 1862.89 (MB)
#Complete Detail Routing.
#Total wire length = 13676 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 527 um.
#Total wire length on LAYER M2 = 4164 um.
#Total wire length on LAYER M3 = 4534 um.
#Total wire length on LAYER M4 = 2370 um.
#Total wire length on LAYER M5 = 1331 um.
#Total wire length on LAYER M6 = 750 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2925
#Total number of multi-cut vias = 1758 ( 60.1%)
#Total number of single cut vias = 1167 ( 39.9%)
#Up-Via Summary (total 2925):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               817 ( 59.5%)       555 ( 40.5%)       1372
# M2               247 ( 23.6%)       799 ( 76.4%)       1046
# M3                66 ( 20.0%)       264 ( 80.0%)        330
# M4                28 ( 21.7%)       101 ( 78.3%)        129
# M5                 9 ( 18.8%)        39 ( 81.2%)         48
#-----------------------------------------------------------
#                 1167 ( 39.9%)      1758 ( 60.1%)       2925 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.17 (MB)
#Total memory = 1747.77 (MB)
#Peak memory = 1862.89 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1750.22 (MB), peak = 1862.89 (MB)
#
#Total wire length = 13676 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 527 um.
#Total wire length on LAYER M2 = 4164 um.
#Total wire length on LAYER M3 = 4534 um.
#Total wire length on LAYER M4 = 2370 um.
#Total wire length on LAYER M5 = 1331 um.
#Total wire length on LAYER M6 = 750 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2925
#Total number of multi-cut vias = 1758 ( 60.1%)
#Total number of single cut vias = 1167 ( 39.9%)
#Up-Via Summary (total 2925):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               817 ( 59.5%)       555 ( 40.5%)       1372
# M2               247 ( 23.6%)       799 ( 76.4%)       1046
# M3                66 ( 20.0%)       264 ( 80.0%)        330
# M4                28 ( 21.7%)       101 ( 78.3%)        129
# M5                 9 ( 18.8%)        39 ( 81.2%)         48
#-----------------------------------------------------------
#                 1167 ( 39.9%)      1758 ( 60.1%)       2925 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#
#Total wire length = 13676 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 527 um.
#Total wire length on LAYER M2 = 4164 um.
#Total wire length on LAYER M3 = 4534 um.
#Total wire length on LAYER M4 = 2370 um.
#Total wire length on LAYER M5 = 1331 um.
#Total wire length on LAYER M6 = 750 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2925
#Total number of multi-cut vias = 1758 ( 60.1%)
#Total number of single cut vias = 1167 ( 39.9%)
#Up-Via Summary (total 2925):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               817 ( 59.5%)       555 ( 40.5%)       1372
# M2               247 ( 23.6%)       799 ( 76.4%)       1046
# M3                66 ( 20.0%)       264 ( 80.0%)        330
# M4                28 ( 21.7%)       101 ( 78.3%)        129
# M5                 9 ( 18.8%)        39 ( 81.2%)         48
#-----------------------------------------------------------
#                 1167 ( 39.9%)      1758 ( 60.1%)       2925 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 2.62 (MB)
#Total memory = 1750.22 (MB)
#Peak memory = 1862.89 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 6.14 (MB)
#Total memory = 1747.03 (MB)
#Peak memory = 1862.89 (MB)
#Number of warnings = 6
#Total number of warnings = 44
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Feb 14 15:29:29 2025
#
*** EcoRoute #1 [finish] (optDesign #6) : cpu/real = 0:00:00.4/0:00:00.9 (0.4), totSession cpu/real = 0:01:47.5/0:03:07.3 (0.6), mem = 2208.6M
**optDesign ... cpu = 0:00:05, real = 0:00:07, mem = 1747.2M, totSessionCpu=0:01:48 **
New Signature Flow (restoreNanoRouteOptions) ....
OPTC: user 20.0
**INFO: flowCheckPoint #32 PostEcoSummary
Initializing multi-corner resistance tables ...
#num needed restored net=0
#need_extraction net=0 (total=394)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Fri Feb 14 15:29:29 2025
#
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1746.75 (MB), peak = 1862.89 (MB)
#Start routing data preparation on Fri Feb 14 15:29:29 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 392 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=6(M6)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1753.13 (MB), peak = 1862.89 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner typical_rc_corner /afs/umich.edu/class/eecs627/w25/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#(i=8, n=8 1000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#typical_rc_corner [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w25/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w25/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1755.88 (MB), peak = 1862.89 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1755.88 (MB)
#Peak memory = 1862.89 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 1 hboxes with single thread on machine with  Xeon 2.60GHz 49152KB Cache 9CPU...
#Process 0 special clock nets for rc extraction
#Total 368 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     5.04 (MB), total memory =  1761.40 (MB), peak memory =  1862.89 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_g4UjT2.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1767.25 (MB), peak = 1862.89 (MB)
#RC Statistics: 2278 Res, 1295 Ground Cap, 628 XCap (Edge to Edge)
#RC V/H edge ratio: 0.29, Avg V/H Edge Length: 2314.81 (1214), Avg L-Edge Length: 8721.61 (805)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_g4UjT2.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 2657 nodes, 2289 edges, and 1268 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1762.47 (MB), peak = 1862.89 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_g4UjT2.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2247.039M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_g4UjT2.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell xor_sbox has rcdb /tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_g4UjT2.rcdb.d specified
Cell xor_sbox, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 2247.039M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = 9.38 (MB)
#Total memory = 1762.51 (MB)
#Peak memory = 1862.89 (MB)
#
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(8637245)
#Calculate SNet Signature in MT (49787254)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.60GHz 49152KB Cache 9CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1736.79 (MB), peak memory =  1862.89 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1736.79 (MB), peak memory =  1862.89 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1736.79 (MB), peak memory =  1862.89 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1736.79 (MB), peak memory =  1862.89 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1736.79 (MB), peak memory =  1862.89 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =   -10.33 (MB), total memory =  1736.79 (MB), peak memory =  1862.89 (MB)
**optDesign ... cpu = 0:00:07, real = 0:00:09, mem = 1736.8M, totSessionCpu=0:01:49 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: xor_sbox
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2218.03)
Reading RCDB with compressed RC data.
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 394,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2245.34 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2245.34 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2245.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2245.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2200.24)
Glitch Analysis: View typical_analysis_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View typical_analysis_view -- Total Number of Nets Analyzed = 392. 
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 394,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2238.4 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2238.4 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:49 mem=2238.4M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 typical_analysis_view 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.023%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:10, mem = 1753.8M, totSessionCpu=0:01:49 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #33 OptimizationRecovery
*** Check timing (0:00:00.0)
VT info 8.01024641873 5
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:07, real = 0:00:10, mem = 1753.8M, totSessionCpu=0:01:50 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2216.55M, totSessionCpu=0:01:50).
**optDesign ... cpu = 0:00:07, real = 0:00:10, mem = 1753.8M, totSessionCpu=0:01:50 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #34 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:07, real = 0:00:10, mem = 1753.9M, totSessionCpu=0:01:50 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 typical_analysis_view 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.023%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:12, mem = 1754.0M, totSessionCpu=0:01:50 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #6 [finish] : cpu/real = 0:00:07.6/0:00:12.3 (0.6), totSession cpu/real = 0:01:49.7/0:03:12.5 (0.6), mem = 2216.7M
0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=02/14 15:29:35, mem=1748.1M)
% Begin Save ccopt configuration ... (date=02/14 15:29:35, mem=1748.1M)
% End Save ccopt configuration ... (date=02/14 15:29:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1748.2M, current mem=1748.2M)
% Begin Save netlist data ... (date=02/14 15:29:35, mem=1748.2M)
Writing Binary DB to xor_sbox.route_step8.enc.dat.tmp/xor_sbox.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/14 15:29:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1748.2M, current mem=1748.2M)
Saving symbol-table file ...
Saving congestion map file xor_sbox.route_step8.enc.dat.tmp/xor_sbox.route.congmap.gz ...
% Begin Save AAE data ... (date=02/14 15:29:35, mem=1748.4M)
Saving AAE Data ...
% End Save AAE data ... (date=02/14 15:29:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1748.6M, current mem=1748.6M)
Saving preference file xor_sbox.route_step8.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/14 15:29:36, mem=1748.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/14 15:29:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1748.9M, current mem=1748.9M)
Saving PG file xor_sbox.route_step8.enc.dat.tmp/xor_sbox.pg.gz, version#2, (Created by Innovus v21.37-s075_1 on Fri Feb 14 15:29:36 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2213.2M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/14 15:29:36, mem=1748.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/14 15:29:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1748.9M, current mem=1748.9M)
% Begin Save routing data ... (date=02/14 15:29:36, mem=1748.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2213.2M) ***
% End Save routing data ... (date=02/14 15:29:37, total cpu=0:00:00.0, real=0:00:01.0, peak res=1749.1M, current mem=1749.1M)
Saving property file xor_sbox.route_step8.enc.dat.tmp/xor_sbox.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2216.2M) ***
#Saving pin access data to file xor_sbox.route_step8.enc.dat.tmp/xor_sbox.apa ...
#
Saving preRoute extracted patterns in file 'xor_sbox.route_step8.enc.dat.tmp/xor_sbox.techData.gz' ...
Saving preRoute extraction data in directory 'xor_sbox.route_step8.enc.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=02/14 15:29:37, mem=1750.5M)
% End Save power constraints data ... (date=02/14 15:29:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1750.5M, current mem=1750.5M)
Generated self-contained design xor_sbox.route_step8.enc.dat.tmp
#% End save design ... (date=02/14 15:29:38, total cpu=0:00:00.8, real=0:00:03.0, peak res=1750.8M, current mem=1750.8M)
*** Message Summary: 0 warning(s), 0 error(s)

Multicut via insertion
#WARNING (NRIF-80) When droutePostRouteSwapVia is set to 'multiCut', the post route via swapping step will be performed on all nets, and to double cut vias. To swap to DFM vias based on via weight, please set the option to 'true'.

detailRoute

#Start detailRoute on Fri Feb 14 15:29:38 2025
#
Initializing multi-corner resistance tables ...
#num needed restored net=0
#need_extraction net=0 (total=394)
#NanoRoute Version 21.37-s075_1 NR230308-2354/21_17-UB
#Start routing data preparation on Fri Feb 14 15:29:38 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 392 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=6(M6)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.08 (MB), peak = 1862.89 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1757.65 (MB), peak = 1862.89 (MB)
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#Start reading timing information from file .timing_file_1126214.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 24 ports, 376 instances from timing file .timing_file_1126214.tif.gz.
#
#Start Post Route via swapping...
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1759.26 (MB), peak = 1862.89 (MB)
#CELL_VIEW xor_sbox,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total wire length = 13676 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 527 um.
#Total wire length on LAYER M2 = 4164 um.
#Total wire length on LAYER M3 = 4534 um.
#Total wire length on LAYER M4 = 2370 um.
#Total wire length on LAYER M5 = 1331 um.
#Total wire length on LAYER M6 = 750 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2925
#Total number of multi-cut vias = 2224 ( 76.0%)
#Total number of single cut vias = 701 ( 24.0%)
#Up-Via Summary (total 2925):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               680 ( 49.6%)       692 ( 50.4%)       1372
# M2                18 (  1.7%)      1028 ( 98.3%)       1046
# M3                 3 (  0.9%)       327 ( 99.1%)        330
# M4                 0 (  0.0%)       129 (100.0%)        129
# M5                 0 (  0.0%)        48 (100.0%)         48
#-----------------------------------------------------------
#                  701 ( 24.0%)      2224 ( 76.0%)       2925 
#
#
#detailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = -13.76 (MB)
#Total memory = 1737.05 (MB)
#Peak memory = 1862.89 (MB)
#Number of warnings = 5
#Total number of warnings = 52
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Fri Feb 14 15:29:39 2025
#
0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
#% Begin save design ... (date=02/14 15:29:39, mem=1737.1M)
% Begin Save ccopt configuration ... (date=02/14 15:29:39, mem=1737.1M)
% End Save ccopt configuration ... (date=02/14 15:29:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1737.1M, current mem=1737.1M)
% Begin Save netlist data ... (date=02/14 15:29:39, mem=1737.1M)
Writing Binary DB to xor_sbox.route.enc.dat.tmp/xor_sbox.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/14 15:29:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1737.1M, current mem=1737.1M)
Saving symbol-table file ...
Saving congestion map file xor_sbox.route.enc.dat.tmp/xor_sbox.route.congmap.gz ...
% Begin Save AAE data ... (date=02/14 15:29:39, mem=1737.1M)
Saving AAE Data ...
% End Save AAE data ... (date=02/14 15:29:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1737.1M, current mem=1737.1M)
Saving preference file xor_sbox.route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/14 15:29:40, mem=1737.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/14 15:29:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1737.1M, current mem=1737.1M)
Saving PG file xor_sbox.route.enc.dat.tmp/xor_sbox.pg.gz, version#2, (Created by Innovus v21.37-s075_1 on Fri Feb 14 15:29:40 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2220.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/14 15:29:40, mem=1737.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/14 15:29:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1737.1M, current mem=1737.1M)
% Begin Save routing data ... (date=02/14 15:29:40, mem=1737.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2220.7M) ***
% End Save routing data ... (date=02/14 15:29:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1737.1M, current mem=1737.1M)
Saving property file xor_sbox.route.enc.dat.tmp/xor_sbox.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2223.7M) ***
#Saving pin access data to file xor_sbox.route.enc.dat.tmp/xor_sbox.apa ...
#
Saving preRoute extracted patterns in file 'xor_sbox.route.enc.dat.tmp/xor_sbox.techData.gz' ...
Saving preRoute extraction data in directory 'xor_sbox.route.enc.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=02/14 15:29:41, mem=1737.1M)
% End Save power constraints data ... (date=02/14 15:29:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1737.1M, current mem=1737.1M)
Generated self-contained design xor_sbox.route.enc.dat.tmp
#% End save design ... (date=02/14 15:29:42, total cpu=0:00:00.8, real=0:00:03.0, peak res=1737.1M, current mem=1737.1M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   NRDB-106             6  Diffusion area of diode '%s' is not defi...
WARNING   NRDB-194             3   No setup time constraints read in       
WARNING   NRCM-120             6  Cannot open input file %s.               
*** Message Summary: 10 warning(s), 0 error(s)

**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 3 filler insts (cell FILL64TR / prefix FILLER).
*INFO:   Added 20 filler insts (cell FILL32TR / prefix FILLER).
*INFO:   Added 26 filler insts (cell FILL16TR / prefix FILLER).
*INFO:   Added 25 filler insts (cell FILL8TR / prefix FILLER).
*INFO:   Added 117 filler insts (cell FILL4TR / prefix FILLER).
*INFO:   Added 221 filler insts (cell FILL2TR / prefix FILLER).
*INFO:   Added 193 filler insts (cell FILL1TR / prefix FILLER).
*INFO: Total 605 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 605 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.

Start fixing mincut vias at Fri Feb 14 15:29:42 2025
No minimum cut violation markers found on special net vias.
End fixing mincut vias at Fri Feb 14 15:29:42 2025

Start fixing minstep vias at Fri Feb 14 15:29:42 2025
**WARN: (IMPPP-592):	No MINSTEP rule defined.
End fixing minstep vias at Fri Feb 14 15:29:42 2025

Start fixing short vias at Fri Feb 14 15:29:42 2025
End fixing short vias at Fri Feb 14 15:29:42 2025
 *** Starting Verify Geometry (MEM: 2196.7) ***

**WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2560
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 334.9M)

VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Feb 14 15:29:42 2025

Design Name: xor_sbox
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (100.0000, 100.0000)
Error Limit = 1000000; Warning Limit = 500000
Check specified nets
**WARN: (IMPVFC-97):	IO pin text[7] of net text[7] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin text[6] of net text[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin text[5] of net text[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin text[4] of net text[4] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin text[3] of net text[3] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin text[2] of net text[2] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin text[1] of net text[1] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin text[0] of net text[0] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin key[7] of net key[7] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin key[6] of net key[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin key[5] of net key[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin key[4] of net key[4] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin key[3] of net key[3] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin key[2] of net key[2] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin key[1] of net key[1] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin key[0] of net key[0] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out0[7] of net out0[7] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out0[6] of net out0[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out0[5] of net out0[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out0[4] of net out0[4] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Feb 14 15:29:42 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)


******* START VERIFY ANTENNA ********
Report File: xor_sbox.antenna.rpt
LEF Macro File: xor_sbox.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.0  MEM: 0.000M)


detailRoute -fix_drc

#Start detailRoute on Fri Feb 14 15:29:43 2025
#
Initializing multi-corner resistance tables ...
#num needed restored net=0
#need_extraction net=0 (total=394)
#NanoRoute Version 21.37-s075_1 NR230308-2354/21_17-UB
#WARNING (NRDR-122) Fix drc only. Post-routing optimization cannot be done.
#Start routing data preparation on Fri Feb 14 15:29:43 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 392 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=6(M6)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1745.07 (MB), peak = 1862.89 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1747.64 (MB), peak = 1862.89 (MB)
#Start reading timing information from file .timing_file_1126214.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 24 ports, 376 instances from timing file .timing_file_1126214.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#605 out of 981 instances (61.7%) need to be verified(marked ipoed), dirty area = 42.4%.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1747.95 (MB), peak = 1862.89 (MB)
#Complete Detail Routing.
#Total wire length = 13676 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 527 um.
#Total wire length on LAYER M2 = 4164 um.
#Total wire length on LAYER M3 = 4534 um.
#Total wire length on LAYER M4 = 2370 um.
#Total wire length on LAYER M5 = 1331 um.
#Total wire length on LAYER M6 = 750 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2925
#Total number of multi-cut vias = 2224 ( 76.0%)
#Total number of single cut vias = 701 ( 24.0%)
#Up-Via Summary (total 2925):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               680 ( 49.6%)       692 ( 50.4%)       1372
# M2                18 (  1.7%)      1028 ( 98.3%)       1046
# M3                 3 (  0.9%)       327 ( 99.1%)        330
# M4                 0 (  0.0%)       129 (100.0%)        129
# M5                 0 (  0.0%)        48 (100.0%)         48
#-----------------------------------------------------------
#                  701 ( 24.0%)      2224 ( 76.0%)       2925 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.96 (MB)
#Total memory = 1747.95 (MB)
#Peak memory = 1862.89 (MB)
#
#detailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = -81.85 (MB)
#Total memory = 1744.81 (MB)
#Peak memory = 1862.89 (MB)
#Number of warnings = 4
#Total number of warnings = 56
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Fri Feb 14 15:29:43 2025
#
**WARN: (IMPSPR-320):	Command "editDeleteViolations" is obsolete and will be removed in future releases. Use "editDelete -regular_wire_with_drc" instead. You should update "editDeleteViolations" to "editDelete -regular_wire_with_drc" in your script.

globalDetailRoute

#Start globalDetailRoute on Fri Feb 14 15:29:43 2025
#
#Warning: design is detail-routed. Trial route is skipped!
Initializing multi-corner resistance tables ...
#num needed restored net=0
#need_extraction net=0 (total=394)
#Start reading timing information from file .timing_file_1126214.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 24 ports, 376 instances from timing file .timing_file_1126214.tif.gz.
#NanoRoute Version 21.37-s075_1 NR230308-2354/21_17-UB
#Total number of trivial nets (e.g. < 2 pins) = 26 (skipped).
#Total number of routable nets = 368.
#Total number of nets in the design = 394.
#368 routable nets have routed wires.
#No nets have been global routed.
#Start routing data preparation on Fri Feb 14 15:29:43 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 392 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=6(M6)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1749.09 (MB), peak = 1862.89 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1751.66 (MB), peak = 1862.89 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Fri Feb 14 15:29:44 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.58 (MB)
#Total memory = 1751.66 (MB)
#Peak memory = 1862.89 (MB)
#
#
#Start global routing on Fri Feb 14 15:29:44 2025
#
#
#Start global routing initialization on Fri Feb 14 15:29:44 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.58 (MB)
#Total memory = 1751.66 (MB)
#Peak memory = 1862.89 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1751.66 (MB), peak = 1862.89 (MB)
#Complete Detail Routing.
#Total wire length = 13676 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 527 um.
#Total wire length on LAYER M2 = 4164 um.
#Total wire length on LAYER M3 = 4534 um.
#Total wire length on LAYER M4 = 2370 um.
#Total wire length on LAYER M5 = 1331 um.
#Total wire length on LAYER M6 = 750 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2925
#Total number of multi-cut vias = 2224 ( 76.0%)
#Total number of single cut vias = 701 ( 24.0%)
#Up-Via Summary (total 2925):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               680 ( 49.6%)       692 ( 50.4%)       1372
# M2                18 (  1.7%)      1028 ( 98.3%)       1046
# M3                 3 (  0.9%)       327 ( 99.1%)        330
# M4                 0 (  0.0%)       129 (100.0%)        129
# M5                 0 (  0.0%)        48 (100.0%)         48
#-----------------------------------------------------------
#                  701 ( 24.0%)      2224 ( 76.0%)       2925 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.09 (MB)
#Total memory = 1751.75 (MB)
#Peak memory = 1862.89 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1751.60 (MB), peak = 1862.89 (MB)
#
#Total wire length = 13676 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 527 um.
#Total wire length on LAYER M2 = 4164 um.
#Total wire length on LAYER M3 = 4534 um.
#Total wire length on LAYER M4 = 2370 um.
#Total wire length on LAYER M5 = 1331 um.
#Total wire length on LAYER M6 = 750 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2925
#Total number of multi-cut vias = 2224 ( 76.0%)
#Total number of single cut vias = 701 ( 24.0%)
#Up-Via Summary (total 2925):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               680 ( 49.6%)       692 ( 50.4%)       1372
# M2                18 (  1.7%)      1028 ( 98.3%)       1046
# M3                 3 (  0.9%)       327 ( 99.1%)        330
# M4                 0 (  0.0%)       129 (100.0%)        129
# M5                 0 (  0.0%)        48 (100.0%)         48
#-----------------------------------------------------------
#                  701 ( 24.0%)      2224 ( 76.0%)       2925 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#
#Total wire length = 13676 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 527 um.
#Total wire length on LAYER M2 = 4164 um.
#Total wire length on LAYER M3 = 4534 um.
#Total wire length on LAYER M4 = 2370 um.
#Total wire length on LAYER M5 = 1331 um.
#Total wire length on LAYER M6 = 750 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2925
#Total number of multi-cut vias = 2224 ( 76.0%)
#Total number of single cut vias = 701 ( 24.0%)
#Up-Via Summary (total 2925):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               680 ( 49.6%)       692 ( 50.4%)       1372
# M2                18 (  1.7%)      1028 ( 98.3%)       1046
# M3                 3 (  0.9%)       327 ( 99.1%)        330
# M4                 0 (  0.0%)       129 (100.0%)        129
# M5                 0 (  0.0%)        48 (100.0%)         48
#-----------------------------------------------------------
#                  701 ( 24.0%)      2224 ( 76.0%)       2925 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#No area is rerouted by ECO routing. Post route via swapping is skipped.
#   number of violations = 0
#cpu time = 00:01:53, elapsed time = 483212:29:45, memory = 1751.63 (MB), peak = 1862.89 (MB)
#CELL_VIEW xor_sbox,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total wire length = 13676 um.
#Total half perimeter of net bounding box = 11686 um.
#Total wire length on LAYER M1 = 527 um.
#Total wire length on LAYER M2 = 4164 um.
#Total wire length on LAYER M3 = 4534 um.
#Total wire length on LAYER M4 = 2370 um.
#Total wire length on LAYER M5 = 1331 um.
#Total wire length on LAYER M6 = 750 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2925
#Total number of multi-cut vias = 2224 ( 76.0%)
#Total number of single cut vias = 701 ( 24.0%)
#Up-Via Summary (total 2925):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               680 ( 49.6%)       692 ( 50.4%)       1372
# M2                18 (  1.7%)      1028 ( 98.3%)       1046
# M3                 3 (  0.9%)       327 ( 99.1%)        330
# M4                 0 (  0.0%)       129 (100.0%)        129
# M5                 0 (  0.0%)        48 (100.0%)         48
#-----------------------------------------------------------
#                  701 ( 24.0%)      2224 ( 76.0%)       2925 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.03 (MB)
#Total memory = 1751.63 (MB)
#Peak memory = 1862.89 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 3.61 (MB)
#Total memory = 1748.48 (MB)
#Peak memory = 1862.89 (MB)
#Number of warnings = 7
#Total number of warnings = 63
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Feb 14 15:29:44 2025
#
 *** Starting Verify Geometry (MEM: 2239.5) ***

**WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2560
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 310.3M)

VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Feb 14 15:29:44 2025

Design Name: xor_sbox
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (100.0000, 100.0000)
Error Limit = 1000000; Warning Limit = 500000
Check specified nets
**WARN: (IMPVFC-97):	IO pin text[7] of net text[7] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin text[6] of net text[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin text[5] of net text[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin text[4] of net text[4] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin text[3] of net text[3] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin text[2] of net text[2] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin text[1] of net text[1] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin text[0] of net text[0] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin key[7] of net key[7] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin key[6] of net key[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin key[5] of net key[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin key[4] of net key[4] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin key[3] of net key[3] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin key[2] of net key[2] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin key[1] of net key[1] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin key[0] of net key[0] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out0[7] of net out0[7] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out0[6] of net out0[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out0[5] of net out0[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out0[4] of net out0[4] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Feb 14 15:29:44 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)


******* START VERIFY ANTENNA ********
Report File: xor_sbox.antenna.rpt
LEF Macro File: xor_sbox.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.0  MEM: 0.000M)

###############################################################
#  Generated by:      Cadence Innovus 21.37-s075_1
#  OS:                Linux x86_64(Host ID caen-vnc-mi04.engin.umich.edu)
#  Generated on:      Fri Feb 14 15:29:45 2025
#  Design:            xor_sbox
#  Command:           report_timing
###############################################################
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: xor_sbox
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
#num needed restored net=0
#need_extraction net=0 (total=394)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Fri Feb 14 15:29:45 2025
#
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1741.33 (MB), peak = 1862.89 (MB)
#Start routing data preparation on Fri Feb 14 15:29:45 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 392 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=6(M6)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#WARNING (NRCM-120) Cannot open input file fillercelllist.txt.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1747.69 (MB), peak = 1862.89 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner typical_rc_corner /afs/umich.edu/class/eecs627/w25/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#(i=8, n=8 1000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#typical_rc_corner [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w25/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w25/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1747.77 (MB), peak = 1862.89 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1747.77 (MB)
#Peak memory = 1862.89 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 1 hboxes with single thread on machine with  Xeon 2.60GHz 49152KB Cache 9CPU...
#Process 0 special clock nets for rc extraction
#Total 368 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     3.83 (MB), total memory =  1751.60 (MB), peak memory =  1862.89 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_EtMYVe.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1754.29 (MB), peak = 1862.89 (MB)
#RC Statistics: 2278 Res, 1295 Ground Cap, 629 XCap (Edge to Edge)
#RC V/H edge ratio: 0.29, Avg V/H Edge Length: 2284.70 (1230), Avg L-Edge Length: 8721.61 (805)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_EtMYVe.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 2657 nodes, 2289 edges, and 1262 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1750.72 (MB), peak = 1862.89 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_EtMYVe.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2270.215M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_EtMYVe.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell xor_sbox has rcdb /tmp/innovus_temp_1126214_caen-vnc-mi04.engin.umich.edu_lmjhsxc_Tzsmsc/nr1126214_EtMYVe.rcdb.d specified
Cell xor_sbox, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 2270.215M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = 3.38 (MB)
#Total memory = 1751.07 (MB)
#Peak memory = 1862.89 (MB)
#
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(33164132)
#Calculate SNet Signature in MT (73239657)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.60GHz 49152KB Cache 9CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1745.03 (MB), peak memory =  1862.89 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1745.03 (MB), peak memory =  1862.89 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1745.03 (MB), peak memory =  1862.89 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1745.03 (MB), peak memory =  1862.89 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1745.03 (MB), peak memory =  1862.89 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.02 (MB), total memory =  1745.03 (MB), peak memory =  1862.89 (MB)
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2262.72)
Reading RCDB with compressed RC data.
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 394,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2292.03 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2292.03 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2292.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2292.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2245.93)
Glitch Analysis: View typical_analysis_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View typical_analysis_view -- Total Number of Nets Analyzed = 392. 
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 394,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2284.09 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2284.09 CPU=0:00:00.0 REAL=0:00:00.0)
No constrained timing paths found.
Design may not be constrained or library is missing timing information.

   _____________________________________________________________
  /  Design State
 +--------------------------------------------------------------
 | signal nets: 
 |    routed nets:      368 (93.9% routed)
 |     total nets:      392
 | clock nets: 
 |    routed nets:        0 (0.0% routed)
 |     total nets:        0
 +--------------------------------------------------------------
#################################################################################
# Design Stage: PostRoute
# Design Name: xor_sbox
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
   _____________________________________________________________
  /  Design State
 +--------------------------------------------------------------
 | signal nets: 
 |    routed nets:      368 (93.9% routed)
 |     total nets:      392
 | clock nets: 
 |    routed nets:        0 (0.0% routed)
 |     total nets:        0
 +--------------------------------------------------------------
#################################################################################
# Design Stage: PostRoute
# Design Name: xor_sbox
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: xor_sbox
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2272.57)
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 394,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2303.26 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2303.26 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2303.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2303.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2246.17)
Glitch Analysis: View typical_analysis_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View typical_analysis_view -- Total Number of Nets Analyzed = 392. 
Total number of fetched objects 392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 394,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2284.32 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2284.32 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:56 mem=2284.3M)
Critical nets number = 0.
**WARN: (from .metalfill_1126214.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_1126214.conf) Unknown option '0'!
**WARN: (from .metalfill_1126214.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_1126214.conf) Unknown option '2'!
**WARN: (from .metalfill_1126214.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_1126214.conf) Unknown option '0'!
**WARN: (from .metalfill_1126214.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_1126214.conf) Unknown option '2'!
**WARN: (from .metalfill_1126214.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_1126214.conf) Unknown option '0'!
**WARN: (from .metalfill_1126214.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_1126214.conf) Unknown option '2'!
**WARN: (from .metalfill_1126214.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_1126214.conf) Unknown option '0'!
**WARN: (from .metalfill_1126214.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_1126214.conf) Unknown option '2'!
**WARN: (from .metalfill_1126214.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.5'!
**WARN: (from .metalfill_1126214.conf) Unknown option '0'!
**WARN: (from .metalfill_1126214.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.5'!
**WARN: (from .metalfill_1126214.conf) Unknown option '2'!
************************
Timing Aware sta
P/G Nets: 2
Non-Critical Signal Nets: 392
Critical Signal Nets: 0
Clock Nets:0
************************
Density calculation ...... Slot :   1 of   1
End of Density Calculation : cpu time : 0:00:00.2, real time : 0:00:00.0, peak mem : 2284.32 megs
Process data during iteration   1 in region   0 of 1.
End metal filling: cpu:  0:00:00.2,  real:  0:00:00.0,  peak mem:  2284.32  megs.
 *** START TRIM METALFILL *** (CPU Time: 0:00:00.0 MEM: 2284.324M)
trimMetalFill...............SubArea: 1 of 9
 Number of metal fills with spacing or/and short violations:0
 Total number of deleted metal fills: 0
 Total number of added metal fills:   0
 (CPU Time: 0:00:00.1  MEM: 2284.324M)
 *** END OF TRIM METALFILL ***
 *** Starting Verify Geometry (MEM: 2284.3) ***

**WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2560
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 278.0M)

VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Feb 14 15:29:48 2025

Design Name: xor_sbox
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (100.0000, 100.0000)
Error Limit = 1000000; Warning Limit = 500000
Check specified nets
**WARN: (IMPVFC-97):	IO pin text[7] of net text[7] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin text[6] of net text[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin text[5] of net text[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin text[4] of net text[4] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin text[3] of net text[3] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin text[2] of net text[2] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin text[1] of net text[1] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin text[0] of net text[0] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin key[7] of net key[7] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin key[6] of net key[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin key[5] of net key[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin key[4] of net key[4] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin key[3] of net key[3] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin key[2] of net key[2] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin key[1] of net key[1] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin key[0] of net key[0] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out0[7] of net out0[7] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out0[6] of net out0[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out0[5] of net out0[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out0[4] of net out0[4] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Feb 14 15:29:48 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)


******* START VERIFY ANTENNA ********
Report File: xor_sbox.antenna.rpt
LEF Macro File: xor_sbox.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.0  MEM: 0.000M)

Writing DEF file 'xor_sbox.apr.def', current time is Fri Feb 14 15:29:48 2025 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'xor_sbox.apr.def' is written, current time is Fri Feb 14 15:29:48 2025 ...
**WARN: (IMPSYC-189):	lefOut command is replaced by write_lef_abstract command.
It still works in this release but will be removed in future release. Please update
your script to use the new command.
**ERROR: (IMPLF-109):	Cannot create OBS on overlap layer for rectilinear
partition 'xor_sbox' because there is no overlap layer defined
in any LEF file. You need to define an overlap layer in the technology
LEF file after last routing or cut layer similar to the following sample:

LAYER OVERLAP
  TYPE OVERLAP ;
END OVERLAP

**WARN: (IMPTCM-125):	Option "-stripes" for command streamOut is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
Parse flat map file...
**WARN: (IMPOGDS-392):	Unknown layer FY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer FY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer FY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer FT 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer FT 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer FT 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer E1 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer E1 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer E1 
Type 'man IMPOGDS-392' for more detail.
**WARN: (EMS-27):	Message (IMPOGDS-392) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 31
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    6                            DIEAREA
    24                                LM
    33                                VQ
    34                                MQ
    35                                VL
    44                                M6
    32                                V5
    31                                M5
    18                                V2
    17                                M2
    15                                M1
    21                                M4
    19                                M3
    16                                V1
    20                                V3
    22                                V4


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                            981

Ports/Pins                            28
    metal layer M4                    14
    metal layer M5                    14

Nets                                4977
    metal layer M1                   546
    metal layer M2                  2105
    metal layer M3                  1330
    metal layer M4                   624
    metal layer M5                   329
    metal layer M6                    43

    Via Instances                   2925

Special Nets                          99
    metal layer M1                    73
    metal layer M2                     4
    metal layer M3                     4
    metal layer M4                    11
    metal layer M5                     7

    Via Instances                    123

Metal Fills                         1252
    metal layer M2                   333
    metal layer M3                   341
    metal layer M4                   160
    metal layer M5                   418

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                  54
    metal layer M1                    24
    metal layer M2                     2
    metal layer M4                    14
    metal layer M5                    14


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
Writing Netlist "xor_sbox.apr.v" ...
**ERROR: (IMPSYT-6692):	Invalid return code while executing 'xor_sbox.apr.tcl' was returned and script processing was stopped. Review the following error in 'xor_sbox.apr.tcl' then restart.
**ERROR: (IMPSYT-6693):	Error message: xor_sbox.apr.tcl: can't read "EXCLUDE_CELLS": no such variable.
innovus 1> exit

*** Memory Usage v#1 (Current mem = 2363.316M, initial mem = 486.910M) ***
*** Message Summary: 2957 warning(s), 1528 error(s)

--- Ending "Innovus" (totcpu=0:02:10, real=0:06:06, mem=2363.3M) ---

