# vsim -vopt -voptargs="+acc" -coverage -sva -c -do " log -r /* ;coverage save -onexit mem_cov1;run -all; exit" -wlf wave.wlf -l test1.log -sv_seed random work.top "+UVM_TESTNAME=ram_single_addr_test" 
# Start time: 13:27:35 on Jul 13,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim-64
# //  Version 2022.1_2 linux_x86_64 Apr  2 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ram_if(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.ram_test_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.ram_if(fast__2)
# Loading work.ram_chip(fast)
# Loading work.ram_4096(fast)
# Loading work.mem_dec(fast)
# Loading work.dual_mem(fast)
# Loading /home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# Sv_Seed = 1404617543
#  log -r /* 
# coverage save -onexit mem_cov1
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test ram_single_addr_test...
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(102) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [RAM_WR_DRIVER] printing from driver 
#  ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @658                                         
#   begin_time                   time       64    0                                            
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd58                                         
#   address                      integral   12    'd55                                         
#   write                        integral   -1    'd1                                          
#   xtn_delay                    integral   65    'd13673102825827142276                       
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# 
# UVM_INFO ../wr_agt_top/ram_wr_monitor.sv(97) @ 40: uvm_test_top.ram_envh.wr_agnth.monh [RAM_WR_MONITOR] printing from monitor 
#  --------------------------------------
# Name         Type       Size  Value   
# --------------------------------------
# data_sent    write_xtn  -     @654    
#   data       integral   64    'd58    
#   address    integral   12    'd55    
#   write      integral   -1    'd1     
#   xtn_delay  integral   65    'd0     
#   xtn_type   addr_t     1     GOOD_XTN
# --------------------------------------
# 
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(102) @ 150: uvm_test_top.ram_envh.wr_agnth.drvh [RAM_WR_DRIVER] printing from driver 
#  ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @691                                         
#   begin_time                   time       64    150                                          
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd36                                         
#   address                      integral   12    'd55                                         
#   write                        integral   -1    'd1                                          
#   xtn_delay                    integral   65    'd6340556655046820749                        
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# 
# UVM_INFO ../wr_agt_top/ram_wr_monitor.sv(97) @ 200: uvm_test_top.ram_envh.wr_agnth.monh [RAM_WR_MONITOR] printing from monitor 
#  --------------------------------------
# Name         Type       Size  Value   
# --------------------------------------
# data_sent    write_xtn  -     @686    
#   data       integral   64    'd36    
#   address    integral   12    'd55    
#   write      integral   -1    'd1     
#   xtn_delay  integral   65    'd0     
#   xtn_type   addr_t     1     GOOD_XTN
# --------------------------------------
# 
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(102) @ 310: uvm_test_top.ram_envh.wr_agnth.drvh [RAM_WR_DRIVER] printing from driver 
#  ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @699                                         
#   begin_time                   time       64    310                                          
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd86                                         
#   address                      integral   12    'd55                                         
#   write                        integral   -1    'd1                                          
#   xtn_delay                    integral   65    'd8407213086674178172                        
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# 
# UVM_INFO ../wr_agt_top/ram_wr_monitor.sv(97) @ 360: uvm_test_top.ram_envh.wr_agnth.monh [RAM_WR_MONITOR] printing from monitor 
#  --------------------------------------
# Name         Type       Size  Value   
# --------------------------------------
# data_sent    write_xtn  -     @695    
#   data       integral   64    'd86    
#   address    integral   12    'd55    
#   write      integral   -1    'd1     
#   xtn_delay  integral   65    'd0     
#   xtn_type   addr_t     1     GOOD_XTN
# --------------------------------------
# 
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(102) @ 470: uvm_test_top.ram_envh.wr_agnth.drvh [RAM_WR_DRIVER] printing from driver 
#  ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @707                                         
#   begin_time                   time       64    470                                          
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd56                                         
#   address                      integral   12    'd55                                         
#   write                        integral   -1    'd1                                          
#   xtn_delay                    integral   65    'd1261363714098979905                        
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# 
# UVM_INFO ../wr_agt_top/ram_wr_monitor.sv(97) @ 520: uvm_test_top.ram_envh.wr_agnth.monh [RAM_WR_MONITOR] printing from monitor 
#  --------------------------------------
# Name         Type       Size  Value   
# --------------------------------------
# data_sent    write_xtn  -     @703    
#   data       integral   64    'd56    
#   address    integral   12    'd55    
#   write      integral   -1    'd1     
#   xtn_delay  integral   65    'd0     
#   xtn_type   addr_t     1     GOOD_XTN
# --------------------------------------
# 
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(102) @ 630: uvm_test_top.ram_envh.wr_agnth.drvh [RAM_WR_DRIVER] printing from driver 
#  ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @715                                         
#   begin_time                   time       64    630                                          
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd79                                         
#   address                      integral   12    'd55                                         
#   write                        integral   -1    'd1                                          
#   xtn_delay                    integral   65    'd14716239339447295054                       
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# 
# UVM_INFO ../wr_agt_top/ram_wr_monitor.sv(97) @ 680: uvm_test_top.ram_envh.wr_agnth.monh [RAM_WR_MONITOR] printing from monitor 
#  --------------------------------------
# Name         Type       Size  Value   
# --------------------------------------
# data_sent    write_xtn  -     @711    
#   data       integral   64    'd79    
#   address    integral   12    'd55    
#   write      integral   -1    'd1     
#   xtn_delay  integral   65    'd0     
#   xtn_type   addr_t     1     GOOD_XTN
# --------------------------------------
# 
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(102) @ 790: uvm_test_top.ram_envh.wr_agnth.drvh [RAM_WR_DRIVER] printing from driver 
#  ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @723                                         
#   begin_time                   time       64    790                                          
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd84                                         
#   address                      integral   12    'd55                                         
#   write                        integral   -1    'd0                                          
#   xtn_delay                    integral   65    'd2699732472588281502                        
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# 
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(102) @ 950: uvm_test_top.ram_envh.wr_agnth.drvh [RAM_WR_DRIVER] printing from driver 
#  ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @727                                         
#   begin_time                   time       64    950                                          
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd67                                         
#   address                      integral   12    'd55                                         
#   write                        integral   -1    'd1                                          
#   xtn_delay                    integral   65    'd4694867093669867203                        
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# 
# UVM_INFO ../wr_agt_top/ram_wr_monitor.sv(97) @ 1000: uvm_test_top.ram_envh.wr_agnth.monh [RAM_WR_MONITOR] printing from monitor 
#  --------------------------------------
# Name         Type       Size  Value   
# --------------------------------------
# data_sent    write_xtn  -     @719    
#   data       integral   64    'd67    
#   address    integral   12    'd55    
#   write      integral   -1    'd1     
#   xtn_delay  integral   65    'd0     
#   xtn_type   addr_t     1     GOOD_XTN
# --------------------------------------
# 
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(102) @ 1110: uvm_test_top.ram_envh.wr_agnth.drvh [RAM_WR_DRIVER] printing from driver 
#  ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @735                                         
#   begin_time                   time       64    1110                                         
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd47                                         
#   address                      integral   12    'd55                                         
#   write                        integral   -1    'd1                                          
#   xtn_delay                    integral   65    'd13334491242468677629                       
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# 
# UVM_INFO ../wr_agt_top/ram_wr_monitor.sv(97) @ 1160: uvm_test_top.ram_envh.wr_agnth.monh [RAM_WR_MONITOR] printing from monitor 
#  --------------------------------------
# Name         Type       Size  Value   
# --------------------------------------
# data_sent    write_xtn  -     @731    
#   data       integral   64    'd47    
#   address    integral   12    'd55    
#   write      integral   -1    'd1     
#   xtn_delay  integral   65    'd0     
#   xtn_type   addr_t     1     GOOD_XTN
# --------------------------------------
# 
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(102) @ 1270: uvm_test_top.ram_envh.wr_agnth.drvh [RAM_WR_DRIVER] printing from driver 
#  ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @743                                         
#   begin_time                   time       64    1270                                         
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd90                                         
#   address                      integral   12    'd55                                         
#   write                        integral   -1    'd1                                          
#   xtn_delay                    integral   65    'd1927729469780448414                        
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# 
# UVM_INFO ../wr_agt_top/ram_wr_monitor.sv(97) @ 1320: uvm_test_top.ram_envh.wr_agnth.monh [RAM_WR_MONITOR] printing from monitor 
#  --------------------------------------
# Name         Type       Size  Value   
# --------------------------------------
# data_sent    write_xtn  -     @739    
#   data       integral   64    'd90    
#   address    integral   12    'd55    
#   write      integral   -1    'd1     
#   xtn_delay  integral   65    'd0     
#   xtn_type   addr_t     1     GOOD_XTN
# --------------------------------------
# 
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(102) @ 1430: uvm_test_top.ram_envh.wr_agnth.drvh [RAM_WR_DRIVER] printing from driver 
#  ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @751                                         
#   begin_time                   time       64    1430                                         
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd40                                         
#   address                      integral   12    'd55                                         
#   write                        integral   -1    'd0                                          
#   xtn_delay                    integral   65    'd13228824938775698242                       
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 1590: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   22
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RAM_WR_DRIVER]    10
# [RAM_WR_MONITOR]     8
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /home/cad/eda/Mentor_Graphics/Questasim/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1590 ns  Iteration: 62  Instance: /top
# Saving coverage database on exit...
# End time: 13:27:39 on Jul 13,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
