{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 10 19:16:07 2016 " "Info: Processing started: Mon Oct 10 19:16:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Quartus -c Quartus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Quartus -c Quartus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "input_6 output_7 13.615 ns Longest " "Info: Longest tpd from source pin \"input_6\" to destination pin \"output_7\" is 13.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns input_6 1 PIN PIN_232 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_232; Fanout = 1; PIN Node = 'input_6'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Quartus" "UNKNOWN" "V1" "E:/Quartus/db/Quartus.quartus_db" { Floorplan "E:/Quartus/" "" "" { input_6 } "NODE_NAME" } "" } } { "Quartus.bdf" "" { Schematic "E:/Quartus/Quartus.bdf" { { 216 72 240 232 "input_6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.926 ns) + CELL(0.651 ns) 8.501 ns 74138:inst\|1~14 2 COMB LCCOMB_X1_Y12_N0 7 " "Info: 2: + IC(6.926 ns) + CELL(0.651 ns) = 8.501 ns; Loc. = LCCOMB_X1_Y12_N0; Fanout = 7; COMB Node = '74138:inst\|1~14'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Quartus" "UNKNOWN" "V1" "E:/Quartus/db/Quartus.quartus_db" { Floorplan "E:/Quartus/" "" "7.577 ns" { input_6 74138:inst|1~14 } "NODE_NAME" } "" } } { "74138.bdf" "" { Schematic "c:/altera/quartus51/libraries/others/maxplus2/74138.bdf" { { 176 272 336 216 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.202 ns) 9.114 ns 74138:inst\|22 3 COMB LCCOMB_X1_Y12_N28 1 " "Info: 3: + IC(0.411 ns) + CELL(0.202 ns) = 9.114 ns; Loc. = LCCOMB_X1_Y12_N28; Fanout = 1; COMB Node = '74138:inst\|22'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Quartus" "UNKNOWN" "V1" "E:/Quartus/db/Quartus.quartus_db" { Floorplan "E:/Quartus/" "" "0.613 ns" { 74138:inst|1~14 74138:inst|22 } "NODE_NAME" } "" } } { "74138.bdf" "" { Schematic "c:/altera/quartus51/libraries/others/maxplus2/74138.bdf" { { 520 568 632 592 "22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.465 ns) + CELL(3.036 ns) 13.615 ns output_7 4 PIN PIN_47 0 " "Info: 4: + IC(1.465 ns) + CELL(3.036 ns) = 13.615 ns; Loc. = PIN_47; Fanout = 0; PIN Node = 'output_7'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Quartus" "UNKNOWN" "V1" "E:/Quartus/db/Quartus.quartus_db" { Floorplan "E:/Quartus/" "" "4.501 ns" { 74138:inst|22 output_7 } "NODE_NAME" } "" } } { "Quartus.bdf" "" { Schematic "E:/Quartus/Quartus.bdf" { { 240 576 752 256 "output_7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.813 ns ( 35.35 % ) " "Info: Total cell delay = 4.813 ns ( 35.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.802 ns ( 64.65 % ) " "Info: Total interconnect delay = 8.802 ns ( 64.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "Quartus" "UNKNOWN" "V1" "E:/Quartus/db/Quartus.quartus_db" { Floorplan "E:/Quartus/" "" "13.615 ns" { input_6 74138:inst|1~14 74138:inst|22 output_7 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "13.615 ns" { input_6 input_6~combout 74138:inst|1~14 74138:inst|22 output_7 } { 0.000ns 0.000ns 6.926ns 0.411ns 1.465ns } { 0.000ns 0.924ns 0.651ns 0.202ns 3.036ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 10 19:16:07 2016 " "Info: Processing ended: Mon Oct 10 19:16:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
