Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Reading design: BR_Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "BR_Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "BR_Top"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : BR_Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\x7segbc.v" into library work
Parsing module <x7segbc>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\vga_sync.v" into library work
Parsing module <vga_sync>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ps2_receiver.v" into library work
Parsing module <ps2_receiver>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\startBtn.v" into library work
Parsing module <startBtn>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\side.v" into library work
Parsing module <side>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\score.v" into library work
Parsing module <score>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\police.v" into library work
Parsing module <police>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\game_over.v" into library work
Parsing module <game_over>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\explosion.v" into library work
Parsing module <explosion>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\digit.v" into library work
Parsing module <digit>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\car.v" into library work
Parsing module <car>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\background.v" into library work
Parsing module <background>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" into library work
Parsing module <Detector>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Counter.v" into library work
Parsing module <Counter>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" into library work
Parsing module <Renderer>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Model.v" into library work
Parsing module <Model>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" into library work
Parsing module <Controller>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\BR_Top.v" into library work
Parsing module <BR_Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <BR_Top>.

Elaborating module <Renderer>.

Elaborating module <background>.
WARNING:HDLCompiler:1499 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\background.v" Line 39: Empty module <background> remains a black box.

Elaborating module <startBtn>.
WARNING:HDLCompiler:1499 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\startBtn.v" Line 39: Empty module <startBtn> remains a black box.

Elaborating module <side>.
WARNING:HDLCompiler:1499 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\side.v" Line 39: Empty module <side> remains a black box.

Elaborating module <car>.
WARNING:HDLCompiler:1499 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\car.v" Line 39: Empty module <car> remains a black box.

Elaborating module <police>.
WARNING:HDLCompiler:1499 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\police.v" Line 39: Empty module <police> remains a black box.

Elaborating module <explosion>.
WARNING:HDLCompiler:1499 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\explosion.v" Line 39: Empty module <explosion> remains a black box.

Elaborating module <game_over>.
WARNING:HDLCompiler:1499 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\game_over.v" Line 39: Empty module <game_over> remains a black box.

Elaborating module <score>.
WARNING:HDLCompiler:1499 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\score.v" Line 39: Empty module <score> remains a black box.

Elaborating module <digit>.
WARNING:HDLCompiler:1499 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\digit.v" Line 39: Empty module <digit> remains a black box.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 143: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 144: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 145: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 149: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 150: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 151: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 173: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 174: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 175: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 179: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 180: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 181: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 203: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 204: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 205: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 209: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 210: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 211: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 233: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 234: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 235: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 239: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 240: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 241: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 263: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 264: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 265: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 269: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 270: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 271: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 293: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 294: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 295: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 299: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 300: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 301: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 319: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 320: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 321: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 325: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 326: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 327: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 351: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 352: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 353: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 357: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 358: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 359: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 381: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 382: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 383: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 387: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 388: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 389: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 411: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 412: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 413: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 417: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 418: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 419: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 441: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 442: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 443: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 447: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 448: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 449: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 471: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 472: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 473: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 477: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 478: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 479: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 501: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 502: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 503: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 507: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 508: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 509: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 541: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 542: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 543: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 553: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 554: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 555: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 559: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 560: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 561: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 569: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 570: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 571: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 595: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 596: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 597: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 601: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 602: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 603: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 625: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 626: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 627: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 631: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 632: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 633: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 655: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 656: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 657: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 661: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 662: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 663: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 685: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 686: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 687: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 691: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 692: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 693: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 715: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 716: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 717: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 721: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 722: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 723: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 745: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 746: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 747: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 751: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 752: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 753: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 771: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 772: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 773: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 777: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 778: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 779: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 803: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 804: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 805: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 809: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 810: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 811: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 833: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 834: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 835: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 839: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 840: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 841: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 863: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 864: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 865: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 869: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 870: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 871: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 893: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 894: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 895: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 899: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 900: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 901: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 923: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 924: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 925: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 929: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 930: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 931: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 953: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 954: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 955: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 959: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 960: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 961: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 993: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 994: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 995: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1005: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1006: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1007: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1011: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1012: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1013: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1021: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1022: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1023: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1053: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1054: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1055: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1059: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1060: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1061: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1083: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1084: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1085: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1089: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1090: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1091: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1113: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1114: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1115: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1119: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1120: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1121: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1143: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1144: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1145: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1149: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1150: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1151: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1173: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1174: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1175: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1179: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1180: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1181: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1203: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1204: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1205: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1209: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1210: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1211: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1229: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1230: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1231: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1235: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1236: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1237: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1259: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1260: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1261: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1265: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1266: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1267: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1289: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1290: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1291: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1295: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1296: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1297: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1319: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1320: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1321: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1325: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1326: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1327: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1349: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1350: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1351: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1355: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1356: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1357: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1379: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1380: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1381: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1385: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1386: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1387: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1409: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1410: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1411: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1415: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1416: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1417: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1435: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1436: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1437: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1441: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1442: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1443: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1468: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1469: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1470: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1474: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1475: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1476: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1498: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1499: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1500: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1504: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1505: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1506: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1528: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1529: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1530: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1534: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1535: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1536: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1558: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1559: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1560: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1564: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1565: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1566: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1588: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1589: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1590: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1594: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1595: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1596: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1618: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1619: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1620: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1624: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1625: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1626: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1644: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1645: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1646: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1650: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1651: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1652: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1674: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1675: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1676: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1680: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1681: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1682: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1704: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1705: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1706: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1710: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1711: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1712: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1734: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1735: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1736: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1740: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1741: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1742: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1764: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1765: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1766: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1770: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1771: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1772: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1794: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1795: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1796: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1800: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1801: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1802: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1824: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1825: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1826: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1830: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1831: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1832: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1850: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1851: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1852: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1856: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1857: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1858: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1883: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1884: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1885: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1889: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1890: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1891: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1913: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1914: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1915: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1919: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1920: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1921: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1943: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1944: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1945: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1949: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1950: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1951: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1973: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1974: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1975: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1979: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1980: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 1981: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2003: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2004: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2005: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2009: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2010: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2011: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2033: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2034: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2035: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2039: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2040: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2041: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2059: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2060: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2061: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2065: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2066: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2067: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2089: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2090: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2091: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2095: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2096: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2097: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2119: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2120: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2121: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2125: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2126: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2127: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2149: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2150: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2151: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2155: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2156: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2157: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2179: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2180: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2181: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2185: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2186: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2187: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2209: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2210: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2211: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2215: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2216: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2217: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2239: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2240: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2241: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2245: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2246: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2247: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2265: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2266: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2267: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2271: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2272: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2273: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2298: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2299: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2300: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2304: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2305: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2306: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2328: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2329: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2330: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2334: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2335: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2336: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2358: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2359: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2360: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2364: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2365: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2366: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2388: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2389: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2390: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2394: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2395: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2396: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2418: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2419: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2420: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2424: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2425: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2426: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2448: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2449: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2450: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2454: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2455: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2456: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2474: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2475: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2476: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2480: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2481: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2482: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2504: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2505: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2506: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2510: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2511: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2512: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2534: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2535: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2536: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2540: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2541: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2542: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2564: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2565: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2566: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2570: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2571: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2572: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2594: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2595: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2596: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2600: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2601: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2602: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2624: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2625: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2626: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2630: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2631: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2632: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2654: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2655: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2656: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2660: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2661: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2662: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2680: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2681: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2682: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2686: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2687: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2688: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2713: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2714: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2715: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2719: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2720: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2721: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2743: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2744: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2745: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2749: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2750: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2751: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2773: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2774: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2775: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2779: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2780: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2781: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2803: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2804: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2805: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2809: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2810: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2811: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2833: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2834: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2835: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2839: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2840: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2841: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2863: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2864: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2865: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2869: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2870: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2871: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2889: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2890: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2891: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2895: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2896: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2897: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2919: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2920: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2921: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2925: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2926: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2927: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2949: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2950: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2951: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2955: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2956: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2957: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2979: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2980: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2981: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2985: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2986: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 2987: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3009: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3010: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3011: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3015: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3016: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3017: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3039: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3040: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3041: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3045: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3046: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3047: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3069: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3070: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3071: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3075: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3076: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3077: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3095: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3096: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3097: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3101: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3102: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3103: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3128: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3129: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3130: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3134: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3135: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3136: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3158: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3159: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3160: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3164: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3165: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3166: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3188: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3189: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3190: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3194: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3195: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3196: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3218: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3219: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3220: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3224: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3225: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3226: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3248: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3249: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3250: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3254: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3255: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3256: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3278: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3279: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3280: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3284: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3285: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3286: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3304: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3305: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3306: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3310: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3311: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3312: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3334: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3335: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3336: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3340: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3341: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3342: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3364: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3365: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3366: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3370: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3371: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3372: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3394: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3395: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3396: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3400: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3401: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3402: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3424: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3425: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3426: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3430: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3431: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3432: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3454: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3455: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3456: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3460: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3461: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3462: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3484: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3485: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3486: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3490: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3491: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3492: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3510: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3511: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3512: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3516: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3517: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3518: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3539: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3540: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3541: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3545: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3546: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3547: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3569: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3570: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3571: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3575: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3576: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3577: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3599: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3600: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3601: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3605: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3606: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3607: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3629: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3630: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3631: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3635: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3636: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3637: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3659: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3660: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3661: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3665: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3666: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3667: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3689: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3690: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3691: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3695: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3696: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3697: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3715: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3716: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3717: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3721: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3722: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3723: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3747: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3748: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3749: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3753: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3754: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3755: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3777: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3778: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3779: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3783: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3784: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3785: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3807: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3808: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3809: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3813: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3814: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3815: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3837: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3838: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3839: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3843: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3844: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3845: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3867: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3868: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3869: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3873: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3874: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3875: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3897: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3898: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3899: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3903: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3904: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3905: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3937: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3938: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3939: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3949: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3950: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3951: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3955: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3956: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3957: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3965: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3966: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 3967: Result of 7-bit expression is truncated to fit in 4-bit target.

Elaborating module <Controller>.

Elaborating module <clkdiv>.

Elaborating module <vga_sync>.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\vga_sync.v" Line 37: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\vga_sync.v" Line 38: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\vga_sync.v" Line 52: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\vga_sync.v" Line 81: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <ps2_receiver>.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 167: Result of 21-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 169: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 170: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 174: Result of 20-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 180: Result of 21-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 192: Result of 17-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 199: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 204: Result of 17-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 207: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 212: Result of 17-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 215: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 220: Result of 17-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 223: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 228: Result of 17-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 231: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 236: Result of 17-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 241: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 244: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 246: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 247: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 249: Result of 20-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 251: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 252: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 254: Result of 19-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 259: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 260: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 262: Result of 16-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 264: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 265: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 267: Result of 16-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 269: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 270: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 272: Result of 16-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 274: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 275: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 277: Result of 16-bit expression is truncated to fit in 14-bit target.

Elaborating module <Detector>.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 48: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 49: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 50: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 51: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 53: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 54: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 55: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 58: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 59: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 60: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 63: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 64: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 65: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 66: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 68: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 69: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 70: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 71: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 73: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 74: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 75: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 76: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 352: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 416: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 480: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 554: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 628: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 691: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 693: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 695: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 697: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 699: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 743: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 748: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 753: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 758: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <Counter>.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Counter.v" Line 49: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Counter.v" Line 61: Result of 10-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Counter.v" Line 66: Result of 10-bit expression is truncated to fit in 4-bit target.

Elaborating module <Model>.

Elaborating module <x7segbc>.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\x7segbc.v" Line 119: Result of 21-bit expression is truncated to fit in 20-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <BR_Top>.
    Related source file is "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\BR_Top.v".
    Summary:
	no macro.
Unit <BR_Top> synthesized.

Synthesizing Unit <Renderer>.
    Related source file is "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v".
        slide_x = 10
        slide_y = 40
        interval = 20
        lane_x = 96
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iscollide0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iscollide1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iscollide2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iscollide3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iscollide4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit adder for signal <GND_2_o_scroll[31]_add_0_OUT> created at line 90.
    Found 9-bit adder for signal <n1264> created at line 553.
    Found 9-bit adder for signal <n1266> created at line 554.
    Found 9-bit adder for signal <n1268> created at line 555.
    Found 7-bit adder for signal <n1299> created at line 569.
    Found 7-bit adder for signal <n1300> created at line 570.
    Found 7-bit adder for signal <n1301> created at line 571.
    Found 4x2-bit multiplier for signal <side_data[3]_PWR_2_o_MuLt_700_OUT> created at line 569.
    Found 4x2-bit multiplier for signal <side_data[7]_PWR_2_o_MuLt_703_OUT> created at line 570.
    Found 4x2-bit multiplier for signal <side_data[11]_PWR_2_o_MuLt_706_OUT> created at line 571.
WARNING:Xst:737 - Found 1-bit latch for signal <red<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <red<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <red<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <green<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <green<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <green<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <green<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <blue<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <blue<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <blue<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <blue<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <red<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator greater for signal <n0002> created at line 92
    Found 10-bit comparator greater for signal <pixel_x[9]_PWR_2_o_LessThan_8_o> created at line 92
    Found 10-bit comparator lessequal for signal <n0140> created at line 547
    Found 10-bit comparator greater for signal <pixel_x[9]_GND_2_o_LessThan_469_o> created at line 547
    Found 10-bit comparator lessequal for signal <n0144> created at line 547
    Found 10-bit comparator greater for signal <pixel_x[9]_GND_2_o_LessThan_471_o> created at line 547
    Found 10-bit comparator lessequal for signal <n0149> created at line 547
    Found 10-bit comparator greater for signal <pixel_x[9]_GND_2_o_LessThan_473_o> created at line 547
    Found 10-bit comparator lessequal for signal <n0154> created at line 547
    Found 10-bit comparator greater for signal <pixel_x[9]_GND_2_o_LessThan_475_o> created at line 547
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_476_o> created at line 551
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_487_o> created at line 557
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_504_o> created at line 551
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_515_o> created at line 557
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_532_o> created at line 551
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_543_o> created at line 557
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_560_o> created at line 551
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_571_o> created at line 557
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_588_o> created at line 551
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_599_o> created at line 557
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_616_o> created at line 551
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_627_o> created at line 557
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_644_o> created at line 551
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_655_o> created at line 557
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_672_o> created at line 551
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_683_o> created at line 557
    Found 10-bit comparator lessequal for signal <n0268> created at line 567
    Found 10-bit comparator greater for signal <pixel_x[9]_PWR_2_o_LessThan_700_o> created at line 567
    Summary:
	inferred   3 Multiplier(s).
	inferred   7 Adder/Subtractor(s).
	inferred  12 Latch(s).
	inferred  28 Comparator(s).
	inferred 448 Multiplexer(s).
Unit <Renderer> synthesized.

Synthesizing Unit <mod_32u_9u>.
    Related source file is "".
    Found 41-bit adder for signal <GND_12_o_b[8]_add_1_OUT> created at line 0.
    Found 40-bit adder for signal <GND_12_o_b[8]_add_3_OUT> created at line 0.
    Found 39-bit adder for signal <GND_12_o_b[8]_add_5_OUT> created at line 0.
    Found 38-bit adder for signal <GND_12_o_b[8]_add_7_OUT> created at line 0.
    Found 37-bit adder for signal <GND_12_o_b[8]_add_9_OUT> created at line 0.
    Found 36-bit adder for signal <GND_12_o_b[8]_add_11_OUT> created at line 0.
    Found 35-bit adder for signal <GND_12_o_b[8]_add_13_OUT> created at line 0.
    Found 34-bit adder for signal <GND_12_o_b[8]_add_15_OUT> created at line 0.
    Found 33-bit adder for signal <GND_12_o_b[8]_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[8]_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_12_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_12_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_12_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_12_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_12_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_12_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_12_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_12_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_12_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_12_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_12_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_12_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_12_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_12_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_12_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_12_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_12_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_12_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_12_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_12_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_12_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_12_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_12_o_add_65_OUT> created at line 0.
    Found 41-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  33 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1025 Multiplexer(s).
Unit <mod_32u_9u> synthesized.

Synthesizing Unit <div_9u_4u>.
    Related source file is "".
    Found 13-bit adder for signal <n0285> created at line 0.
    Found 13-bit adder for signal <GND_14_o_b[3]_add_1_OUT> created at line 0.
    Found 12-bit adder for signal <n0289> created at line 0.
    Found 12-bit adder for signal <GND_14_o_b[3]_add_3_OUT> created at line 0.
    Found 11-bit adder for signal <n0293> created at line 0.
    Found 11-bit adder for signal <GND_14_o_b[3]_add_5_OUT> created at line 0.
    Found 10-bit adder for signal <n0297> created at line 0.
    Found 10-bit adder for signal <GND_14_o_b[3]_add_7_OUT> created at line 0.
    Found 9-bit adder for signal <n0301> created at line 0.
    Found 9-bit adder for signal <a[8]_b[3]_add_9_OUT> created at line 0.
    Found 9-bit adder for signal <n0305> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_14_o_add_11_OUT> created at line 0.
    Found 9-bit adder for signal <n0309> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_14_o_add_13_OUT[8:0]> created at line 0.
    Found 9-bit adder for signal <n0313> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_14_o_add_15_OUT[8:0]> created at line 0.
    Found 9-bit adder for signal <n0317> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_14_o_add_17_OUT[8:0]> created at line 0.
    Found 13-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0010> created at line 0
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred  10 Comparator(s).
	inferred  57 Multiplexer(s).
Unit <div_9u_4u> synthesized.

Synthesizing Unit <div_7u_4u>.
    Related source file is "".
    Found 11-bit adder for signal <n0201> created at line 0.
    Found 11-bit adder for signal <GND_15_o_b[3]_add_1_OUT> created at line 0.
    Found 10-bit adder for signal <n0205> created at line 0.
    Found 10-bit adder for signal <GND_15_o_b[3]_add_3_OUT> created at line 0.
    Found 9-bit adder for signal <n0209> created at line 0.
    Found 9-bit adder for signal <GND_15_o_b[3]_add_5_OUT> created at line 0.
    Found 8-bit adder for signal <n0213> created at line 0.
    Found 8-bit adder for signal <GND_15_o_b[3]_add_7_OUT> created at line 0.
    Found 7-bit adder for signal <n0217> created at line 0.
    Found 7-bit adder for signal <a[6]_b[3]_add_9_OUT[6:0]> created at line 0.
    Found 7-bit adder for signal <n0221> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_15_o_add_11_OUT[6:0]> created at line 0.
    Found 7-bit adder for signal <n0225> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_15_o_add_13_OUT[6:0]> created at line 0.
    Found 11-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0008> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  31 Multiplexer(s).
Unit <div_7u_4u> synthesized.

Synthesizing Unit <div_4u_3u>.
    Related source file is "".
    Found 7-bit adder for signal <n0097> created at line 0.
    Found 7-bit adder for signal <GND_18_o_b[2]_add_1_OUT> created at line 0.
    Found 6-bit adder for signal <n0101> created at line 0.
    Found 6-bit adder for signal <GND_18_o_b[2]_add_3_OUT> created at line 0.
    Found 5-bit adder for signal <n0105> created at line 0.
    Found 5-bit adder for signal <GND_18_o_b[2]_add_5_OUT> created at line 0.
    Found 4-bit adder for signal <n0109> created at line 0.
    Found 4-bit adder for signal <a[3]_b[2]_add_7_OUT[3:0]> created at line 0.
    Found 7-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 5-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 4-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 4-bit comparator lessequal for signal <BUS_0005> created at line 0
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <div_4u_3u> synthesized.

Synthesizing Unit <div_9u_7u>.
    Related source file is "".
    Found 16-bit adder for signal <n0321> created at line 0.
    Found 16-bit adder for signal <GND_16_o_b[6]_add_1_OUT> created at line 0.
    Found 15-bit adder for signal <n0325> created at line 0.
    Found 15-bit adder for signal <GND_16_o_b[6]_add_3_OUT> created at line 0.
    Found 14-bit adder for signal <n0329> created at line 0.
    Found 14-bit adder for signal <GND_16_o_b[6]_add_5_OUT> created at line 0.
    Found 13-bit adder for signal <n0333> created at line 0.
    Found 13-bit adder for signal <GND_16_o_b[6]_add_7_OUT> created at line 0.
    Found 12-bit adder for signal <n0337> created at line 0.
    Found 12-bit adder for signal <GND_16_o_b[6]_add_9_OUT> created at line 0.
    Found 11-bit adder for signal <n0341> created at line 0.
    Found 11-bit adder for signal <GND_16_o_b[6]_add_11_OUT> created at line 0.
    Found 10-bit adder for signal <n0345> created at line 0.
    Found 10-bit adder for signal <GND_16_o_b[6]_add_13_OUT> created at line 0.
    Found 9-bit adder for signal <n0349> created at line 0.
    Found 9-bit adder for signal <a[8]_b[6]_add_15_OUT[8:0]> created at line 0.
    Found 9-bit adder for signal <n0353> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_16_o_add_17_OUT[8:0]> created at line 0.
    Found 16-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0010> created at line 0
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred  10 Comparator(s).
	inferred  57 Multiplexer(s).
Unit <div_9u_7u> synthesized.

Synthesizing Unit <div_7u_7u>.
    Related source file is "".
    Found 14-bit adder for signal <n0236> created at line 0.
    Found 14-bit adder for signal <GND_17_o_b[6]_add_1_OUT> created at line 0.
    Found 13-bit adder for signal <n0240> created at line 0.
    Found 13-bit adder for signal <GND_17_o_b[6]_add_3_OUT> created at line 0.
    Found 12-bit adder for signal <n0244> created at line 0.
    Found 12-bit adder for signal <GND_17_o_b[6]_add_5_OUT> created at line 0.
    Found 11-bit adder for signal <n0248> created at line 0.
    Found 11-bit adder for signal <GND_17_o_b[6]_add_7_OUT> created at line 0.
    Found 10-bit adder for signal <n0252> created at line 0.
    Found 10-bit adder for signal <GND_17_o_b[6]_add_9_OUT> created at line 0.
    Found 9-bit adder for signal <n0256> created at line 0.
    Found 9-bit adder for signal <GND_17_o_b[6]_add_11_OUT> created at line 0.
    Found 8-bit adder for signal <n0260> created at line 0.
    Found 8-bit adder for signal <GND_17_o_b[6]_add_13_OUT> created at line 0.
    Found 14-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0008> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  43 Multiplexer(s).
Unit <div_7u_7u> synthesized.

Synthesizing Unit <Controller>.
    Related source file is "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v".
        car_width = 60
        car_height = 100
        car_offset_left = 15
        car_offset_right = 5
        police_width = 64
        police_height = 100
        police_offset_left = 5
        police_offset_right = 5
        explode_width = 60
        explode_height = 60
        digit_width = 32
        digit_height = 32
        lane_x = 96
    Found 1-bit register for signal <btn_visible>.
    Found 1-bit register for signal <explode_visible>.
    Found 4-bit register for signal <direction>.
    Found 50-bit register for signal <n1439[49:0]>.
    Found 50-bit register for signal <n1440[49:0]>.
    Found 25-bit register for signal <car_on_road>.
    Found 32-bit register for signal <cnt>.
    Found 32-bit register for signal <scroll>.
    Found 10-bit register for signal <mycar_pos_x>.
    Found 10-bit register for signal <mycar_pos_y>.
    Found 5-bit register for signal <num>.
    Found 4-bit register for signal <status>.
    Found 10-bit register for signal <explode_pos_x>.
    Found 10-bit register for signal <explode_pos_y>.
    Found finite state machine <FSM_0> for signal <status>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk25m (rising_edge)                           |
    | Reset              | clr (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 1000                                           |
    | Power Up State     | 1000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <n1448> created at line 169.
    Found 11-bit subtractor for signal <n1449> created at line 170.
    Found 10-bit subtractor for signal <mycar_x> created at line 186.
    Found 10-bit subtractor for signal <mycar_y> created at line 187.
    Found 12-bit subtractor for signal <GND_31_o_GND_31_o_sub_61_OUT> created at line 189.
    Found 10-bit subtractor for signal <obstacle_x<0>> created at line 198.
    Found 11-bit subtractor for signal <GND_31_o_GND_31_o_sub_69_OUT> created at line 199.
    Found 12-bit subtractor for signal <GND_31_o_GND_31_o_sub_74_OUT> created at line 201.
    Found 11-bit subtractor for signal <GND_31_o_GND_31_o_sub_77_OUT> created at line 202.
    Found 10-bit subtractor for signal <obstacle_x<1>> created at line 206.
    Found 11-bit subtractor for signal <GND_31_o_GND_31_o_sub_83_OUT> created at line 207.
    Found 12-bit subtractor for signal <GND_31_o_GND_31_o_sub_88_OUT> created at line 209.
    Found 11-bit subtractor for signal <GND_31_o_GND_31_o_sub_91_OUT> created at line 210.
    Found 10-bit subtractor for signal <obstacle_x<2>> created at line 214.
    Found 11-bit subtractor for signal <GND_31_o_GND_31_o_sub_97_OUT> created at line 215.
    Found 12-bit subtractor for signal <GND_31_o_GND_31_o_sub_102_OUT> created at line 217.
    Found 11-bit subtractor for signal <GND_31_o_GND_31_o_sub_105_OUT> created at line 218.
    Found 10-bit subtractor for signal <obstacle_x<3>> created at line 222.
    Found 11-bit subtractor for signal <GND_31_o_GND_31_o_sub_112_OUT> created at line 223.
    Found 12-bit subtractor for signal <GND_31_o_GND_31_o_sub_117_OUT> created at line 225.
    Found 11-bit subtractor for signal <GND_31_o_GND_31_o_sub_120_OUT> created at line 226.
    Found 10-bit subtractor for signal <obstacle_x<4>> created at line 230.
    Found 11-bit subtractor for signal <GND_31_o_GND_31_o_sub_127_OUT> created at line 231.
    Found 12-bit subtractor for signal <GND_31_o_GND_31_o_sub_132_OUT> created at line 233.
    Found 11-bit subtractor for signal <GND_31_o_GND_31_o_sub_135_OUT> created at line 234.
    Found 10-bit subtractor for signal <explode_x> created at line 240.
    Found 11-bit subtractor for signal <GND_31_o_GND_31_o_sub_142_OUT> created at line 241.
    Found 11-bit subtractor for signal <GND_31_o_GND_31_o_sub_170_OUT> created at line 260.
    Found 32-bit subtractor for signal <scroll[31]_GND_31_o_sub_472_OUT> created at line 724.
    Found 20-bit adder for signal <n1416> created at line 167.
    Found 19-bit adder for signal <n1419> created at line 174.
    Found 11-bit adder for signal <n1621> created at line 188.
    Found 11-bit adder for signal <n1871[10:0]> created at line 189.
    Found 11-bit adder for signal <n1627> created at line 191.
    Found 16-bit adder for signal <n1425> created at line 192.
    Found 32-bit adder for signal <n1463> created at line 199.
    Found 11-bit adder for signal <n1633> created at line 200.
    Found 11-bit adder for signal <n1883[10:0]> created at line 201.
    Found 16-bit adder for signal <n1426> created at line 204.
    Found 32-bit adder for signal <n1464> created at line 207.
    Found 11-bit adder for signal <n1647> created at line 208.
    Found 11-bit adder for signal <n1893[10:0]> created at line 209.
    Found 16-bit adder for signal <n1427> created at line 212.
    Found 32-bit adder for signal <n1465> created at line 215.
    Found 11-bit adder for signal <n1661> created at line 216.
    Found 11-bit adder for signal <n1903[10:0]> created at line 217.
    Found 16-bit adder for signal <n1428> created at line 220.
    Found 32-bit adder for signal <n1466> created at line 223.
    Found 11-bit adder for signal <n1674> created at line 224.
    Found 11-bit adder for signal <n1913[10:0]> created at line 225.
    Found 16-bit adder for signal <n1429> created at line 228.
    Found 32-bit adder for signal <n1467> created at line 231.
    Found 11-bit adder for signal <n1687> created at line 232.
    Found 11-bit adder for signal <n1923[10:0]> created at line 233.
    Found 16-bit adder for signal <n1430> created at line 236.
    Found 32-bit adder for signal <n1457> created at line 241.
    Found 11-bit adder for signal <n1701> created at line 242.
    Found 11-bit adder for signal <n1703> created at line 243.
    Found 16-bit adder for signal <explode_addr> created at line 244.
    Found 19-bit adder for signal <n1418> created at line 249.
    Found 18-bit adder for signal <n1420> created at line 254.
    Found 32-bit adder for signal <n1472> created at line 260.
    Found 15-bit adder for signal <n1421> created at line 262.
    Found 32-bit adder for signal <n1473> created at line 265.
    Found 15-bit adder for signal <n1422> created at line 267.
    Found 32-bit adder for signal <n1474> created at line 270.
    Found 15-bit adder for signal <n1423> created at line 272.
    Found 32-bit adder for signal <n1475> created at line 275.
    Found 15-bit adder for signal <n1424> created at line 277.
    Found 32-bit adder for signal <cnt[31]_GND_31_o_add_202_OUT> created at line 330.
    Found 32-bit adder for signal <cnt[31]_GND_31_o_add_203_OUT> created at line 332.
    Found 10-bit adder for signal <mycar_pos_y[9]_GND_31_o_add_211_OUT> created at line 352.
    Found 10-bit adder for signal <obstacle_pos_y[2][9]_GND_31_o_add_279_OUT> created at line 480.
    Found 10-bit adder for signal <obstacle_pos_y[3][9]_GND_31_o_add_333_OUT> created at line 554.
    Found 10-bit adder for signal <obstacle_pos_y[4][9]_GND_31_o_add_387_OUT> created at line 628.
    Found 10-bit adder for signal <obstacle_pos_y[0][9]_GND_31_o_add_446_OUT> created at line 691.
    Found 10-bit adder for signal <obstacle_pos_y[1][9]_GND_31_o_add_448_OUT> created at line 693.
    Found 10-bit adder for signal <obstacle_pos_y[2][9]_GND_31_o_add_450_OUT> created at line 695.
    Found 10-bit adder for signal <obstacle_pos_y[3][9]_GND_31_o_add_452_OUT> created at line 697.
    Found 10-bit adder for signal <obstacle_pos_y[4][9]_GND_31_o_add_454_OUT> created at line 699.
    Found 10-bit adder for signal <mycar_pos_y[9]_GND_31_o_add_481_OUT> created at line 748.
    Found 10-bit adder for signal <mycar_pos_x[9]_GND_31_o_add_489_OUT> created at line 758.
    Found 6-bit adder for signal <n1858> created at line 775.
    Found 10-bit subtractor for signal <n1452[9:0]> created at line 249.
    Found 10-bit subtractor for signal <game_over_y> created at line 156.
    Found 10-bit subtractor for signal <n1454[9:0]> created at line 254.
    Found 10-bit subtractor for signal <score_y> created at line 156.
    Found 10-bit subtractor for signal <n1468[9:0]> created at line 262.
    Found 10-bit subtractor for signal <n1469[9:0]> created at line 267.
    Found 10-bit subtractor for signal <n1470[9:0]> created at line 272.
    Found 10-bit subtractor for signal <n1471[9:0]> created at line 277.
    Found 10-bit subtractor for signal <GND_31_o_GND_31_o_sub_478_OUT<9:0>> created at line 743.
    Found 10-bit subtractor for signal <GND_31_o_GND_31_o_sub_486_OUT<9:0>> created at line 753.
    Found 11x9-bit multiplier for signal <n1862> created at line 167.
    Found 11x8-bit multiplier for signal <n1865> created at line 174.
    Found 10x6-bit multiplier for signal <n1874> created at line 192.
    Found 10x6-bit multiplier for signal <n1904> created at line 220.
    Found 10x6-bit multiplier for signal <n1914> created at line 228.
    Found 10x6-bit multiplier for signal <n1924> created at line 236.
    Found 6x5-bit multiplier for signal <PWR_30_o_num[4]_MuLt_142_OUT> created at line 241.
    Found 10x6-bit multiplier for signal <n1934> created at line 244.
    Found 10x9-bit multiplier for signal <n1937> created at line 249.
    Found 10x8-bit multiplier for signal <n1940> created at line 254.
    Found 10-bit comparator lessequal for signal <n0046> created at line 173
    Found 10-bit comparator greater for signal <pixel_x[9]_PWR_30_o_LessThan_45_o> created at line 173
    Found 10-bit comparator lessequal for signal <n0050> created at line 173
    Found 10-bit comparator greater for signal <pixel_y[9]_GND_31_o_LessThan_47_o> created at line 173
    Found 11-bit comparator lessequal for signal <n0060> created at line 188
    Found 32-bit comparator greater for signal <GND_31_o_GND_31_o_LessThan_62_o> created at line 189
    Found 10-bit comparator lessequal for signal <n0066> created at line 190
    Found 11-bit comparator greater for signal <GND_31_o_BUS_0006_LessThan_65_o> created at line 191
    Found 11-bit comparator lessequal for signal <n0078> created at line 200
    Found 32-bit comparator greater for signal <GND_31_o_GND_31_o_LessThan_75_o> created at line 201
    Found 10-bit comparator greater for signal <GND_31_o_obstacle_pos_y[0][9]_LessThan_76_o> created at line 202
    Found 32-bit comparator lessequal for signal <n0087> created at line 202
    Found 10-bit comparator greater for signal <pixel_y[9]_obstacle_pos_y[0][9]_LessThan_80_o> created at line 203
    Found 11-bit comparator lessequal for signal <n0097> created at line 208
    Found 32-bit comparator greater for signal <GND_31_o_GND_31_o_LessThan_89_o> created at line 209
    Found 10-bit comparator greater for signal <GND_31_o_obstacle_pos_y[1][9]_LessThan_90_o> created at line 210
    Found 32-bit comparator lessequal for signal <n0106> created at line 210
    Found 10-bit comparator greater for signal <pixel_y[9]_obstacle_pos_y[1][9]_LessThan_94_o> created at line 211
    Found 11-bit comparator lessequal for signal <n0116> created at line 216
    Found 32-bit comparator greater for signal <GND_31_o_GND_31_o_LessThan_103_o> created at line 217
    Found 10-bit comparator greater for signal <GND_31_o_obstacle_pos_y[2][9]_LessThan_104_o> created at line 218
    Found 32-bit comparator lessequal for signal <n0125> created at line 218
    Found 10-bit comparator greater for signal <pixel_y[9]_obstacle_pos_y[2][9]_LessThan_108_o> created at line 219
    Found 11-bit comparator lessequal for signal <n0136> created at line 224
    Found 32-bit comparator greater for signal <GND_31_o_GND_31_o_LessThan_118_o> created at line 225
    Found 10-bit comparator greater for signal <GND_31_o_obstacle_pos_y[3][9]_LessThan_119_o> created at line 226
    Found 32-bit comparator lessequal for signal <n0145> created at line 226
    Found 10-bit comparator greater for signal <pixel_y[9]_obstacle_pos_y[3][9]_LessThan_123_o> created at line 227
    Found 11-bit comparator lessequal for signal <n0156> created at line 232
    Found 32-bit comparator greater for signal <GND_31_o_GND_31_o_LessThan_133_o> created at line 233
    Found 10-bit comparator greater for signal <GND_31_o_obstacle_pos_y[4][9]_LessThan_134_o> created at line 234
    Found 32-bit comparator lessequal for signal <n0165> created at line 234
    Found 10-bit comparator greater for signal <pixel_y[9]_obstacle_pos_y[4][9]_LessThan_138_o> created at line 235
    Found 10-bit comparator lessequal for signal <n0176> created at line 242
    Found 11-bit comparator greater for signal <GND_31_o_BUS_0029_LessThan_147_o> created at line 242
    Found 10-bit comparator lessequal for signal <n0181> created at line 243
    Found 11-bit comparator greater for signal <GND_31_o_BUS_0030_LessThan_150_o> created at line 243
    Found 10-bit comparator lessequal for signal <n0191> created at line 248
    Found 10-bit comparator greater for signal <pixel_x[9]_GND_31_o_LessThan_156_o> created at line 248
    Found 10-bit comparator lessequal for signal <n0195> created at line 248
    Found 10-bit comparator greater for signal <pixel_y[9]_GND_31_o_LessThan_158_o> created at line 248
    Found 10-bit comparator lessequal for signal <n0204> created at line 253
    Found 10-bit comparator greater for signal <pixel_x[9]_GND_31_o_LessThan_164_o> created at line 253
    Found 10-bit comparator lessequal for signal <n0208> created at line 253
    Found 10-bit comparator greater for signal <pixel_y[9]_GND_31_o_LessThan_166_o> created at line 253
    Found 10-bit comparator greater for signal <n0218> created at line 261
    Found 10-bit comparator greater for signal <pixel_x[9]_GND_31_o_LessThan_173_o> created at line 261
    Found 10-bit comparator lessequal for signal <n0222> created at line 261
    Found 10-bit comparator greater for signal <pixel_y[9]_GND_31_o_LessThan_175_o> created at line 261
    Found 10-bit comparator greater for signal <n0230> created at line 266
    Found 10-bit comparator greater for signal <n0239> created at line 271
    Found 10-bit comparator lessequal for signal <n0248> created at line 276
    Found 10-bit comparator greater for signal <PWR_30_o_obstacle_pos_y[0][9]_LessThan_206_o> created at line 334
    Found 10-bit comparator greater for signal <GND_31_o_obstacle_pos_y[1][9]_LessThan_236_o> created at line 389
    Found 10-bit comparator greater for signal <PWR_30_o_obstacle_pos_y[1][9]_LessThan_240_o> created at line 398
    Found 10-bit comparator greater for signal <GND_31_o_obstacle_pos_y[0][9]_LessThan_270_o> created at line 453
    Found 10-bit comparator greater for signal <PWR_30_o_obstacle_pos_y[2][9]_LessThan_274_o> created at line 462
    Found 10-bit comparator greater for signal <GND_31_o_obstacle_pos_y[1][9]_LessThan_322_o> created at line 526
    Found 10-bit comparator greater for signal <GND_31_o_obstacle_pos_y[3][9]_LessThan_324_o> created at line 527
    Found 10-bit comparator greater for signal <PWR_30_o_obstacle_pos_y[3][9]_LessThan_328_o> created at line 536
    Found 10-bit comparator greater for signal <GND_31_o_obstacle_pos_y[2][9]_LessThan_378_o> created at line 601
    Found 10-bit comparator greater for signal <PWR_30_o_obstacle_pos_y[4][9]_LessThan_382_o> created at line 610
    Found 10-bit comparator greater for signal <GND_31_o_obstacle_pos_y[3][9]_LessThan_442_o> created at line 680
    Found 10-bit comparator lessequal for signal <n1289> created at line 690
    Found 10-bit comparator lessequal for signal <n1302> created at line 692
    Found 10-bit comparator lessequal for signal <n1315> created at line 694
    Found 10-bit comparator lessequal for signal <n1328> created at line 696
    Found 10-bit comparator lessequal for signal <n1341> created at line 698
    Found 10-bit comparator greater for signal <n1376> created at line 742
    Found 10-bit comparator lessequal for signal <mycar_pos_y[9]_GND_31_o_LessThan_481_o> created at line 747
    Found 10-bit comparator greater for signal <n1385> created at line 752
    Found 10-bit comparator lessequal for signal <mycar_pos_x[9]_GND_31_o_LessThan_489_o> created at line 757
    Summary:
	inferred  10 Multiplier(s).
	inferred  90 Adder/Subtractor(s).
	inferred 240 D-type flip-flop(s).
	inferred  72 Comparator(s).
	inferred 813 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Controller> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\clkdiv.v".
    Found 32-bit register for signal <cnt>.
    Found 32-bit adder for signal <cnt[31]_GND_32_o_add_1_OUT> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\vga_sync.v".
        hpixels = 800
        vlines = 525
        hbp = 144
        hfp = 784
        vbp = 35
        vfp = 515
    Found 10-bit register for signal <vc>.
    Found 10-bit register for signal <hc>.
    Found 11-bit subtractor for signal <GND_33_o_GND_33_o_sub_1_OUT> created at line 37.
    Found 11-bit subtractor for signal <GND_33_o_GND_33_o_sub_3_OUT> created at line 38.
    Found 10-bit adder for signal <hc[9]_GND_33_o_add_6_OUT> created at line 52.
    Found 10-bit adder for signal <vc[9]_GND_33_o_add_13_OUT> created at line 81.
    Found 10-bit subtractor for signal <pixel_x> created at line 25.
    Found 10-bit subtractor for signal <pixel_y> created at line 25.
    Found 10-bit comparator lessequal for signal <n0007> created at line 59
    Found 10-bit comparator lessequal for signal <n0015> created at line 89
    Found 10-bit comparator greater for signal <hc[9]_PWR_32_o_LessThan_19_o> created at line 95
    Found 10-bit comparator greater for signal <GND_33_o_hc[9]_LessThan_20_o> created at line 95
    Found 10-bit comparator greater for signal <vc[9]_PWR_32_o_LessThan_21_o> created at line 95
    Found 10-bit comparator greater for signal <GND_33_o_vc[9]_LessThan_22_o> created at line 95
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga_sync> synthesized.

Synthesizing Unit <ps2_receiver>.
    Related source file is "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ps2_receiver.v".
    Found 1-bit register for signal <PS2Df>.
    Found 1-bit register for signal <PS2Cf>.
    Found 8-bit register for signal <ps2d_filter>.
    Found 8-bit register for signal <ps2c_filter>.
    Found 11-bit register for signal <shift1>.
    Found 10-bit register for signal <shift2<10:1>>.
    Summary:
	inferred  39 D-type flip-flop(s).
Unit <ps2_receiver> synthesized.

Synthesizing Unit <Detector>.
    Related source file is "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v".
        car_width = 60
        car_height = 100
        car_offset_left = 15
        car_offset_right = 5
        car_offset_front = 10
        car_offset_bottom = 5
        police_width = 64
        police_height = 100
        police_offset_left = 5
        police_offset_right = 5
    Found 11-bit subtractor for signal <GND_42_o_GND_42_o_sub_11_OUT> created at line 55.
    Found 11-bit subtractor for signal <GND_42_o_GND_42_o_sub_18_OUT> created at line 60.
    Found 12-bit subtractor for signal <GND_42_o_GND_42_o_sub_27_OUT> created at line 65.
    Found 12-bit subtractor for signal <GND_42_o_GND_42_o_sub_36_OUT> created at line 70.
    Found 12-bit subtractor for signal <GND_42_o_GND_42_o_sub_45_OUT> created at line 75.
    Found 10-bit adder for signal <mycar_x_left> created at line 48.
    Found 11-bit adder for signal <n0306> created at line 49.
    Found 10-bit adder for signal <mycar_y_front> created at line 50.
    Found 11-bit adder for signal <n0310> created at line 51.
    Found 10-bit adder for signal <obstacle_x_left<0>> created at line 53.
    Found 11-bit adder for signal <n0314> created at line 54.
    Found 10-bit adder for signal <obstacle_x_left<1>> created at line 58.
    Found 11-bit adder for signal <n0318> created at line 59.
    Found 10-bit adder for signal <obstacle_x_left<2>> created at line 63.
    Found 11-bit adder for signal <n0322> created at line 64.
    Found 11-bit adder for signal <n0289> created at line 65.
    Found 10-bit adder for signal <obstacle_x_left<3>> created at line 68.
    Found 11-bit adder for signal <n0328> created at line 69.
    Found 11-bit adder for signal <n0294> created at line 70.
    Found 10-bit adder for signal <obstacle_x_left<4>> created at line 73.
    Found 11-bit adder for signal <n0334> created at line 74.
    Found 11-bit adder for signal <n0299> created at line 75.
    Found 10-bit subtractor for signal <mycar_x_right> created at line 45.
    Found 10-bit subtractor for signal <mycar_y_bottom> created at line 45.
    Found 10-bit subtractor for signal <obstacle_x_right<0>> created at line 46.
    Found 10-bit subtractor for signal <obstacle_x_right<1>> created at line 46.
    Found 10-bit subtractor for signal <obstacle_x_right<2>> created at line 46.
    Found 10-bit subtractor for signal <obstacle_y_bottom<2>> created at line 46.
    Found 10-bit subtractor for signal <obstacle_x_right<3>> created at line 46.
    Found 10-bit subtractor for signal <obstacle_y_bottom<3>> created at line 46.
    Found 10-bit subtractor for signal <obstacle_x_right<4>> created at line 46.
    Found 10-bit subtractor for signal <obstacle_y_bottom<4>> created at line 46.
    Found 10-bit comparator greater for signal <GND_42_o_obstacle_pos_y0[9]_LessThan_10_o> created at line 55
    Found 10-bit comparator greater for signal <GND_42_o_obstacle_pos_y1[9]_LessThan_17_o> created at line 60
    Found 11-bit comparator greater for signal <GND_42_o_BUS_0011_LessThan_25_o> created at line 65
    Found 11-bit comparator greater for signal <GND_42_o_BUS_0015_LessThan_34_o> created at line 70
    Found 11-bit comparator greater for signal <GND_42_o_BUS_0019_LessThan_43_o> created at line 75
    Found 10-bit comparator lessequal for signal <n0044> created at line 81
    Found 10-bit comparator lessequal for signal <n0046> created at line 81
    Found 10-bit comparator lessequal for signal <n0049> created at line 81
    Found 10-bit comparator lessequal for signal <n0052> created at line 81
    Found 10-bit comparator lessequal for signal <n0055> created at line 82
    Found 10-bit comparator lessequal for signal <n0058> created at line 82
    Found 10-bit comparator lessequal for signal <n0062> created at line 83
    Found 10-bit comparator lessequal for signal <n0064> created at line 83
    Found 10-bit comparator lessequal for signal <n0073> created at line 85
    Found 10-bit comparator lessequal for signal <n0075> created at line 85
    Found 10-bit comparator lessequal for signal <n0081> created at line 87
    Found 10-bit comparator lessequal for signal <n0083> created at line 87
    Found 10-bit comparator lessequal for signal <n0086> created at line 87
    Found 10-bit comparator lessequal for signal <n0089> created at line 87
    Found 10-bit comparator lessequal for signal <n0092> created at line 88
    Found 10-bit comparator lessequal for signal <n0095> created at line 88
    Found 10-bit comparator lessequal for signal <n0099> created at line 89
    Found 10-bit comparator lessequal for signal <n0101> created at line 89
    Found 10-bit comparator lessequal for signal <n0110> created at line 91
    Found 10-bit comparator lessequal for signal <n0112> created at line 91
    Found 10-bit comparator lessequal for signal <n0118> created at line 93
    Found 10-bit comparator lessequal for signal <n0120> created at line 93
    Found 10-bit comparator lessequal for signal <n0123> created at line 93
    Found 10-bit comparator lessequal for signal <n0126> created at line 93
    Found 10-bit comparator lessequal for signal <n0129> created at line 94
    Found 10-bit comparator lessequal for signal <n0132> created at line 94
    Found 10-bit comparator lessequal for signal <n0136> created at line 95
    Found 10-bit comparator lessequal for signal <n0138> created at line 95
    Found 10-bit comparator lessequal for signal <n0147> created at line 97
    Found 10-bit comparator lessequal for signal <n0149> created at line 97
    Found 10-bit comparator lessequal for signal <n0155> created at line 99
    Found 10-bit comparator lessequal for signal <n0157> created at line 99
    Found 10-bit comparator lessequal for signal <n0160> created at line 99
    Found 10-bit comparator lessequal for signal <n0163> created at line 99
    Found 10-bit comparator lessequal for signal <n0166> created at line 100
    Found 10-bit comparator lessequal for signal <n0169> created at line 100
    Found 10-bit comparator lessequal for signal <n0173> created at line 101
    Found 10-bit comparator lessequal for signal <n0175> created at line 101
    Found 10-bit comparator lessequal for signal <n0184> created at line 103
    Found 10-bit comparator lessequal for signal <n0186> created at line 103
    Found 10-bit comparator lessequal for signal <n0192> created at line 105
    Found 10-bit comparator lessequal for signal <n0194> created at line 105
    Found 10-bit comparator lessequal for signal <n0197> created at line 105
    Found 10-bit comparator lessequal for signal <n0200> created at line 105
    Found 10-bit comparator lessequal for signal <n0203> created at line 106
    Found 10-bit comparator lessequal for signal <n0206> created at line 106
    Found 10-bit comparator lessequal for signal <n0210> created at line 107
    Found 10-bit comparator lessequal for signal <n0212> created at line 107
    Found 10-bit comparator lessequal for signal <n0221> created at line 109
    Found 10-bit comparator lessequal for signal <n0223> created at line 109
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  55 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <Detector> synthesized.

Synthesizing Unit <mod_32u_3u>.
    Related source file is "".
    Found 35-bit adder for signal <GND_43_o_b[2]_add_1_OUT> created at line 0.
    Found 34-bit adder for signal <GND_43_o_b[2]_add_3_OUT> created at line 0.
    Found 33-bit adder for signal <GND_43_o_b[2]_add_5_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[2]_add_7_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_9_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_11_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_43_o_add_65_OUT> created at line 0.
    Found 35-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  33 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1025 Multiplexer(s).
Unit <mod_32u_3u> synthesized.

Synthesizing Unit <mod_6u_4u>.
    Related source file is "".
    Found 10-bit adder for signal <GND_44_o_b[3]_add_1_OUT> created at line 0.
    Found 9-bit adder for signal <GND_44_o_b[3]_add_3_OUT> created at line 0.
    Found 8-bit adder for signal <GND_44_o_b[3]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <GND_44_o_b[3]_add_7_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_b[3]_add_9_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_44_o_add_11_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_44_o_add_13_OUT> created at line 0.
    Found 10-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <mod_6u_4u> synthesized.

Synthesizing Unit <Counter>.
    Related source file is "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Counter.v".
    Found 2-bit register for signal <filter_rst>.
    Found 10-bit register for signal <score>.
    Found 10-bit register for signal <high_score>.
    Found 2-bit register for signal <filter_plus>.
    Found 10-bit adder for signal <score[9]_GND_45_o_add_3_OUT> created at line 49.
    Found 10-bit comparator lessequal for signal <high_score[9]_score[9]_LessThan_6_o> created at line 50
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Counter> synthesized.

Synthesizing Unit <mod_10u_4u>.
    Related source file is "".
    Found 14-bit adder for signal <n0333> created at line 0.
    Found 14-bit adder for signal <GND_46_o_b[3]_add_1_OUT> created at line 0.
    Found 13-bit adder for signal <n0337> created at line 0.
    Found 13-bit adder for signal <GND_46_o_b[3]_add_3_OUT> created at line 0.
    Found 12-bit adder for signal <n0341> created at line 0.
    Found 12-bit adder for signal <GND_46_o_b[3]_add_5_OUT> created at line 0.
    Found 11-bit adder for signal <n0345> created at line 0.
    Found 11-bit adder for signal <GND_46_o_b[3]_add_7_OUT> created at line 0.
    Found 10-bit adder for signal <n0349> created at line 0.
    Found 10-bit adder for signal <a[9]_b[3]_add_9_OUT> created at line 0.
    Found 10-bit adder for signal <n0353> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_46_o_add_11_OUT> created at line 0.
    Found 10-bit adder for signal <n0357> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_46_o_add_13_OUT> created at line 0.
    Found 10-bit adder for signal <n0361> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_46_o_add_15_OUT> created at line 0.
    Found 10-bit adder for signal <n0365> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_46_o_add_17_OUT> created at line 0.
    Found 10-bit adder for signal <n0369> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_46_o_add_19_OUT> created at line 0.
    Found 10-bit adder for signal <n0373> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_46_o_add_21_OUT> created at line 0.
    Found 14-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0011> created at line 0
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred  11 Comparator(s).
	inferred 101 Multiplexer(s).
Unit <mod_10u_4u> synthesized.

Synthesizing Unit <div_10u_4u>.
    Related source file is "".
    Found 14-bit adder for signal <n0333> created at line 0.
    Found 14-bit adder for signal <GND_47_o_b[3]_add_1_OUT> created at line 0.
    Found 13-bit adder for signal <n0337> created at line 0.
    Found 13-bit adder for signal <GND_47_o_b[3]_add_3_OUT> created at line 0.
    Found 12-bit adder for signal <n0341> created at line 0.
    Found 12-bit adder for signal <GND_47_o_b[3]_add_5_OUT> created at line 0.
    Found 11-bit adder for signal <n0345> created at line 0.
    Found 11-bit adder for signal <GND_47_o_b[3]_add_7_OUT> created at line 0.
    Found 10-bit adder for signal <n0349> created at line 0.
    Found 10-bit adder for signal <a[9]_b[3]_add_9_OUT> created at line 0.
    Found 10-bit adder for signal <n0353> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_47_o_add_11_OUT> created at line 0.
    Found 10-bit adder for signal <n0357> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_47_o_add_13_OUT> created at line 0.
    Found 10-bit adder for signal <n0361> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_47_o_add_15_OUT[9:0]> created at line 0.
    Found 10-bit adder for signal <n0365> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_47_o_add_17_OUT[9:0]> created at line 0.
    Found 10-bit adder for signal <n0369> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_47_o_add_19_OUT[9:0]> created at line 0.
    Found 14-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0011> created at line 0
    Summary:
	inferred  20 Adder/Subtractor(s).
	inferred  11 Comparator(s).
	inferred  73 Multiplexer(s).
Unit <div_10u_4u> synthesized.

Synthesizing Unit <div_10u_7u>.
    Related source file is "".
    Found 17-bit adder for signal <n0369> created at line 0.
    Found 17-bit adder for signal <GND_48_o_b[6]_add_1_OUT> created at line 0.
    Found 16-bit adder for signal <n0373> created at line 0.
    Found 16-bit adder for signal <GND_48_o_b[6]_add_3_OUT> created at line 0.
    Found 15-bit adder for signal <n0377> created at line 0.
    Found 15-bit adder for signal <GND_48_o_b[6]_add_5_OUT> created at line 0.
    Found 14-bit adder for signal <n0381> created at line 0.
    Found 14-bit adder for signal <GND_48_o_b[6]_add_7_OUT> created at line 0.
    Found 13-bit adder for signal <n0385> created at line 0.
    Found 13-bit adder for signal <GND_48_o_b[6]_add_9_OUT> created at line 0.
    Found 12-bit adder for signal <n0389> created at line 0.
    Found 12-bit adder for signal <GND_48_o_b[6]_add_11_OUT> created at line 0.
    Found 11-bit adder for signal <n0393> created at line 0.
    Found 11-bit adder for signal <GND_48_o_b[6]_add_13_OUT> created at line 0.
    Found 10-bit adder for signal <n0397> created at line 0.
    Found 10-bit adder for signal <a[9]_b[6]_add_15_OUT[9:0]> created at line 0.
    Found 10-bit adder for signal <n0401> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_48_o_add_17_OUT[9:0]> created at line 0.
    Found 10-bit adder for signal <n0405> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_48_o_add_19_OUT[9:0]> created at line 0.
    Found 17-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0011> created at line 0
    Summary:
	inferred  20 Adder/Subtractor(s).
	inferred  11 Comparator(s).
	inferred  73 Multiplexer(s).
Unit <div_10u_7u> synthesized.

Synthesizing Unit <div_10u_10u>.
    Related source file is "".
    Found 20-bit adder for signal <n0422> created at line 0.
    Found 20-bit adder for signal <GND_49_o_b[9]_add_1_OUT> created at line 0.
    Found 19-bit adder for signal <n0426> created at line 0.
    Found 19-bit adder for signal <GND_49_o_b[9]_add_3_OUT> created at line 0.
    Found 18-bit adder for signal <n0430> created at line 0.
    Found 18-bit adder for signal <GND_49_o_b[9]_add_5_OUT> created at line 0.
    Found 17-bit adder for signal <n0434> created at line 0.
    Found 17-bit adder for signal <GND_49_o_b[9]_add_7_OUT> created at line 0.
    Found 16-bit adder for signal <n0438> created at line 0.
    Found 16-bit adder for signal <GND_49_o_b[9]_add_9_OUT> created at line 0.
    Found 15-bit adder for signal <n0442> created at line 0.
    Found 15-bit adder for signal <GND_49_o_b[9]_add_11_OUT> created at line 0.
    Found 14-bit adder for signal <n0446> created at line 0.
    Found 14-bit adder for signal <GND_49_o_b[9]_add_13_OUT> created at line 0.
    Found 13-bit adder for signal <n0450> created at line 0.
    Found 13-bit adder for signal <GND_49_o_b[9]_add_15_OUT> created at line 0.
    Found 12-bit adder for signal <n0454> created at line 0.
    Found 12-bit adder for signal <GND_49_o_b[9]_add_17_OUT> created at line 0.
    Found 11-bit adder for signal <n0458> created at line 0.
    Found 11-bit adder for signal <GND_49_o_b[9]_add_19_OUT> created at line 0.
    Found 20-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0011> created at line 0
    Summary:
	inferred  20 Adder/Subtractor(s).
	inferred  11 Comparator(s).
	inferred  91 Multiplexer(s).
Unit <div_10u_10u> synthesized.

Synthesizing Unit <Model>.
    Related source file is "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Model.v".
    Summary:
	no macro.
Unit <Model> synthesized.

Synthesizing Unit <x7segbc>.
    Related source file is "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\x7segbc.v".
    Found 20-bit register for signal <clkdiv>.
    Found 20-bit adder for signal <clkdiv[19]_GND_52_o_add_30_OUT> created at line 119.
    Found 8x1-bit Read Only RAM for signal <digit<4>>
    Found 32x8-bit Read Only RAM for signal <_n0127>
    Found 1-bit 8-to-1 multiplexer for signal <GND_52_o_GND_52_o_equal_19_o> created at line 112.
    Found 1-bit 5-to-1 multiplexer for signal <digit<3>> created at line 84.
    Found 1-bit 5-to-1 multiplexer for signal <digit<2>> created at line 84.
    Found 1-bit 6-to-1 multiplexer for signal <digit<1>> created at line 84.
    Found 1-bit 6-to-1 multiplexer for signal <digit<0>> created at line 84.
WARNING:Xst:737 - Found 1-bit latch for signal <a_to_g<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_to_g<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_to_g<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_to_g<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_to_g<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_to_g<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_to_g<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Latch(s).
	inferred   6 Multiplexer(s).
Unit <x7segbc> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x8-bit single-port Read Only RAM                    : 1
 8x1-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 13
 10x6-bit multiplier                                   : 5
 10x8-bit multiplier                                   : 1
 10x9-bit multiplier                                   : 1
 11x8-bit multiplier                                   : 1
 11x9-bit multiplier                                   : 1
 4x2-bit multiplier                                    : 3
 6x5-bit multiplier                                    : 1
# Adders/Subtractors                                   : 847
 10-bit adder                                          : 164
 10-bit addsub                                         : 2
 10-bit subtractor                                     : 28
 11-bit adder                                          : 73
 11-bit subtractor                                     : 18
 12-bit adder                                          : 42
 12-bit subtractor                                     : 9
 13-bit adder                                          : 42
 14-bit adder                                          : 36
 15-bit adder                                          : 18
 16-bit adder                                          : 21
 17-bit adder                                          : 8
 18-bit adder                                          : 5
 19-bit adder                                          : 6
 20-bit adder                                          : 6
 32-bit adder                                          : 67
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 34-bit adder                                          : 2
 35-bit adder                                          : 2
 36-bit adder                                          : 1
 37-bit adder                                          : 1
 38-bit adder                                          : 1
 39-bit adder                                          : 1
 4-bit adder                                           : 48
 40-bit adder                                          : 1
 41-bit adder                                          : 1
 5-bit adder                                           : 48
 6-bit adder                                           : 52
 7-bit adder                                           : 70
 8-bit adder                                           : 13
 9-bit adder                                           : 58
# Registers                                            : 27
 1-bit register                                        : 4
 10-bit register                                       : 9
 11-bit register                                       : 1
 2-bit register                                        : 2
 20-bit register                                       : 1
 25-bit register                                       : 1
 32-bit register                                       : 3
 4-bit register                                        : 1
 5-bit register                                        : 1
 50-bit register                                       : 2
 8-bit register                                        : 2
# Latches                                              : 19
 1-bit latch                                           : 19
# Comparators                                          : 595
 10-bit comparator greater                             : 63
 10-bit comparator lessequal                           : 155
 11-bit comparator greater                             : 6
 11-bit comparator lessequal                           : 30
 12-bit comparator lessequal                           : 21
 13-bit comparator lessequal                           : 21
 14-bit comparator lessequal                           : 18
 15-bit comparator lessequal                           : 7
 16-bit comparator lessequal                           : 7
 17-bit comparator lessequal                           : 4
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 32-bit comparator greater                             : 6
 32-bit comparator lessequal                           : 59
 33-bit comparator lessequal                           : 2
 34-bit comparator lessequal                           : 2
 35-bit comparator lessequal                           : 2
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 4-bit comparator lessequal                            : 48
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 5-bit comparator lessequal                            : 24
 6-bit comparator lessequal                            : 27
 7-bit comparator lessequal                            : 40
 8-bit comparator lessequal                            : 7
 9-bit comparator lessequal                            : 34
# Multiplexers                                         : 5245
 1-bit 2-to-1 multiplexer                              : 4652
 1-bit 5-to-1 multiplexer                              : 2
 1-bit 6-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 44
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 11
 4-bit 2-to-1 multiplexer                              : 499
 5-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 19
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/background.ngc>.
Reading core <ipcore_dir/side.ngc>.
Reading core <ipcore_dir/explosion.ngc>.
Reading core <ipcore_dir/game_over.ngc>.
Reading core <ipcore_dir/startBtn.ngc>.
Reading core <ipcore_dir/score.ngc>.
Reading core <ipcore_dir/digit.ngc>.
Reading core <ipcore_dir/car.ngc>.
Reading core <ipcore_dir/police.ngc>.
Loading core <background> for timing and area information for instance <P1>.
Loading core <side> for timing and area information for instance <P3>.
Loading core <explosion> for timing and area information for instance <explode>.
Loading core <game_over> for timing and area information for instance <game_over_prompt>.
Loading core <startBtn> for timing and area information for instance <P2>.
Loading core <score> for timing and area information for instance <score_prompt>.
Loading core <digit> for timing and area information for instance <digit0>.
Loading core <digit> for timing and area information for instance <digit1>.
Loading core <digit> for timing and area information for instance <digit2>.
Loading core <digit> for timing and area information for instance <digit3>.
Loading core <car> for timing and area information for instance <mycar>.
Loading core <police> for timing and area information for instance <obstacle0>.
Loading core <police> for timing and area information for instance <obstacle1>.
Loading core <car> for timing and area information for instance <obstacle2>.
Loading core <car> for timing and area information for instance <obstacle3>.
Loading core <car> for timing and area information for instance <obstacle4>.

Synthesizing (advanced) Unit <BR_Top>.
	Multiplier <control_unit/Mmult_n1934> in block <BR_Top> and adder/subtractor <control_unit/Madd_explode_addr> in block <BR_Top> are combined into a MAC<control_unit/Maddsub_n1934>.
	Multiplier <control_unit/Mmult_PWR_30_o_num[4]_MuLt_142_OUT> in block <BR_Top> and adder/subtractor <control_unit/Madd_n1457_Madd> in block <BR_Top> are combined into a MAC<control_unit/Maddsub_PWR_30_o_num[4]_MuLt_142_OUT>.
	Multiplier <control_unit/Mmult_n1924> in block <BR_Top> and adder/subtractor <control_unit/Madd_n1430_Madd> in block <BR_Top> are combined into a MAC<control_unit/Maddsub_n1924>.
	Multiplier <control_unit/Mmult_n1914> in block <BR_Top> and adder/subtractor <control_unit/Madd_n1429_Madd> in block <BR_Top> are combined into a MAC<control_unit/Maddsub_n1914>.
	Multiplier <control_unit/Mmult_n1904> in block <BR_Top> and adder/subtractor <control_unit/Madd_n1428_Madd> in block <BR_Top> are combined into a MAC<control_unit/Maddsub_n1904>.
	Multiplier <control_unit/Mmult_n1874> in block <BR_Top> and adder/subtractor <control_unit/Madd_n1425_Madd> in block <BR_Top> are combined into a MAC<control_unit/Maddsub_n1874>.
	Multiplier <control_unit/Mmult_n1865> in block <BR_Top> and adder/subtractor <control_unit/Madd_n1419_Madd> in block <BR_Top> are combined into a MAC<control_unit/Maddsub_n1865>.
	Multiplier <control_unit/Mmult_n1940> in block <BR_Top> and adder/subtractor <control_unit/Madd_n1420_Madd> in block <BR_Top> are combined into a MAC<control_unit/Maddsub_n1940>.
	Multiplier <control_unit/Mmult_n1937> in block <BR_Top> and adder/subtractor <control_unit/Madd_n1418_Madd> in block <BR_Top> are combined into a MAC<control_unit/Maddsub_n1937>.
	Multiplier <control_unit/Mmult_n1862> in block <BR_Top> and adder/subtractor <control_unit/Madd_n1416_Madd> in block <BR_Top> are combined into a MAC<control_unit/Maddsub_n1862>.
Unit <BR_Top> synthesized (advanced).

Synthesizing (advanced) Unit <Controller>.
The following registers are absorbed into accumulator <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into accumulator <scroll>: 1 register on signal <scroll>.
Unit <Controller> synthesized (advanced).

Synthesizing (advanced) Unit <Counter>.
The following registers are absorbed into accumulator <score>: 1 register on signal <score>.
Unit <Counter> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <hc>: 1 register on signal <hc>.
The following registers are absorbed into counter <vc>: 1 register on signal <vc>.
Unit <vga_sync> synthesized (advanced).

Synthesizing (advanced) Unit <x7segbc>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_digit<4>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <clkdiv>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0127> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <x7segbc> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x8-bit single-port distributed Read Only RAM        : 1
 8x1-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 10
 10x6-to-13-bit MAC                                    : 4
 10x6-to-16-bit MAC                                    : 1
 10x8-to-14-bit MAC                                    : 2
 10x9-to-15-bit MAC                                    : 1
 10x9-to-17-bit MAC                                    : 1
 6x5-to-10-bit MAC                                     : 1
# Multipliers                                          : 3
 4x2-bit multiplier                                    : 3
# Adders/Subtractors                                   : 504
 10-bit adder                                          : 26
 10-bit adder carry in                                 : 120
 10-bit addsub                                         : 2
 10-bit subtractor                                     : 32
 10-bit subtractor borrow in                           : 2
 11-bit adder                                          : 12
 11-bit subtractor                                     : 7
 12-bit adder                                          : 6
 12-bit subtractor                                     : 3
 13-bit adder                                          : 2
 14-bit adder                                          : 4
 3-bit adder                                           : 1
 32-bit adder                                          : 65
 4-bit adder                                           : 1
 4-bit adder carry in                                  : 102
 6-bit adder                                           : 7
 7-bit adder                                           : 5
 7-bit adder carry in                                  : 42
 7-bit subtractor                                      : 2
 9-bit adder                                           : 8
 9-bit adder carry in                                  : 54
 9-bit subtractor                                      : 1
# Counters                                             : 4
 10-bit up counter                                     : 2
 20-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Accumulators                                         : 3
 10-bit up accumulator                                 : 1
 32-bit down accumulator                               : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 229
 Flip-Flops                                            : 229
# Comparators                                          : 595
 10-bit comparator greater                             : 63
 10-bit comparator lessequal                           : 155
 11-bit comparator greater                             : 6
 11-bit comparator lessequal                           : 30
 12-bit comparator lessequal                           : 21
 13-bit comparator lessequal                           : 21
 14-bit comparator lessequal                           : 18
 15-bit comparator lessequal                           : 7
 16-bit comparator lessequal                           : 7
 17-bit comparator lessequal                           : 4
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 32-bit comparator greater                             : 6
 32-bit comparator lessequal                           : 59
 33-bit comparator lessequal                           : 2
 34-bit comparator lessequal                           : 2
 35-bit comparator lessequal                           : 2
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 4-bit comparator lessequal                            : 48
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 5-bit comparator lessequal                            : 24
 6-bit comparator lessequal                            : 27
 7-bit comparator lessequal                            : 40
 8-bit comparator lessequal                            : 7
 9-bit comparator lessequal                            : 34
# Multiplexers                                         : 5243
 1-bit 2-to-1 multiplexer                              : 4652
 1-bit 5-to-1 multiplexer                              : 2
 1-bit 6-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 42
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 11
 4-bit 2-to-1 multiplexer                              : 499
 5-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 19
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <status[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 1000  | 00
 0010  | 01
 0100  | 11
 0001  | 10
-------------------
WARNING:Xst:1293 - FF/Latch <score_0> has a constant value of 0 in block <Counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <high_score_0> has a constant value of 0 in block <Counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/num_4> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control_unit/scroll_0> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <control_unit/div_unit/cnt_21> of sequential type is unconnected in block <BR_Top>.
WARNING:Xst:2677 - Node <control_unit/div_unit/cnt_22> of sequential type is unconnected in block <BR_Top>.
WARNING:Xst:2677 - Node <control_unit/div_unit/cnt_23> of sequential type is unconnected in block <BR_Top>.
WARNING:Xst:2677 - Node <control_unit/div_unit/cnt_24> of sequential type is unconnected in block <BR_Top>.
WARNING:Xst:2677 - Node <control_unit/div_unit/cnt_25> of sequential type is unconnected in block <BR_Top>.
WARNING:Xst:2677 - Node <control_unit/div_unit/cnt_26> of sequential type is unconnected in block <BR_Top>.
WARNING:Xst:2677 - Node <control_unit/div_unit/cnt_27> of sequential type is unconnected in block <BR_Top>.
WARNING:Xst:2677 - Node <control_unit/div_unit/cnt_28> of sequential type is unconnected in block <BR_Top>.
WARNING:Xst:2677 - Node <control_unit/div_unit/cnt_29> of sequential type is unconnected in block <BR_Top>.
WARNING:Xst:2677 - Node <control_unit/div_unit/cnt_30> of sequential type is unconnected in block <BR_Top>.
WARNING:Xst:2677 - Node <control_unit/div_unit/cnt_31> of sequential type is unconnected in block <BR_Top>.

Optimizing unit <BR_Top> ...
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_x_4_49> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control_unit/obstacle_pos_x_4_42> has a constant value of 1 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control_unit/obstacle_pos_x_4_40> has a constant value of 1 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control_unit/obstacle_pos_x_4_39> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control_unit/obstacle_pos_x_4_32> has a constant value of 1 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control_unit/obstacle_pos_x_4_30> has a constant value of 1 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control_unit/obstacle_pos_x_4_29> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control_unit/obstacle_pos_x_4_24> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control_unit/obstacle_pos_x_4_23> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control_unit/obstacle_pos_x_4_21> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control_unit/obstacle_pos_x_4_20> has a constant value of 1 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control_unit/obstacle_pos_x_4_19> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control_unit/obstacle_pos_x_4_14> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control_unit/obstacle_pos_x_4_13> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control_unit/obstacle_pos_x_4_11> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control_unit/obstacle_pos_x_4_10> has a constant value of 1 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control_unit/obstacle_pos_x_4_9> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control_unit/obstacle_pos_x_4_4> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control_unit/obstacle_pos_x_4_3> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control_unit/obstacle_pos_x_4_1> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control_unit/obstacle_pos_x_4_0> has a constant value of 1 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_y_4_0> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control_unit/obstacle_pos_y_4_30> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control_unit/obstacle_pos_y_4_31> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control_unit/obstacle_pos_y_4_40> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <control_unit/obstacle_pos_y_4_41> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <div_4u_3u> ...

Optimizing unit <Counter> ...

Optimizing unit <ps2_receiver> ...

Optimizing unit <mod_32u_3u> ...

Optimizing unit <Detector> ...

Optimizing unit <x7segbc> ...
WARNING:Xst:1294 - Latch <a_to_g_6> is equivalent to a wire in block <x7segbc>.
WARNING:Xst:1294 - Latch <a_to_g_5> is equivalent to a wire in block <x7segbc>.
WARNING:Xst:1294 - Latch <a_to_g_4> is equivalent to a wire in block <x7segbc>.
WARNING:Xst:1294 - Latch <a_to_g_3> is equivalent to a wire in block <x7segbc>.
WARNING:Xst:1294 - Latch <a_to_g_2> is equivalent to a wire in block <x7segbc>.
WARNING:Xst:1294 - Latch <a_to_g_1> is equivalent to a wire in block <x7segbc>.
WARNING:Xst:1294 - Latch <a_to_g_0> is equivalent to a wire in block <x7segbc>.
WARNING:Xst:1294 - Latch <a_to_g_6> is equivalent to a wire in block <x7segbc>.
WARNING:Xst:1294 - Latch <a_to_g_5> is equivalent to a wire in block <x7segbc>.
WARNING:Xst:1294 - Latch <a_to_g_4> is equivalent to a wire in block <x7segbc>.
WARNING:Xst:1294 - Latch <a_to_g_3> is equivalent to a wire in block <x7segbc>.
WARNING:Xst:1294 - Latch <a_to_g_2> is equivalent to a wire in block <x7segbc>.
WARNING:Xst:1294 - Latch <a_to_g_1> is equivalent to a wire in block <x7segbc>.
WARNING:Xst:1294 - Latch <a_to_g_0> is equivalent to a wire in block <x7segbc>.
INFO:Xst:2261 - The FF/Latch <control_unit/obstacle_pos_x_4_31> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <control_unit/obstacle_pos_x_4_34> 
INFO:Xst:2261 - The FF/Latch <control_unit/obstacle_pos_x_4_41> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <control_unit/obstacle_pos_x_4_44> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block BR_Top, actual ratio is 11.
FlipFlop control_unit/cnt_21 has been replicated 2 time(s)
FlipFlop control_unit/cnt_24 has been replicated 3 time(s)
FlipFlop control_unit/cnt_25 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <BR_Top> :
	Found 4-bit shift register for signal <control_unit/keyboard/shift2_8>.
Unit <BR_Top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 336
 Flip-Flops                                            : 336
# Shift Registers                                      : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : BR_Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 9369
#      GND                         : 17
#      INV                         : 105
#      LUT1                        : 117
#      LUT2                        : 406
#      LUT3                        : 591
#      LUT4                        : 1206
#      LUT5                        : 1545
#      LUT6                        : 2507
#      MUXCY                       : 1571
#      MUXF7                       : 88
#      VCC                         : 17
#      XORCY                       : 1199
# FlipFlops/Latches                : 396
#      FD                          : 24
#      FDC                         : 49
#      FDC_1                       : 17
#      FDCE                        : 170
#      FDE                         : 73
#      FDPE                        : 42
#      FDRE                        : 9
#      LDC                         : 12
# RAMS                             : 136
#      RAMB18E1                    : 34
#      RAMB36E1                    : 102
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 6
#      BUFG                        : 5
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 3
#      OBUF                        : 30
# DSPs                             : 4
#      DSP48E1                     : 4

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:             384  out of  126800     0%  
 Number of Slice LUTs:                 6478  out of  63400    10%  
    Number used as Logic:              6477  out of  63400    10%  
    Number used as Memory:                1  out of  19000     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6594
   Number with an unused Flip Flop:    6210  out of   6594    94%  
   Number with an unused LUT:           116  out of   6594     1%  
   Number of fully used LUT-FF pairs:   268  out of   6594     4%  
   Number of unique control sets:        35

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    210    16%  
    IOB Flip Flops/Latches:              12

Specific Feature Utilization:
 Number of Block RAM/FIFO:              119  out of    135    88%  
    Number using Block RAM only:        119
 Number of BUFG/BUFGCTRLs:                6  out of     32    18%  
 Number of DSP48E1s:                      4  out of    240     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------+------------------------------------------------+-------+
Clock Signal                                                                                 | Clock buffer(FF name)                          | Load  |
---------------------------------------------------------------------------------------------+------------------------------------------------+-------+
render_unit/status[3]_PWR_18_o_Select_5624_o(render_unit/status[3]_PWR_18_o_Select_5624_o7:O)| NONE(*)(render_unit/red_3)                     | 12    |
control_unit/div_unit/cnt_16                                                                 | BUFG                                           | 20    |
control_unit/div_unit/cnt_19                                                                 | BUFG                                           | 157   |
control_unit/div_unit/cnt_1                                                                  | BUFG                                           | 45    |
control_unit/div_unit/cnt_20                                                                 | NONE(control_unit/num_0)                       | 4     |
clk                                                                                          | BUFGP                                          | 242   |
control_unit/div_unit/cnt_18                                                                 | BUFG                                           | 31    |
control_unit/Madd_n1633_cy<9>                                                                | NONE(control_unit/sync_unit/Msub_pixel_y_Madd1)| 1     |
control_unit/keyboard/PS2Cf                                                                  | BUFG                                           | 23    |
---------------------------------------------------------------------------------------------+------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                           | Buffer(FF name)                                                                                                                                                   | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
render_unit/P1/N1(render_unit/P1/XST_GND:G)                                                                                                                                                                                                                                                              | NONE(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)             | 46    |
render_unit/P3/N1(render_unit/P3/XST_GND:G)                                                                                                                                                                                                                                                              | NONE(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)              | 46    |
render_unit/explode/N1(render_unit/explode/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(render_unit/explode/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)        | 30    |
render_unit/game_over_prompt/N1(render_unit/game_over_prompt/XST_GND:G)                                                                                                                                                                                                                                  | NONE(render_unit/game_over_prompt/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 10    |
render_unit/score_prompt/N1(render_unit/score_prompt/XST_GND:G)                                                                                                                                                                                                                                          | NONE(render_unit/score_prompt/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)    | 8     |
render_unit/P2/N1(render_unit/P2/XST_GND:G)                                                                                                                                                                                                                                                              | NONE(render_unit/P2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)              | 6     |
render_unit/digit0/N1(render_unit/digit0/XST_GND:G)                                                                                                                                                                                                                                                      | NONE(render_unit/digit0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)          | 6     |
render_unit/digit1/N1(render_unit/digit1/XST_GND:G)                                                                                                                                                                                                                                                      | NONE(render_unit/digit1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)          | 6     |
render_unit/digit2/N1(render_unit/digit2/XST_GND:G)                                                                                                                                                                                                                                                      | NONE(render_unit/digit2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)          | 6     |
render_unit/digit3/N1(render_unit/digit3/XST_GND:G)                                                                                                                                                                                                                                                      | NONE(render_unit/digit3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)          | 6     |
render_unit/obstacle0/N1(render_unit/obstacle0/XST_GND:G)                                                                                                                                                                                                                                                | NONE(render_unit/obstacle0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)       | 6     |
render_unit/obstacle1/N1(render_unit/obstacle1/XST_GND:G)                                                                                                                                                                                                                                                | NONE(render_unit/obstacle1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)       | 6     |
render_unit/mycar/N1(render_unit/mycar/XST_GND:G)                                                                                                                                                                                                                                                        | NONE(render_unit/mycar/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)           | 2     |
render_unit/obstacle2/N1(render_unit/obstacle2/XST_GND:G)                                                                                                                                                                                                                                                | NONE(render_unit/obstacle2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)       | 2     |
render_unit/obstacle3/N1(render_unit/obstacle3/XST_GND:G)                                                                                                                                                                                                                                                | NONE(render_unit/obstacle3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)       | 2     |
render_unit/obstacle4/N1(render_unit/obstacle4/XST_GND:G)                                                                                                                                                                                                                                                | NONE(render_unit/obstacle4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)       | 2     |
render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelata_tmp(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)            | NONE(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)          | 1     |
render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelatb_tmp(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)            | NONE(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)          | 1     |
render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/cascadelata_tmp(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)            | NONE(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)          | 1     |
render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/cascadelatb_tmp(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)            | NONE(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)          | 1     |
render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/cascadelata_tmp(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)            | NONE(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)          | 1     |
render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/cascadelatb_tmp(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)            | NONE(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)          | 1     |
render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelata_tmp(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)            | NONE(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)          | 1     |
render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelatb_tmp(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)            | NONE(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)          | 1     |
render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/cascadelata_tmp(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)            | NONE(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)          | 1     |
render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/cascadelatb_tmp(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)            | NONE(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)          | 1     |
render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/cascadelata_tmp(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)            | NONE(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)          | 1     |
render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/cascadelatb_tmp(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)            | NONE(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)          | 1     |
render_unit/explode/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelata_tmp(render_unit/explode/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(render_unit/explode/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)    | 1     |
render_unit/explode/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelatb_tmp(render_unit/explode/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(render_unit/explode/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)    | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 63.660ns (Maximum Frequency: 15.708MHz)
   Minimum input arrival time before clock: 2.091ns
   Maximum output required time after clock: 10.141ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'control_unit/div_unit/cnt_16'
  Clock period: 4.150ns (frequency: 240.958MHz)
  Total number of paths / destination ports: 441 / 40
-------------------------------------------------------------------------
Delay:               4.150ns (Levels of Logic = 5)
  Source:            control_unit/mycar_pos_y_3 (FF)
  Destination:       control_unit/mycar_pos_y_9 (FF)
  Source Clock:      control_unit/div_unit/cnt_16 rising
  Destination Clock: control_unit/div_unit/cnt_16 rising

  Data Path: control_unit/mycar_pos_y_3 to control_unit/mycar_pos_y_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            30   0.478   1.071  control_unit/mycar_pos_y_3 (control_unit/mycar_pos_y_3)
     LUT5:I0->O            3   0.124   0.730  control_unit/Maddsub_mycar_pos_y[9]_mycar_pos_y[9]_mux_495_OUT_lut<3>1 (control_unit/Maddsub_mycar_pos_y[9]_mycar_pos_y[9]_mux_495_OUT_lut<3>)
     LUT5:I2->O            1   0.124   0.000  control_unit/Maddsub_mycar_pos_y[9]_mycar_pos_y[9]_mux_495_OUT_cy<5>12_G (N3855)
     MUXF7:I1->O           4   0.368   0.441  control_unit/Maddsub_mycar_pos_y[9]_mycar_pos_y[9]_mux_495_OUT_cy<5>12 (control_unit/Maddsub_mycar_pos_y[9]_mycar_pos_y[9]_mux_495_OUT_cy<5>)
     LUT5:I4->O            1   0.124   0.536  control_unit/Maddsub_mycar_pos_y[9]_mycar_pos_y[9]_mux_495_OUT_cy<8>11 (control_unit/Maddsub_mycar_pos_y[9]_mycar_pos_y[9]_mux_495_OUT_cy<8>1)
     LUT5:I3->O            1   0.124   0.000  control_unit/Maddsub_mycar_pos_y[9]_mycar_pos_y[9]_mux_495_OUT_xor<9>11 (control_unit/mycar_pos_y[9]_mycar_pos_y[9]_mux_495_OUT<9>)
     FDCE:D                    0.030          control_unit/mycar_pos_y_9
    ----------------------------------------
    Total                      4.150ns (1.372ns logic, 2.778ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'control_unit/div_unit/cnt_19'
  Clock period: 63.660ns (frequency: 15.708MHz)
  Total number of paths / destination ports: 3217464349149566300000000000000000000000000 / 187
-------------------------------------------------------------------------
Delay:               63.660ns (Levels of Logic = 139)
  Source:            control_unit/cnt_30 (FF)
  Destination:       control_unit/obstacle_pos_y_4_7 (FF)
  Source Clock:      control_unit/div_unit/cnt_19 rising
  Destination Clock: control_unit/div_unit/cnt_19 rising

  Data Path: control_unit/cnt_30 to control_unit/obstacle_pos_y_4_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.478   0.966  control_unit/cnt_30 (control_unit/cnt_30)
     LUT6:I0->O           11   0.124   0.782  control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0007_INV_1970_o1 (control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0007_INV_1970_o)
     LUT6:I3->O           12   0.124   1.011  control_unit/cnt[31]_PWR_30_o_mod_229/Mmux_a[26]_a[31]_MUX_2423_o11 (control_unit/cnt[31]_PWR_30_o_mod_229/a[26]_a[31]_MUX_2423_o)
     LUT6:I0->O            1   0.124   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0012_INV_2135_o1_SW0_SW0_SW1_G (N3875)
     MUXF7:I1->O           2   0.368   0.542  control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0012_INV_2135_o1_SW0_SW0_SW1 (N636)
     LUT6:I4->O           53   0.124   0.578  control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0012_INV_2135_o1_SW0_SW0 (N452)
     LUT4:I3->O           11   0.124   0.465  control_unit/cnt[31]_PWR_30_o_mod_229/Mmux_a[23]_a[31]_MUX_2522_o111 (control_unit/cnt[31]_PWR_30_o_mod_229/a[23]_a[31]_MUX_2522_o)
     MUXF7:S->O           11   0.465   0.602  control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0013_INV_2168_o13_SW1 (N1083)
     LUT6:I4->O            5   0.124   0.966  control_unit/cnt[31]_PWR_30_o_mod_229/Mmux_a[25]_a[31]_MUX_2552_o11 (control_unit/cnt[31]_PWR_30_o_mod_229/a[25]_a[31]_MUX_2552_o)
     LUT6:I0->O           32   0.124   0.574  control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0014_INV_2201_o21 (control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0014_INV_2201_o2)
     LUT6:I5->O            1   0.124   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mmux_a[20]_a[31]_MUX_2589_o111 (control_unit/cnt[31]_PWR_30_o_mod_229/Mmux_a[20]_a[31]_MUX_2589_o11)
     MUXCY:S->O            1   0.472   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_29_OUT_cy<20> (control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_29_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_29_OUT_cy<21> (control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_29_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_29_OUT_cy<22> (control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_29_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_29_OUT_cy<23> (control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_29_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_29_OUT_cy<24> (control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_29_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_29_OUT_cy<25> (control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_29_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_29_OUT_cy<26> (control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_29_OUT_cy<26>)
     XORCY:CI->O           8   0.510   0.582  control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_29_OUT_xor<27> (control_unit/cnt[31]_PWR_30_o_mod_229/a[31]_GND_43_o_add_29_OUT<27>)
     LUT6:I4->O            5   0.124   0.946  control_unit/cnt[31]_PWR_30_o_mod_229/Mmux_a[27]_a[31]_MUX_2614_o11 (control_unit/cnt[31]_PWR_30_o_mod_229/a[27]_a[31]_MUX_2614_o)
     LUT6:I1->O           29   0.124   0.573  control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0016_INV_2267_o21 (control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0016_INV_2267_o2)
     LUT6:I5->O            3   0.124   0.953  control_unit/cnt[31]_PWR_30_o_mod_229/Mmux_a[21]_a[31]_MUX_2652_o11 (control_unit/cnt[31]_PWR_30_o_mod_229/a[21]_a[31]_MUX_2652_o)
     LUT6:I0->O           32   0.124   0.574  control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0017_INV_2300_o21 (control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0017_INV_2300_o2)
     LUT6:I5->O            1   0.124   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_35_OUT_lut<16> (control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_35_OUT_lut<16>)
     MUXCY:S->O            1   0.472   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_35_OUT_cy<16> (control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_35_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_35_OUT_cy<17> (control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_35_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_35_OUT_cy<18> (control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_35_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_35_OUT_cy<19> (control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_35_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_35_OUT_cy<20> (control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_35_OUT_cy<20>)
     XORCY:CI->O           6   0.510   0.749  control_unit/cnt[31]_PWR_30_o_mod_229/Madd_a[31]_GND_43_o_add_35_OUT_xor<21> (control_unit/cnt[31]_PWR_30_o_mod_229/a[31]_GND_43_o_add_35_OUT<21>)
     LUT6:I3->O            3   0.124   0.953  control_unit/cnt[31]_PWR_30_o_mod_229/Mmux_a[21]_a[31]_MUX_2716_o11 (control_unit/cnt[31]_PWR_30_o_mod_229/a[21]_a[31]_MUX_2716_o)
     LUT6:I0->O           40   0.124   0.870  control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0019_INV_2366_o22 (control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0019_INV_2366_o21)
     LUT6:I3->O            9   0.124   0.474  control_unit/cnt[31]_PWR_30_o_mod_229/Mmux_a[28]_a[31]_MUX_2741_o11 (control_unit/cnt[31]_PWR_30_o_mod_229/a[28]_a[31]_MUX_2741_o)
     LUT6:I5->O           29   0.124   1.071  control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0020_INV_2399_o31 (control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0020_INV_2399_o3)
     LUT6:I1->O            5   0.124   0.946  control_unit/cnt[31]_PWR_30_o_mod_229/Mmux_a[23]_a[31]_MUX_2778_o11 (control_unit/cnt[31]_PWR_30_o_mod_229/a[23]_a[31]_MUX_2778_o)
     LUT6:I1->O           42   0.124   0.871  control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0021_INV_2432_o35_SW0 (N436)
     LUT6:I3->O            3   0.124   0.933  control_unit/cnt[31]_PWR_30_o_mod_229/Mmux_a[25]_a[31]_MUX_2808_o11 (control_unit/cnt[31]_PWR_30_o_mod_229/a[25]_a[31]_MUX_2808_o)
     LUT5:I0->O            0   0.124   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0022_INV_2465_o_lutdi2 (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0022_INV_2465_o_lutdi2)
     MUXCY:DI->O           1   0.456   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0022_INV_2465_o_cy<2> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0022_INV_2465_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0022_INV_2465_o_cy<3> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0022_INV_2465_o_cy<3>)
     MUXCY:CI->O          67   0.334   0.581  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0022_INV_2465_o_cy<4> (control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0022_INV_2465_o)
     LUT3:I2->O            2   0.124   0.925  control_unit/cnt[31]_PWR_30_o_mod_229/Mmux_a[11]_a[31]_MUX_2854_o11 (control_unit/cnt[31]_PWR_30_o_mod_229/a[11]_a[31]_MUX_2854_o)
     LUT5:I0->O            1   0.124   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0023_INV_2498_o_lut<0> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0023_INV_2498_o_lut<0>)
     MUXCY:S->O            1   0.472   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0023_INV_2498_o_cy<0> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0023_INV_2498_o_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0023_INV_2498_o_cy<1> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0023_INV_2498_o_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0023_INV_2498_o_cy<2> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0023_INV_2498_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0023_INV_2498_o_cy<3> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0023_INV_2498_o_cy<3>)
     MUXCY:CI->O          86   0.334   0.585  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0023_INV_2498_o_cy<4> (control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0023_INV_2498_o)
     LUT3:I2->O            2   0.124   0.925  control_unit/cnt[31]_PWR_30_o_mod_229/Mmux_a[10]_a[31]_MUX_2887_o11 (control_unit/cnt[31]_PWR_30_o_mod_229/a[10]_a[31]_MUX_2887_o)
     LUT5:I0->O            1   0.124   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0024_INV_2531_o_lut<0> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0024_INV_2531_o_lut<0>)
     MUXCY:S->O            1   0.472   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0024_INV_2531_o_cy<0> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0024_INV_2531_o_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0024_INV_2531_o_cy<1> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0024_INV_2531_o_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0024_INV_2531_o_cy<2> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0024_INV_2531_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0024_INV_2531_o_cy<3> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0024_INV_2531_o_cy<3>)
     MUXCY:CI->O          70   0.334   0.582  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0024_INV_2531_o_cy<4> (control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0024_INV_2531_o)
     LUT3:I2->O            2   0.124   0.925  control_unit/cnt[31]_PWR_30_o_mod_229/Mmux_a[9]_a[31]_MUX_2920_o11 (control_unit/cnt[31]_PWR_30_o_mod_229/a[9]_a[31]_MUX_2920_o)
     LUT5:I0->O            1   0.124   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0025_INV_2564_o_lut<0> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0025_INV_2564_o_lut<0>)
     MUXCY:S->O            1   0.472   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0025_INV_2564_o_cy<0> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0025_INV_2564_o_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0025_INV_2564_o_cy<1> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0025_INV_2564_o_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0025_INV_2564_o_cy<2> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0025_INV_2564_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0025_INV_2564_o_cy<3> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0025_INV_2564_o_cy<3>)
     MUXCY:CI->O          95   0.334   0.587  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0025_INV_2564_o_cy<4> (control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0025_INV_2564_o)
     LUT3:I2->O            2   0.124   0.925  control_unit/cnt[31]_PWR_30_o_mod_229/Mmux_a[8]_a[31]_MUX_2953_o11 (control_unit/cnt[31]_PWR_30_o_mod_229/a[8]_a[31]_MUX_2953_o)
     LUT5:I0->O            1   0.124   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0026_INV_2597_o_lut<0> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0026_INV_2597_o_lut<0>)
     MUXCY:S->O            1   0.472   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0026_INV_2597_o_cy<0> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0026_INV_2597_o_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0026_INV_2597_o_cy<1> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0026_INV_2597_o_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0026_INV_2597_o_cy<2> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0026_INV_2597_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0026_INV_2597_o_cy<3> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0026_INV_2597_o_cy<3>)
     MUXCY:CI->O          77   0.334   0.583  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0026_INV_2597_o_cy<4> (control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0026_INV_2597_o)
     LUT3:I2->O            2   0.124   0.925  control_unit/cnt[31]_PWR_30_o_mod_229/Mmux_a[7]_a[31]_MUX_2986_o11 (control_unit/cnt[31]_PWR_30_o_mod_229/a[7]_a[31]_MUX_2986_o)
     LUT5:I0->O            1   0.124   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0027_INV_2630_o_lut<0> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0027_INV_2630_o_lut<0>)
     MUXCY:S->O            1   0.472   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0027_INV_2630_o_cy<0> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0027_INV_2630_o_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0027_INV_2630_o_cy<1> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0027_INV_2630_o_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0027_INV_2630_o_cy<2> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0027_INV_2630_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0027_INV_2630_o_cy<3> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0027_INV_2630_o_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0027_INV_2630_o_cy<4> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0027_INV_2630_o_cy<4>)
     MUXCY:CI->O         102   0.334   0.589  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0027_INV_2630_o_cy<5> (control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0027_INV_2630_o)
     LUT3:I2->O            2   0.124   0.925  control_unit/cnt[31]_PWR_30_o_mod_229/Mmux_a[6]_a[31]_MUX_3019_o11 (control_unit/cnt[31]_PWR_30_o_mod_229/a[6]_a[31]_MUX_3019_o)
     LUT5:I0->O            1   0.124   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0028_INV_2663_o_lut<0> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0028_INV_2663_o_lut<0>)
     MUXCY:S->O            1   0.472   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0028_INV_2663_o_cy<0> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0028_INV_2663_o_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0028_INV_2663_o_cy<1> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0028_INV_2663_o_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0028_INV_2663_o_cy<2> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0028_INV_2663_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0028_INV_2663_o_cy<3> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0028_INV_2663_o_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0028_INV_2663_o_cy<4> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0028_INV_2663_o_cy<4>)
     MUXCY:CI->O          82   0.334   0.584  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0028_INV_2663_o_cy<5> (control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0028_INV_2663_o)
     LUT3:I2->O            2   0.124   0.925  control_unit/cnt[31]_PWR_30_o_mod_229/Mmux_a[5]_a[31]_MUX_3052_o11 (control_unit/cnt[31]_PWR_30_o_mod_229/a[5]_a[31]_MUX_3052_o)
     LUT5:I0->O            1   0.124   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0029_INV_2696_o_lut<0> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0029_INV_2696_o_lut<0>)
     MUXCY:S->O            1   0.472   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0029_INV_2696_o_cy<0> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0029_INV_2696_o_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0029_INV_2696_o_cy<1> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0029_INV_2696_o_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0029_INV_2696_o_cy<2> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0029_INV_2696_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0029_INV_2696_o_cy<3> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0029_INV_2696_o_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0029_INV_2696_o_cy<4> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0029_INV_2696_o_cy<4>)
     MUXCY:CI->O         110   0.334   0.591  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0029_INV_2696_o_cy<5> (control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0029_INV_2696_o)
     LUT3:I2->O            2   0.124   0.925  control_unit/cnt[31]_PWR_30_o_mod_229/Mmux_a[4]_a[31]_MUX_3085_o11 (control_unit/cnt[31]_PWR_30_o_mod_229/a[4]_a[31]_MUX_3085_o)
     LUT5:I0->O            1   0.124   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0030_INV_2729_o_lut<0> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0030_INV_2729_o_lut<0>)
     MUXCY:S->O            1   0.472   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0030_INV_2729_o_cy<0> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0030_INV_2729_o_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0030_INV_2729_o_cy<1> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0030_INV_2729_o_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0030_INV_2729_o_cy<2> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0030_INV_2729_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0030_INV_2729_o_cy<3> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0030_INV_2729_o_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0030_INV_2729_o_cy<4> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0030_INV_2729_o_cy<4>)
     MUXCY:CI->O         115   0.334   0.592  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0030_INV_2729_o_cy<5> (control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0030_INV_2729_o)
     LUT3:I2->O            3   0.124   0.933  control_unit/cnt[31]_PWR_30_o_mod_229/Mmux_a[3]_a[31]_MUX_3118_o11 (control_unit/cnt[31]_PWR_30_o_mod_229/a[3]_a[31]_MUX_3118_o)
     LUT5:I0->O            1   0.124   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0031_INV_2762_o_lut<0> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0031_INV_2762_o_lut<0>)
     MUXCY:S->O            1   0.472   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0031_INV_2762_o_cy<0> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0031_INV_2762_o_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0031_INV_2762_o_cy<1> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0031_INV_2762_o_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0031_INV_2762_o_cy<2> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0031_INV_2762_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0031_INV_2762_o_cy<3> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0031_INV_2762_o_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0031_INV_2762_o_cy<4> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0031_INV_2762_o_cy<4>)
     MUXCY:CI->O          91   0.334   0.586  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0031_INV_2762_o_cy<5> (control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0031_INV_2762_o)
     LUT3:I2->O            2   0.124   0.925  control_unit/cnt[31]_PWR_30_o_mod_229/Mmux_a[0]_a[31]_MUX_3153_o121 (control_unit/cnt[31]_PWR_30_o_mod_229/a[2]_a[31]_MUX_3151_o)
     LUT5:I0->O            1   0.124   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0032_INV_2795_o_lut<0> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0032_INV_2795_o_lut<0>)
     MUXCY:S->O            1   0.472   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0032_INV_2795_o_cy<0> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0032_INV_2795_o_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0032_INV_2795_o_cy<1> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0032_INV_2795_o_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0032_INV_2795_o_cy<2> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0032_INV_2795_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0032_INV_2795_o_cy<3> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0032_INV_2795_o_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0032_INV_2795_o_cy<4> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0032_INV_2795_o_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0032_INV_2795_o_cy<5> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0032_INV_2795_o_cy<5>)
     MUXCY:CI->O          40   0.334   0.575  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0032_INV_2795_o_cy<6> (control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0032_INV_2795_o)
     LUT3:I2->O           18   0.124   1.031  control_unit/cnt[31]_PWR_30_o_mod_229/Mmux_a[0]_a[31]_MUX_3185_o111 (control_unit/cnt[31]_PWR_30_o_mod_229/a[1]_a[31]_MUX_3184_o)
     LUT5:I0->O            1   0.124   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0033_INV_2828_o_lut<0> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0033_INV_2828_o_lut<0>)
     MUXCY:S->O            1   0.472   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0033_INV_2828_o_cy<0> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0033_INV_2828_o_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0033_INV_2828_o_cy<1> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0033_INV_2828_o_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0033_INV_2828_o_cy<2> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0033_INV_2828_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0033_INV_2828_o_cy<3> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0033_INV_2828_o_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0033_INV_2828_o_cy<4> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0033_INV_2828_o_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0033_INV_2828_o_cy<5> (control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0033_INV_2828_o_cy<5>)
     MUXCY:CI->O          27   0.334   0.572  control_unit/cnt[31]_PWR_30_o_mod_229/Mcompar_BUS_0033_INV_2828_o_cy<6> (control_unit/cnt[31]_PWR_30_o_mod_229/BUS_0033_INV_2828_o)
     LUT6:I5->O           11   0.124   0.842  control_unit/GND_31_o_car_on_road[14]_AND_826_o1 (control_unit/GND_31_o_car_on_road[14]_AND_826_o)
     LUT6:I2->O           11   0.124   0.602  control_unit/Mmux_car_on_road[20]_car_on_road[20]_MUX_3333_o1 (control_unit/car_on_road[20]_car_on_road[20]_MUX_3333_o)
     LUT6:I4->O           13   0.124   0.856  control_unit/car_on_road[24]_car_on_road[24]_OR_2016_o1 (control_unit/car_on_road[24]_car_on_road[24]_OR_2016_o)
     LUT6:I2->O            1   0.124   0.536  control_unit/GND_31_o_car_on_road[9]_AND_846_o2_SW1 (N504)
     LUT6:I4->O           29   0.124   0.928  control_unit/GND_31_o_car_on_road[9]_AND_846_o2 (control_unit/GND_31_o_car_on_road[9]_AND_846_o)
     LUT6:I2->O            1   0.124   0.716  control_unit/GND_31_o_car_on_road[4]_AND_861_o1_SW4 (N2355)
     LUT6:I3->O            4   0.124   0.556  control_unit/GND_31_o_car_on_road[4]_AND_861_o1 (control_unit/GND_31_o_car_on_road[4]_AND_861_o1)
     LUT6:I4->O           22   0.124   0.557  control_unit/Mmux_obstacle_pos_x[3][2]_obstacle_pos_x[3][2]_MUX_3787_o11_SW1 (N448)
     LUT6:I5->O            1   0.124   0.536  control_unit/GND_31_o_obstacle_pos_y[3][9]_LessThan_442_o12_SW4_SW1 (N2522)
     LUT6:I4->O           15   0.124   0.491  control_unit/GND_31_o_car_on_road[19]_AND_896_o3 (control_unit/GND_31_o_car_on_road[19]_AND_896_o)
     MUXF7:S->O            2   0.465   0.427  control_unit/Mmux_obstacle_pos_x[4][2]_obstacle_pos_x[4][2]_MUX_3934_o111_SW4 (N3153)
     LUT6:I5->O            1   0.124   0.536  control_unit/obstacle_pos_y[4][9]_PWR_30_o_LessThan_454_o1 (control_unit/obstacle_pos_y[4][9]_PWR_30_o_LessThan_454_o)
     LUT5:I3->O            1   0.124   0.000  control_unit/Mmux_obstacle_pos_y[4][7]_obstacle_pos_y[4][9]_MUX_3989_o11 (control_unit/obstacle_pos_y[4][7]_obstacle_pos_y[4][9]_MUX_3989_o)
     FDCE:D                    0.030          control_unit/obstacle_pos_y_4_7
    ----------------------------------------
    Total                     63.660ns (21.799ns logic, 41.861ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'control_unit/div_unit/cnt_1'
  Clock period: 4.343ns (frequency: 230.256MHz)
  Total number of paths / destination ports: 1585 / 54
-------------------------------------------------------------------------
Delay:               4.343ns (Levels of Logic = 13)
  Source:            control_unit/sync_unit/vc_6 (FF)
  Destination:       control_unit/sync_unit/vc_9 (FF)
  Source Clock:      control_unit/div_unit/cnt_1 rising
  Destination Clock: control_unit/div_unit/cnt_1 rising

  Data Path: control_unit/sync_unit/vc_6 to control_unit/sync_unit/vc_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.478   0.736  control_unit/sync_unit/vc_6 (control_unit/sync_unit/vc_6)
     LUT3:I0->O            4   0.124   0.736  video_on_inv51 (control_unit/sync_unit/GND_33_o_GND_33_o_equal_13_o<9>1)
     LUT6:I3->O           10   0.124   0.775  control_unit/sync_unit/GND_33_o_GND_33_o_equal_13_o<9> (control_unit/sync_unit/GND_33_o_GND_33_o_equal_13_o)
     LUT3:I0->O            1   0.124   0.000  control_unit/sync_unit/Mcount_vc_lut<0> (control_unit/sync_unit/Mcount_vc_lut<0>)
     MUXCY:S->O            1   0.472   0.000  control_unit/sync_unit/Mcount_vc_cy<0> (control_unit/sync_unit/Mcount_vc_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/sync_unit/Mcount_vc_cy<1> (control_unit/sync_unit/Mcount_vc_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/sync_unit/Mcount_vc_cy<2> (control_unit/sync_unit/Mcount_vc_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/sync_unit/Mcount_vc_cy<3> (control_unit/sync_unit/Mcount_vc_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/sync_unit/Mcount_vc_cy<4> (control_unit/sync_unit/Mcount_vc_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/sync_unit/Mcount_vc_cy<5> (control_unit/sync_unit/Mcount_vc_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/sync_unit/Mcount_vc_cy<6> (control_unit/sync_unit/Mcount_vc_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/sync_unit/Mcount_vc_cy<7> (control_unit/sync_unit/Mcount_vc_cy<7>)
     MUXCY:CI->O           0   0.029   0.000  control_unit/sync_unit/Mcount_vc_cy<8> (control_unit/sync_unit/Mcount_vc_cy<8>)
     XORCY:CI->O           1   0.510   0.000  control_unit/sync_unit/Mcount_vc_xor<9> (control_unit/sync_unit/Mcount_vc9)
     FDCE:D                    0.030          control_unit/sync_unit/vc_9
    ----------------------------------------
    Total                      4.343ns (2.096ns logic, 2.247ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'control_unit/div_unit/cnt_20'
  Clock period: 1.448ns (frequency: 690.608MHz)
  Total number of paths / destination ports: 13 / 4
-------------------------------------------------------------------------
Delay:               1.448ns (Levels of Logic = 1)
  Source:            control_unit/num_0 (FF)
  Destination:       control_unit/num_1 (FF)
  Source Clock:      control_unit/div_unit/cnt_20 rising
  Destination Clock: control_unit/div_unit/cnt_20 rising

  Data Path: control_unit/num_0 to control_unit/num_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.478   0.816  control_unit/num_0 (control_unit/num_0)
     LUT5:I1->O            1   0.124   0.000  control_unit/Mmux_GND_31_o_GND_31_o_mux_504_OUT21 (control_unit/GND_31_o_GND_31_o_mux_504_OUT<1>)
     FDCE:D                    0.030          control_unit/num_1
    ----------------------------------------
    Total                      1.448ns (0.632ns logic, 0.816ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.162ns (frequency: 89.590MHz)
  Total number of paths / destination ports: 43123 / 122
-------------------------------------------------------------------------
Delay:               11.162ns (Levels of Logic = 12)
  Source:            control_unit/score_counter/score_6 (FF)
  Destination:       render_unit/digit0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: control_unit/score_counter/score_6 to render_unit/digit0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            24   0.478   1.065  control_unit/score_counter/score_6 (control_unit/score_counter/score_6)
     LUT5:I0->O           13   0.124   0.796  control_unit/score_counter/score[9]_PWR_41_o_div_14/Mmux_a[0]_a[9]_MUX_4330_o171 (control_unit/score_counter/score[9]_PWR_41_o_div_14/a[7]_a[9]_MUX_4323_o)
     LUT4:I1->O            3   0.124   0.790  control_unit/score_counter/score[9]_PWR_41_o_mod_13/BUS_0011_INV_3042_o121 (control_unit/score_counter/score[9]_PWR_41_o_mod_13/BUS_0011_INV_3042_o12)
     LUT4:I0->O            2   0.124   0.945  control_unit/score_counter/score[9]_PWR_41_o_mod_13/Madd_a[9]_GND_46_o_add_19_OUT_Madd_cy<4>11 (control_unit/score_counter/score[9]_PWR_41_o_mod_13/Madd_a[9]_GND_46_o_add_19_OUT_Madd_cy<4>)
     LUT6:I0->O            7   0.124   0.959  control_unit/score_counter/score[9]_PWR_41_o_mod_13/BUS_0010_INV_3031_o11 (control_unit/score_counter/score[9]_PWR_41_o_mod_13/BUS_0010_INV_3031_o)
     LUT5:I0->O            1   0.124   0.919  control_unit/score_counter/score[9]_PWR_41_o_mod_13/BUS_0011_INV_3042_o1121 (control_unit/score_counter/score[9]_PWR_41_o_mod_13/BUS_0011_INV_3042_o112)
     LUT6:I1->O            5   0.124   0.966  control_unit/score_counter/score[9]_PWR_41_o_mod_13/BUS_0011_INV_3042_o17 (control_unit/score_counter/score[9]_PWR_41_o_mod_13/BUS_0011_INV_3042_o)
     LUT6:I0->O            1   0.124   0.536  control_unit/score_counter/score[9]_PWR_41_o_mod_13/Mmux_o41 (control_unit/score<0><3>)
     LUT4:I2->O            1   0.124   0.939  control_unit/Madd_n1472_Madd_Madd_xor<8>11_SW0 (N3838)
     LUT6:I0->O            0   0.124   0.000  control_unit/Madd_n1472_Madd_Madd_xor<8>11 (control_unit/n1472<8>)
     XORCY:LI->O           6   0.233   0.454  control_unit/Madd_n1421_Madd_xor<13> (digit_addr<0><13>)
     begin scope: 'render_unit/digit0:addra<13>'
     LUT3:I2->O            1   0.124   0.399  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[2]_PWR_16_o_equal_5_o<2>1 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<4>)
     RAMB18E1:ENARDEN          0.443          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                     11.162ns (2.394ns logic, 8.768ns route)
                                       (21.4% logic, 78.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'control_unit/div_unit/cnt_18'
  Clock period: 2.889ns (frequency: 346.111MHz)
  Total number of paths / destination ports: 496 / 31
-------------------------------------------------------------------------
Delay:               2.889ns (Levels of Logic = 32)
  Source:            control_unit/scroll_1 (FF)
  Destination:       control_unit/scroll_31 (FF)
  Source Clock:      control_unit/div_unit/cnt_18 rising
  Destination Clock: control_unit/div_unit/cnt_18 rising

  Data Path: control_unit/scroll_1 to control_unit/scroll_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.478   0.427  control_unit/scroll_1 (control_unit/scroll_1)
     LUT1:I0->O            1   0.124   0.000  control_unit/Maccum_scroll_cy<1>_rt (control_unit/Maccum_scroll_cy<1>_rt)
     MUXCY:S->O            1   0.472   0.000  control_unit/Maccum_scroll_cy<1> (control_unit/Maccum_scroll_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<2> (control_unit/Maccum_scroll_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<3> (control_unit/Maccum_scroll_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<4> (control_unit/Maccum_scroll_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<5> (control_unit/Maccum_scroll_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<6> (control_unit/Maccum_scroll_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<7> (control_unit/Maccum_scroll_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<8> (control_unit/Maccum_scroll_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<9> (control_unit/Maccum_scroll_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<10> (control_unit/Maccum_scroll_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<11> (control_unit/Maccum_scroll_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<12> (control_unit/Maccum_scroll_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<13> (control_unit/Maccum_scroll_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<14> (control_unit/Maccum_scroll_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<15> (control_unit/Maccum_scroll_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<16> (control_unit/Maccum_scroll_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<17> (control_unit/Maccum_scroll_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<18> (control_unit/Maccum_scroll_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<19> (control_unit/Maccum_scroll_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<20> (control_unit/Maccum_scroll_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<21> (control_unit/Maccum_scroll_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<22> (control_unit/Maccum_scroll_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<23> (control_unit/Maccum_scroll_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<24> (control_unit/Maccum_scroll_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<25> (control_unit/Maccum_scroll_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<26> (control_unit/Maccum_scroll_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<27> (control_unit/Maccum_scroll_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<28> (control_unit/Maccum_scroll_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/Maccum_scroll_cy<29> (control_unit/Maccum_scroll_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  control_unit/Maccum_scroll_cy<30> (control_unit/Maccum_scroll_cy<30>)
     XORCY:CI->O           1   0.510   0.000  control_unit/Maccum_scroll_xor<31> (Result<31>2)
     FDCE:D                    0.030          control_unit/scroll_31
    ----------------------------------------
    Total                      2.889ns (2.462ns logic, 0.427ns route)
                                       (85.2% logic, 14.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'control_unit/keyboard/PS2Cf'
  Clock period: 1.798ns (frequency: 556.174MHz)
  Total number of paths / destination ports: 22 / 21
-------------------------------------------------------------------------
Delay:               1.798ns (Levels of Logic = 0)
  Source:            control_unit/keyboard/Mshreg_shift2_8 (FF)
  Destination:       control_unit/keyboard/shift2_81 (FF)
  Source Clock:      control_unit/keyboard/PS2Cf falling
  Destination Clock: control_unit/keyboard/PS2Cf falling

  Data Path: control_unit/keyboard/Mshreg_shift2_8 to control_unit/keyboard/shift2_81
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        1   1.768   0.000  control_unit/keyboard/Mshreg_shift2_8 (control_unit/keyboard/Mshreg_shift2_8)
     FDE:D                     0.030          control_unit/keyboard/shift2_81
    ----------------------------------------
    Total                      1.798ns (1.798ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control_unit/div_unit/cnt_16'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.101ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       control_unit/mycar_pos_y_0 (FF)
  Destination Clock: control_unit/div_unit/cnt_16 rising

  Data Path: clr to control_unit/mycar_pos_y_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           280   0.001   0.606  clr_IBUF (clr_IBUF)
     FDCE:CLR                  0.494          control_unit/mycar_pos_y_0
    ----------------------------------------
    Total                      1.101ns (0.495ns logic, 0.606ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control_unit/div_unit/cnt_19'
  Total number of paths / destination ports: 157 / 157
-------------------------------------------------------------------------
Offset:              2.091ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control_unit/Msub_GND_31_o_GND_31_o_sub_142_OUT_Madd1 (DSP)
  Destination Clock: control_unit/div_unit/cnt_19 rising

  Data Path: clr to control_unit/Msub_GND_31_o_GND_31_o_sub_142_OUT_Madd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           280   0.001   0.923  clr_IBUF (clr_IBUF)
     LUT3:I0->O           21   0.124   0.529  control_unit/_n2593_inv3 (control_unit/_n2593_inv)
     DSP48E1:CEB2              0.514          control_unit/Msub_GND_31_o_GND_31_o_sub_142_OUT_Madd1
    ----------------------------------------
    Total                      2.091ns (0.639ns logic, 1.452ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control_unit/div_unit/cnt_1'
  Total number of paths / destination ports: 47 / 47
-------------------------------------------------------------------------
Offset:              1.101ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       control_unit/btn_visible (FF)
  Destination Clock: control_unit/div_unit/cnt_1 rising

  Data Path: clr to control_unit/btn_visible
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           280   0.001   0.606  clr_IBUF (clr_IBUF)
     FDCE:CLR                  0.494          control_unit/btn_visible
    ----------------------------------------
    Total                      1.101ns (0.495ns logic, 0.606ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control_unit/div_unit/cnt_20'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.101ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       control_unit/num_0 (FF)
  Destination Clock: control_unit/div_unit/cnt_20 rising

  Data Path: clr to control_unit/num_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           280   0.001   0.606  clr_IBUF (clr_IBUF)
     FDCE:CLR                  0.494          control_unit/num_0
    ----------------------------------------
    Total                      1.101ns (0.495ns logic, 0.606ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              1.101ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       control_unit/div_unit/cnt_0 (FF)
  Destination Clock: clk rising

  Data Path: clr to control_unit/div_unit/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           280   0.001   0.606  clr_IBUF (clr_IBUF)
     FDC:CLR                   0.494          control_unit/div_unit/cnt_0
    ----------------------------------------
    Total                      1.101ns (0.495ns logic, 0.606ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control_unit/div_unit/cnt_18'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              1.101ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       control_unit/scroll_1 (FF)
  Destination Clock: control_unit/div_unit/cnt_18 rising

  Data Path: clr to control_unit/scroll_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           280   0.001   0.606  clr_IBUF (clr_IBUF)
     FDCE:CLR                  0.494          control_unit/scroll_1
    ----------------------------------------
    Total                      1.101ns (0.495ns logic, 0.606ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control_unit/keyboard/PS2Cf'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              1.101ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       control_unit/keyboard/shift2_7 (FF)
  Destination Clock: control_unit/keyboard/PS2Cf falling

  Data Path: clr to control_unit/keyboard/shift2_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           280   0.001   0.606  clr_IBUF (clr_IBUF)
     FDC_1:CLR                 0.494          control_unit/keyboard/shift1_1
    ----------------------------------------
    Total                      1.101ns (0.495ns logic, 0.606ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'render_unit/status[3]_PWR_18_o_Select_5624_o'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              1.024ns (Levels of Logic = 1)
  Source:            render_unit/red_3 (LATCH)
  Destination:       red<3> (PAD)
  Source Clock:      render_unit/status[3]_PWR_18_o_Select_5624_o falling

  Data Path: render_unit/red_3 to red<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.625   0.399  render_unit/red_3 (render_unit/red_3)
     OBUF:I->O                 0.000          red_3_OBUF (red<3>)
    ----------------------------------------
    Total                      1.024ns (0.625ns logic, 0.399ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 35500 / 15
-------------------------------------------------------------------------
Offset:              10.141ns (Levels of Logic = 12)
  Source:            control_unit/score_counter/high_score_6 (FF)
  Destination:       segment<3> (PAD)
  Source Clock:      clk rising

  Data Path: control_unit/score_counter/high_score_6 to segment<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.478   1.038  control_unit/score_counter/high_score_6 (control_unit/score_counter/high_score_6)
     LUT5:I0->O            8   0.124   0.985  control_unit/score_counter/high_score[9]_PWR_41_o_div_20/Mmux_a[0]_a[9]_MUX_4330_o171 (control_unit/score_counter/high_score[9]_PWR_41_o_div_20/a[7]_a[9]_MUX_4323_o)
     LUT6:I0->O            7   0.124   0.959  control_unit/score_counter/high_score[9]_PWR_41_o_mod_19/BUS_0009_INV_3020_o11 (control_unit/score_counter/high_score[9]_PWR_41_o_mod_19/BUS_0009_INV_3020_o)
     LUT5:I0->O            2   0.124   0.427  control_unit/score_counter/high_score[9]_PWR_41_o_mod_19/Madd_a[9]_GND_46_o_add_19_OUT_Madd_cy<4>11 (control_unit/score_counter/high_score[9]_PWR_41_o_mod_19/Madd_a[9]_GND_46_o_add_19_OUT_Madd_cy<4>)
     LUT5:I4->O            5   0.124   0.448  control_unit/score_counter/high_score[9]_PWR_41_o_mod_19/BUS_0010_INV_3031_o11 (control_unit/score_counter/high_score[9]_PWR_41_o_mod_19/BUS_0010_INV_3031_o)
     LUT3:I2->O            1   0.124   0.421  control_unit/score_counter/high_score[9]_PWR_41_o_mod_19/BUS_0011_INV_3042_o181 (control_unit/score_counter/high_score[9]_PWR_41_o_mod_19/BUS_0011_INV_3042_o18)
     LUT6:I5->O            1   0.124   0.716  control_unit/score_counter/high_score[9]_PWR_41_o_mod_19/BUS_0011_INV_3042_o17 (control_unit/score_counter/high_score[9]_PWR_41_o_mod_19/BUS_0011_INV_3042_o111)
     LUT4:I1->O            3   0.124   0.953  control_unit/score_counter/high_score[9]_PWR_41_o_mod_19/BUS_0011_INV_3042_o18 (control_unit/score_counter/high_score[9]_PWR_41_o_mod_19/BUS_0011_INV_3042_o)
     LUT6:I0->O            1   0.124   0.421  model_unit/seg_disp/Mmux_digit<3>14 (model_unit/seg_disp/Mmux_digit<3>13)
     LUT6:I5->O            1   0.124   0.716  model_unit/seg_disp/Mmux_digit<3>15 (model_unit/seg_disp/Mmux_digit<3>14)
     LUT4:I1->O            7   0.124   0.816  model_unit/seg_disp/Mmux_digit<3>16 (model_unit/seg_disp/digit<3>)
     LUT5:I1->O            1   0.124   0.399  model_unit/seg_disp/Mram__n012731 (segment_3_OBUF)
     OBUF:I->O                 0.000          segment_3_OBUF (segment<3>)
    ----------------------------------------
    Total                     10.141ns (1.842ns logic, 8.299ns route)
                                       (18.2% logic, 81.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'control_unit/div_unit/cnt_1'
  Total number of paths / destination ports: 14 / 2
-------------------------------------------------------------------------
Offset:              2.342ns (Levels of Logic = 3)
  Source:            control_unit/sync_unit/vc_7 (FF)
  Destination:       vsync (PAD)
  Source Clock:      control_unit/div_unit/cnt_1 rising

  Data Path: control_unit/sync_unit/vc_7 to vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.478   0.796  control_unit/sync_unit/vc_7 (control_unit/sync_unit/vc_7)
     LUT4:I0->O            1   0.124   0.421  vsync1_SW0 (N290)
     LUT6:I5->O            1   0.124   0.399  vsync1 (vsync_OBUF)
     OBUF:I->O                 0.000          vsync_OBUF (vsync)
    ----------------------------------------
    Total                      2.342ns (0.726ns logic, 1.616ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |   11.162|         |         |         |
control_unit/Madd_n1633_cy<9>|   13.538|         |         |         |
control_unit/div_unit/cnt_1  |   14.465|         |         |         |
control_unit/div_unit/cnt_16 |    9.682|         |         |         |
control_unit/div_unit/cnt_19 |   12.090|         |         |         |
control_unit/div_unit/cnt_20 |   12.943|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control_unit/div_unit/cnt_1
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control_unit/div_unit/cnt_1 |    4.343|         |         |         |
control_unit/div_unit/cnt_16|    8.009|         |         |         |
control_unit/div_unit/cnt_19|    8.108|         |         |         |
control_unit/keyboard/PS2Cf |         |    3.970|         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control_unit/div_unit/cnt_16
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control_unit/div_unit/cnt_1 |    4.642|         |         |         |
control_unit/div_unit/cnt_16|    4.150|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control_unit/div_unit/cnt_18
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control_unit/div_unit/cnt_1 |    2.012|         |         |         |
control_unit/div_unit/cnt_18|    2.889|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control_unit/div_unit/cnt_19
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control_unit/div_unit/cnt_1 |    3.620|         |         |         |
control_unit/div_unit/cnt_16|   17.821|         |         |         |
control_unit/div_unit/cnt_19|   63.660|         |         |         |
control_unit/div_unit/cnt_20|    2.092|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control_unit/div_unit/cnt_20
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control_unit/div_unit/cnt_1 |    2.012|         |         |         |
control_unit/div_unit/cnt_16|    8.789|         |         |         |
control_unit/div_unit/cnt_19|    8.888|         |         |         |
control_unit/div_unit/cnt_20|    1.448|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control_unit/keyboard/PS2Cf
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
control_unit/div_unit/cnt_1|         |         |    0.907|         |
control_unit/keyboard/PS2Cf|         |         |    1.798|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock render_unit/status[3]_PWR_18_o_Select_5624_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |   16.619|         |
control_unit/Madd_n1633_cy<9>|         |         |   85.648|         |
control_unit/div_unit/cnt_1  |         |         |   86.573|         |
control_unit/div_unit/cnt_16 |         |         |   13.364|         |
control_unit/div_unit/cnt_18 |         |         |   83.930|         |
control_unit/div_unit/cnt_19 |         |         |   16.876|         |
-----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 309.00 secs
Total CPU time to Xst completion: 309.33 secs
 
--> 

Total memory usage is 501660 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  943 (   0 filtered)
Number of infos    :    6 (   0 filtered)

