Quartus Prime Archive log --	C:/VHDL/342x9/RefDesign20200615/quartus/__DE1-SOC-342x9.auto.qarlog

Archive:	C:/VHDL/342x9/RefDesign20200615/quartus/__DE1-SOC-342x9.auto.qar
Date:		Tue Jun 16 16:13:11 2020
Quartus Prime		18.1.1 Build 646 04/11/2019 SJ Standard Edition

	=========== Files Selected: ===========
1_1_0.out.sdc
1_1_0.qws
2_0_description.txt
C:/VHDL/342x9/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd
C:/VHDL/342x9/RefDesign20200615/hdl/fpga_top.vhd
C:/VHDL/342x9/RefDesign20200615/hdl/framing_top.vhd
C:/VHDL/342x9/RefDesign20200615/quartus/db/DE1-SOC-342x9.qpf
C:/VHDL/342x9/RefDesign20200615/quartus/db/a_gray2bin_b9b.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/a_gray2bin_qab.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/a_graycounter_4ub.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/a_graycounter_6cc.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/a_graycounter_8g6.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/a_graycounter_au6.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/a_graycounter_ldc.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/a_graycounter_pv6.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/alt_synch_pipe_apl.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/alt_synch_pipe_bpl.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/alt_synch_pipe_c9l.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/alt_synch_pipe_d9l.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/alt_synch_pipe_e9l.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/alt_synch_pipe_f9l.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/alt_synch_pipe_g9l.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/alt_synch_pipe_h9l.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/alt_synch_pipe_rnl.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/alt_synch_pipe_snl.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/alt_synch_pipe_tnl.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/alt_synch_pipe_unl.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/altsyncram_0c84.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/altsyncram_4ia1.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/altsyncram_6ia1.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/altsyncram_8884.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/altsyncram_afa1.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/altsyncram_mb84.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/altsyncram_o5d1.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/altsyncram_qb84.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/altsyncram_rb84.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/altsyncram_s5d1.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/altsyncram_u2d1.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cmpr_99c.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cmpr_b06.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cmpr_c9c.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cmpr_d9c.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cmpr_e9c.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cmpr_f9c.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cmpr_su5.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cntr_09i.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cntr_49i.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cntr_4vi.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cntr_59i.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cntr_69i.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cntr_a9i.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cntr_iti.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cntr_kri.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cntr_t8i.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/cntr_u8i.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dcfifo_1hl1.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dcfifo_5182.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dcfifo_5el1.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dcfifo_bu72.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dcfifo_v582.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dcfifo_vgl1.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/ddio_out_uqe.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/decode_vnf.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_0v8.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_1v8.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_2v8.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_3dc.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_bd9.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_cd9.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_dd9.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_ed9.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_fd9.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_qe9.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_re9.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_se9.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_tu8.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_uu8.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/dffpipe_vu8.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/mux_clc.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/mux_elc.tdf
C:/VHDL/342x9/RefDesign20200615/quartus/db/refstp_auto_stripped.stp
C:/VHDL/342x9/RefDesign20200615/quartus/fifo8_8.cmp
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_0_0.flow.rpt
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_0_0.map.rpt
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_0_0.map.summary
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.asm.rpt
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.cdf
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.done
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.eda.rpt
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.fit.rpt
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.fit.smsg
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.fit.summary
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.flow.rpt
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.jdi
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.map.rpt
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.map.smsg
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.map.summary
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.merge.rpt
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.merge.summary
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.pin
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.sld
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.sof
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.sta.rpt
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/1_1_0.sta.summary
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/2_0.done
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/2_0.flow.rpt
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/2_0.map.rpt
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/2_0.map.smsg
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/2_0.map.summary
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/DE1-SOC-342x9.flow.rpt
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/DE1-SOC-342x9.map.rpt
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/DE1-SOC-342x9.map.smsg
C:/VHDL/342x9/RefDesign20200615/quartus/output_files/DE1-SOC-342x9.map.summary
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/soc_system.cmp
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/soc_system.qip
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/soc_system.vhd
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/soc_system_hps_0_hps.svd
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/soc_system_rst_controller.vhd
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/soc_system_rst_controller_002.vhd
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_default_burst_converter.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_incr_burst_converter.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_reset_controller.sdc
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_reset_controller.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_reset_synchronizer.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps.pre.xml
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_AC_ROM.hex
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_inst_ROM.hex
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0.ppf
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sdc
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_parameters.tcl
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_report_timing.tcl
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_reset.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_p0_timing.tcl
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/hps_sdram_pll.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/sequencer/alt_types.pre.h
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/sequencer/emif.pre.xml
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/sequencer/sdram_io.pre.h
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/sequencer/sequencer.pre.c
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/sequencer/sequencer.pre.h
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/sequencer/system.pre.h
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/sequencer/tclrpt.pre.c
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/sequencer/tclrpt.pre.h
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_fifo_control_rx.sdc
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_fifo_control_rx.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_fifo_control_tx.sdc
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_fifo_control_tx.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_fifo_rx_video.sdc
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_fifo_rx_video.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_hps_0.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_hps_fpga_leds.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_hps_fpga_switches.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_pll_0.qip
C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_pll_0.v
DE1-SOC-342x9.qsf
DE1-SOC-342x9.tcl
DE1-SOC-342x9_assignment_defaults.qdf
__1_0_0.auto.qarlog
assignment_defaults.qdf
c5_pin_model_dump.txt
fifo24_8.qip
fifo24_8.vhd
fifo32_8.qip
fifo32_8.vhd
fifo8_8.qip
fifo8_8.vhd
fifo8_8_inst.vhd
pin_assignment_DE1_SoC.tcl
refstp.stp
soc_system.qsys
	======= Total: 233 files to archive =======

	================ Status: ===============
All files archived successfully.
