# Tomasulo_Algorithm
Project in Verilog HDL of an architecture of memory components aiming at the implementation of the Tomasulo algorithm, using the Quartus II software.

# Component Diagram
![laoc2-pratica3-diagrama](https://user-images.githubusercontent.com/110564584/182961169-51a263f0-e941-4cd0-9c93-977c38c9c44f.PNG)
