# compile vhdl design source files
vhdl xil_defaultlib  "../../../OR_Gate.srcs/sources_1/new/OR_Gate.vhd"
vhdl xil_defaultlib  "../../../OR_Gate.srcs/sim_1/new/OR_Gate_tbw.vhd"

# Do not sort compile order
nosort
