# Figure 45 - Combinational Signal Port RAM

 * [Example shown in 'Figure 45' of the Verilog to Routing Timing Tutorial](). Also shown below;


![]()


## Features

 - Single address port, captured on clock
 - Write data port, captured on clock
 - Read data port, registered output on clock. (IE Read data available the cycle after address updates (?)).
  * FIXME: Check this is true.
