$date
	Sat Oct 22 22:26:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#171453
b10 !
1"
#171454
b10 &
b10 %
1$
#171455
0"
#171458
b1 &
b1 %
1#
#171462
b0 &
0#
b0 %
0$
#1157531
b10100 !
1"
#1157534
b10100 &
b10100 %
1$
#1157535
0"
#1157538
b1010 &
b1010 %
#1157542
b101 &
b101 %
#1157546
b10000 &
b10000 %
#1157550
b1000 &
b1000 %
#1157554
b100 &
b100 %
#1157558
b10 &
b10 %
#1157562
b1 &
b1 %
1#
#1157566
b0 &
0#
b0 %
0$
#2198193
b10110 !
1"
#2198194
b10110 &
b10110 %
1$
#2198195
0"
#2198198
b1011 &
b1011 %
#2198202
b100010 &
b100010 %
#2198206
b10001 &
b10001 %
#2198210
b110100 &
b110100 %
#2198214
b11010 &
b11010 %
#2198218
b1101 &
b1101 %
#2198222
b101000 &
b101000 %
#2198226
b10100 &
b10100 %
#2198230
b1010 &
b1010 %
#2198234
b101 &
b101 %
#2198238
b10000 &
b10000 %
#2198242
b1000 &
b1000 %
#2198246
b100 &
b100 %
#2198250
b10 &
b10 %
#2198254
b1 &
1#
b1 %
#2198258
b0 &
b0 %
0#
0$
#4500012
