vendor_name = ModelSim
source_file = 1, /home/parallels/Digital_Design/Assignment_12/Counter_1E6_ASMD_Test_v_jin/Counter_1E6_ASMD_Test_v_jin.v
source_file = 1, /home/parallels/Digital_Design/Assignment_12/Counter_1E6_ASMD_Test_v_jin/Counter_1E6_ASMD_Test_v_tb_jin.v
source_file = 1, /home/parallels/Digital_Design/Assignment_12/Counter_1E6_ASMD_Test_v_jin/db/Counter_1E6_ASMD_Test_v_jin.cbx.xml
design_name = Counter_1E6_ASMD_Test_v_jin
instance = comp, \C_out~output , C_out~output, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \CLK~input , CLK~input, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \CLK~inputclkctrl , CLK~inputclkctrl, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \Start~input , Start~input, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \pstate.S1~feeder , pstate.S1~feeder, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \Clrn~input , Clrn~input, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \Clrn~inputclkctrl , Clrn~inputclkctrl, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \pstate.S1 , pstate.S1, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[0]~20 , A[0]~20, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[19]~54 , A[19]~54, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[0] , A[0], Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[1]~22 , A[1]~22, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[1] , A[1], Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[2]~24 , A[2]~24, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[2] , A[2], Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[3]~26 , A[3]~26, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[3] , A[3], Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[4]~28 , A[4]~28, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[4] , A[4], Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[5]~30 , A[5]~30, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[5] , A[5], Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[6]~32 , A[6]~32, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[6] , A[6], Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[7]~34 , A[7]~34, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[7] , A[7], Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[8]~36 , A[8]~36, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[8] , A[8], Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[9]~38 , A[9]~38, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[9] , A[9], Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[10]~40 , A[10]~40, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[10] , A[10], Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[11]~42 , A[11]~42, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[11] , A[11], Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[12]~44 , A[12]~44, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[12] , A[12], Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[13]~46 , A[13]~46, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[13] , A[13], Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[14]~48 , A[14]~48, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[14] , A[14], Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[15]~50 , A[15]~50, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[15] , A[15], Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \Equal0~5 , Equal0~5, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \Equal0~4 , Equal0~4, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[16]~52 , A[16]~52, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[16] , A[16], Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[17]~55 , A[17]~55, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[17] , A[17], Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[18]~57 , A[18]~57, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[18] , A[18], Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[19]~59 , A[19]~59, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \A[19] , A[19], Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \Equal0~0 , Equal0~0, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \Equal0~1 , Equal0~1, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \Equal0~2 , Equal0~2, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \Equal0~3 , Equal0~3, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \Equal0~6 , Equal0~6, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \C_out~0 , C_out~0, Counter_1E6_ASMD_Test_v_jin, 1
instance = comp, \C_out~reg0 , C_out~reg0, Counter_1E6_ASMD_Test_v_jin, 1
