
load ../d_vasrc.so
load ../lang_verilog.so
load ../vams/capacitor.so
load ../vams/resistor.so

verilog

module main(in out gnd);
capacitor #(.c(1n) .$mfactor(1)) c1(gnd, out);
resistor #(.r(1k) .m(2)) r1(in, out)
endmodule

main #() dut(in out 0)

spice

V1 in 0 ac 1 dc 0.9 tran sin

C1 0 s 1n
R1 in s .5k

.print tran v(nodes) timef(C1) timef(dut.c1) iter(0)
.print dc v(nodes) iter(0)
.print ac vm(nodes) vp(nodes)

.dc
.tran 1
.ac 1 10 * 2
.status notime
