# Program 1: 
### Statement: <Week 8 - SystemVerilog Assignment
- Upload the SystemVerilog programs written last lab class, in `.sv` format. The problem statements are as follows:
	1. Write a SV program for Instruction Execute Stage
	2. Write a SV program for the ALU>

### Name of file:
<ALU.sv>
<Execution.sv>

### RTL Snapshot
<ALU.png>
<AND.png>
<Execution.png>