INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_5mux2to1/project_5mux2to1.srcs/sources_1/new/mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_5mux2to1/project_5mux2to1.srcs/sim_1/new/mux_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_tb
