<stg><name>entry_proc</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64">
<![CDATA[
entry:1 %muxLogicCE_to_out_r_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_out_r_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
entry:2 %out_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r

]]></Node>
<StgValue><ssdm name="out_r_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="64">
<![CDATA[
entry:3 %muxLogicData_to_write_ln0 = muxlogic i64 %out_r_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %out_r_c, i64 %out_r_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0">
<![CDATA[
entry:5 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="8" name="out_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
<port id="9" name="out_r_c" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="out_r_c"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="11" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="10" toId="2">
</dataflow>
<dataflow id="12" from="out_r_c" to="specinterface_ln0" fromId="9" toId="2">
</dataflow>
<dataflow id="14" from="ap_fifo_str" to="specinterface_ln0" fromId="13" toId="2">
</dataflow>
<dataflow id="16" from="StgValue_15" to="specinterface_ln0" fromId="15" toId="2">
</dataflow>
<dataflow id="17" from="StgValue_15" to="specinterface_ln0" fromId="15" toId="2">
</dataflow>
<dataflow id="19" from="p_str" to="specinterface_ln0" fromId="18" toId="2">
</dataflow>
<dataflow id="20" from="StgValue_15" to="specinterface_ln0" fromId="15" toId="2">
</dataflow>
<dataflow id="21" from="StgValue_15" to="specinterface_ln0" fromId="15" toId="2">
</dataflow>
<dataflow id="22" from="p_str" to="specinterface_ln0" fromId="18" toId="2">
</dataflow>
<dataflow id="23" from="p_str" to="specinterface_ln0" fromId="18" toId="2">
</dataflow>
<dataflow id="24" from="p_str" to="specinterface_ln0" fromId="18" toId="2">
</dataflow>
<dataflow id="26" from="StgValue_25" to="specinterface_ln0" fromId="25" toId="2">
</dataflow>
<dataflow id="27" from="StgValue_25" to="specinterface_ln0" fromId="25" toId="2">
</dataflow>
<dataflow id="29" from="StgValue_28" to="specinterface_ln0" fromId="28" toId="2">
</dataflow>
<dataflow id="30" from="StgValue_28" to="specinterface_ln0" fromId="28" toId="2">
</dataflow>
<dataflow id="31" from="p_str" to="specinterface_ln0" fromId="18" toId="2">
</dataflow>
<dataflow id="33" from="ScalarProp_str" to="specinterface_ln0" fromId="32" toId="2">
</dataflow>
<dataflow id="35" from="StgValue_34" to="specinterface_ln0" fromId="34" toId="2">
</dataflow>
<dataflow id="36" from="StgValue_15" to="specinterface_ln0" fromId="15" toId="2">
</dataflow>
<dataflow id="37" from="StgValue_15" to="specinterface_ln0" fromId="15" toId="2">
</dataflow>
<dataflow id="39" from="_ssdm_op_Read.ap_auto.i64" to="out_r_read" fromId="38" toId="4">
</dataflow>
<dataflow id="40" from="out_r" to="out_r_read" fromId="8" toId="4">
</dataflow>
<dataflow id="41" from="out_r_read" to="muxLogicData_to_write_ln0" fromId="4" toId="5">
</dataflow>
<dataflow id="43" from="_ssdm_op_Write.ap_fifo.i64P0A" to="write_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="44" from="out_r_c" to="write_ln0" fromId="9" toId="6">
</dataflow>
<dataflow id="45" from="out_r_read" to="write_ln0" fromId="4" toId="6">
</dataflow>
</dataflows>


</stg>
