#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Feb 24 12:16:17 2022
# Process ID: 6860
# Current directory: D:/ENSC462/github/GitHub/audio_pass_through/audio_pass_through.runs/top_I2S_audio_interface_0_0_synth_1
# Command line: vivado.exe -log top_I2S_audio_interface_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_I2S_audio_interface_0_0.tcl
# Log file: D:/ENSC462/github/GitHub/audio_pass_through/audio_pass_through.runs/top_I2S_audio_interface_0_0_synth_1/top_I2S_audio_interface_0_0.vds
# Journal file: D:/ENSC462/github/GitHub/audio_pass_through/audio_pass_through.runs/top_I2S_audio_interface_0_0_synth_1\vivado.jou
# Running On: DESKTOP-HD705MT, OS: Windows, CPU Frequency: 4008 MHz, CPU Physical cores: 4, Host memory: 68627 MB
#-----------------------------------------------------------
source top_I2S_audio_interface_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top top_I2S_audio_interface_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4512
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1418.180 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_I2S_audio_interface_0_0' [d:/ENSC462/github/GitHub/audio_pass_through/audio_pass_through.gen/sources_1/bd/top/ip/top_I2S_audio_interface_0_0/synth/top_I2S_audio_interface_0_0.vhd:75]
INFO: [Synth 8-3491] module 'I2S_audio_interface' declared at 'D:/ENSC462/github/GitHub/sources/I2S_audio_interface.vhd:15' bound to instance 'U0' of component 'I2S_audio_interface' [d:/ENSC462/github/GitHub/audio_pass_through/audio_pass_through.gen/sources_1/bd/top/ip/top_I2S_audio_interface_0_0/synth/top_I2S_audio_interface_0_0.vhd:111]
INFO: [Synth 8-638] synthesizing module 'I2S_audio_interface' [D:/ENSC462/github/GitHub/sources/I2S_audio_interface.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element validBCLK_reg was removed.  [D:/ENSC462/github/GitHub/sources/I2S_audio_interface.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element validLRCLK_reg was removed.  [D:/ENSC462/github/GitHub/sources/I2S_audio_interface.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'I2S_audio_interface' (1#1) [D:/ENSC462/github/GitHub/sources/I2S_audio_interface.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'top_I2S_audio_interface_0_0' (2#1) [d:/ENSC462/github/GitHub/audio_pass_through/audio_pass_through.gen/sources_1/bd/top/ip/top_I2S_audio_interface_0_0/synth/top_I2S_audio_interface_0_0.vhd:75]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1418.180 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1418.180 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1418.180 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1418.180 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1461.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1461.523 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1461.523 ; gain = 43.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1461.523 ; gain = 43.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1461.523 ; gain = 43.344
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ReadState_reg' in module 'I2S_audio_interface'
INFO: [Synth 8-802] inferred FSM for state register 'WriteState_reg' in module 'I2S_audio_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 initial |                           000001 |                              000
               startleft |                           000010 |                              001
                readleft |                           000100 |                              010
                 endleft |                           001000 |                              011
              startright |                           010000 |                              100
               readright |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ReadState_reg' using encoding 'one-hot' in module 'I2S_audio_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 initial |                           000001 |                              000
               startleft |                           000010 |                              001
               writeleft |                           000100 |                              010
                 endleft |                           001000 |                              011
              startright |                           010000 |                              100
              writeright |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'WriteState_reg' using encoding 'one-hot' in module 'I2S_audio_interface'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1461.523 ; gain = 43.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   6 Input   32 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 3     
	   6 Input   24 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1461.523 ; gain = 43.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1461.523 ; gain = 43.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1461.523 ; gain = 43.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1461.523 ; gain = 43.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1461.523 ; gain = 43.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1461.523 ; gain = 43.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1461.523 ; gain = 43.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1461.523 ; gain = 43.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1461.523 ; gain = 43.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1461.523 ; gain = 43.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |    62|
|3     |LUT2   |     8|
|4     |LUT3   |    59|
|5     |LUT4   |     6|
|6     |LUT5   |    16|
|7     |LUT6   |    77|
|8     |MUXF7  |     6|
|9     |FDRE   |   178|
|10    |FDSE   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1461.523 ; gain = 43.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1461.523 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1461.523 ; gain = 43.344
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1468.461 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1479.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ac199646
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1479.105 ; gain = 60.926
INFO: [Common 17-1381] The checkpoint 'D:/ENSC462/github/GitHub/audio_pass_through/audio_pass_through.runs/top_I2S_audio_interface_0_0_synth_1/top_I2S_audio_interface_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_I2S_audio_interface_0_0, cache-ID = 7817e2b1db9e12e5
INFO: [Common 17-1381] The checkpoint 'D:/ENSC462/github/GitHub/audio_pass_through/audio_pass_through.runs/top_I2S_audio_interface_0_0_synth_1/top_I2S_audio_interface_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_I2S_audio_interface_0_0_utilization_synth.rpt -pb top_I2S_audio_interface_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 24 12:17:06 2022...
