Fitter report for DE0_Nano
Sun Jul 21 22:13:49 2024
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Fitter RAM Summary
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sun Jul 21 22:13:49 2024       ;
; Quartus Prime Version              ; 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Revision Name                      ; DE0_Nano                                    ;
; Top-level Entity Name              ; de0_nano_top                                ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,610 / 22,320 ( 12 % )                     ;
;     Total combinational functions  ; 2,309 / 22,320 ( 10 % )                     ;
;     Dedicated logic registers      ; 1,607 / 22,320 ( 7 % )                      ;
; Total registers                    ; 1676                                        ;
; Total pins                         ; 62 / 154 ( 40 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 11,264 / 608,256 ( 2 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE22F17C6                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 3.3-V LVCMOS                          ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                               ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                  ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[0] ; PORTBDATAOUT     ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[1] ; PORTBDATAOUT     ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[2] ; PORTBDATAOUT     ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[3] ; PORTBDATAOUT     ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[4] ; PORTBDATAOUT     ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[5] ; PORTBDATAOUT     ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[6] ; PORTBDATAOUT     ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[7] ; PORTBDATAOUT     ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[0]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                               ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[1]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                               ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[2]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                               ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[3]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                               ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[4]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                               ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[5]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                               ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[6]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                               ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[7]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                               ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[8]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                               ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[9]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                               ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[10]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                              ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[11]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                              ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[12]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                              ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_bank[0]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                 ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_bank[1]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                 ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[0]                                                                       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[0]                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                                                                                  ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[0]                                                                       ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[1]                                                                       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[1]                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                 ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[1]                                                                       ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[2]                                                                       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                         ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[2]                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                 ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[2]                                                                       ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[3]                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                                                                                  ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_cmd[3]                                                                       ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[0]                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[0]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                 ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[1]                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[1]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                 ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[2]                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[2]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                 ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[3]                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[3]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                 ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[4]                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[4]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                 ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[5]                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[5]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                 ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[6]                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[6]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                 ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[7]                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[7]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                 ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[8]                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[8]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                 ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[9]                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[9]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                 ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[10]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                       ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[10]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[11]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                       ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[11]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[12]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                       ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[12]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[13]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                       ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[13]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[14]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                                       ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[14]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[15]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                                                       ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_data[15]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_dqm[0]                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[0]~output                                                                                                                                                                                                                ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_dqm[1]                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[1]~output                                                                                                                                                                                                                ; I                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe                                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                               ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe                                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                 ; OE               ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe                                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_1                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                               ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_1                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                 ; OE               ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_1                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_2                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                               ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_2                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                 ; OE               ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_2                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_3                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                               ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_3                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                 ; OE               ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_3                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_4                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                               ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_4                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                 ; OE               ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_4                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_5                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                               ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_5                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                 ; OE               ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_5                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_6                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                               ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_6                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                 ; OE               ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_6                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_7                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                               ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_7                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                 ; OE               ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_7                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_8                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                               ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_8                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                 ; OE               ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_8                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_9                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                              ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_9                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                 ; OE               ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_9                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_10                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                              ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_10                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                ; OE               ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_10                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_11                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                              ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_11                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                ; OE               ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_11                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_12                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                              ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_12                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                ; OE               ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_12                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_13                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                              ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_13                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                ; OE               ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_13                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_14                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                              ; Q                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_14                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                ; OE               ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_14                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_15                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                ; OE               ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_15                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                   ;                  ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[0]                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                  ; O                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[1]                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                  ; O                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[2]                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                  ; O                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[3]                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                  ; O                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[4]                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                  ; O                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[5]                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                  ; O                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[6]                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                  ; O                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[7]                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                  ; O                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[8]                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                  ; O                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[9]                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                  ; O                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[10]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                 ; O                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[11]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                 ; O                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[12]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                 ; O                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[13]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                 ; O                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[14]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                 ; O                ;                       ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|za_data[15]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                 ; O                ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                ;
+-----------------------------+-----------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity        ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+-----------------------+--------------+------------------+---------------+----------------------------+
; Fast Input Register         ; de0_nano_system_sdram ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; de0_nano_system_sdram ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; de0_nano_system_sdram ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; de0_nano_system_sdram ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; de0_nano_system_sdram ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; de0_nano_system_sdram ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; de0_nano_system_sdram ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; de0_nano_system_sdram ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; de0_nano_system_sdram ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; de0_nano_system_sdram ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; de0_nano_system_sdram ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; de0_nano_system_sdram ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; de0_nano_system_sdram ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; de0_nano_system_sdram ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; de0_nano_system_sdram ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; de0_nano_system_sdram ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; de0_nano_system_sdram ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; de0_nano_system_sdram ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; de0_nano_system_sdram ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; de0_nano_system_sdram ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; de0_nano_system_sdram ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; de0_nano_system_sdram ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; de0_nano_system_sdram ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; de0_nano_system_sdram ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; de0_nano_system_sdram ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; de0_nano_system_sdram ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; de0_nano_system_sdram ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; de0_nano_system_sdram ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; de0_nano_system_sdram ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; de0_nano_system_sdram ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; de0_nano_system_sdram ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; de0_nano_system_sdram ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+-----------------------+--------------+------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4220 ) ; 0.00 % ( 0 / 4220 )        ; 0.00 % ( 0 / 4220 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4220 ) ; 0.00 % ( 0 / 4220 )        ; 0.00 % ( 0 / 4220 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3984 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 233 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 3 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/output_files/DE0_Nano.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 2,610 / 22,320 ( 12 % )  ;
;     -- Combinational with no register       ; 1003                     ;
;     -- Register only                        ; 301                      ;
;     -- Combinational with a register        ; 1306                     ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 1200                     ;
;     -- 3 input functions                    ; 718                      ;
;     -- <=2 input functions                  ; 391                      ;
;     -- Register only                        ; 301                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 2145                     ;
;     -- arithmetic mode                      ; 164                      ;
;                                             ;                          ;
; Total registers*                            ; 1,676 / 23,018 ( 7 % )   ;
;     -- Dedicated logic registers            ; 1,607 / 22,320 ( 7 % )   ;
;     -- I/O registers                        ; 69 / 698 ( 10 % )        ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 197 / 1,395 ( 14 % )     ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 62 / 154 ( 40 % )        ;
;     -- Clock pins                           ; 6 / 7 ( 86 % )           ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )           ;
;                                             ;                          ;
; M9Ks                                        ; 5 / 66 ( 8 % )           ;
; Total block memory bits                     ; 11,264 / 608,256 ( 2 % ) ;
; Total block memory implementation bits      ; 46,080 / 608,256 ( 8 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )          ;
; PLLs                                        ; 1 / 4 ( 25 % )           ;
; Global signals                              ; 10                       ;
;     -- Global clocks                        ; 10 / 20 ( 50 % )         ;
; JTAGs                                       ; 1 / 1 ( 100 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 4.0% / 4.1% / 3.8%       ;
; Peak interconnect usage (total/H/V)         ; 17.3% / 18.0% / 16.3%    ;
; Maximum fan-out                             ; 1373                     ;
; Highest non-global fan-out                  ; 77                       ;
; Total fan-out                               ; 13891                    ;
; Average fan-out                             ; 3.18                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                   ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                    ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                   ; Low                            ;
;                                              ;                       ;                       ;                                ;
; Total logic elements                         ; 2444 / 22320 ( 11 % ) ; 166 / 22320 ( < 1 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register        ; 920                   ; 83                    ; 0                              ;
;     -- Register only                         ; 285                   ; 16                    ; 0                              ;
;     -- Combinational with a register         ; 1239                  ; 67                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                       ;                                ;
;     -- 4 input functions                     ; 1127                  ; 73                    ; 0                              ;
;     -- 3 input functions                     ; 683                   ; 35                    ; 0                              ;
;     -- <=2 input functions                   ; 349                   ; 42                    ; 0                              ;
;     -- Register only                         ; 285                   ; 16                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic elements by mode                       ;                       ;                       ;                                ;
;     -- normal mode                           ; 2003                  ; 142                   ; 0                              ;
;     -- arithmetic mode                       ; 156                   ; 8                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total registers                              ; 1593                  ; 83                    ; 0                              ;
;     -- Dedicated logic registers             ; 1524 / 22320 ( 7 % )  ; 83 / 22320 ( < 1 % )  ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                         ; 138                   ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total LABs:  partially or completely used    ; 181 / 1395 ( 13 % )   ; 16 / 1395 ( 1 % )     ; 0 / 1395 ( 0 % )               ;
;                                              ;                       ;                       ;                                ;
; Virtual pins                                 ; 0                     ; 0                     ; 0                              ;
; I/O pins                                     ; 62                    ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                            ; 11264                 ; 0                     ; 0                              ;
; Total RAM block bits                         ; 46080                 ; 0                     ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                          ; 5 / 66 ( 7 % )        ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )                 ;
; Clock control block                          ; 8 / 24 ( 33 % )       ; 0 / 24 ( 0 % )        ; 2 / 24 ( 8 % )                 ;
; Double Data Rate I/O output circuitry        ; 37 / 220 ( 16 % )     ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 220 ( 7 % )      ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
;                                              ;                       ;                       ;                                ;
; Connections                                  ;                       ;                       ;                                ;
;     -- Input Connections                     ; 1698                  ; 121                   ; 2                              ;
;     -- Registered Input Connections          ; 1540                  ; 92                    ; 0                              ;
;     -- Output Connections                    ; 234                   ; 169                   ; 1418                           ;
;     -- Registered Output Connections         ; 4                     ; 169                   ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Internal Connections                         ;                       ;                       ;                                ;
;     -- Total Connections                     ; 13273                 ; 934                   ; 1423                           ;
;     -- Registered Connections                ; 6369                  ; 655                   ; 0                              ;
;                                              ;                       ;                       ;                                ;
; External Connections                         ;                       ;                       ;                                ;
;     -- Top                                   ; 224                   ; 288                   ; 1420                           ;
;     -- sld_hub:auto_hub                      ; 288                   ; 2                     ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 1420                  ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Partition Interface                          ;                       ;                       ;                                ;
;     -- Input Ports                           ; 47                    ; 62                    ; 2                              ;
;     -- Output Ports                          ; 42                    ; 79                    ; 3                              ;
;     -- Bidir Ports                           ; 16                    ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Registered Ports                             ;                       ;                       ;                                ;
;     -- Registered Input Ports                ; 0                     ; 3                     ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 40                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Port Connectivity                            ;                       ;                       ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 2                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 29                    ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 47                    ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 52                    ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 59                    ; 0                              ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLK50M   ; R8    ; 3        ; 27           ; 0            ; 21           ; 87                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; KEY[0]   ; J15   ; 5        ; 53           ; 14           ; 0            ; 73                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; KEY[1]   ; E1    ; 1        ; 0            ; 16           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; SPI_CLK  ; A8    ; 8        ; 25           ; 34           ; 14           ; 12                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; SPI_CS   ; B8    ; 8        ; 25           ; 34           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; SPI_MOSI ; A2    ; 8        ; 7            ; 34           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; SW[0]    ; M1    ; 2        ; 0            ; 16           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; SW[1]    ; T8    ; 3        ; 27           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; SW[2]    ; B9    ; 7        ; 25           ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; SW[3]    ; M15   ; 5        ; 53           ; 17           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]  ; P2    ; 2        ; 0            ; 4            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; N2    ; 2        ; 0            ; 8            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; N1    ; 2        ; 0            ; 7            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; L4    ; 2        ; 0            ; 6            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; N5    ; 3        ; 5            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; N6    ; 3        ; 5            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; M8    ; 3        ; 20           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; P8    ; 3        ; 25           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; T7    ; 3        ; 18           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; N8    ; 3        ; 20           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; T6    ; 3        ; 14           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; R1    ; 2        ; 0            ; 5            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; P1    ; 2        ; 0            ; 4            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; M7    ; 3        ; 11           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; M6    ; 3        ; 7            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; L1    ; 2        ; 0            ; 11           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; L7    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; P6    ; 3        ; 11           ; 0            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[0]   ; R6    ; 3        ; 14           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[1]   ; T5    ; 3        ; 14           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; L2    ; 2        ; 0            ; 11           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; C2    ; 1        ; 0            ; 27           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[0]        ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[1]        ; A13   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[2]        ; B13   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[3]        ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[4]        ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[5]        ; F3    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[6]        ; B1    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[7]        ; L3    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TRG_PLS[0]    ; D3    ; 8        ; 1            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TRG_PLS[1]    ; C3    ; 8        ; 1            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TRG_PLS[2]    ; A3    ; 8        ; 7            ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TRG_PLS[3]    ; B4    ; 8        ; 7            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TRG_PLS[4]    ; B5    ; 8        ; 11           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------------+
; DRAM_DQ[0]  ; G2    ; 1        ; 0            ; 23           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe               ;
; DRAM_DQ[10] ; T3    ; 3        ; 1            ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_10 ;
; DRAM_DQ[11] ; R3    ; 3        ; 1            ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_11 ;
; DRAM_DQ[12] ; R5    ; 3        ; 14           ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_12 ;
; DRAM_DQ[13] ; P3    ; 3        ; 1            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_13 ;
; DRAM_DQ[14] ; N3    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_14 ;
; DRAM_DQ[15] ; K1    ; 2        ; 0            ; 12           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_15 ;
; DRAM_DQ[1]  ; G1    ; 1        ; 0            ; 23           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_1  ;
; DRAM_DQ[2]  ; L8    ; 3        ; 18           ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_2  ;
; DRAM_DQ[3]  ; K5    ; 2        ; 0            ; 7            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_3  ;
; DRAM_DQ[4]  ; K2    ; 2        ; 0            ; 12           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_4  ;
; DRAM_DQ[5]  ; J2    ; 2        ; 0            ; 15           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_5  ;
; DRAM_DQ[6]  ; J1    ; 2        ; 0            ; 15           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_6  ;
; DRAM_DQ[7]  ; R7    ; 3        ; 16           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_7  ;
; DRAM_DQ[8]  ; T4    ; 3        ; 5            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_8  ;
; DRAM_DQ[9]  ; T2    ; 3        ; 3            ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_9  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                       ;
+----------+----------------------+-------------------+---------------------+---------------------------+
; Location ; Pin Name             ; Reserved As       ; User Signal Name    ; Pin Type                  ;
+----------+----------------------+-------------------+---------------------+---------------------------+
; F4       ; nSTATUS              ; -                 ; -                   ; Dedicated Programming Pin ;
; H5       ; nCONFIG              ; -                 ; -                   ; Dedicated Programming Pin ;
; H4       ; TDI                  ; -                 ; altera_reserved_tdi ; JTAG Pin                  ;
; H3       ; TCK                  ; -                 ; altera_reserved_tck ; JTAG Pin                  ;
; J5       ; TMS                  ; -                 ; altera_reserved_tms ; JTAG Pin                  ;
; J4       ; TDO                  ; -                 ; altera_reserved_tdo ; JTAG Pin                  ;
; J3       ; nCE                  ; -                 ; -                   ; Dedicated Programming Pin ;
; J15      ; DIFFIO_R9p, DEV_CLRn ; Use as regular IO ; KEY[0]              ; Dual Purpose Pin          ;
; H14      ; CONF_DONE            ; -                 ; -                   ; Dedicated Programming Pin ;
; H13      ; MSEL0                ; -                 ; -                   ; Dedicated Programming Pin ;
; H12      ; MSEL1                ; -                 ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL2                ; -                 ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL3                ; -                 ; -                   ; Dedicated Programming Pin ;
; A15      ; DIFFIO_T19n, PADD1   ; Use as regular IO ; LED[0]              ; Dual Purpose Pin          ;
; B5       ; DIFFIO_T5p, DATA8    ; Use as regular IO ; TRG_PLS[4]          ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T3p, DATA11   ; Use as regular IO ; TRG_PLS[3]          ; Dual Purpose Pin          ;
+----------+----------------------+-------------------+---------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 7 / 14 ( 50 % )   ; 3.3V          ; --           ;
; 2        ; 15 / 16 ( 94 % )  ; 3.3V          ; --           ;
; 3        ; 25 / 25 ( 100 % ) ; 3.3V          ; --           ;
; 4        ; 0 / 20 ( 0 % )    ; 3.3V          ; --           ;
; 5        ; 2 / 18 ( 11 % )   ; 3.3V          ; --           ;
; 6        ; 0 / 13 ( 0 % )    ; 3.3V          ; --           ;
; 7        ; 5 / 24 ( 21 % )   ; 3.3V          ; --           ;
; 8        ; 8 / 24 ( 33 % )   ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; SPI_MOSI                        ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 239        ; 8        ; TRG_PLS[2]                      ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; SPI_CLK                         ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 209        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; LED[3]                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; LED[1]                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; LED[0]                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; LED[6]                          ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; TRG_PLS[3]                      ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 233        ; 8        ; TRG_PLS[4]                      ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; SPI_CS                          ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 210        ; 7        ; SW[2]                           ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; LED[2]                          ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 6          ; 1        ; DRAM_WE_N                       ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 245        ; 8        ; TRG_PLS[1]                      ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; LED[4]                          ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 246        ; 8        ; TRG_PLS[0]                      ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; KEY[1]                          ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; LED[5]                          ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 16         ; 1        ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 15         ; 1        ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; On           ;
; H2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck             ; input  ; 3.3-V LVCMOS ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi             ; input  ; 3.3-V LVCMOS ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 29         ; 2        ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo             ; output ; 3.3-V LVCMOS ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms             ; input  ; 3.3-V LVCMOS ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; KEY[0]                          ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 36         ; 2        ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; DRAM_CAS_N                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 38         ; 2        ; DRAM_RAS_N                      ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 40         ; 2        ; LED[7]                          ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 46         ; 2        ; DRAM_ADDR[12]                   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; DRAM_CKE                        ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 79         ; 3        ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; SW[0]                           ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 27         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; DRAM_BA[1]                      ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 68         ; 3        ; DRAM_BA[0]                      ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 81         ; 3        ; DRAM_ADDR[3]                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; SW[3]                           ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 148        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; DRAM_ADDR[11]                   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 43         ; 2        ; DRAM_ADDR[10]                   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 52         ; 3        ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; DRAM_ADDR[1]                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 63         ; 3        ; DRAM_ADDR[2]                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; DRAM_ADDR[6]                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; DRAM_ADDR[9]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 50         ; 2        ; DRAM_ADDR[0]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 53         ; 3        ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; DRAM_CS_N                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; DRAM_ADDR[4]                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; DRAM_ADDR[8]                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 60         ; 3        ; DRAM_CLK                        ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 71         ; 3        ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 73         ; 3        ; DRAM_DQM[0]                     ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 76         ; 3        ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 86         ; 3        ; CLK50M                          ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 55         ; 3        ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 61         ; 3        ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 72         ; 3        ; DRAM_DQM[1]                     ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 74         ; 3        ; DRAM_ADDR[7]                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 77         ; 3        ; DRAM_ADDR[5]                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 87         ; 3        ; SW[1]                           ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 89         ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                             ;
+-------------------------------+---------------------------------------------------------------------------------------------------------+
; Name                          ; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|pll7 ;
+-------------------------------+---------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; u0_inst|altpll_0|sd1|pll7                                                                               ;
; PLL mode                      ; Normal                                                                                                  ;
; Compensate clock              ; clock0                                                                                                  ;
; Compensated input/output pins ; --                                                                                                      ;
; Switchover type               ; --                                                                                                      ;
; Input frequency 0             ; 50.0 MHz                                                                                                ;
; Input frequency 1             ; --                                                                                                      ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                                ;
; Nominal VCO frequency         ; 800.0 MHz                                                                                               ;
; VCO post scale K counter      ; --                                                                                                      ;
; VCO frequency control         ; Auto                                                                                                    ;
; VCO phase shift step          ; 156 ps                                                                                                  ;
; VCO multiply                  ; --                                                                                                      ;
; VCO divide                    ; --                                                                                                      ;
; Freq min lock                 ; 37.52 MHz                                                                                               ;
; Freq max lock                 ; 81.27 MHz                                                                                               ;
; M VCO Tap                     ; 0                                                                                                       ;
; M Initial                     ; 1                                                                                                       ;
; M value                       ; 16                                                                                                      ;
; N value                       ; 1                                                                                                       ;
; Charge pump current           ; setting 1                                                                                               ;
; Loop filter resistance        ; setting 27                                                                                              ;
; Loop filter capacitance       ; setting 0                                                                                               ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                                                    ;
; Bandwidth type                ; Medium                                                                                                  ;
; Real time reconfigurable      ; Off                                                                                                     ;
; Scan chain MIF file           ; --                                                                                                      ;
; Preserve PLL counter order    ; Off                                                                                                     ;
; PLL location                  ; PLL_4                                                                                                   ;
; Inclk0 signal                 ; CLK50M                                                                                                  ;
; Inclk1 signal                 ; --                                                                                                      ;
; Inclk0 signal type            ; Dedicated Pin                                                                                           ;
; Inclk1 signal type            ; --                                                                                                      ;
+-------------------------------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------+
; Name                                                                                                                ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                     ;
+---------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------+
; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)    ; 5.63 (156 ps)    ; 50/50      ; C0      ; 8             ; 4/4 Even   ; --            ; 1       ; 0       ; u0_inst|altpll_0|sd1|pll7|clk[0] ;
; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1] ; clock1       ; 16   ; 5   ; 160.0 MHz        ; 0 (0 ps)    ; 9.00 (156 ps)    ; 50/50      ; C1      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; u0_inst|altpll_0|sd1|pll7|clk[1] ;
+---------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------+


+----------------------------------------+
; I/O Assignment Warnings                ;
+---------------+------------------------+
; Pin Name      ; Reason                 ;
+---------------+------------------------+
; LED[0]        ; Missing drive strength ;
; LED[1]        ; Missing drive strength ;
; LED[2]        ; Missing drive strength ;
; LED[3]        ; Missing drive strength ;
; LED[4]        ; Missing drive strength ;
; LED[5]        ; Missing drive strength ;
; LED[6]        ; Missing drive strength ;
; LED[7]        ; Missing drive strength ;
; DRAM_ADDR[0]  ; Missing drive strength ;
; DRAM_ADDR[1]  ; Missing drive strength ;
; DRAM_ADDR[2]  ; Missing drive strength ;
; DRAM_ADDR[3]  ; Missing drive strength ;
; DRAM_ADDR[4]  ; Missing drive strength ;
; DRAM_ADDR[5]  ; Missing drive strength ;
; DRAM_ADDR[6]  ; Missing drive strength ;
; DRAM_ADDR[7]  ; Missing drive strength ;
; DRAM_ADDR[8]  ; Missing drive strength ;
; DRAM_ADDR[9]  ; Missing drive strength ;
; DRAM_ADDR[10] ; Missing drive strength ;
; DRAM_ADDR[11] ; Missing drive strength ;
; DRAM_ADDR[12] ; Missing drive strength ;
; DRAM_BA[0]    ; Missing drive strength ;
; DRAM_BA[1]    ; Missing drive strength ;
; DRAM_CAS_N    ; Missing drive strength ;
; DRAM_CKE      ; Missing drive strength ;
; DRAM_CLK      ; Missing drive strength ;
; DRAM_CS_N     ; Missing drive strength ;
; DRAM_DQM[0]   ; Missing drive strength ;
; DRAM_DQM[1]   ; Missing drive strength ;
; DRAM_RAS_N    ; Missing drive strength ;
; DRAM_WE_N     ; Missing drive strength ;
; TRG_PLS[0]    ; Missing drive strength ;
; TRG_PLS[1]    ; Missing drive strength ;
; TRG_PLS[2]    ; Missing drive strength ;
; TRG_PLS[3]    ; Missing drive strength ;
; TRG_PLS[4]    ; Missing drive strength ;
; DRAM_DQ[0]    ; Missing drive strength ;
; DRAM_DQ[1]    ; Missing drive strength ;
; DRAM_DQ[2]    ; Missing drive strength ;
; DRAM_DQ[3]    ; Missing drive strength ;
; DRAM_DQ[4]    ; Missing drive strength ;
; DRAM_DQ[5]    ; Missing drive strength ;
; DRAM_DQ[6]    ; Missing drive strength ;
; DRAM_DQ[7]    ; Missing drive strength ;
; DRAM_DQ[8]    ; Missing drive strength ;
; DRAM_DQ[9]    ; Missing drive strength ;
; DRAM_DQ[10]   ; Missing drive strength ;
; DRAM_DQ[11]   ; Missing drive strength ;
; DRAM_DQ[12]   ; Missing drive strength ;
; DRAM_DQ[13]   ; Missing drive strength ;
; DRAM_DQ[14]   ; Missing drive strength ;
; DRAM_DQ[15]   ; Missing drive strength ;
+---------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                          ; Entity Name                                     ; Library Name    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------+
; |de0_nano_top                                                                                                                           ; 2610 (0)    ; 1607 (0)                  ; 69 (69)       ; 11264       ; 5    ; 0            ; 0       ; 0         ; 62   ; 0            ; 1003 (0)     ; 301 (0)           ; 1306 (0)         ; |de0_nano_top                                                                                                                                                                                                                                                                                                                                                                                                ; de0_nano_top                                    ; work            ;
;    |de0_nano_system:u0_inst|                                                                                                            ; 2396 (0)    ; 1476 (0)                  ; 0 (0)         ; 11264       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 920 (0)      ; 281 (0)           ; 1195 (0)         ; |de0_nano_top|de0_nano_system:u0_inst                                                                                                                                                                                                                                                                                                                                                                        ; de0_nano_system                                 ; de0_nano_system ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; |de0_nano_top|de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                             ; altera_reset_controller                         ; de0_nano_system ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |de0_nano_top|de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                              ; altera_reset_synchronizer                       ; de0_nano_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |de0_nano_top|de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                       ; de0_nano_system ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 4 (1)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 2 (1)            ; |de0_nano_top|de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                             ; altera_reset_controller                         ; de0_nano_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |de0_nano_top|de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                       ; de0_nano_system ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                             ; altera_reset_controller                         ; de0_nano_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |de0_nano_top|de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                       ; de0_nano_system ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                         ; de0_nano_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |de0_nano_top|de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                       ; de0_nano_system ;
;       |de0_nano_system_altpll_0:altpll_0|                                                                                               ; 11 (7)      ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (5)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                      ; de0_nano_system_altpll_0                        ; de0_nano_system ;
;          |de0_nano_system_altpll_0_altpll_gma2:sd1|                                                                                     ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1                                                                                                                                                                                                                                                                                             ; de0_nano_system_altpll_0_altpll_gma2            ; de0_nano_system ;
;          |de0_nano_system_altpll_0_stdsync_sv6:stdsync2|                                                                                ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                        ; de0_nano_system_altpll_0_stdsync_sv6            ; de0_nano_system ;
;             |de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3|                                                                             ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_stdsync_sv6:stdsync2|de0_nano_system_altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                          ; de0_nano_system_altpll_0_dffpipe_l2c            ; de0_nano_system ;
;       |de0_nano_system_cpu:cpu|                                                                                                         ; 1138 (0)    ; 594 (0)                   ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 503 (0)      ; 63 (0)            ; 572 (0)          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu                                                                                                                                                                                                                                                                                                                                                ; de0_nano_system_cpu                             ; de0_nano_system ;
;          |de0_nano_system_cpu_cpu:cpu|                                                                                                  ; 1138 (742)  ; 594 (322)                 ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 503 (379)    ; 63 (14)           ; 572 (349)        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                                    ; de0_nano_system_cpu_cpu                         ; de0_nano_system ;
;             |de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|                                                   ; 396 (88)    ; 272 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 124 (8)      ; 49 (0)            ; 223 (80)         ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci                                                                                                                                                                                                                                            ; de0_nano_system_cpu_cpu_nios2_oci               ; de0_nano_system ;
;                |de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|                            ; 138 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (0)       ; 46 (0)            ; 51 (0)           ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper                                                                                                                                                ; de0_nano_system_cpu_cpu_debug_slave_wrapper     ; de0_nano_system ;
;                   |de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|                           ; 53 (49)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 38 (35)           ; 11 (10)          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk                                                      ; de0_nano_system_cpu_cpu_debug_slave_sysclk      ; de0_nano_system ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                         ; work            ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                         ; work            ;
;                   |de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|                                 ; 90 (86)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 8 (4)             ; 48 (48)          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck                                                            ; de0_nano_system_cpu_cpu_debug_slave_tck         ; de0_nano_system ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                         ; work            ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                         ; work            ;
;                   |sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy|                                                      ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy                                                                                 ; sld_virtual_jtag_basic                          ; work            ;
;                |de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|                                  ; 11 (11)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 6 (6)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg                                                                                                                                                      ; de0_nano_system_cpu_cpu_nios2_avalon_reg        ; de0_nano_system ;
;                |de0_nano_system_cpu_cpu_nios2_oci_break:the_de0_nano_system_cpu_cpu_nios2_oci_break|                                    ; 34 (34)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 32 (32)          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_break:the_de0_nano_system_cpu_cpu_nios2_oci_break                                                                                                                                                        ; de0_nano_system_cpu_cpu_nios2_oci_break         ; de0_nano_system ;
;                |de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|                                    ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (0)             ; 7 (7)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug                                                                                                                                                        ; de0_nano_system_cpu_cpu_nios2_oci_debug         ; de0_nano_system ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; altera_std_synchronizer                         ; work            ;
;                |de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|                                          ; 115 (115)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (66)      ; 1 (1)             ; 48 (48)          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem                                                                                                                                                              ; de0_nano_system_cpu_cpu_nios2_ocimem            ; de0_nano_system ;
;                   |de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram                                                                           ; de0_nano_system_cpu_cpu_ociram_sp_ram_module    ; de0_nano_system ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                      ; work            ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                 ; work            ;
;             |de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a                                                                                                                                                                                                                             ; de0_nano_system_cpu_cpu_register_bank_a_module  ; de0_nano_system ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                      ; work            ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                    ; altsyncram_6mc1                                 ; work            ;
;             |de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b                                                                                                                                                                                                                             ; de0_nano_system_cpu_cpu_register_bank_b_module  ; de0_nano_system ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                      ; work            ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                    ; altsyncram_6mc1                                 ; work            ;
;       |de0_nano_system_jtag_uart:jtag_uart|                                                                                             ; 162 (39)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (16)      ; 21 (3)            ; 94 (21)          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                    ; de0_nano_system_jtag_uart                       ; de0_nano_system ;
;          |alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|                                                                ; 72 (72)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 18 (18)           ; 34 (34)          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                      ; alt_jtag_atlantic                               ; work            ;
;          |de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|                                                    ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r                                                                                                                                                                                                                                                          ; de0_nano_system_jtag_uart_scfifo_r              ; de0_nano_system ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                             ; scfifo                                          ; work            ;
;                |scfifo_kr21:auto_generated|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated                                                                                                                                                                                                                  ; scfifo_kr21                                     ; work            ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                             ; a_dpfifo_l011                                   ; work            ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                     ; a_fefifo_7cf                                    ; work            ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                ; cntr_do7                                        ; work            ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                     ; altsyncram_nio1                                 ; work            ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                       ; cntr_1ob                                        ; work            ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                             ; cntr_1ob                                        ; work            ;
;          |de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|                                                    ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w                                                                                                                                                                                                                                                          ; de0_nano_system_jtag_uart_scfifo_w              ; de0_nano_system ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                             ; scfifo                                          ; work            ;
;                |scfifo_kr21:auto_generated|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated                                                                                                                                                                                                                  ; scfifo_kr21                                     ; work            ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                             ; a_dpfifo_l011                                   ; work            ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                     ; a_fefifo_7cf                                    ; work            ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                ; cntr_do7                                        ; work            ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                     ; altsyncram_nio1                                 ; work            ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                       ; cntr_1ob                                        ; work            ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                             ; cntr_1ob                                        ; work            ;
;       |de0_nano_system_key:key|                                                                                                         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 4 (4)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_key:key                                                                                                                                                                                                                                                                                                                                                ; de0_nano_system_key                             ; de0_nano_system ;
;       |de0_nano_system_mm_interconnect_0:mm_interconnect_0|                                                                             ; 744 (0)     ; 452 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 195 (0)      ; 92 (0)            ; 457 (0)          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                    ; de0_nano_system_mm_interconnect_0               ; de0_nano_system ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|                                                                    ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 8 (8)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                           ; de0_nano_system ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|                                                                      ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                           ; de0_nano_system ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                           ; de0_nano_system ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 6 (6)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 2 (2)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                           ; de0_nano_system ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                           ; de0_nano_system ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 186 (186)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 66 (66)           ; 105 (105)        ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                           ; de0_nano_system ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 75 (75)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 6 (6)             ; 58 (58)          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                           ; de0_nano_system ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                                   ; 6 (6)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                           ; de0_nano_system ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 6 (6)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                           ; de0_nano_system ;
;          |altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|                                                                 ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 5 (5)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                           ; de0_nano_system ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 13 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 3 (0)             ; 9 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser        ; de0_nano_system ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 13 (9)      ; 10 (6)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (1)             ; 9 (7)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                  ; de0_nano_system ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                 ; altera_std_synchronizer_nocut                   ; de0_nano_system ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                 ; altera_std_synchronizer_nocut                   ; de0_nano_system ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (0)            ; 11 (0)           ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                   ; altera_avalon_st_handshake_clock_crosser        ; de0_nano_system ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 22 (18)     ; 22 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (10)           ; 11 (10)          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                          ; altera_avalon_st_clock_crosser                  ; de0_nano_system ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                     ; altera_std_synchronizer_nocut                   ; de0_nano_system ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                     ; altera_std_synchronizer_nocut                   ; de0_nano_system ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                                   ; altera_merlin_master_agent                      ; de0_nano_system ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                                                                   ; 11 (11)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 4 (4)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                                                         ; altera_merlin_master_translator                 ; de0_nano_system ;
;          |altera_merlin_master_translator:cpu_instruction_master_translator|                                                            ; 8 (8)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 2 (2)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                                                                  ; altera_merlin_master_translator                 ; de0_nano_system ;
;          |altera_merlin_slave_agent:altpll_0_pll_slave_agent|                                                                           ; 3 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 1 (1)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                       ; de0_nano_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                ; de0_nano_system ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                       ; de0_nano_system ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                       ; de0_nano_system ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 19 (11)     ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (10)      ; 0 (0)             ; 4 (1)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                       ; de0_nano_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                ; de0_nano_system ;
;          |altera_merlin_slave_agent:trg_pls_component_0_reg_agent|                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trg_pls_component_0_reg_agent                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                       ; de0_nano_system ;
;          |altera_merlin_slave_translator:altpll_0_pll_slave_translator|                                                                 ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                  ; de0_nano_system ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                  ; de0_nano_system ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 23 (23)          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                  ; de0_nano_system ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 3 (3)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                  ; de0_nano_system ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                              ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                  ; de0_nano_system ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 4 (4)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                  ; de0_nano_system ;
;          |altera_merlin_slave_translator:trg_pls_component_0_reg_translator|                                                            ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trg_pls_component_0_reg_translator                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                  ; de0_nano_system ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 89 (89)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 85 (85)          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                     ; de0_nano_system ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                     ; de0_nano_system ;
;          |de0_nano_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                        ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                              ; de0_nano_system_mm_interconnect_0_cmd_demux     ; de0_nano_system ;
;          |de0_nano_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                      ; de0_nano_system_mm_interconnect_0_cmd_demux_001 ; de0_nano_system ;
;          |de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                    ; 57 (48)     ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (2)        ; 0 (0)             ; 48 (46)          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                          ; de0_nano_system_mm_interconnect_0_cmd_mux_001   ; de0_nano_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 9 (9)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 2 (2)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                             ; altera_merlin_arbitrator                        ; de0_nano_system ;
;          |de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                    ; 10 (2)      ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (2)        ; 0 (0)             ; 2 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                          ; de0_nano_system_mm_interconnect_0_cmd_mux_001   ; de0_nano_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 8 (8)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 2 (2)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                             ; altera_merlin_arbitrator                        ; de0_nano_system ;
;          |de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                    ; 55 (45)     ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (4)       ; 0 (0)             ; 43 (41)          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                          ; de0_nano_system_mm_interconnect_0_cmd_mux_001   ; de0_nano_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 10 (10)     ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 2 (2)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                             ; altera_merlin_arbitrator                        ; de0_nano_system ;
;          |de0_nano_system_mm_interconnect_0_router:router|                                                                              ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                    ; de0_nano_system_mm_interconnect_0_router        ; de0_nano_system ;
;          |de0_nano_system_mm_interconnect_0_router_001:router_001|                                                                      ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 3 (3)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                            ; de0_nano_system_mm_interconnect_0_router_001    ; de0_nano_system ;
;          |de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                      ; de0_nano_system_mm_interconnect_0_rsp_demux_001 ; de0_nano_system ;
;          |de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                      ; de0_nano_system_mm_interconnect_0_rsp_demux_001 ; de0_nano_system ;
;          |de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                      ; de0_nano_system_mm_interconnect_0_rsp_demux_001 ; de0_nano_system ;
;          |de0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                            ; 44 (44)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 24 (24)          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                  ; de0_nano_system_mm_interconnect_0_rsp_mux       ; de0_nano_system ;
;          |de0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                    ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|de0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                          ; de0_nano_system_mm_interconnect_0_rsp_mux_001   ; de0_nano_system ;
;       |de0_nano_system_sdram:sdram|                                                                                                     ; 354 (237)   ; 212 (122)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 142 (133)    ; 36 (8)            ; 176 (89)         ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_sdram:sdram                                                                                                                                                                                                                                                                                                                                            ; de0_nano_system_sdram                           ; de0_nano_system ;
;          |de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|                                        ; 126 (126)   ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 28 (28)           ; 89 (89)          ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module                                                                                                                                                                                                                                                      ; de0_nano_system_sdram_input_efifo_module        ; de0_nano_system ;
;       |de0_nano_system_sw:sw|                                                                                                           ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 8 (8)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_sw:sw                                                                                                                                                                                                                                                                                                                                                  ; de0_nano_system_sw                              ; de0_nano_system ;
;       |de0_nano_system_timer:timer|                                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |de0_nano_top|de0_nano_system:u0_inst|de0_nano_system_timer:timer                                                                                                                                                                                                                                                                                                                                            ; de0_nano_system_timer                           ; de0_nano_system ;
;       |ptmch_top:trg_pls_component_0|                                                                                                   ; 90 (0)      ; 56 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 43 (0)            ; 16 (0)           ; |de0_nano_top|de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0                                                                                                                                                                                                                                                                                                                                          ; ptmch_top                                       ; de0_nano_system ;
;          |ptmch_reg:reg_inst|                                                                                                           ; 10 (10)     ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; |de0_nano_top|de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst                                                                                                                                                                                                                                                                                                                       ; ptmch_reg                                       ; de0_nano_system ;
;          |ptmch_trg:trg_inst|                                                                                                           ; 80 (80)     ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 43 (43)           ; 12 (12)          ; |de0_nano_top|de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst                                                                                                                                                                                                                                                                                                                       ; ptmch_trg                                       ; de0_nano_system ;
;    |ledpwm:ledpwm_inst|                                                                                                                 ; 48 (48)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 44 (44)          ; |de0_nano_top|ledpwm:ledpwm_inst                                                                                                                                                                                                                                                                                                                                                                             ; ledpwm                                          ; work            ;
;    |sld_hub:auto_hub|                                                                                                                   ; 166 (1)     ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (1)       ; 16 (0)            ; 67 (0)           ; |de0_nano_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                               ; sld_hub                                         ; altera_sld      ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 165 (0)     ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 16 (0)            ; 67 (0)           ; |de0_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                               ; alt_sld_fab_with_jtag_input                     ; altera_sld      ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 165 (0)     ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 16 (0)            ; 67 (0)           ; |de0_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                            ; alt_sld_fab                                     ; alt_sld_fab     ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 165 (7)     ; 83 (6)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (1)       ; 16 (3)            ; 67 (0)           ; |de0_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                        ; alt_sld_fab_alt_sld_fab                         ; alt_sld_fab     ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 161 (0)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (0)       ; 13 (0)            ; 67 (0)           ; |de0_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                            ; alt_sld_fab_alt_sld_fab_sldfabric               ; alt_sld_fab     ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 161 (116)   ; 77 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (64)      ; 13 (11)           ; 67 (42)          ; |de0_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                               ; sld_jtag_hub                                    ; work            ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; |de0_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                       ; sld_rom_sr                                      ; work            ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; |de0_nano_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                     ; sld_shadow_jsm                                  ; altera_sld      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                    ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; LED[0]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[1]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[2]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[3]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[4]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[5]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[6]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[7]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CKE      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CLK      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CS_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_WE_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; TRG_PLS[0]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; TRG_PLS[1]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; TRG_PLS[2]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; TRG_PLS[3]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; TRG_PLS[4]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_DQ[0]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[1]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[2]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[3]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[4]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[5]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[6]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[7]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[8]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[9]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[10]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[11]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[12]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[13]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[14]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[15]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; CLK50M        ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; KEY[0]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; SPI_CS        ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; SPI_CLK       ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; SPI_MOSI      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; SW[0]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; SW[1]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; KEY[1]        ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; SW[2]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; SW[3]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                          ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; DRAM_DQ[0]                                                                                                                                                   ;                   ;         ;
; DRAM_DQ[1]                                                                                                                                                   ;                   ;         ;
; DRAM_DQ[2]                                                                                                                                                   ;                   ;         ;
; DRAM_DQ[3]                                                                                                                                                   ;                   ;         ;
; DRAM_DQ[4]                                                                                                                                                   ;                   ;         ;
; DRAM_DQ[5]                                                                                                                                                   ;                   ;         ;
; DRAM_DQ[6]                                                                                                                                                   ;                   ;         ;
; DRAM_DQ[7]                                                                                                                                                   ;                   ;         ;
; DRAM_DQ[8]                                                                                                                                                   ;                   ;         ;
; DRAM_DQ[9]                                                                                                                                                   ;                   ;         ;
; DRAM_DQ[10]                                                                                                                                                  ;                   ;         ;
; DRAM_DQ[11]                                                                                                                                                  ;                   ;         ;
; DRAM_DQ[12]                                                                                                                                                  ;                   ;         ;
; DRAM_DQ[13]                                                                                                                                                  ;                   ;         ;
; DRAM_DQ[14]                                                                                                                                                  ;                   ;         ;
; DRAM_DQ[15]                                                                                                                                                  ;                   ;         ;
; CLK50M                                                                                                                                                       ;                   ;         ;
; KEY[0]                                                                                                                                                       ;                   ;         ;
;      - ledpwm:ledpwm_inst|LED[0]                                                                                                                             ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|LED[1]                                                                                                                             ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|LED[2]                                                                                                                             ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|LED[3]                                                                                                                             ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|LED[4]                                                                                                                             ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|LED[5]                                                                                                                             ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|LED[6]                                                                                                                             ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|LED[7]                                                                                                                             ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_pwm_width[6]                                                                                                                     ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_pwm_width[5]                                                                                                                     ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_pwm_width[4]                                                                                                                     ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_counter[25]                                                                                                                      ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_counter[26]                                                                                                                      ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_pwm_width[3]                                                                                                                     ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_counter[24]                                                                                                                      ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_pwm_width[2]                                                                                                                     ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_counter[23]                                                                                                                      ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_pwm_width[1]                                                                                                                     ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_counter[22]                                                                                                                      ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_pwm_width[0]                                                                                                                     ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_counter[21]                                                                                                                      ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_counter[20]                                                                                                                      ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_counter[19]                                                                                                                      ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_counter[18]                                                                                                                      ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_counter[17]                                                                                                                      ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_counter[16]                                                                                                                      ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_counter[15]                                                                                                                      ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_counter[14]                                                                                                                      ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_counter[13]                                                                                                                      ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_counter[12]                                                                                                                      ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_counter[11]                                                                                                                      ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_counter[10]                                                                                                                      ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_counter[9]                                                                                                                       ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_counter[8]                                                                                                                       ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_counter[7]                                                                                                                       ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_counter[6]                                                                                                                       ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_counter[5]                                                                                                                       ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_counter[4]                                                                                                                       ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_counter[3]                                                                                                                       ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_counter[2]                                                                                                                       ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_counter[1]                                                                                                                       ; 0                 ; 6       ;
;      - de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                ; 0                 ; 6       ;
;      - de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                ; 0                 ; 6       ;
;      - de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                ; 0                 ; 6       ;
;      - de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                ; 0                 ; 6       ;
;      - de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                                   ; 0                 ; 6       ;
;      - de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                              ; 0                 ; 6       ;
;      - de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]~6                                                             ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_pwm_adj[5]                                                                                                                       ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_pwm_adj[4]                                                                                                                       ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_pwm_adj[3]                                                                                                                       ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_pwm_adj[2]                                                                                                                       ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_pwm_adj[1]                                                                                                                       ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_pwm_adj[0]                                                                                                                       ; 0                 ; 6       ;
;      - de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|merged_reset~0                                                                     ; 0                 ; 6       ;
;      - de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_spi_cs_2d                                                                 ; 0                 ; 6       ;
;      - de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft1                                                              ; 0                 ; 6       ;
;      - de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; 0                 ; 6       ;
;      - de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|ar_spi_cs_1d                                                                 ; 0                 ; 6       ;
;      - ledpwm:ledpwm_inst|r_counter[0]                                                                                                                       ; 0                 ; 6       ;
;      - de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]      ; 0                 ; 6       ;
;      - de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 0                 ; 6       ;
;      - de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]      ; 0                 ; 6       ;
;      - de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 0                 ; 6       ;
;      - de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_reg:reg_inst|r_reg_readdata[0]                                                            ; 0                 ; 6       ;
;      - de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~2                                                             ; 0                 ; 6       ;
;      - de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~4                                                             ; 0                 ; 6       ;
;      - de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 0                 ; 6       ;
;      - de0_nano_system:u0_inst|de0_nano_system_key:key|read_mux_out[0]                                                                                       ; 0                 ; 6       ;
;      - de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~0                                                             ; 0                 ; 6       ;
;      - de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~13                                                            ; 0                 ; 6       ;
;      - de0_nano_system:u0_inst|de0_nano_system_key:key|d1_data_in[0]                                                                                         ; 0                 ; 6       ;
;      - de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~1                                                             ; 0                 ; 6       ;
; SPI_CS                                                                                                                                                       ;                   ;         ;
; SPI_CLK                                                                                                                                                      ;                   ;         ;
; SPI_MOSI                                                                                                                                                     ;                   ;         ;
;      - de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_sht[0]~feeder                                                        ; 0                 ; 6       ;
; SW[0]                                                                                                                                                        ;                   ;         ;
; SW[1]                                                                                                                                                        ;                   ;         ;
; KEY[1]                                                                                                                                                       ;                   ;         ;
; SW[2]                                                                                                                                                        ;                   ;         ;
; SW[3]                                                                                                                                                        ;                   ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                             ; Location              ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CLK50M                                                                                                                                                                                                                                                                                                                                                           ; PIN_R8                ; 86      ; Clock                                 ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; CLK50M                                                                                                                                                                                                                                                                                                                                                           ; PIN_R8                ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                           ; PIN_J15               ; 73      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; SPI_CLK                                                                                                                                                                                                                                                                                                                                                          ; PIN_A8                ; 12      ; Clock                                 ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                     ; JTAG_X1_Y17_N0        ; 169     ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                     ; JTAG_X1_Y17_N0        ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                    ; FF_X18_Y17_N1         ; 390     ; Async. clear                          ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                            ; FF_X19_Y7_N13         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                            ; FF_X19_Y7_N13         ; 445     ; Async. clear, Async. load             ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                                                                                                                                                                                                                ; LCCOMB_X15_Y13_N20    ; 3       ; Async. clear                          ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                            ; FF_X26_Y10_N1         ; 12      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                ; FF_X37_Y12_N5         ; 35      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[0]                                                                                                                                                                                                                                              ; PLL_4                 ; 1371    ; Clock                                 ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]                                                                                                                                                                                                                                              ; PLL_4                 ; 43      ; Clock                                 ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_locked                                                                                                                                                                                                                                              ; PLL_4                 ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                                                                                                                                             ; FF_X36_Y12_N25        ; 2       ; Async. clear                          ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                        ; LCCOMB_X32_Y10_N0     ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                              ; FF_X28_Y15_N21        ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                       ; LCCOMB_X29_Y11_N8     ; 58      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                           ; FF_X29_Y15_N31        ; 42      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                       ; FF_X29_Y15_N11        ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                            ; LCCOMB_X24_Y12_N14    ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                      ; FF_X36_Y15_N1         ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                     ; FF_X37_Y14_N25        ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_src1~15                                                                                                                                                                                                                                                                            ; LCCOMB_X32_Y15_N24    ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                                                                                          ; LCCOMB_X35_Y11_N22    ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                                  ; LCCOMB_X30_Y15_N10    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                            ; LCCOMB_X32_Y14_N14    ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_valid                                                                                                                                                                                                                                                                              ; FF_X29_Y15_N5         ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte0_data[1]~0                                                                                                                                                                                                                                                                ; LCCOMB_X30_Y10_N26    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                ; LCCOMB_X27_Y14_N6     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                      ; LCCOMB_X27_Y14_N30    ; 25      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|jxuir                  ; FF_X16_Y16_N19        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LCCOMB_X17_Y12_N0     ; 5       ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LCCOMB_X16_Y12_N6     ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LCCOMB_X16_Y12_N10    ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X16_Y16_N17        ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[21]~21                    ; LCCOMB_X16_Y15_N18    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[37]~28                    ; LCCOMB_X16_Y15_N16    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|de0_nano_system_cpu_cpu_debug_slave_tck:the_de0_nano_system_cpu_cpu_debug_slave_tck|sr[8]~13                     ; LCCOMB_X16_Y16_N0     ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy|virtual_state_sdr~0                               ; LCCOMB_X16_Y16_N14    ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy|virtual_state_uir~0                               ; LCCOMB_X16_Y16_N2     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_avalon_reg:the_de0_nano_system_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                        ; LCCOMB_X20_Y13_N6     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_break:the_de0_nano_system_cpu_cpu_nios2_oci_break|break_readreg[1]~1                                                                                                       ; LCCOMB_X16_Y12_N28    ; 61      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest                                                                                                             ; FF_X15_Y13_N21        ; 3       ; Async. clear                          ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|MonDReg[0]~12                                                                                                                  ; LCCOMB_X16_Y12_N20    ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|MonDReg[25]~16                                                                                                                 ; LCCOMB_X16_Y12_N30    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|ociram_reset_req                                                                                                               ; LCCOMB_X21_Y14_N0     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                 ; LCCOMB_X19_Y14_N20    ; 2       ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                ; LCCOMB_X20_Y15_N30    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                          ; LCCOMB_X17_Y15_N22    ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                        ; LCCOMB_X17_Y15_N4     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:de0_nano_system_jtag_uart_alt_jtag_atlantic|write~1                                                                                                                                                                                                                                ; LCCOMB_X18_Y15_N0     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                   ; LCCOMB_X20_Y9_N18     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                   ; LCCOMB_X19_Y9_N24     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                              ; FF_X28_Y13_N19        ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|ien_AE~2                                                                                                                                                                                                                                                                                             ; LCCOMB_X28_Y13_N0     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X20_Y15_N20    ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                               ; FF_X28_Y13_N21        ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|rvalid~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X28_Y13_N16    ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                             ; LCCOMB_X25_Y10_N30    ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                  ; LCCOMB_X38_Y12_N16    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                               ; LCCOMB_X27_Y13_N16    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                 ; LCCOMB_X9_Y5_N4       ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~208                                                                                                                                                                                                                              ; LCCOMB_X9_Y6_N10      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~209                                                                                                                                                                                                                              ; LCCOMB_X9_Y6_N0       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~210                                                                                                                                                                                                                              ; LCCOMB_X9_Y6_N14      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~211                                                                                                                                                                                                                              ; LCCOMB_X9_Y6_N20      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~212                                                                                                                                                                                                                              ; LCCOMB_X9_Y6_N22      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~213                                                                                                                                                                                                                              ; LCCOMB_X9_Y6_N12      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~214                                                                                                                                                                                                                              ; LCCOMB_X9_Y6_N30      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~215                                                                                                                                                                                                                              ; LCCOMB_X9_Y6_N24      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                ; LCCOMB_X9_Y5_N12      ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                              ; LCCOMB_X25_Y9_N0      ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                              ; LCCOMB_X25_Y9_N30     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                              ; LCCOMB_X21_Y9_N6      ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                              ; LCCOMB_X23_Y9_N6      ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                              ; LCCOMB_X23_Y9_N0      ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                              ; LCCOMB_X24_Y8_N24     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                              ; LCCOMB_X24_Y8_N18     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]~4                                                                                                                                                                                                                          ; LCCOMB_X24_Y11_N28    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trg_pls_component_0_reg_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                           ; LCCOMB_X26_Y10_N20    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                           ; LCCOMB_X37_Y12_N14    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                             ; LCCOMB_X30_Y12_N26    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|comb~0                                                                                                                                                                                                                                      ; LCCOMB_X21_Y9_N20     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|rp_valid                                                                                                                                                                                                                                    ; LCCOMB_X9_Y5_N6       ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[15]~2                                                                                                                                                                                                                ; LCCOMB_X24_Y11_N30    ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                       ; FF_X24_Y12_N9         ; 77      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|Selector27~6                                                                                                                                                                                                                                                                                                 ; LCCOMB_X17_Y7_N8      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|Selector34~5                                                                                                                                                                                                                                                                                                 ; LCCOMB_X16_Y8_N14     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|WideOr16~0                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y7_N0      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|active_rnw~2                                                                                                                                                                                                                                                                                                 ; LCCOMB_X19_Y7_N26     ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entry_0[42]~2                                                                                                                                                                                                          ; LCCOMB_X24_Y11_N20    ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module|entry_1[42]~2                                                                                                                                                                                                          ; LCCOMB_X24_Y11_N2     ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_addr[8]~2                                                                                                                                                                                                                                                                                                  ; LCCOMB_X17_Y6_N4      ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000000010                                                                                                                                                                                                                                                                                            ; FF_X18_Y8_N17         ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                            ; FF_X17_Y7_N27         ; 41      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                                                            ; FF_X17_Y6_N21         ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X0_Y23_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X0_Y23_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X1_Y0_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X1_Y0_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X14_Y0_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X1_Y0_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X1_Y0_N26  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X0_Y12_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X18_Y0_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X0_Y7_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X0_Y12_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X0_Y15_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X0_Y15_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X16_Y0_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X5_Y0_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                              ; DDIOOECELL_X3_Y0_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|Equal8~0                                                                                                                                                                                                                                                                                ; LCCOMB_X11_Y32_N6     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]~6                                                                                                                                                                                                                                                                        ; LCCOMB_X11_Y32_N12    ; 44      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~0                                                                                                                                                                                                                                                                        ; LCCOMB_X11_Y32_N28    ; 2       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                         ; FF_X11_Y17_N23        ; 57      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                              ; LCCOMB_X14_Y17_N8     ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                ; LCCOMB_X14_Y17_N18    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                              ; LCCOMB_X12_Y19_N12    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2                 ; LCCOMB_X14_Y18_N18    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11                                ; LCCOMB_X16_Y19_N22    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16                                  ; LCCOMB_X14_Y19_N12    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~18                   ; LCCOMB_X14_Y18_N12    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19                   ; LCCOMB_X14_Y15_N16    ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                      ; LCCOMB_X16_Y17_N20    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4                          ; LCCOMB_X16_Y19_N20    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~20           ; LCCOMB_X12_Y15_N22    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~22      ; LCCOMB_X11_Y15_N6     ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~23      ; LCCOMB_X12_Y15_N16    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]              ; FF_X11_Y17_N1         ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]             ; FF_X11_Y17_N11        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]              ; FF_X11_Y17_N13        ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]              ; FF_X14_Y19_N9         ; 46      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                       ; LCCOMB_X11_Y17_N14    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                             ; FF_X12_Y18_N5         ; 30      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                           ; LCCOMB_X14_Y18_N24    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                 ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK50M                                                                                                                                                                                                                                               ; PIN_R8             ; 86      ; 1                                    ; Global Clock         ; GCLK15           ; --                        ;
; SPI_CLK                                                                                                                                                                                                                                              ; PIN_A8             ; 12      ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                         ; JTAG_X1_Y17_N0     ; 169     ; 6                                    ; Global Clock         ; GCLK2            ; --                        ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                        ; FF_X18_Y17_N1      ; 390     ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; FF_X19_Y7_N13      ; 445     ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                                                                                                    ; LCCOMB_X15_Y13_N20 ; 3       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[0]                                                                                                                                  ; PLL_4              ; 1371    ; 19                                   ; Global Clock         ; GCLK18           ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1]                                                                                                                                  ; PLL_4              ; 43      ; 18                                   ; Global Clock         ; GCLK19           ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                                 ; FF_X36_Y12_N25     ; 2       ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest ; FF_X15_Y13_N21     ; 3       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_ocimem:the_de0_nano_system_cpu_cpu_nios2_ocimem|de0_nano_system_cpu_cpu_ociram_sp_ram_module:de0_nano_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None ; M9K_X22_Y14_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_a_module:de0_nano_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X33_Y14_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_register_bank_b_module:de0_nano_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X33_Y10_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_r:the_de0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X22_Y16_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X22_Y15_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 3,726 / 71,559 ( 5 % ) ;
; C16 interconnects     ; 45 / 2,597 ( 2 % )     ;
; C4 interconnects      ; 1,814 / 46,848 ( 4 % ) ;
; Direct links          ; 582 / 71,559 ( < 1 % ) ;
; Global clocks         ; 10 / 20 ( 50 % )       ;
; Local interconnects   ; 1,334 / 24,624 ( 5 % ) ;
; R24 interconnects     ; 91 / 2,496 ( 4 % )     ;
; R4 interconnects      ; 2,422 / 62,424 ( 4 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.25) ; Number of LABs  (Total = 197) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 7                             ;
; 2                                           ; 3                             ;
; 3                                           ; 2                             ;
; 4                                           ; 4                             ;
; 5                                           ; 2                             ;
; 6                                           ; 5                             ;
; 7                                           ; 1                             ;
; 8                                           ; 3                             ;
; 9                                           ; 3                             ;
; 10                                          ; 3                             ;
; 11                                          ; 4                             ;
; 12                                          ; 14                            ;
; 13                                          ; 10                            ;
; 14                                          ; 22                            ;
; 15                                          ; 27                            ;
; 16                                          ; 87                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.31) ; Number of LABs  (Total = 197) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 115                           ;
; 1 Clock                            ; 176                           ;
; 1 Clock enable                     ; 61                            ;
; 1 Sync. clear                      ; 14                            ;
; 1 Sync. load                       ; 27                            ;
; 2 Async. clears                    ; 19                            ;
; 2 Clock enables                    ; 33                            ;
; 2 Clocks                           ; 11                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.96) ; Number of LABs  (Total = 197) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 3                             ;
; 2                                            ; 4                             ;
; 3                                            ; 1                             ;
; 4                                            ; 2                             ;
; 5                                            ; 1                             ;
; 6                                            ; 1                             ;
; 7                                            ; 3                             ;
; 8                                            ; 2                             ;
; 9                                            ; 2                             ;
; 10                                           ; 1                             ;
; 11                                           ; 2                             ;
; 12                                           ; 3                             ;
; 13                                           ; 2                             ;
; 14                                           ; 2                             ;
; 15                                           ; 3                             ;
; 16                                           ; 7                             ;
; 17                                           ; 3                             ;
; 18                                           ; 12                            ;
; 19                                           ; 13                            ;
; 20                                           ; 18                            ;
; 21                                           ; 5                             ;
; 22                                           ; 11                            ;
; 23                                           ; 13                            ;
; 24                                           ; 19                            ;
; 25                                           ; 9                             ;
; 26                                           ; 8                             ;
; 27                                           ; 11                            ;
; 28                                           ; 6                             ;
; 29                                           ; 6                             ;
; 30                                           ; 9                             ;
; 31                                           ; 4                             ;
; 32                                           ; 10                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.52) ; Number of LABs  (Total = 197) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 8                             ;
; 2                                               ; 8                             ;
; 3                                               ; 6                             ;
; 4                                               ; 12                            ;
; 5                                               ; 8                             ;
; 6                                               ; 8                             ;
; 7                                               ; 16                            ;
; 8                                               ; 22                            ;
; 9                                               ; 12                            ;
; 10                                              ; 13                            ;
; 11                                              ; 18                            ;
; 12                                              ; 9                             ;
; 13                                              ; 11                            ;
; 14                                              ; 13                            ;
; 15                                              ; 5                             ;
; 16                                              ; 16                            ;
; 17                                              ; 4                             ;
; 18                                              ; 3                             ;
; 19                                              ; 2                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 1                             ;
; 25                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 17.40) ; Number of LABs  (Total = 197) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 4                             ;
; 3                                            ; 5                             ;
; 4                                            ; 8                             ;
; 5                                            ; 4                             ;
; 6                                            ; 6                             ;
; 7                                            ; 4                             ;
; 8                                            ; 6                             ;
; 9                                            ; 6                             ;
; 10                                           ; 4                             ;
; 11                                           ; 7                             ;
; 12                                           ; 8                             ;
; 13                                           ; 13                            ;
; 14                                           ; 3                             ;
; 15                                           ; 7                             ;
; 16                                           ; 6                             ;
; 17                                           ; 8                             ;
; 18                                           ; 5                             ;
; 19                                           ; 8                             ;
; 20                                           ; 8                             ;
; 21                                           ; 8                             ;
; 22                                           ; 14                            ;
; 23                                           ; 6                             ;
; 24                                           ; 4                             ;
; 25                                           ; 7                             ;
; 26                                           ; 2                             ;
; 27                                           ; 2                             ;
; 28                                           ; 8                             ;
; 29                                           ; 4                             ;
; 30                                           ; 3                             ;
; 31                                           ; 5                             ;
; 32                                           ; 2                             ;
; 33                                           ; 2                             ;
; 34                                           ; 3                             ;
; 35                                           ; 2                             ;
; 36                                           ; 3                             ;
; 37                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 62           ; 37           ; 62           ; 0            ; 0            ; 66        ; 62           ; 0            ; 66        ; 66        ; 0            ; 0            ; 0            ; 0            ; 26           ; 0            ; 0            ; 26           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 66        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 29           ; 4            ; 66           ; 66           ; 0         ; 4            ; 66           ; 0         ; 0         ; 66           ; 66           ; 66           ; 66           ; 40           ; 66           ; 66           ; 40           ; 66           ; 66           ; 66           ; 66           ; 66           ; 66           ; 66           ; 66           ; 66           ; 0         ; 66           ; 66           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; LED[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TRG_PLS[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TRG_PLS[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TRG_PLS[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TRG_PLS[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TRG_PLS[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK50M              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPI_CS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPI_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPI_MOSI            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                               ;
+----------------------------------------------+------------------------------------------+-------------------+
; Source Clock(s)                              ; Destination Clock(s)                     ; Delay Added in ns ;
+----------------------------------------------+------------------------------------------+-------------------+
; SPI_CLK,u0_inst|altpll_0|sd1|pll7|clk[1],I/O ; SPI_CLK                                  ; 8.5               ;
; u0_inst|altpll_0|sd1|pll7|clk[1],I/O         ; SPI_CLK                                  ; 5.0               ;
; u0_inst|altpll_0|sd1|pll7|clk[1]             ; SPI_CLK,u0_inst|altpll_0|sd1|pll7|clk[1] ; 3.7               ;
; u0_inst|altpll_0|sd1|pll7|clk[1],I/O         ; SPI_CLK,u0_inst|altpll_0|sd1|pll7|clk[1] ; 1.2               ;
+----------------------------------------------+------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                       ; Destination Register                                                                                                                                                                                                                                       ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                                                                                                              ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]                                                                                                                                                                    ; 2.858             ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_cs_sync                                                                                                                                                   ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]                                                                                                                                                                    ; 2.825             ;
; KEY[0]                                                                                                                                                                                                                                ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]                                                                                                                                                                    ; 2.238             ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~1                                                                                                                                             ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]                                                                                                                                                                    ; 1.622             ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated                                                                                                                                     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]                                                                                                                                                                    ; 1.622             ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated                                                                                                                                     ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]                                                                                                                                                                    ; 1.540             ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[2]                                                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated                                                                                                                                                          ; 0.839             ;
; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[1]                                                                                                                                               ; de0_nano_system:u0_inst|ptmch_top:trg_pls_component_0|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated                                                                                                                                                          ; 0.839             ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.117             ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.115             ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.115             ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.115             ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.115             ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|de0_nano_system_jtag_uart_scfifo_w:the_de0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.115             ;
; de0_nano_system:u0_inst|de0_nano_system_jtag_uart:jtag_uart|ien_AE                                                                                                                                                                    ; de0_nano_system:u0_inst|de0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]                                                                                       ; 0.010             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 15 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device EP4CE22F17C6 for design "DE0_Nano"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|pll7" as Cyclone IV E PLL type File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v Line: 151
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[0] port File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v Line: 151
    Info (15099): Implementing clock multiplication of 16, clock division of 5, and phase shift of 0 degrees (0 ps) for de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1] port File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v Line: 151
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'de0_nano_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'DE0_Nano.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0_inst|altpll_0|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u0_inst|altpll_0|sd1|pll7|clk[0]} {u0_inst|altpll_0|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {u0_inst|altpll_0|sd1|pll7|inclk[0]} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name {u0_inst|altpll_0|sd1|pll7|clk[1]} {u0_inst|altpll_0|sd1|pll7|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 5 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000       CLK50M
    Info (332111):   10.000      SPI_CLK
    Info (332111):   10.000 u0_inst|altpll_0|sd1|pll7|clk[0]
    Info (332111):    6.250 u0_inst|altpll_0|sd1|pll7|clk[1]
Info (176353): Automatically promoted node CLK50M~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 18
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
Info (176353): Automatically promoted node de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[0] (placed in counter C0 of PLL_4) File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v Line: 193
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|de0_nano_system_altpll_0_altpll_gma2:sd1|wire_pll7_clk[1] (placed in counter C1 of PLL_4) File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v Line: 193
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node SPI_CLK~input (placed in PIN A8 (CLK10, DIFFCLK_4n)) File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 38
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|active_rnw~2 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v Line: 215
        Info (176357): Destination node de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|active_cs_n~1 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v Line: 212
        Info (176357): Destination node de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[0] File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v Line: 356
        Info (176357): Destination node de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[2] File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v Line: 356
        Info (176357): Destination node de0_nano_system:u0_inst|de0_nano_system_sdram:sdram|i_refs[1] File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v Line: 356
Info (176353): Automatically promoted node de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|r_sync_rst  File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node de0_nano_system:u0_inst|altera_reset_controller:rst_controller_001|WideOr0~0 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|W_rf_wren File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 3451
        Info (176357): Destination node de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|merged_reset~0  File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node de0_nano_system:u0_inst|de0_nano_system_cpu:cpu|de0_nano_system_cpu_cpu:cpu|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug|resetrequest  File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v Line: 186
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node de0_nano_system:u0_inst|altera_reset_controller:rst_controller_002|merged_reset~0 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v Line: 134
Info (176353): Automatically promoted node de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|prev_reset  File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v Line: 269
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node de0_nano_system:u0_inst|de0_nano_system_altpll_0:altpll_0|readdata[0]~2 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v Line: 253
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 34 register duplicates
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:08
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (11888): Total time spent on timing analysis during the Fitter is 5.32 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 26 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVCMOS at G2 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 32
    Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVCMOS at G1 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 32
    Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVCMOS at L8 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 32
    Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVCMOS at K5 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 32
    Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVCMOS at K2 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 32
    Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVCMOS at J2 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 32
    Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVCMOS at J1 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 32
    Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVCMOS at R7 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 32
    Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVCMOS at T4 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 32
    Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVCMOS at T2 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 32
    Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVCMOS at T3 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 32
    Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVCMOS at R3 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 32
    Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVCMOS at R5 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 32
    Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVCMOS at P3 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 32
    Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVCMOS at N3 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 32
    Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVCMOS at K1 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 32
    Info (169178): Pin CLK50M uses I/O standard 3.3-V LVCMOS at R8 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 18
    Info (169178): Pin KEY[0] uses I/O standard 3.3-V LVCMOS at J15 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 22
    Info (169178): Pin SPI_CS uses I/O standard 3.3-V LVCMOS at B8 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 37
    Info (169178): Pin SPI_CLK uses I/O standard 3.3-V LVCMOS at A8 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 38
    Info (169178): Pin SPI_MOSI uses I/O standard 3.3-V LVCMOS at A2 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 39
    Info (169178): Pin SW[0] uses I/O standard 3.3-V LVCMOS at M1 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 24
    Info (169178): Pin SW[1] uses I/O standard 3.3-V LVCMOS at T8 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 24
    Info (169178): Pin KEY[1] uses I/O standard 3.3-V LVCMOS at E1 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 22
    Info (169178): Pin SW[2] uses I/O standard 3.3-V LVCMOS at B9 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 24
    Info (169178): Pin SW[3] uses I/O standard 3.3-V LVCMOS at M15 File: C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv Line: 24
Info (144001): Generated suppressed messages file C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/output_files/DE0_Nano.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 5311 megabytes
    Info: Processing ended: Sun Jul 21 22:13:51 2024
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:44


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/output_files/DE0_Nano.fit.smsg.


