Analysis & Synthesis report for CR_1
Sat Apr 27 12:37:37 2024
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |CR_1|lab_3s:lab_3s_inst|ss_cntr:ss_cntr|FSM:fsm|state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for FIFO:FIFO_inst|scfifo:scfifo_component|scfifo_jk31:auto_generated|a_dpfifo_qq31:dpfifo|altsyncram_8hm1:FIFOram
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for User Entity Instance: FIFO:FIFO_inst|scfifo:scfifo_component
 19. Parameter Settings for User Entity Instance: lab_3s:lab_3s_inst|ss_cntr:ss_cntr
 20. Parameter Settings for User Entity Instance: lab_3s:lab_3s_inst|ss_cntr:ss_cntr|cnt_div:counter_div
 21. Parameter Settings for User Entity Instance: lab_3s:lab_3s_inst|ss_cntr:ss_cntr|FSM:fsm
 22. Parameter Settings for User Entity Instance: lab_3s:lab_3s_inst|ss_cntr:ss_cntr|MUX:mux2
 23. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 24. scfifo Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "lab_3s:lab_3s_inst|ss_cntr:ss_cntr"
 26. SignalTap II Logic Analyzer Settings
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Connections to In-System Debugging Instance "auto_signaltap_0"
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 27 12:37:37 2024       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; CR_1                                        ;
; Top-level Entity Name              ; CR_1                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,337                                       ;
;     Total combinational functions  ; 743                                         ;
;     Dedicated logic registers      ; 959                                         ;
; Total registers                    ; 959                                         ;
; Total pins                         ; 20                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,624                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; CR_1               ; CR_1               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                           ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                 ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------+-------------+
; b2bd_SR.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/New/Desktop/CR_1/b2bd_SR.sv                                                         ;             ;
; b2ss.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/New/Desktop/CR_1/b2ss.sv                                                            ;             ;
; cnt_div.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/New/Desktop/CR_1/cnt_div.sv                                                         ;             ;
; d_rg.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/New/Desktop/CR_1/d_rg.sv                                                            ;             ;
; dig_rg.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/New/Desktop/CR_1/dig_rg.sv                                                          ;             ;
; FSM.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/New/Desktop/CR_1/FSM.sv                                                             ;             ;
; lab_3s.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/New/Desktop/CR_1/lab_3s.sv                                                          ;             ;
; MUX.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/New/Desktop/CR_1/MUX.sv                                                             ;             ;
; rst_reg.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/New/Desktop/CR_1/rst_reg.sv                                                         ;             ;
; ss_cntr.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/New/Desktop/CR_1/ss_cntr.sv                                                         ;             ;
; ss_rg.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/New/Desktop/CR_1/ss_rg.sv                                                           ;             ;
; GEN.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/New/Desktop/CR_1/GEN.sv                                                             ;             ;
; FIFO.vhd                                                           ; yes             ; User Wizard-Generated File                   ; C:/Users/New/Desktop/CR_1/FIFO.vhd                                                           ;             ;
; RaF.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/New/Desktop/CR_1/RaF.sv                                                             ;             ;
; CR_1.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/New/Desktop/CR_1/CR_1.sv                                                            ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/scfifo.tdf                               ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/a_regfifo.inc                            ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/a_dpfifo.inc                             ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/a_i2fifo.inc                             ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/a_fffifo.inc                             ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/a_f2fifo.inc                             ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/aglobal161.inc                           ;             ;
; db/scfifo_jk31.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/New/Desktop/CR_1/db/scfifo_jk31.tdf                                                 ;             ;
; db/a_dpfifo_qq31.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/New/Desktop/CR_1/db/a_dpfifo_qq31.tdf                                               ;             ;
; db/a_fefifo_66f.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/New/Desktop/CR_1/db/a_fefifo_66f.tdf                                                ;             ;
; db/cntr_bo7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/New/Desktop/CR_1/db/cntr_bo7.tdf                                                    ;             ;
; db/altsyncram_8hm1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/New/Desktop/CR_1/db/altsyncram_8hm1.tdf                                             ;             ;
; db/cntr_vnb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/New/Desktop/CR_1/db/cntr_vnb.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/sld_signaltap.vhd                        ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/programm/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                   ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/programm/quartus/quartus/libraries/megafunctions/sld_ela_control.vhd                      ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf                         ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/lpm_constant.inc                         ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/dffeea.inc                               ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; c:/programm/quartus/quartus/libraries/megafunctions/sld_ela_trigger.tdf                      ;             ;
; db/sld_ela_trigger_89o.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/New/Desktop/CR_1/db/sld_ela_trigger_89o.tdf                                         ;             ;
; db/sld_reserved_cr_1_auto_signaltap_0_1_7396.v                     ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Users/New/Desktop/CR_1/db/sld_reserved_cr_1_auto_signaltap_0_1_7396.v                     ;             ;
; sld_alt_reduction.vhd                                              ; yes             ; Encrypted Megafunction                       ; c:/programm/quartus/quartus/libraries/megafunctions/sld_alt_reduction.vhd                    ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/programm/quartus/quartus/libraries/megafunctions/sld_mbpmg.vhd                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/programm/quartus/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd             ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/programm/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/altsyncram.tdf                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/lpm_mux.inc                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/lpm_decode.inc                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/altrom.inc                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/altram.inc                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/altdpram.inc                             ;             ;
; db/altsyncram_a224.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/New/Desktop/CR_1/db/altsyncram_a224.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/altdpram.tdf                             ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/others/maxplus2/memmodes.inc                           ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/a_hdffe.inc                              ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/alt_le_rden_reg.inc                      ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/altsyncram.inc                           ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/lpm_mux.tdf                              ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/muxlut.inc                               ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/bypassff.inc                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/altshift.inc                             ;             ;
; db/mux_irc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/New/Desktop/CR_1/db/mux_irc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/lpm_decode.tdf                           ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/declut.inc                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/lpm_compare.inc                          ;             ;
; db/decode_gvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/New/Desktop/CR_1/db/decode_gvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/lpm_counter.tdf                          ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                          ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/cmpconst.inc                             ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/lpm_counter.inc                          ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/programm/quartus/quartus/libraries/megafunctions/alt_counter_stratix.inc                  ;             ;
; db/cntr_mgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/New/Desktop/CR_1/db/cntr_mgi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/New/Desktop/CR_1/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_05j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/New/Desktop/CR_1/db/cntr_05j.tdf                                                    ;             ;
; db/cntr_1fi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/New/Desktop/CR_1/db/cntr_1fi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/New/Desktop/CR_1/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_63j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/New/Desktop/CR_1/db/cntr_63j.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/programm/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/programm/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/programm/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv        ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/programm/quartus/quartus/libraries/megafunctions/sld_hub.vhd                              ; altera_sld  ;
; db/ip/sldfdbfbfa7/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/New/Desktop/CR_1/db/ip/sldfdbfbfa7/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/New/Desktop/CR_1/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/New/Desktop/CR_1/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/New/Desktop/CR_1/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/New/Desktop/CR_1/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/New/Desktop/CR_1/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/programm/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd                         ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,337     ;
;                                             ;           ;
; Total combinational functions               ; 743       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 379       ;
;     -- 3 input functions                    ; 163       ;
;     -- <=2 input functions                  ; 201       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 637       ;
;     -- arithmetic mode                      ; 106       ;
;                                             ;           ;
; Total registers                             ; 959       ;
;     -- Dedicated logic registers            ; 959       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 20        ;
; Total memory bits                           ; 2624      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 544       ;
; Total fan-out                               ; 6055      ;
; Average fan-out                             ; 3.37      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                               ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; |CR_1                                                                                                                                   ; 743 (1)             ; 959 (0)                   ; 2624        ; 0            ; 0       ; 0         ; 20   ; 0            ; |CR_1                                                                                                                                                                                                                                                                                                                                                                                    ; CR_1                                      ; work         ;
;    |FIFO:FIFO_inst|                                                                                                                     ; 21 (0)              ; 14 (0)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|FIFO:FIFO_inst                                                                                                                                                                                                                                                                                                                                                                     ; FIFO                                      ; work         ;
;       |scfifo:scfifo_component|                                                                                                         ; 21 (0)              ; 14 (0)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|FIFO:FIFO_inst|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                                                             ; scfifo                                    ; work         ;
;          |scfifo_jk31:auto_generated|                                                                                                   ; 21 (0)              ; 14 (0)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|FIFO:FIFO_inst|scfifo:scfifo_component|scfifo_jk31:auto_generated                                                                                                                                                                                                                                                                                                                  ; scfifo_jk31                               ; work         ;
;             |a_dpfifo_qq31:dpfifo|                                                                                                      ; 21 (2)              ; 14 (0)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|FIFO:FIFO_inst|scfifo:scfifo_component|scfifo_jk31:auto_generated|a_dpfifo_qq31:dpfifo                                                                                                                                                                                                                                                                                             ; a_dpfifo_qq31                             ; work         ;
;                |a_fefifo_66f:fifo_state|                                                                                                ; 11 (7)              ; 6 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|FIFO:FIFO_inst|scfifo:scfifo_component|scfifo_jk31:auto_generated|a_dpfifo_qq31:dpfifo|a_fefifo_66f:fifo_state                                                                                                                                                                                                                                                                     ; a_fefifo_66f                              ; work         ;
;                   |cntr_bo7:count_usedw|                                                                                                ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|FIFO:FIFO_inst|scfifo:scfifo_component|scfifo_jk31:auto_generated|a_dpfifo_qq31:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw                                                                                                                                                                                                                                                ; cntr_bo7                                  ; work         ;
;                |altsyncram_8hm1:FIFOram|                                                                                                ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|FIFO:FIFO_inst|scfifo:scfifo_component|scfifo_jk31:auto_generated|a_dpfifo_qq31:dpfifo|altsyncram_8hm1:FIFOram                                                                                                                                                                                                                                                                     ; altsyncram_8hm1                           ; work         ;
;                |cntr_vnb:rd_ptr_count|                                                                                                  ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|FIFO:FIFO_inst|scfifo:scfifo_component|scfifo_jk31:auto_generated|a_dpfifo_qq31:dpfifo|cntr_vnb:rd_ptr_count                                                                                                                                                                                                                                                                       ; cntr_vnb                                  ; work         ;
;                |cntr_vnb:wr_ptr|                                                                                                        ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|FIFO:FIFO_inst|scfifo:scfifo_component|scfifo_jk31:auto_generated|a_dpfifo_qq31:dpfifo|cntr_vnb:wr_ptr                                                                                                                                                                                                                                                                             ; cntr_vnb                                  ; work         ;
;    |GEN:GEN_inst|                                                                                                                       ; 1 (1)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|GEN:GEN_inst                                                                                                                                                                                                                                                                                                                                                                       ; GEN                                       ; work         ;
;    |RaF:RaF_inst|                                                                                                                       ; 17 (17)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|RaF:RaF_inst                                                                                                                                                                                                                                                                                                                                                                       ; RaF                                       ; work         ;
;    |lab_3s:lab_3s_inst|                                                                                                                 ; 99 (0)              ; 102 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|lab_3s:lab_3s_inst                                                                                                                                                                                                                                                                                                                                                                 ; lab_3s                                    ; work         ;
;       |b2bd_SR:UTT_SR|                                                                                                                  ; 30 (30)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|lab_3s:lab_3s_inst|b2bd_SR:UTT_SR                                                                                                                                                                                                                                                                                                                                                  ; b2bd_SR                                   ; work         ;
;       |ss_cntr:ss_cntr|                                                                                                                 ; 69 (0)              ; 61 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|lab_3s:lab_3s_inst|ss_cntr:ss_cntr                                                                                                                                                                                                                                                                                                                                                 ; ss_cntr                                   ; work         ;
;          |FSM:fsm|                                                                                                                      ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|lab_3s:lab_3s_inst|ss_cntr:ss_cntr|FSM:fsm                                                                                                                                                                                                                                                                                                                                         ; FSM                                       ; work         ;
;          |MUX:mux2|                                                                                                                     ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|lab_3s:lab_3s_inst|ss_cntr:ss_cntr|MUX:mux2                                                                                                                                                                                                                                                                                                                                        ; MUX                                       ; work         ;
;          |b2ss:binTo7Seg|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|lab_3s:lab_3s_inst|ss_cntr:ss_cntr|b2ss:binTo7Seg                                                                                                                                                                                                                                                                                                                                  ; b2ss                                      ; work         ;
;          |cnt_div:counter_div|                                                                                                          ; 44 (44)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|lab_3s:lab_3s_inst|ss_cntr:ss_cntr|cnt_div:counter_div                                                                                                                                                                                                                                                                                                                             ; cnt_div                                   ; work         ;
;          |d_rg:data_reg|                                                                                                                ; 5 (5)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|lab_3s:lab_3s_inst|ss_cntr:ss_cntr|d_rg:data_reg                                                                                                                                                                                                                                                                                                                                   ; d_rg                                      ; work         ;
;          |dig_rg:dig_reg|                                                                                                               ; 1 (1)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|lab_3s:lab_3s_inst|ss_cntr:ss_cntr|dig_rg:dig_reg                                                                                                                                                                                                                                                                                                                                  ; dig_rg                                    ; work         ;
;          |ss_rg:seg_reg|                                                                                                                ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|lab_3s:lab_3s_inst|ss_cntr:ss_cntr|ss_rg:seg_reg                                                                                                                                                                                                                                                                                                                                   ; ss_rg                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                   ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input               ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                ; alt_sld_fab                               ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                            ; alt_sld_fab_alt_sld_fab                   ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric         ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                   ; sld_jtag_hub                              ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                           ; sld_rom_sr                                ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                         ; sld_shadow_jsm                            ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 478 (2)             ; 736 (78)                  ; 2496        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 476 (0)             ; 658 (0)                   ; 2496        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                               ; sld_signaltap_impl                        ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 476 (86)            ; 658 (225)                 ; 2496        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                        ; sld_signaltap_implb                       ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 24 (0)              ; 47 (47)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                         ; altdpram                                  ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                     ; lpm_decode                                ; work         ;
;                   |decode_gvf:auto_generated|                                                                                           ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_gvf:auto_generated                                                                                                                                                           ; decode_gvf                                ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                             ; lpm_mux                                   ; work         ;
;                   |mux_irc:auto_generated|                                                                                              ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_irc:auto_generated                                                                                                                                                                      ; mux_irc                                   ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 2496        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                        ; altsyncram                                ; work         ;
;                |altsyncram_a224:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 2496        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated                                                                                                                                                                                         ; altsyncram_a224                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                         ; lpm_shiftreg                              ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 18 (18)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                           ; lpm_shiftreg                              ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                ; serial_crc_16                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 40 (40)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                             ; sld_buffer_manager                        ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 172 (1)             ; 230 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                            ; sld_ela_control                           ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                    ; lpm_shiftreg                              ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 170 (0)             ; 214 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                 ; sld_ela_trigger                           ; work         ;
;                   |sld_ela_trigger_89o:auto_generated|                                                                                  ; 170 (0)             ; 214 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated                                                                                                                              ; sld_ela_trigger_89o                       ; work         ;
;                      |sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|                                                              ; 170 (117)           ; 214 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1                                                                          ; sld_reserved_CR_1_auto_signaltap_0_1_7396 ; work         ;
;                         |lpm_shiftreg:config_shiftreg_100|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_100                                         ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_102|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                         ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_103|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_103                                         ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_104|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_104                                         ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_106|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_106                                         ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_107|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_107                                         ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_109|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_109                                         ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_110|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_110                                         ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_112|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_112                                         ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_113|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_113                                         ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_115|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_115                                         ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_116|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_116                                         ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_118|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_118                                         ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_119|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_119                                         ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_121|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_121                                         ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_122|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_122                                         ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_124|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_124                                         ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_125|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_125                                         ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_127|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_127                                         ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_128|                                                                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_128                                         ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_129|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                         ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_15|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_15                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_18|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_18                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_21|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_21                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_24|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_24                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_27|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_27                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_28|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_30|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_30                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_33|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_33                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_34|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_36|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_36                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_37|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_42|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_42                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_45|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_45                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_48|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_48                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                           ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_51|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_52|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_52                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_55|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_56|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_58|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_58                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_59|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                           ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_61|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_61                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_62|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_64|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_64                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_65|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_67|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_67                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_68|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_70|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_70                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_71|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_73|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_73                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_74|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_74                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_76|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_76                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_77|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_77                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_78|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                           ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_81|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_81                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_82|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_82                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_84|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_84                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_85|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_85                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_87|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_87                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_88|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_88                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                           ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_90|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_90                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_91|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_91                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_93|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_93                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_94|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_94                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_96|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_96                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_97|                                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_97                                          ; lpm_shiftreg                              ; work         ;
;                         |lpm_shiftreg:config_shiftreg_99|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                          ; lpm_shiftreg                              ; work         ;
;                         |sld_alt_reduction:unary_16|                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_alt_reduction:unary_16                                               ; sld_alt_reduction                         ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_alt_reduction:unary_1                                                ; sld_alt_reduction                         ; work         ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_alt_reduction:unary_2                                                ; sld_alt_reduction                         ; work         ;
;                         |sld_alt_reduction:unary_39|                                                                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_alt_reduction:unary_39                                               ; sld_alt_reduction                         ; work         ;
;                         |sld_alt_reduction:unary_53|                                                                                    ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_alt_reduction:unary_53                                               ; sld_alt_reduction                         ; work         ;
;                         |sld_alt_reduction:unary_79|                                                                                    ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_alt_reduction:unary_79                                               ; sld_alt_reduction                         ; work         ;
;                         |sld_mbpmg:mbpm_101|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_101                                                       ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_101|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_105|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_105                                                       ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_105|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_108|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_108                                                       ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_108|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_111|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_111                                                       ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_111|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_114|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_114                                                       ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_114|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_117|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_117                                                       ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_117|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_120|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_120                                                       ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_120|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_123|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_123                                                       ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_123|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_126|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_126                                                       ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_126|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_12                                                        ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_17|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_17                                                        ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_17|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_20|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_20                                                        ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_20|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_23|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_23                                                        ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_23|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_26|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_26                                                        ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_26|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_29|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_29                                                        ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_29|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_32|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_32                                                        ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_32|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_35|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_35                                                        ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_35|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_3                                                         ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_40|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_40                                                        ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_40|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_43|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_43                                                        ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_43|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_46|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_46                                                        ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_46|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_49|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_49                                                        ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_49|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_54|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_54                                                        ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_54|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_57|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_57                                                        ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_57|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_60|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_60                                                        ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_60|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_63|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_63                                                        ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_63|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_66|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_66                                                        ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_66|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_69|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_69                                                        ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_69|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_6                                                         ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_72|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_72                                                        ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_72|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_75|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_75                                                        ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_75|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_80|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_80                                                        ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_80|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_83|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_83                                                        ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_83|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_86|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_86                                                        ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_86|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_89|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_89                                                        ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_89|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_92|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_92                                                        ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_92|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_95|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_95                                                        ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_95|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_98|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_98                                                        ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_98|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                 ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_9                                                         ; sld_mbpmg                                 ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                              ; sld_ela_trigger_flow_mgr                  ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                      ; lpm_shiftreg                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 92 (9)              ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                       ; sld_offload_buffer_mgr                    ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                             ; lpm_counter                               ; work         ;
;                   |cntr_mgi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated                                                                                                     ; cntr_mgi                                  ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 6 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                      ; lpm_counter                               ; work         ;
;                   |cntr_05j:auto_generated|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_05j:auto_generated                                                                                                                              ; cntr_05j                                  ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                            ; lpm_counter                               ; work         ;
;                   |cntr_1fi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_1fi:auto_generated                                                                                                                    ; cntr_1fi                                  ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 2 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                               ; lpm_counter                               ; work         ;
;                   |cntr_63j:auto_generated|                                                                                             ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_63j:auto_generated                                                                                                                       ; cntr_63j                                  ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                      ; lpm_shiftreg                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 39 (39)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                       ; lpm_shiftreg                              ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                    ; lpm_shiftreg                              ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                  ; sld_rom_sr                                ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; FIFO:FIFO_inst|scfifo:scfifo_component|scfifo_jk31:auto_generated|a_dpfifo_qq31:dpfifo|altsyncram_8hm1:FIFOram|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 39           ; 64           ; 39           ; 2496 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |CR_1|FIFO:FIFO_inst                                                                                                                                                                                                                                                                                            ; FIFO.vhd        ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CR_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                       ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CR_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CR_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                         ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CR_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                       ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CR_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                         ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CR_1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_89o:auto_generated|sld_reserved_CR_1_auto_signaltap_0_1_7396:mgl_prim1 ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |CR_1|lab_3s:lab_3s_inst|ss_cntr:ss_cntr|FSM:fsm|state ;
+----------+----------+----------+----------+----------------------------+
; Name     ; state.s3 ; state.s2 ; state.s1 ; state.s0                   ;
+----------+----------+----------+----------+----------------------------+
; state.s0 ; 0        ; 0        ; 0        ; 0                          ;
; state.s1 ; 0        ; 0        ; 1        ; 1                          ;
; state.s2 ; 0        ; 1        ; 0        ; 1                          ;
; state.s3 ; 1        ; 0        ; 0        ; 1                          ;
+----------+----------+----------+----------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                               ;
+-------------------------------------------------------------+--------------------------------------------------------------------+
; Register name                                               ; Reason for Removal                                                 ;
+-------------------------------------------------------------+--------------------------------------------------------------------+
; lab_3s:lab_3s_inst|ss_cntr:ss_cntr|rst_reg:reset_rg|rst     ; Stuck at VCC due to stuck port data_in                             ;
; lab_3s:lab_3s_inst|ss_cntr:ss_cntr|rst_reg:reset_rg|rst_n_i ; Stuck at VCC due to stuck port data_in                             ;
; lab_3s:lab_3s_inst|ss_cntr:ss_cntr|d_rg:data_reg|Ai[3]      ; Merged with lab_3s:lab_3s_inst|ss_cntr:ss_cntr|d_rg:data_reg|Ai[2] ;
; lab_3s:lab_3s_inst|ss_cntr:ss_cntr|d_rg:data_reg|Ai[2]      ; Merged with lab_3s:lab_3s_inst|ss_cntr:ss_cntr|d_rg:data_reg|Ai[1] ;
; lab_3s:lab_3s_inst|ss_cntr:ss_cntr|d_rg:data_reg|Ai[1]      ; Merged with lab_3s:lab_3s_inst|ss_cntr:ss_cntr|d_rg:data_reg|Ai[0] ;
; lab_3s:lab_3s_inst|ss_cntr:ss_cntr|FSM:fsm|state~4          ; Lost fanout                                                        ;
; lab_3s:lab_3s_inst|ss_cntr:ss_cntr|FSM:fsm|state~5          ; Lost fanout                                                        ;
; lab_3s:lab_3s_inst|b2bd_SR:UTT_SR|cnt_t[3]                  ; Stuck at GND due to stuck port data_in                             ;
; Total Number of Removed Registers = 8                       ;                                                                    ;
+-------------------------------------------------------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                       ;
+---------------------------------------------------------+---------------------------+-------------------------------------------------------------+
; Register name                                           ; Reason for Removal        ; Registers Removed due to This Register                      ;
+---------------------------------------------------------+---------------------------+-------------------------------------------------------------+
; lab_3s:lab_3s_inst|ss_cntr:ss_cntr|rst_reg:reset_rg|rst ; Stuck at VCC              ; lab_3s:lab_3s_inst|ss_cntr:ss_cntr|rst_reg:reset_rg|rst_n_i ;
;                                                         ; due to stuck port data_in ;                                                             ;
+---------------------------------------------------------+---------------------------+-------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 959   ;
; Number of registers using Synchronous Clear  ; 56    ;
; Number of registers using Synchronous Load   ; 66    ;
; Number of registers using Asynchronous Clear ; 322   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 481   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lab_3s:lab_3s_inst|ss_cntr:ss_cntr|d_rg:data_reg|Ci[0]                                                                                                                                                                                                                                                                          ; 1       ;
; lab_3s:lab_3s_inst|ss_cntr:ss_cntr|d_rg:data_reg|Ai[0]                                                                                                                                                                                                                                                                          ; 4       ;
; lab_3s:lab_3s_inst|ss_cntr:ss_cntr|d_rg:data_reg|Bi[0]                                                                                                                                                                                                                                                                          ; 1       ;
; lab_3s:lab_3s_inst|ss_cntr:ss_cntr|d_rg:data_reg|Ci[1]                                                                                                                                                                                                                                                                          ; 1       ;
; lab_3s:lab_3s_inst|ss_cntr:ss_cntr|d_rg:data_reg|Bi[1]                                                                                                                                                                                                                                                                          ; 1       ;
; lab_3s:lab_3s_inst|ss_cntr:ss_cntr|d_rg:data_reg|Bi[2]                                                                                                                                                                                                                                                                          ; 1       ;
; lab_3s:lab_3s_inst|b2bd_SR:UTT_SR|cnt_t[2]                                                                                                                                                                                                                                                                                      ; 4       ;
; lab_3s:lab_3s_inst|b2bd_SR:UTT_SR|cnt_t[0]                                                                                                                                                                                                                                                                                      ; 4       ;
; lab_3s:lab_3s_inst|b2bd_SR:UTT_SR|cnt_t[1]                                                                                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 16                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CR_1|lab_3s:lab_3s_inst|b2bd_SR:UTT_SR|rg_unit[0]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |CR_1|lab_3s:lab_3s_inst|b2bd_SR:UTT_SR|shrg_bc[5]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CR_1|RaF:RaF_inst|bc[7]                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CR_1|lab_3s:lab_3s_inst|b2bd_SR:UTT_SR|rg_unit[1]     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |CR_1|lab_3s:lab_3s_inst|b2bd_SR:UTT_SR|rg_hdr[0]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CR_1|lab_3s:lab_3s_inst|b2bd_SR:UTT_SR|cnt_t[0]       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CR_1|lab_3s:lab_3s_inst|ss_cntr:ss_cntr|MUX:mux2|Mux0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:FIFO_inst|scfifo:scfifo_component|scfifo_jk31:auto_generated|a_dpfifo_qq31:dpfifo|altsyncram_8hm1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:FIFO_inst|scfifo:scfifo_component ;
+-------------------------+--------------+--------------------------------------------+
; Parameter Name          ; Value        ; Type                                       ;
+-------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                             ;
; lpm_width               ; 8            ; Signed Integer                             ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                             ;
; LPM_WIDTHU              ; 4            ; Signed Integer                             ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                    ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                    ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                    ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                    ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                    ;
; ENABLE_ECC              ; FALSE        ; Untyped                                    ;
; USE_EAB                 ; ON           ; Untyped                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                    ;
; CBXI_PARAMETER          ; scfifo_jk31  ; Untyped                                    ;
+-------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_3s:lab_3s_inst|ss_cntr:ss_cntr ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; cm             ; 2     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_3s:lab_3s_inst|ss_cntr:ss_cntr|cnt_div:counter_div ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; cm             ; 2     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_3s:lab_3s_inst|ss_cntr:ss_cntr|FSM:fsm ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; s0             ; 0     ; Signed Integer                                                 ;
; s1             ; 1     ; Signed Integer                                                 ;
; s2             ; 2     ; Signed Integer                                                 ;
; s3             ; 3     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_3s:lab_3s_inst|ss_cntr:ss_cntr|MUX:mux2 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; w              ; 4     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                               ;
+-------------------------------------------------+--------------------------------------------+----------------+
; Parameter Name                                  ; Value                                      ; Type           ;
+-------------------------------------------------+--------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                              ; String         ;
; sld_node_info                                   ; 805334528                                  ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                            ; String         ;
; SLD_IP_VERSION                                  ; 6                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                          ; Signed Integer ;
; sld_data_bits                                   ; 39                                         ; Untyped        ;
; sld_trigger_bits                                ; 39                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                         ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                      ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                      ; Signed Integer ;
; sld_incremental_routing                         ; 1                                          ; Untyped        ;
; sld_sample_depth                                ; 64                                         ; Untyped        ;
; sld_segment_size                                ; 16                                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                       ; Untyped        ;
; sld_state_bits                                  ; 11                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_CR_1_auto_signaltap_0_1_7396, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                          ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                          ; Untyped        ;
; sld_ram_pipeline                                ; 0                                          ; Untyped        ;
; sld_counter_pipeline                            ; 0                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                       ; String         ;
; sld_inversion_mask_length                       ; 18                                         ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000                         ; Untyped        ;
; sld_power_up_trigger                            ; 0                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                        ; Untyped        ;
; sld_storage_qualifier_bits                      ; 39                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                          ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                          ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                          ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                        ;
+----------------------------+----------------------------------------+
; Name                       ; Value                                  ;
+----------------------------+----------------------------------------+
; Number of entity instances ; 1                                      ;
; Entity Instance            ; FIFO:FIFO_inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                           ;
;     -- lpm_width           ; 8                                      ;
;     -- LPM_NUMWORDS        ; 16                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                    ;
;     -- USE_EAB             ; ON                                     ;
+----------------------------+----------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "lab_3s:lab_3s_inst|ss_cntr:ss_cntr" ;
+-------+-------+----------+-------------------------------------+
; Port  ; Type  ; Severity ; Details                             ;
+-------+-------+----------+-------------------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC                        ;
; A     ; Input ; Info     ; Stuck at GND                        ;
+-------+-------+----------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 39                  ; 39               ; 64           ; 4        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 20                          ;
; cycloneiii_ff         ; 132                         ;
;     ENA               ; 43                          ;
;     ENA SCLR          ; 8                           ;
;     SLD               ; 2                           ;
;     plain             ; 79                          ;
; cycloneiii_lcell_comb ; 138                         ;
;     arith             ; 47                          ;
;         2 data inputs ; 37                          ;
;         3 data inputs ; 10                          ;
;     normal            ; 91                          ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 12                          ;
;         4 data inputs ; 49                          ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 2.23                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                              ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                                                                                        ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLK                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLK                                 ; N/A                                                                                                                                                            ;
; CR_1:CR_1_inst|ENgen                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|ENgen                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|ENraf                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|ENraf                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|ENwrk                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|ENwrk                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|FIFO:FIFO_inst|empty ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|FIFO:FIFO_inst|empty ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|FIFO:FIFO_inst|full  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|FIFO:FIFO_inst|full  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|FIFO:FIFO_inst|rdreq ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|FIFO:FIFO_inst|rdreq ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|FIFO:FIFO_inst|wrreq ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|FIFO:FIFO_inst|wrreq ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RST                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RST                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|bc[0]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|bc[0]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|bc[1]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|bc[1]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|bc[2]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|bc[2]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|bc[3]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|bc[3]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|bc[4]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|bc[4]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|bc[5]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|bc[5]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|bc[6]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|bc[6]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|bc[7]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|bc[7]   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|q[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|q[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|q[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|q[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|q[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|q[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|q[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|q[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|q[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|q[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|q[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|q[5]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|q[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|q[6]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|q[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|RaF:RaF_inst|q[7]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|dig[1]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|dig[1]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|dig[2]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|dig[2]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|dig[3]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|dig[3]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|dig[4]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|dig[4]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|ss[0]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|ss[0]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|ss[1]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|ss[1]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|ss[2]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|ss[2]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|ss[3]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|ss[3]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|ss[4]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|ss[4]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|ss[5]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|ss[5]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|ss[6]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|ss[6]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|usedw[0]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|usedw[0]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|usedw[1]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|usedw[1]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|usedw[2]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|usedw[2]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|usedw[3]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CR_1:CR_1_inst|usedw[3]             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sat Apr 27 12:36:47 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CR_1 -c CR_1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file b2bd_sr.sv
    Info (12023): Found entity 1: b2bd_SR File: C:/Users/New/Desktop/CR_1/b2bd_SR.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file b2ss.sv
    Info (12023): Found entity 1: b2ss File: C:/Users/New/Desktop/CR_1/b2ss.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cnt_div.sv
    Info (12023): Found entity 1: cnt_div File: C:/Users/New/Desktop/CR_1/cnt_div.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file d_rg.sv
    Info (12023): Found entity 1: d_rg File: C:/Users/New/Desktop/CR_1/d_rg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dig_rg.sv
    Info (12023): Found entity 1: dig_rg File: C:/Users/New/Desktop/CR_1/dig_rg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm.sv
    Info (12023): Found entity 1: FSM File: C:/Users/New/Desktop/CR_1/FSM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab_1s.sv
    Info (12023): Found entity 1: lab_1s File: C:/Users/New/Desktop/CR_1/lab_1s.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab_2s.sv
    Info (12023): Found entity 1: lab_2s File: C:/Users/New/Desktop/CR_1/lab_2s.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab_3s.sv
    Info (12023): Found entity 1: lab_3s File: C:/Users/New/Desktop/CR_1/lab_3s.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file led_rg.sv
    Info (12023): Found entity 1: led_rg File: C:/Users/New/Desktop/CR_1/led_rg.sv Line: 1
Warning (12090): Entity "MUX" obtained from "MUX.sv" instead of from Quartus Prime megafunction library File: C:/Users/New/Desktop/CR_1/MUX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux.sv
    Info (12023): Found entity 1: MUX File: C:/Users/New/Desktop/CR_1/MUX.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rst_reg.sv
    Info (12023): Found entity 1: rst_reg File: C:/Users/New/Desktop/CR_1/rst_reg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ss_cntr.sv
    Info (12023): Found entity 1: ss_cntr File: C:/Users/New/Desktop/CR_1/ss_cntr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ss_rg.sv
    Info (12023): Found entity 1: ss_rg File: C:/Users/New/Desktop/CR_1/ss_rg.sv Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file sp_unit/synthesis/sp_unit.vhd
    Info (12022): Found design unit 1: SP_unit-rtl File: C:/Users/New/Desktop/CR_1/SP_unit/synthesis/SP_unit.vhd Line: 16
    Info (12023): Found entity 1: SP_unit File: C:/Users/New/Desktop/CR_1/SP_unit/synthesis/SP_unit.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sp_unit/synthesis/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: C:/Users/New/Desktop/CR_1/SP_unit/synthesis/submodules/altsource_probe_top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file gen.sv
    Info (12023): Found entity 1: GEN File: C:/Users/New/Desktop/CR_1/GEN.sv Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file fifo.vhd
    Info (12022): Found design unit 1: fifo-SYN File: C:/Users/New/Desktop/CR_1/FIFO.vhd Line: 57
    Info (12023): Found entity 1: FIFO File: C:/Users/New/Desktop/CR_1/FIFO.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file raf.sv
    Info (12023): Found entity 1: RaF File: C:/Users/New/Desktop/CR_1/RaF.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_gen.sv
    Info (12023): Found entity 1: tb_GEN File: C:/Users/New/Desktop/CR_1/tb_GEN.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_raf.sv
    Info (12023): Found entity 1: tb_RaF File: C:/Users/New/Desktop/CR_1/tb_RaF.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file cr_1.sv
    Info (12023): Found entity 1: CR_1 File: C:/Users/New/Desktop/CR_1/CR_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_cr_1.sv
    Info (12023): Found entity 1: tb_CR_1 File: C:/Users/New/Desktop/CR_1/tb_CR_1.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db_cr_1.sv
    Info (12023): Found entity 1: db_CR_1 File: C:/Users/New/Desktop/CR_1/db_CR_1.sv Line: 2
Warning (10229): Verilog HDL Expression warning at impl_CR_1.sv(20): truncated literal to match 25 bits File: C:/Users/New/Desktop/CR_1/impl_CR_1.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file impl_cr_1.sv
    Info (12023): Found entity 1: impl_CR_1 File: C:/Users/New/Desktop/CR_1/impl_CR_1.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at GEN.sv(6): created implicit net for "ENA" File: C:/Users/New/Desktop/CR_1/GEN.sv Line: 6
Warning (10236): Verilog HDL Implicit Net warning at RaF.sv(7): created implicit net for "ENA" File: C:/Users/New/Desktop/CR_1/RaF.sv Line: 7
Info (12127): Elaborating entity "CR_1" for the top level hierarchy
Info (12128): Elaborating entity "GEN" for hierarchy "GEN:GEN_inst" File: C:/Users/New/Desktop/CR_1/CR_1.sv Line: 12
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:FIFO_inst" File: C:/Users/New/Desktop/CR_1/CR_1.sv Line: 23
Info (12128): Elaborating entity "scfifo" for hierarchy "FIFO:FIFO_inst|scfifo:scfifo_component" File: C:/Users/New/Desktop/CR_1/FIFO.vhd Line: 97
Info (12130): Elaborated megafunction instantiation "FIFO:FIFO_inst|scfifo:scfifo_component" File: C:/Users/New/Desktop/CR_1/FIFO.vhd Line: 97
Info (12133): Instantiated megafunction "FIFO:FIFO_inst|scfifo:scfifo_component" with the following parameter: File: C:/Users/New/Desktop/CR_1/FIFO.vhd Line: 97
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jk31.tdf
    Info (12023): Found entity 1: scfifo_jk31 File: C:/Users/New/Desktop/CR_1/db/scfifo_jk31.tdf Line: 25
Info (12128): Elaborating entity "scfifo_jk31" for hierarchy "FIFO:FIFO_inst|scfifo:scfifo_component|scfifo_jk31:auto_generated" File: c:/programm/quartus/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_qq31.tdf
    Info (12023): Found entity 1: a_dpfifo_qq31 File: C:/Users/New/Desktop/CR_1/db/a_dpfifo_qq31.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_qq31" for hierarchy "FIFO:FIFO_inst|scfifo:scfifo_component|scfifo_jk31:auto_generated|a_dpfifo_qq31:dpfifo" File: C:/Users/New/Desktop/CR_1/db/scfifo_jk31.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_66f.tdf
    Info (12023): Found entity 1: a_fefifo_66f File: C:/Users/New/Desktop/CR_1/db/a_fefifo_66f.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_66f" for hierarchy "FIFO:FIFO_inst|scfifo:scfifo_component|scfifo_jk31:auto_generated|a_dpfifo_qq31:dpfifo|a_fefifo_66f:fifo_state" File: C:/Users/New/Desktop/CR_1/db/a_dpfifo_qq31.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf
    Info (12023): Found entity 1: cntr_bo7 File: C:/Users/New/Desktop/CR_1/db/cntr_bo7.tdf Line: 26
Info (12128): Elaborating entity "cntr_bo7" for hierarchy "FIFO:FIFO_inst|scfifo:scfifo_component|scfifo_jk31:auto_generated|a_dpfifo_qq31:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw" File: C:/Users/New/Desktop/CR_1/db/a_fefifo_66f.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8hm1.tdf
    Info (12023): Found entity 1: altsyncram_8hm1 File: C:/Users/New/Desktop/CR_1/db/altsyncram_8hm1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8hm1" for hierarchy "FIFO:FIFO_inst|scfifo:scfifo_component|scfifo_jk31:auto_generated|a_dpfifo_qq31:dpfifo|altsyncram_8hm1:FIFOram" File: C:/Users/New/Desktop/CR_1/db/a_dpfifo_qq31.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf
    Info (12023): Found entity 1: cntr_vnb File: C:/Users/New/Desktop/CR_1/db/cntr_vnb.tdf Line: 26
Info (12128): Elaborating entity "cntr_vnb" for hierarchy "FIFO:FIFO_inst|scfifo:scfifo_component|scfifo_jk31:auto_generated|a_dpfifo_qq31:dpfifo|cntr_vnb:rd_ptr_count" File: C:/Users/New/Desktop/CR_1/db/a_dpfifo_qq31.tdf Line: 44
Info (12128): Elaborating entity "RaF" for hierarchy "RaF:RaF_inst" File: C:/Users/New/Desktop/CR_1/CR_1.sv Line: 25
Info (12128): Elaborating entity "lab_3s" for hierarchy "lab_3s:lab_3s_inst" File: C:/Users/New/Desktop/CR_1/CR_1.sv Line: 32
Info (12128): Elaborating entity "b2bd_SR" for hierarchy "lab_3s:lab_3s_inst|b2bd_SR:UTT_SR" File: C:/Users/New/Desktop/CR_1/lab_3s.sv Line: 13
Info (12128): Elaborating entity "ss_cntr" for hierarchy "lab_3s:lab_3s_inst|ss_cntr:ss_cntr" File: C:/Users/New/Desktop/CR_1/lab_3s.sv Line: 16
Info (12128): Elaborating entity "rst_reg" for hierarchy "lab_3s:lab_3s_inst|ss_cntr:ss_cntr|rst_reg:reset_rg" File: C:/Users/New/Desktop/CR_1/ss_cntr.sv Line: 15
Info (12128): Elaborating entity "cnt_div" for hierarchy "lab_3s:lab_3s_inst|ss_cntr:ss_cntr|cnt_div:counter_div" File: C:/Users/New/Desktop/CR_1/ss_cntr.sv Line: 18
Info (12128): Elaborating entity "d_rg" for hierarchy "lab_3s:lab_3s_inst|ss_cntr:ss_cntr|d_rg:data_reg" File: C:/Users/New/Desktop/CR_1/ss_cntr.sv Line: 20
Info (12128): Elaborating entity "FSM" for hierarchy "lab_3s:lab_3s_inst|ss_cntr:ss_cntr|FSM:fsm" File: C:/Users/New/Desktop/CR_1/ss_cntr.sv Line: 23
Info (12128): Elaborating entity "MUX" for hierarchy "lab_3s:lab_3s_inst|ss_cntr:ss_cntr|MUX:mux2" File: C:/Users/New/Desktop/CR_1/ss_cntr.sv Line: 26
Info (12128): Elaborating entity "b2ss" for hierarchy "lab_3s:lab_3s_inst|ss_cntr:ss_cntr|b2ss:binTo7Seg" File: C:/Users/New/Desktop/CR_1/ss_cntr.sv Line: 28
Warning (10030): Net "seg_arr.data_a" at b2ss.sv(5) has no driver or initial value, using a default initial value '0' File: C:/Users/New/Desktop/CR_1/b2ss.sv Line: 5
Warning (10030): Net "seg_arr.waddr_a" at b2ss.sv(5) has no driver or initial value, using a default initial value '0' File: C:/Users/New/Desktop/CR_1/b2ss.sv Line: 5
Warning (10030): Net "seg_arr.we_a" at b2ss.sv(5) has no driver or initial value, using a default initial value '0' File: C:/Users/New/Desktop/CR_1/b2ss.sv Line: 5
Info (12128): Elaborating entity "ss_rg" for hierarchy "lab_3s:lab_3s_inst|ss_cntr:ss_cntr|ss_rg:seg_reg" File: C:/Users/New/Desktop/CR_1/ss_cntr.sv Line: 31
Info (12128): Elaborating entity "dig_rg" for hierarchy "lab_3s:lab_3s_inst|ss_cntr:ss_cntr|dig_rg:dig_reg" File: C:/Users/New/Desktop/CR_1/ss_cntr.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_89o.tdf
    Info (12023): Found entity 1: sld_ela_trigger_89o File: C:/Users/New/Desktop/CR_1/db/sld_ela_trigger_89o.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_cr_1_auto_signaltap_0_1_7396.v
    Info (12023): Found entity 1: sld_reserved_CR_1_auto_signaltap_0_1_7396 File: C:/Users/New/Desktop/CR_1/db/sld_reserved_cr_1_auto_signaltap_0_1_7396.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a224.tdf
    Info (12023): Found entity 1: altsyncram_a224 File: C:/Users/New/Desktop/CR_1/db/altsyncram_a224.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_irc.tdf
    Info (12023): Found entity 1: mux_irc File: C:/Users/New/Desktop/CR_1/db/mux_irc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_gvf.tdf
    Info (12023): Found entity 1: decode_gvf File: C:/Users/New/Desktop/CR_1/db/decode_gvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf
    Info (12023): Found entity 1: cntr_mgi File: C:/Users/New/Desktop/CR_1/db/cntr_mgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: C:/Users/New/Desktop/CR_1/db/cmpr_sgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_05j.tdf
    Info (12023): Found entity 1: cntr_05j File: C:/Users/New/Desktop/CR_1/db/cntr_05j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1fi.tdf
    Info (12023): Found entity 1: cntr_1fi File: C:/Users/New/Desktop/CR_1/db/cntr_1fi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/New/Desktop/CR_1/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_63j.tdf
    Info (12023): Found entity 1: cntr_63j File: C:/Users/New/Desktop/CR_1/db/cntr_63j.tdf Line: 26
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.04.27.13:37:21 Progress: Loading sldfdbfbfa7/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/New/Desktop/CR_1/db/ip/sldfdbfbfa7/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/New/Desktop/CR_1/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/New/Desktop/CR_1/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/New/Desktop/CR_1/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/New/Desktop/CR_1/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/New/Desktop/CR_1/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/New/Desktop/CR_1/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "lab_3s:lab_3s_inst|ss_cntr:ss_cntr|b2ss:binTo7Seg|seg_arr" is uninferred due to inappropriate RAM size File: C:/Users/New/Desktop/CR_1/b2ss.sv Line: 5
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 19 assignments for entity "SP_unit" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "altsource_probe_top" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/New/Desktop/CR_1/output_files/CR_1.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 33 of its 111 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 78 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1422 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 1350 logic cells
    Info (21064): Implemented 47 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 741 megabytes
    Info: Processing ended: Sat Apr 27 12:37:37 2024
    Info: Elapsed time: 00:00:50
    Info: Total CPU time (on all processors): 00:01:39


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/New/Desktop/CR_1/output_files/CR_1.map.smsg.


