Determining the location of the ModelSim executable...

Using: C:/intelFPGA_lite/21.1/questa_fse/win64

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off LC3Verilog -c LC3Verilog --vector_source="L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALUDemo.vwf" --testbench_file="L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/simulation/qsim/ALUDemo.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Feb 16 12:27:10 2023
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off LC3Verilog -c LC3Verilog --vector_source="L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALUDemo.vwf" --testbench_file="L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/simulation/qsim/ALUDemo.vwf.vt"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

test bench files

4]" in vector source file when writing test bench files

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/simulation/qsim/" LC3Verilog -c LC3Verilog

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Feb 16 12:27:11 2023
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/simulation/qsim/" LC3Verilog -c LC3Verilog
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file LC3Verilog.vo in folder "L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4672 megabytes
    Info: Processing ended: Thu Feb 16 12:27:12 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/simulation/qsim/LC3Verilog.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA_lite/21.1/questa_fse/win64/vsim -c -do LC3Verilog.do

Reading pref.tcl


# 2021.2


# do LC3Verilog.do

# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1

# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021

# Start time: 12:27:13 on Feb 16,2023

# vlog -work work LC3Verilog.vo 

# -- Compiling module main

# -- Compiling module hard_block

# 
# Top level modules:
# 	main

# End time: 12:27:13 on Feb 16,2023, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021

# Start time: 12:27:13 on Feb 16,2023
# vlog -work work ALUDemo.vwf.vt 

# -- Compiling module main_vlg_vec_tst

# 
# Top level modules:

# 	main_vlg_vec_tst

# End time: 12:27:13 on Feb 16,2023, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -voptargs=""+acc"" -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.main_vlg_vec_tst 
# Start time: 12:27:13 on Feb 16,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //

# Loading work.main_vlg_vec_tst(fast)
# Loading work.main(fast)
# Loading work.hard_block(fast)
# Loading cycloneive_ver.cycloneive_io_obuf(fast)
# Loading cycloneive_ver.cycloneive_io_ibuf(fast)
# Loading cycloneive_ver.cycloneive_clkctrl(fast)
# Loading cycloneive_ver.cycloneive_mux41(fast)
# Loading cycloneive_ver.cycloneive_ena_reg(fast)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast)
# Loading altera_ver.dffeas(fast)
# Loading cycloneive_ver.cycloneive_lcell_comb(fast__1)
# Loading cycloneive_ver.cycloneive_ram_block(fast)
# Loading cycloneive_ver.cycloneive_ram_register(fast)
# Loading cycloneive_ver.cycloneive_ram_register(fast__1)
# Loading cycloneive_ver.cycloneive_ram_register(fast__2)
# Loading cycloneive_ver.cycloneive_ram_pulse_generator(fast)
# Loading cycloneive_ver.cycloneive_ram_pulse_generator(fast__1)
# Loading cycloneive_ver.cycloneive_ram_block(fast__1)
# Loading cycloneive_ver.cycloneive_ram_block(fast__2)
# Loading cycloneive_ver.cycloneive_ram_block(fast__3)
# Loading cycloneive_ver.cycloneive_ram_block(fast__4)
# Loading cycloneive_ver.cycloneive_ram_block(fast__5)
# Loading cycloneive_ver.cycloneive_ram_block(fast__6)
# Loading cycloneive_ver.cycloneive_ram_block(fast__7)
# Loading cycloneive_ver.cycloneive_ram_block(fast__8)
# Loading cycloneive_ver.cycloneive_ram_block(fast__9)
# Loading cycloneive_ver.cycloneive_ram_block(fast__10)
# Loading cycloneive_ver.cycloneive_ram_block(fast__11)
# Loading cycloneive_ver.cycloneive_ram_block(fast__12)
# Loading cycloneive_ver.cycloneive_ram_block(fast__13)
# Loading cycloneive_ver.cycloneive_ram_block(fast__14)
# Loading cycloneive_ver.cycloneive_ram_block(fast__15)

# after#27

# ** Note: $finish    : ALUDemo.vwf.vt(75)
#    Time: 1 us  Iteration: 0  Instance: /main_vlg_vec_tst

# End time: 12:27:18 on Feb 16,2023, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/ALUDemo.vwf...

Reading L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/simulation/qsim/LC3Verilog.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to L:/OneDrive/@home/2023@Deerfield Academy/Digital Logic/LC-3/LC3 Verilog/simulation/qsim/LC3Verilog_20230216122718.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.