Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov  7 16:04:55 2024
| Host         : RGWIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Vender_Machine_timing_summary_routed.rpt -pb Vender_Machine_timing_summary_routed.pb -rpx Vender_Machine_timing_summary_routed.rpx -warn_on_violation
| Design       : Vender_Machine
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.537        0.000                      0                 1322        0.121        0.000                      0                 1322        4.500        0.000                       0                   733  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.537        0.000                      0                 1322        0.121        0.000                      0                 1322        4.500        0.000                       0                   733  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 KD/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.485ns  (logic 3.478ns (36.669%)  route 6.007ns (63.331%))
  Logic Levels:           14  (CARRY4=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.560     5.081    KD/clk_IBUF_BUFG
    SLICE_X13Y32         FDCE                                         r  KD/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  KD/key_reg[0]/Q
                         net (fo=163, routed)         1.695     7.232    KD/last_change[0]
    SLICE_X11Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.356 r  KD/money[7]_i_227/O
                         net (fo=1, routed)           0.000     7.356    KD/money[7]_i_227_n_0
    SLICE_X11Y21         MUXF7 (Prop_muxf7_I1_O)      0.245     7.601 r  KD/money_reg[7]_i_116/O
                         net (fo=1, routed)           0.000     7.601    KD/money_reg[7]_i_116_n_0
    SLICE_X11Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     7.705 r  KD/money_reg[7]_i_61/O
                         net (fo=1, routed)           0.885     8.590    KD/money_reg[7]_i_61_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.316     8.906 r  KD/money[7]_i_35/O
                         net (fo=1, routed)           0.000     8.906    KD/money[7]_i_35_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I1_O)      0.247     9.153 r  KD/money_reg[7]_i_28/O
                         net (fo=1, routed)           0.000     9.153    KD/money_reg[7]_i_28_n_0
    SLICE_X8Y28          MUXF8 (Prop_muxf8_I0_O)      0.098     9.251 r  KD/money_reg[7]_i_20/O
                         net (fo=1, routed)           0.641     9.892    KD/money_reg[7]_i_20_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.319    10.211 r  KD/money[7]_i_9/O
                         net (fo=7, routed)           0.643    10.853    KD/p_15_in
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.977 r  KD/money[4]_i_23/O
                         net (fo=6, routed)           0.786    11.763    KD/next_state116_out
    SLICE_X4Y20          LUT4 (Prop_lut4_I1_O)        0.124    11.887 r  KD/money[4]_i_22/O
                         net (fo=1, routed)           0.000    11.887    KD/money[4]_i_22_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.419 r  KD/money_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.419    KD/money_reg[4]_i_12_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.658 r  KD/money_reg[4]_i_8/O[2]
                         net (fo=1, routed)           0.409    13.067    OP_5/next_money[2]
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.302    13.369 r  OP_5/money[6]_i_4/O
                         net (fo=1, routed)           0.505    13.874    OP_10/money_reg[6]_1
    SLICE_X4Y19          LUT6 (Prop_lut6_I3_O)        0.124    13.998 r  OP_10/money[6]_i_2/O
                         net (fo=1, routed)           0.444    14.442    OP_10/money[6]_i_2_n_0
    SLICE_X3Y19          LUT5 (Prop_lut5_I0_O)        0.124    14.566 r  OP_10/money[6]_i_1/O
                         net (fo=1, routed)           0.000    14.566    OP_10_n_2
    SLICE_X3Y19          FDRE                                         r  money_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  money_reg[6]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y19          FDRE (Setup_fdre_C_D)        0.029    15.103    money_reg[6]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -14.566    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 KD/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.438ns  (logic 3.556ns (37.677%)  route 5.882ns (62.323%))
  Logic Levels:           14  (CARRY4=2 LUT4=1 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.560     5.081    KD/clk_IBUF_BUFG
    SLICE_X13Y32         FDCE                                         r  KD/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  KD/key_reg[0]/Q
                         net (fo=163, routed)         1.695     7.232    KD/last_change[0]
    SLICE_X11Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.356 r  KD/money[7]_i_227/O
                         net (fo=1, routed)           0.000     7.356    KD/money[7]_i_227_n_0
    SLICE_X11Y21         MUXF7 (Prop_muxf7_I1_O)      0.245     7.601 r  KD/money_reg[7]_i_116/O
                         net (fo=1, routed)           0.000     7.601    KD/money_reg[7]_i_116_n_0
    SLICE_X11Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     7.705 r  KD/money_reg[7]_i_61/O
                         net (fo=1, routed)           0.885     8.590    KD/money_reg[7]_i_61_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.316     8.906 r  KD/money[7]_i_35/O
                         net (fo=1, routed)           0.000     8.906    KD/money[7]_i_35_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I1_O)      0.247     9.153 r  KD/money_reg[7]_i_28/O
                         net (fo=1, routed)           0.000     9.153    KD/money_reg[7]_i_28_n_0
    SLICE_X8Y28          MUXF8 (Prop_muxf8_I0_O)      0.098     9.251 r  KD/money_reg[7]_i_20/O
                         net (fo=1, routed)           0.641     9.892    KD/money_reg[7]_i_20_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.319    10.211 r  KD/money[7]_i_9/O
                         net (fo=7, routed)           0.643    10.853    KD/p_15_in
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.977 r  KD/money[4]_i_23/O
                         net (fo=6, routed)           0.786    11.763    KD/next_state116_out
    SLICE_X4Y20          LUT4 (Prop_lut4_I1_O)        0.124    11.887 r  KD/money[4]_i_22/O
                         net (fo=1, routed)           0.000    11.887    KD/money[4]_i_22_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.419 r  KD/money_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.419    KD/money_reg[4]_i_12_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.732 r  KD/money_reg[4]_i_8/O[3]
                         net (fo=1, routed)           0.419    13.152    OP_5/next_money[3]
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.306    13.458 r  OP_5/money[7]_i_15/O
                         net (fo=1, routed)           0.411    13.868    OP_50/money_reg[7]_2
    SLICE_X3Y20          LUT6 (Prop_lut6_I4_O)        0.124    13.992 r  OP_50/money[7]_i_5/O
                         net (fo=1, routed)           0.403    14.395    OP_50/money[7]_i_5_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.124    14.519 r  OP_50/money[7]_i_2/O
                         net (fo=1, routed)           0.000    14.519    OP_50_n_3
    SLICE_X3Y20          FDRE                                         r  money_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  money_reg[7]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y20          FDRE (Setup_fdre_C_D)        0.029    15.103    money_reg[7]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -14.519    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 KD/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.376ns  (logic 3.574ns (38.118%)  route 5.802ns (61.882%))
  Logic Levels:           14  (CARRY4=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.560     5.081    KD/clk_IBUF_BUFG
    SLICE_X13Y32         FDCE                                         r  KD/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  KD/key_reg[0]/Q
                         net (fo=163, routed)         1.695     7.232    KD/last_change[0]
    SLICE_X11Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.356 r  KD/money[7]_i_227/O
                         net (fo=1, routed)           0.000     7.356    KD/money[7]_i_227_n_0
    SLICE_X11Y21         MUXF7 (Prop_muxf7_I1_O)      0.245     7.601 r  KD/money_reg[7]_i_116/O
                         net (fo=1, routed)           0.000     7.601    KD/money_reg[7]_i_116_n_0
    SLICE_X11Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     7.705 r  KD/money_reg[7]_i_61/O
                         net (fo=1, routed)           0.885     8.590    KD/money_reg[7]_i_61_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.316     8.906 r  KD/money[7]_i_35/O
                         net (fo=1, routed)           0.000     8.906    KD/money[7]_i_35_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I1_O)      0.247     9.153 r  KD/money_reg[7]_i_28/O
                         net (fo=1, routed)           0.000     9.153    KD/money_reg[7]_i_28_n_0
    SLICE_X8Y28          MUXF8 (Prop_muxf8_I0_O)      0.098     9.251 r  KD/money_reg[7]_i_20/O
                         net (fo=1, routed)           0.641     9.892    KD/money_reg[7]_i_20_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.319    10.211 r  KD/money[7]_i_9/O
                         net (fo=7, routed)           0.643    10.853    KD/p_15_in
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.977 r  KD/money[4]_i_23/O
                         net (fo=6, routed)           0.786    11.763    KD/next_state116_out
    SLICE_X4Y20          LUT4 (Prop_lut4_I1_O)        0.124    11.887 r  KD/money[4]_i_22/O
                         net (fo=1, routed)           0.000    11.887    KD/money[4]_i_22_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.419 r  KD/money_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.419    KD/money_reg[4]_i_12_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.753 r  KD/money_reg[4]_i_8/O[1]
                         net (fo=1, routed)           0.568    13.321    OP_10/next_money[3]
    SLICE_X1Y20          LUT6 (Prop_lut6_I4_O)        0.303    13.624 r  OP_10/money[5]_i_5/O
                         net (fo=1, routed)           0.431    14.055    OP_10/money[5]_i_5_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I3_O)        0.124    14.179 r  OP_10/money[5]_i_2/O
                         net (fo=1, routed)           0.154    14.333    OP_10/money[5]_i_2_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I0_O)        0.124    14.457 r  OP_10/money[5]_i_1/O
                         net (fo=1, routed)           0.000    14.457    OP_10_n_3
    SLICE_X1Y19          FDRE                                         r  money_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  money_reg[5]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y19          FDRE (Setup_fdre_C_D)        0.029    15.103    money_reg[5]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -14.457    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 KD/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.213ns  (logic 3.317ns (36.003%)  route 5.896ns (63.997%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.560     5.081    KD/clk_IBUF_BUFG
    SLICE_X13Y32         FDCE                                         r  KD/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  KD/key_reg[0]/Q
                         net (fo=163, routed)         1.695     7.232    KD/last_change[0]
    SLICE_X11Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.356 r  KD/money[7]_i_227/O
                         net (fo=1, routed)           0.000     7.356    KD/money[7]_i_227_n_0
    SLICE_X11Y21         MUXF7 (Prop_muxf7_I1_O)      0.245     7.601 r  KD/money_reg[7]_i_116/O
                         net (fo=1, routed)           0.000     7.601    KD/money_reg[7]_i_116_n_0
    SLICE_X11Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     7.705 r  KD/money_reg[7]_i_61/O
                         net (fo=1, routed)           0.885     8.590    KD/money_reg[7]_i_61_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.316     8.906 r  KD/money[7]_i_35/O
                         net (fo=1, routed)           0.000     8.906    KD/money[7]_i_35_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I1_O)      0.247     9.153 r  KD/money_reg[7]_i_28/O
                         net (fo=1, routed)           0.000     9.153    KD/money_reg[7]_i_28_n_0
    SLICE_X8Y28          MUXF8 (Prop_muxf8_I0_O)      0.098     9.251 r  KD/money_reg[7]_i_20/O
                         net (fo=1, routed)           0.641     9.892    KD/money_reg[7]_i_20_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.319    10.211 r  KD/money[7]_i_9/O
                         net (fo=7, routed)           0.643    10.853    KD/p_15_in
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.977 r  KD/money[4]_i_23/O
                         net (fo=6, routed)           0.786    11.763    KD/next_state116_out
    SLICE_X4Y20          LUT4 (Prop_lut4_I1_O)        0.124    11.887 r  KD/money[4]_i_22/O
                         net (fo=1, routed)           0.000    11.887    KD/money[4]_i_22_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.493 r  KD/money_reg[4]_i_12/O[3]
                         net (fo=1, routed)           0.318    12.812    OP_10/next_money[1]
    SLICE_X3Y21          LUT6 (Prop_lut6_I4_O)        0.306    13.118 r  OP_10/money[3]_i_4/O
                         net (fo=1, routed)           0.575    13.692    OP_10/money[3]_i_4_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124    13.816 r  OP_10/money[3]_i_2/O
                         net (fo=1, routed)           0.354    14.170    OP_10/money[3]_i_2_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.124    14.294 r  OP_10/money[3]_i_1/O
                         net (fo=1, routed)           0.000    14.294    OP_10_n_5
    SLICE_X2Y19          FDRE                                         r  money_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  money_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          FDRE (Setup_fdre_C_D)        0.077    15.151    money_reg[3]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -14.294    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             1.238ns  (required time - arrival time)
  Source:                 KD/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.833ns  (logic 3.132ns (35.457%)  route 5.701ns (64.543%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.560     5.081    KD/clk_IBUF_BUFG
    SLICE_X13Y32         FDCE                                         r  KD/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  KD/key_reg[0]/Q
                         net (fo=163, routed)         1.695     7.232    KD/last_change[0]
    SLICE_X11Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.356 r  KD/money[7]_i_227/O
                         net (fo=1, routed)           0.000     7.356    KD/money[7]_i_227_n_0
    SLICE_X11Y21         MUXF7 (Prop_muxf7_I1_O)      0.245     7.601 r  KD/money_reg[7]_i_116/O
                         net (fo=1, routed)           0.000     7.601    KD/money_reg[7]_i_116_n_0
    SLICE_X11Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     7.705 r  KD/money_reg[7]_i_61/O
                         net (fo=1, routed)           0.885     8.590    KD/money_reg[7]_i_61_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.316     8.906 r  KD/money[7]_i_35/O
                         net (fo=1, routed)           0.000     8.906    KD/money[7]_i_35_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I1_O)      0.247     9.153 r  KD/money_reg[7]_i_28/O
                         net (fo=1, routed)           0.000     9.153    KD/money_reg[7]_i_28_n_0
    SLICE_X8Y28          MUXF8 (Prop_muxf8_I0_O)      0.098     9.251 r  KD/money_reg[7]_i_20/O
                         net (fo=1, routed)           0.641     9.892    KD/money_reg[7]_i_20_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.319    10.211 r  KD/money[7]_i_9/O
                         net (fo=7, routed)           0.643    10.853    KD/p_15_in
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.977 r  KD/money[4]_i_23/O
                         net (fo=6, routed)           0.786    11.763    KD/next_state116_out
    SLICE_X4Y20          LUT4 (Prop_lut4_I1_O)        0.124    11.887 r  KD/money[4]_i_22/O
                         net (fo=1, routed)           0.000    11.887    KD/money[4]_i_22_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.311 r  KD/money_reg[4]_i_12/O[1]
                         net (fo=1, routed)           0.451    12.762    OP_5/next_money[0]
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.303    13.065 r  OP_5/money[1]_i_3/O
                         net (fo=1, routed)           0.319    13.385    OP_10/money_reg[1]_2
    SLICE_X2Y19          LUT6 (Prop_lut6_I2_O)        0.124    13.509 r  OP_10/money[1]_i_2/O
                         net (fo=1, routed)           0.282    13.791    OP_10/money[1]_i_2_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124    13.915 r  OP_10/money[1]_i_1/O
                         net (fo=1, routed)           0.000    13.915    OP_10_n_7
    SLICE_X2Y19          FDRE                                         r  money_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  money_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          FDRE (Setup_fdre_C_D)        0.079    15.153    money_reg[1]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -13.915    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 KD/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.657ns  (logic 3.254ns (37.588%)  route 5.403ns (62.412%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.560     5.081    KD/clk_IBUF_BUFG
    SLICE_X13Y32         FDCE                                         r  KD/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  KD/key_reg[0]/Q
                         net (fo=163, routed)         1.695     7.232    KD/last_change[0]
    SLICE_X11Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.356 r  KD/money[7]_i_227/O
                         net (fo=1, routed)           0.000     7.356    KD/money[7]_i_227_n_0
    SLICE_X11Y21         MUXF7 (Prop_muxf7_I1_O)      0.245     7.601 r  KD/money_reg[7]_i_116/O
                         net (fo=1, routed)           0.000     7.601    KD/money_reg[7]_i_116_n_0
    SLICE_X11Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     7.705 r  KD/money_reg[7]_i_61/O
                         net (fo=1, routed)           0.885     8.590    KD/money_reg[7]_i_61_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.316     8.906 r  KD/money[7]_i_35/O
                         net (fo=1, routed)           0.000     8.906    KD/money[7]_i_35_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I1_O)      0.247     9.153 r  KD/money_reg[7]_i_28/O
                         net (fo=1, routed)           0.000     9.153    KD/money_reg[7]_i_28_n_0
    SLICE_X8Y28          MUXF8 (Prop_muxf8_I0_O)      0.098     9.251 r  KD/money_reg[7]_i_20/O
                         net (fo=1, routed)           0.641     9.892    KD/money_reg[7]_i_20_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.319    10.211 r  KD/money[7]_i_9/O
                         net (fo=7, routed)           0.643    10.853    KD/p_15_in
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.977 r  KD/money[4]_i_23/O
                         net (fo=6, routed)           0.786    11.763    KD/next_state116_out
    SLICE_X4Y20          LUT4 (Prop_lut4_I1_O)        0.124    11.887 r  KD/money[4]_i_22/O
                         net (fo=1, routed)           0.000    11.887    KD/money[4]_i_22_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.434 r  KD/money_reg[4]_i_12/O[2]
                         net (fo=1, routed)           0.296    12.730    OP_5/next_money[1]
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.302    13.032 r  OP_5/money[2]_i_3/O
                         net (fo=1, routed)           0.307    13.339    OP_10/money_reg[2]
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124    13.463 r  OP_10/money[2]_i_2/O
                         net (fo=1, routed)           0.151    13.614    OP_10/money[2]_i_2_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124    13.738 r  OP_10/money[2]_i_1/O
                         net (fo=1, routed)           0.000    13.738    OP_10_n_6
    SLICE_X3Y19          FDRE                                         r  money_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  money_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y19          FDRE (Setup_fdre_C_D)        0.031    15.105    money_reg[2]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -13.738    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.467ns  (required time - arrival time)
  Source:                 KD/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.602ns  (logic 3.334ns (38.757%)  route 5.268ns (61.243%))
  Logic Levels:           13  (CARRY4=2 LUT4=1 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.560     5.081    KD/clk_IBUF_BUFG
    SLICE_X13Y32         FDCE                                         r  KD/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  KD/key_reg[0]/Q
                         net (fo=163, routed)         1.695     7.232    KD/last_change[0]
    SLICE_X11Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.356 r  KD/money[7]_i_227/O
                         net (fo=1, routed)           0.000     7.356    KD/money[7]_i_227_n_0
    SLICE_X11Y21         MUXF7 (Prop_muxf7_I1_O)      0.245     7.601 r  KD/money_reg[7]_i_116/O
                         net (fo=1, routed)           0.000     7.601    KD/money_reg[7]_i_116_n_0
    SLICE_X11Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     7.705 r  KD/money_reg[7]_i_61/O
                         net (fo=1, routed)           0.885     8.590    KD/money_reg[7]_i_61_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.316     8.906 r  KD/money[7]_i_35/O
                         net (fo=1, routed)           0.000     8.906    KD/money[7]_i_35_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I1_O)      0.247     9.153 r  KD/money_reg[7]_i_28/O
                         net (fo=1, routed)           0.000     9.153    KD/money_reg[7]_i_28_n_0
    SLICE_X8Y28          MUXF8 (Prop_muxf8_I0_O)      0.098     9.251 r  KD/money_reg[7]_i_20/O
                         net (fo=1, routed)           0.641     9.892    KD/money_reg[7]_i_20_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.319    10.211 r  KD/money[7]_i_9/O
                         net (fo=7, routed)           0.643    10.853    KD/p_15_in
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.977 r  KD/money[4]_i_23/O
                         net (fo=6, routed)           0.786    11.763    KD/next_state116_out
    SLICE_X4Y20          LUT4 (Prop_lut4_I1_O)        0.124    11.887 r  KD/money[4]_i_22/O
                         net (fo=1, routed)           0.000    11.887    KD/money[4]_i_22_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.419 r  KD/money_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.419    KD/money_reg[4]_i_12_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.641 r  KD/money_reg[4]_i_8/O[0]
                         net (fo=1, routed)           0.313    12.955    OP_10/next_money[2]
    SLICE_X2Y21          LUT6 (Prop_lut6_I4_O)        0.299    13.254 r  OP_10/money[4]_i_3/O
                         net (fo=1, routed)           0.306    13.560    OP_10/money[4]_i_3_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I2_O)        0.124    13.684 r  OP_10/money[4]_i_1/O
                         net (fo=1, routed)           0.000    13.684    OP_10_n_4
    SLICE_X2Y20          FDRE                                         r  money_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  money_reg[4]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y20          FDRE (Setup_fdre_C_D)        0.077    15.151    money_reg[4]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -13.684    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.660ns  (required time - arrival time)
  Source:                 KD/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.414ns  (logic 2.951ns (35.073%)  route 5.463ns (64.927%))
  Logic Levels:           13  (CARRY4=1 LUT4=2 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.560     5.081    KD/clk_IBUF_BUFG
    SLICE_X13Y32         FDCE                                         r  KD/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  KD/key_reg[0]/Q
                         net (fo=163, routed)         1.695     7.232    KD/last_change[0]
    SLICE_X11Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.356 r  KD/money[7]_i_227/O
                         net (fo=1, routed)           0.000     7.356    KD/money[7]_i_227_n_0
    SLICE_X11Y21         MUXF7 (Prop_muxf7_I1_O)      0.245     7.601 r  KD/money_reg[7]_i_116/O
                         net (fo=1, routed)           0.000     7.601    KD/money_reg[7]_i_116_n_0
    SLICE_X11Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     7.705 r  KD/money_reg[7]_i_61/O
                         net (fo=1, routed)           0.885     8.590    KD/money_reg[7]_i_61_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.316     8.906 r  KD/money[7]_i_35/O
                         net (fo=1, routed)           0.000     8.906    KD/money[7]_i_35_n_0
    SLICE_X8Y28          MUXF7 (Prop_muxf7_I1_O)      0.247     9.153 r  KD/money_reg[7]_i_28/O
                         net (fo=1, routed)           0.000     9.153    KD/money_reg[7]_i_28_n_0
    SLICE_X8Y28          MUXF8 (Prop_muxf8_I0_O)      0.098     9.251 r  KD/money_reg[7]_i_20/O
                         net (fo=1, routed)           0.641     9.892    KD/money_reg[7]_i_20_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.319    10.211 r  KD/money[7]_i_9/O
                         net (fo=7, routed)           0.643    10.853    KD/p_15_in
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.977 r  KD/money[4]_i_23/O
                         net (fo=6, routed)           0.786    11.763    KD/next_state116_out
    SLICE_X4Y20          LUT4 (Prop_lut4_I1_O)        0.124    11.887 r  KD/money[4]_i_22/O
                         net (fo=1, routed)           0.000    11.887    KD/money[4]_i_22_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.134 r  KD/money_reg[4]_i_12/O[0]
                         net (fo=1, routed)           0.301    12.436    OP_10/next_money[0]
    SLICE_X3Y20          LUT6 (Prop_lut6_I4_O)        0.299    12.735 r  OP_10/money[0]_i_3/O
                         net (fo=1, routed)           0.351    13.085    OP_10/money[0]_i_3_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I2_O)        0.124    13.209 r  OP_10/money[0]_i_2/O
                         net (fo=1, routed)           0.162    13.371    OP_10/money[0]_i_2_n_0
    SLICE_X2Y20          LUT4 (Prop_lut4_I0_O)        0.124    13.495 r  OP_10/money[0]_i_1/O
                         net (fo=1, routed)           0.000    13.495    OP_10_n_8
    SLICE_X2Y20          FDRE                                         r  money_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  money_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y20          FDRE (Setup_fdre_C_D)        0.081    15.155    money_reg[0]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -13.495    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 KD/key_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KD/key_down_reg[321]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 1.637ns (22.461%)  route 5.651ns (77.539%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.557     5.078    KD/clk_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  KD/key_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 f  KD/key_reg[9]/Q
                         net (fo=22, routed)          1.777     7.334    KD/last_change[8]
    SLICE_X7Y27          LUT4 (Prop_lut4_I0_O)        0.329     7.663 r  KD/key_down[159]_i_2/O
                         net (fo=33, routed)          0.930     8.593    KD/key_down[511]_i_18_n_0
    SLICE_X8Y29          LUT3 (Prop_lut3_I0_O)        0.358     8.951 r  KD/key_down_reg[511]_i_9/O
                         net (fo=1, routed)           0.848     9.799    KD/key_down_reg[511]_i_9_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.348    10.147 r  KD/key_down[511]_i_3/O
                         net (fo=1, routed)           0.466    10.613    KD/op/p_2_in
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.124    10.737 r  KD/op/key_down[511]_i_1/O
                         net (fo=513, routed)         1.630    12.367    KD/key_valid0
    SLICE_X10Y19         FDCE                                         r  KD/key_down_reg[321]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.440    14.781    KD/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  KD/key_down_reg[321]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y19         FDCE (Setup_fdce_C_CE)      -0.169    14.837    KD/key_down_reg[321]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -12.367    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 KD/key_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KD/key_down_reg[328]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 1.637ns (22.461%)  route 5.651ns (77.539%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.557     5.078    KD/clk_IBUF_BUFG
    SLICE_X12Y30         FDCE                                         r  KD/key_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDCE (Prop_fdce_C_Q)         0.478     5.556 f  KD/key_reg[9]/Q
                         net (fo=22, routed)          1.777     7.334    KD/last_change[8]
    SLICE_X7Y27          LUT4 (Prop_lut4_I0_O)        0.329     7.663 r  KD/key_down[159]_i_2/O
                         net (fo=33, routed)          0.930     8.593    KD/key_down[511]_i_18_n_0
    SLICE_X8Y29          LUT3 (Prop_lut3_I0_O)        0.358     8.951 r  KD/key_down_reg[511]_i_9/O
                         net (fo=1, routed)           0.848     9.799    KD/key_down_reg[511]_i_9_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.348    10.147 r  KD/key_down[511]_i_3/O
                         net (fo=1, routed)           0.466    10.613    KD/op/p_2_in
    SLICE_X8Y29          LUT6 (Prop_lut6_I1_O)        0.124    10.737 r  KD/op/key_down[511]_i_1/O
                         net (fo=513, routed)         1.630    12.367    KD/key_valid0
    SLICE_X10Y19         FDCE                                         r  KD/key_down_reg[328]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.440    14.781    KD/clk_IBUF_BUFG
    SLICE_X10Y19         FDCE                                         r  KD/key_down_reg[328]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y19         FDCE (Setup_fdce_C_CE)      -0.169    14.837    KD/key_down_reg[328]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -12.367    
  -------------------------------------------------------------------
                         slack                                  2.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 DB_10/DFF_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OP_10/pb_1p_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.585     1.468    DB_10/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  DB_10/DFF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DB_10/DFF_reg[3]/Q
                         net (fo=3, routed)           0.068     1.677    DB_10/DFF_reg_n_0_[3]
    SLICE_X2Y22          LUT6 (Prop_lut6_I3_O)        0.045     1.722 r  DB_10/pb_1p_i_1__0/O
                         net (fo=1, routed)           0.000     1.722    OP_10/pb_1p_reg_0
    SLICE_X2Y22          FDRE                                         r  OP_10/pb_1p_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.853     1.980    OP_10/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  OP_10/pb_1p_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.120     1.601    OP_10/pb_1p_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 KD/inst/inst/is_break_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KD/been_break_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.561     1.444    KD/inst/inst/clk
    SLICE_X13Y33         FDPE                                         r  KD/inst/inst/is_break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.585 r  KD/inst/inst/is_break_reg/Q
                         net (fo=1, routed)           0.099     1.684    KD/is_break
    SLICE_X14Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.729 r  KD/been_break_i_1/O
                         net (fo=1, routed)           0.000     1.729    KD/been_break_i_1_n_0
    SLICE_X14Y33         FDCE                                         r  KD/been_break_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.829     1.956    KD/clk_IBUF_BUFG
    SLICE_X14Y33         FDCE                                         r  KD/been_break_reg/C
                         clock pessimism             -0.498     1.458    
    SLICE_X14Y33         FDCE (Hold_fdce_C_D)         0.121     1.579    KD/been_break_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 DB_10/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OP_10/pb_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.585     1.468    DB_10/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  DB_10/DFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DB_10/DFF_reg[1]/Q
                         net (fo=3, routed)           0.103     1.712    DB_10/DFF_reg_n_0_[1]
    SLICE_X2Y22          LUT5 (Prop_lut5_I3_O)        0.045     1.757 r  DB_10/pb_delay_i_1__0/O
                         net (fo=1, routed)           0.000     1.757    OP_10/add_10_db
    SLICE_X2Y22          FDRE                                         r  OP_10/pb_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.853     1.980    OP_10/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  OP_10/pb_delay_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.121     1.602    OP_10/pb_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 KD/inst/inst/Ps2Interface_i/frame_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KD/inst/inst/Ps2Interface_i/frame_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.562     1.445    KD/inst/inst/Ps2Interface_i/clk
    SLICE_X13Y35         FDCE                                         r  KD/inst/inst/Ps2Interface_i/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  KD/inst/inst/Ps2Interface_i/frame_reg[1]/Q
                         net (fo=3, routed)           0.111     1.698    KD/inst/inst/Ps2Interface_i/p_0_in[0]
    SLICE_X12Y35         LUT3 (Prop_lut3_I0_O)        0.045     1.743 r  KD/inst/inst/Ps2Interface_i/frame[0]_i_1/O
                         net (fo=1, routed)           0.000     1.743    KD/inst/inst/Ps2Interface_i/frame[0]_i_1_n_0
    SLICE_X12Y35         FDCE                                         r  KD/inst/inst/Ps2Interface_i/frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.831     1.958    KD/inst/inst/Ps2Interface_i/clk
    SLICE_X12Y35         FDCE                                         r  KD/inst/inst/Ps2Interface_i/frame_reg[0]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X12Y35         FDCE (Hold_fdce_C_D)         0.120     1.578    KD/inst/inst/Ps2Interface_i/frame_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 KD/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KD/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.295%)  route 0.072ns (25.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.562     1.445    KD/inst/inst/Ps2Interface_i/clk
    SLICE_X10Y36         FDCE                                         r  KD/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  KD/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.072     1.681    KD/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[5]
    SLICE_X11Y36         LUT6 (Prop_lut6_I2_O)        0.045     1.726 r  KD/inst/inst/Ps2Interface_i/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.726    KD/inst/inst/Ps2Interface_i/FSM_onehot_state[1]_i_1_n_0
    SLICE_X11Y36         FDPE                                         r  KD/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.831     1.958    KD/inst/inst/Ps2Interface_i/clk
    SLICE_X11Y36         FDPE                                         r  KD/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X11Y36         FDPE (Hold_fdpe_C_D)         0.092     1.550    KD/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 KD/inst/inst/Ps2Interface_i/frame_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KD/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.562     1.445    KD/inst/inst/Ps2Interface_i/clk
    SLICE_X13Y35         FDCE                                         r  KD/inst/inst/Ps2Interface_i/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  KD/inst/inst/Ps2Interface_i/frame_reg[6]/Q
                         net (fo=3, routed)           0.122     1.708    KD/inst/inst/Ps2Interface_i/p_0_in[5]
    SLICE_X13Y34         FDCE                                         r  KD/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.830     1.957    KD/inst/inst/Ps2Interface_i/clk
    SLICE_X13Y34         FDCE                                         r  KD/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X13Y34         FDCE (Hold_fdce_C_D)         0.070     1.529    KD/inst/inst/Ps2Interface_i/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 KD/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KD/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.565     1.448    KD/inst/inst/Ps2Interface_i/clk
    SLICE_X15Y40         FDCE                                         r  KD/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  KD/inst/inst/Ps2Interface_i/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.132     1.721    KD/inst/inst/Ps2Interface_i/clk_count[0]
    SLICE_X14Y40         LUT6 (Prop_lut6_I2_O)        0.045     1.766 r  KD/inst/inst/Ps2Interface_i/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.766    KD/inst/inst/Ps2Interface_i/clk_count[2]_i_1_n_0
    SLICE_X14Y40         FDCE                                         r  KD/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.835     1.962    KD/inst/inst/Ps2Interface_i/clk
    SLICE_X14Y40         FDCE                                         r  KD/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X14Y40         FDCE (Hold_fdce_C_D)         0.120     1.581    KD/inst/inst/Ps2Interface_i/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 KD/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KD/inst/inst/Ps2Interface_i/clk_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.565     1.448    KD/inst/inst/Ps2Interface_i/clk
    SLICE_X15Y40         FDCE                                         r  KD/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  KD/inst/inst/Ps2Interface_i/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.136     1.725    KD/inst/inst/Ps2Interface_i/clk_count[0]
    SLICE_X14Y40         LUT6 (Prop_lut6_I2_O)        0.045     1.770 r  KD/inst/inst/Ps2Interface_i/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.770    KD/inst/inst/Ps2Interface_i/clk_count[3]_i_1_n_0
    SLICE_X14Y40         FDCE                                         r  KD/inst/inst/Ps2Interface_i/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.835     1.962    KD/inst/inst/Ps2Interface_i/clk
    SLICE_X14Y40         FDCE                                         r  KD/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X14Y40         FDCE (Hold_fdce_C_D)         0.121     1.582    KD/inst/inst/Ps2Interface_i/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 DB_C/DFF_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB_C/DFF_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.011%)  route 0.130ns (47.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.591     1.474    DB_C/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  DB_C/DFF_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  DB_C/DFF_reg[5]/Q
                         net (fo=2, routed)           0.130     1.745    DB_C/DFF_reg_n_0_[5]
    SLICE_X1Y14          FDRE                                         r  DB_C/DFF_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.861     1.988    DB_C/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  DB_C/DFF_reg[6]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.070     1.557    DB_C/DFF_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 KD/op/signal_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KD/op/signal_single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.557     1.440    KD/op/clk_IBUF_BUFG
    SLICE_X15Y29         FDRE                                         r  KD/op/signal_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.128     1.568 f  KD/op/signal_delay_reg/Q
                         net (fo=1, routed)           0.054     1.623    KD/op/signal_delay
    SLICE_X15Y29         LUT2 (Prop_lut2_I1_O)        0.099     1.722 r  KD/op/signal_single_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.722    KD/op/signal_single_pulse_i_1_n_0
    SLICE_X15Y29         FDRE                                         r  KD/op/signal_single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.825     1.952    KD/op/clk_IBUF_BUFG
    SLICE_X15Y29         FDRE                                         r  KD/op/signal_single_pulse_reg/C
                         clock pessimism             -0.512     1.440    
    SLICE_X15Y29         FDRE (Hold_fdre_C_D)         0.091     1.531    KD/op/signal_single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    money_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y19    money_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y19    money_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y19    money_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    money_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    money_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y19    money_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y20    money_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y20    state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    money_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    money_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    money_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    money_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y19    money_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y19    money_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    money_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    money_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    money_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    money_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    money_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    money_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    money_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    money_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y19    money_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y19    money_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    money_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    money_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    money_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    money_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SS/display_num_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.188ns  (logic 4.339ns (47.228%)  route 4.848ns (52.772%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.633     5.154    SS/clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  SS/display_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  SS/display_num_reg[1]/Q
                         net (fo=7, routed)           1.310     6.920    SS/display_num[1]
    SLICE_X10Y14         LUT4 (Prop_lut4_I2_O)        0.150     7.070 r  SS/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.539    10.609    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733    14.342 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.342    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/display_num_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.981ns  (logic 4.320ns (48.103%)  route 4.661ns (51.897%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.633     5.154    SS/clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  SS/display_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  SS/display_num_reg[1]/Q
                         net (fo=7, routed)           1.285     6.895    SS/display_num[1]
    SLICE_X10Y14         LUT4 (Prop_lut4_I2_O)        0.153     7.048 r  SS/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.377    10.424    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    14.136 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.136    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KD/inst/inst/Ps2Interface_i/ps2_clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.996ns  (logic 4.021ns (44.703%)  route 4.974ns (55.297%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.565     5.086    KD/inst/inst/Ps2Interface_i/clk
    SLICE_X10Y37         FDCE                                         r  KD/inst/inst/Ps2Interface_i/ps2_clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  KD/inst/inst/Ps2Interface_i/ps2_clk_out_reg/Q
                         net (fo=1, routed)           4.974    10.579    KD/inst/inst/Ps2Interface_i/IOBUF_inst_0/I
    C17                  OBUFT (Prop_obuft_I_O)       3.503    14.082 r  KD/inst/inst/Ps2Interface_i/IOBUF_inst_0/OBUFT/O
                         net (fo=1, unset)            0.000    14.082    PS2_CLK
    C17                                                               r  PS2_CLK (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/display_num_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.824ns  (logic 4.091ns (46.357%)  route 4.734ns (53.643%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.633     5.154    SS/clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  SS/display_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  SS/display_num_reg[1]/Q
                         net (fo=7, routed)           1.310     6.920    SS/display_num[1]
    SLICE_X10Y14         LUT4 (Prop_lut4_I3_O)        0.124     7.044 r  SS/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.424    10.468    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.979 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.979    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/display_num_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.821ns  (logic 4.115ns (46.652%)  route 4.706ns (53.348%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.633     5.154    SS/clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  SS/display_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  SS/display_num_reg[1]/Q
                         net (fo=7, routed)           1.300     6.910    SS/display_num[1]
    SLICE_X10Y14         LUT4 (Prop_lut4_I2_O)        0.124     7.034 r  SS/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.406    10.440    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.975 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.975    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KD/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_DATA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.832ns  (logic 3.978ns (45.040%)  route 4.854ns (54.960%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.565     5.086    KD/inst/inst/Ps2Interface_i/clk
    SLICE_X11Y37         FDPE                                         r  KD/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDPE (Prop_fdpe_C_Q)         0.456     5.542 f  KD/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/Q
                         net (fo=1, routed)           4.854    10.397    KD/inst/inst/Ps2Interface_i/IOBUF_inst_1/T
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.522    13.919 r  KD/inst/inst/Ps2Interface_i/IOBUF_inst_1/OBUFT/O
                         net (fo=1, unset)            0.000    13.919    PS2_DATA
    B17                                                               r  PS2_DATA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/display_num_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.611ns  (logic 4.100ns (47.611%)  route 4.511ns (52.389%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.633     5.154    SS/clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  SS/display_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  SS/display_num_reg[1]/Q
                         net (fo=7, routed)           1.285     6.895    SS/display_num[1]
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.124     7.019 r  SS/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.227    10.246    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.765 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.765    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/display_num_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.532ns  (logic 4.368ns (51.192%)  route 4.164ns (48.808%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.633     5.154    SS/clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  SS/display_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  SS/display_num_reg[1]/Q
                         net (fo=7, routed)           1.300     6.910    SS/display_num[1]
    SLICE_X10Y14         LUT4 (Prop_lut4_I3_O)        0.152     7.062 r  SS/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.865     9.926    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    13.686 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.686    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/display_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.502ns  (logic 4.249ns (49.985%)  route 4.252ns (50.015%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.627     5.148    SS/clk_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  SS/display_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.419     5.567 r  SS/display_num_reg[2]/Q
                         net (fo=7, routed)           1.092     6.659    SS/display_num[2]
    SLICE_X10Y14         LUT4 (Prop_lut4_I2_O)        0.299     6.958 r  SS/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.161    10.118    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.650 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.650    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/digit_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.033ns  (logic 3.959ns (49.285%)  route 4.074ns (50.715%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.627     5.148    SS/clk_IBUF_BUFG
    SLICE_X5Y16          FDPE                                         r  SS/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDPE (Prop_fdpe_C_Q)         0.456     5.604 r  SS/digit_reg[0]/Q
                         net (fo=1, routed)           4.074     9.678    digit_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    13.181 r  digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.181    digit[0]
    U2                                                                r  digit[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 money_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.388ns (68.979%)  route 0.624ns (31.021%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  money_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  money_reg[7]/Q
                         net (fo=30, routed)          0.277     1.888    money[7]
    SLICE_X1Y21          LUT5 (Prop_lut5_I0_O)        0.045     1.933 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.347     2.279    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.482 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.482    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 money_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.115ns  (logic 1.461ns (69.076%)  route 0.654ns (30.924%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  money_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  money_reg[6]/Q
                         net (fo=36, routed)          0.236     1.847    money[6]
    SLICE_X3Y21          LUT5 (Prop_lut5_I0_O)        0.048     1.895 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.418     2.313    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.272     3.585 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.585    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.171ns  (logic 1.392ns (64.102%)  route 0.779ns (35.898%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 f  state_reg/Q
                         net (fo=14, routed)          0.220     1.830    state_reg_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.045     1.875 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.560     2.435    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.641 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.641    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.381ns  (logic 1.417ns (59.500%)  route 0.964ns (40.500%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 f  state_reg/Q
                         net (fo=14, routed)          0.309     1.919    state_reg_n_0
    SLICE_X2Y21          LUT4 (Prop_lut4_I3_O)        0.045     1.964 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           0.655     2.619    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.850 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.850    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KD/inst/inst/Ps2Interface_i/ps2_clk_en_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.432ns  (logic 0.988ns (40.624%)  route 1.444ns (59.376%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.564     1.447    KD/inst/inst/Ps2Interface_i/clk
    SLICE_X10Y38         FDPE                                         r  KD/inst/inst/Ps2Interface_i/ps2_clk_en_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDPE (Prop_fdpe_C_Q)         0.164     1.611 r  KD/inst/inst/Ps2Interface_i/ps2_clk_en_reg_inv/Q
                         net (fo=1, routed)           1.444     3.055    KD/inst/inst/Ps2Interface_i/IOBUF_inst_0/T
    C17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.879 r  KD/inst/inst/Ps2Interface_i/IOBUF_inst_0/OBUFT/O
                         net (fo=1, unset)            0.000     3.879    PS2_CLK
    C17                                                               r  PS2_CLK (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/digit_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.589ns  (logic 1.405ns (54.271%)  route 1.184ns (45.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.588     1.471    SS/clk_IBUF_BUFG
    SLICE_X5Y16          FDPE                                         r  SS/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDPE (Prop_fdpe_C_Q)         0.128     1.599 r  SS/digit_reg[2]/Q
                         net (fo=1, routed)           1.184     2.783    digit_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.277     4.060 r  digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.060    digit[2]
    V4                                                                r  digit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/digit_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.737ns  (logic 1.352ns (49.410%)  route 1.385ns (50.590%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.588     1.471    SS/clk_IBUF_BUFG
    SLICE_X4Y16          FDPE                                         r  SS/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  SS/digit_reg[3]/Q
                         net (fo=1, routed)           1.385     2.997    digit_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.208 r  digit_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.208    digit[3]
    W4                                                                r  digit[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/display_num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.742ns  (logic 1.498ns (54.646%)  route 1.244ns (45.354%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.589     1.472    SS/clk_IBUF_BUFG
    SLICE_X5Y15          FDCE                                         r  SS/display_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  SS/display_num_reg[0]/Q
                         net (fo=7, routed)           0.321     1.934    SS/display_num[0]
    SLICE_X10Y14         LUT4 (Prop_lut4_I2_O)        0.048     1.982 r  SS/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.923     2.905    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     4.214 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.214    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/display_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.789ns  (logic 1.418ns (50.860%)  route 1.370ns (49.140%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.588     1.471    SS/clk_IBUF_BUFG
    SLICE_X4Y16          FDCE                                         r  SS/display_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  SS/display_num_reg[3]/Q
                         net (fo=7, routed)           0.328     1.940    SS/display_num[3]
    SLICE_X10Y14         LUT4 (Prop_lut4_I0_O)        0.045     1.985 r  SS/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.043     3.027    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.260 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.260    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/digit_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.795ns  (logic 1.341ns (47.993%)  route 1.453ns (52.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.588     1.471    SS/clk_IBUF_BUFG
    SLICE_X5Y16          FDPE                                         r  SS/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  SS/digit_reg[1]/Q
                         net (fo=1, routed)           1.453     3.066    digit_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.266 r  digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.266    digit[1]
    U4                                                                r  digit[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           659 Endpoints
Min Delay           659 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            KD/key_down_reg[381]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.308ns  (logic 1.454ns (17.498%)  route 6.854ns (82.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_IBUF_inst/O
                         net (fo=643, routed)         6.854     8.308    KD/rst_IBUF
    SLICE_X14Y30         FDCE                                         f  KD/key_down_reg[381]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.439     4.780    KD/clk_IBUF_BUFG
    SLICE_X14Y30         FDCE                                         r  KD/key_down_reg[381]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            KD/key_down_reg[382]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.308ns  (logic 1.454ns (17.498%)  route 6.854ns (82.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_IBUF_inst/O
                         net (fo=643, routed)         6.854     8.308    KD/rst_IBUF
    SLICE_X14Y30         FDCE                                         f  KD/key_down_reg[382]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.439     4.780    KD/clk_IBUF_BUFG
    SLICE_X14Y30         FDCE                                         r  KD/key_down_reg[382]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            KD/key_down_reg[383]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.308ns  (logic 1.454ns (17.498%)  route 6.854ns (82.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_IBUF_inst/O
                         net (fo=643, routed)         6.854     8.308    KD/rst_IBUF
    SLICE_X14Y30         FDCE                                         f  KD/key_down_reg[383]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.439     4.780    KD/clk_IBUF_BUFG
    SLICE_X14Y30         FDCE                                         r  KD/key_down_reg[383]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            KD/key_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.169ns  (logic 1.454ns (17.795%)  route 6.716ns (82.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_IBUF_inst/O
                         net (fo=643, routed)         6.716     8.169    KD/rst_IBUF
    SLICE_X12Y31         FDCE                                         f  KD/key_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.440     4.781    KD/clk_IBUF_BUFG
    SLICE_X12Y31         FDCE                                         r  KD/key_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            KD/key_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.169ns  (logic 1.454ns (17.795%)  route 6.716ns (82.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_IBUF_inst/O
                         net (fo=643, routed)         6.716     8.169    KD/rst_IBUF
    SLICE_X12Y31         FDCE                                         f  KD/key_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.440     4.781    KD/clk_IBUF_BUFG
    SLICE_X12Y31         FDCE                                         r  KD/key_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            KD/key_reg[8]_rep__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.169ns  (logic 1.454ns (17.795%)  route 6.716ns (82.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_IBUF_inst/O
                         net (fo=643, routed)         6.716     8.169    KD/rst_IBUF
    SLICE_X13Y31         FDCE                                         f  KD/key_reg[8]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.440     4.781    KD/clk_IBUF_BUFG
    SLICE_X13Y31         FDCE                                         r  KD/key_reg[8]_rep__0/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            KD/key_reg[8]_rep__1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.169ns  (logic 1.454ns (17.795%)  route 6.716ns (82.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_IBUF_inst/O
                         net (fo=643, routed)         6.716     8.169    KD/rst_IBUF
    SLICE_X13Y31         FDCE                                         f  KD/key_reg[8]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.440     4.781    KD/clk_IBUF_BUFG
    SLICE_X13Y31         FDCE                                         r  KD/key_reg[8]_rep__1/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            KD/key_reg[8]_rep__2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.169ns  (logic 1.454ns (17.795%)  route 6.716ns (82.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_IBUF_inst/O
                         net (fo=643, routed)         6.716     8.169    KD/rst_IBUF
    SLICE_X12Y31         FDCE                                         f  KD/key_reg[8]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.440     4.781    KD/clk_IBUF_BUFG
    SLICE_X12Y31         FDCE                                         r  KD/key_reg[8]_rep__2/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            KD/key_reg[8]_rep__4/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.169ns  (logic 1.454ns (17.795%)  route 6.716ns (82.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_IBUF_inst/O
                         net (fo=643, routed)         6.716     8.169    KD/rst_IBUF
    SLICE_X12Y31         FDCE                                         f  KD/key_reg[8]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.440     4.781    KD/clk_IBUF_BUFG
    SLICE_X12Y31         FDCE                                         r  KD/key_reg[8]_rep__4/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            KD/key_reg[8]_rep__5/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.169ns  (logic 1.454ns (17.795%)  route 6.716ns (82.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_IBUF_inst/O
                         net (fo=643, routed)         6.716     8.169    KD/rst_IBUF
    SLICE_X12Y31         FDCE                                         f  KD/key_reg[8]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.440     4.781    KD/clk_IBUF_BUFG
    SLICE_X12Y31         FDCE                                         r  KD/key_reg[8]_rep__5/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cancel
                            (input port)
  Destination:            DB_C/DFF_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.221ns (42.886%)  route 0.294ns (57.114%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  cancel (IN)
                         net (fo=0)                   0.000     0.000    cancel
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  cancel_IBUF_inst/O
                         net (fo=1, routed)           0.294     0.514    DB_C/D[0]
    SLICE_X1Y14          FDRE                                         r  DB_C/DFF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.861     1.988    DB_C/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  DB_C/DFF_reg[0]/C

Slack:                    inf
  Source:                 add_10
                            (input port)
  Destination:            DB_10/DFF_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.210ns (35.868%)  route 0.375ns (64.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  add_10 (IN)
                         net (fo=0)                   0.000     0.000    add_10
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  add_10_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.584    DB_10/D[0]
    SLICE_X0Y16          FDRE                                         r  DB_10/DFF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.859     1.986    DB_10/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  DB_10/DFF_reg[0]/C

Slack:                    inf
  Source:                 add_5
                            (input port)
  Destination:            DB_5/DFF_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.219ns (37.161%)  route 0.371ns (62.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  add_5 (IN)
                         net (fo=0)                   0.000     0.000    add_5
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  add_5_IBUF_inst/O
                         net (fo=1, routed)           0.371     0.590    DB_5/D[0]
    SLICE_X1Y20          FDRE                                         r  DB_5/DFF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.855     1.982    DB_5/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  DB_5/DFF_reg[0]/C

Slack:                    inf
  Source:                 add_50
                            (input port)
  Destination:            DB_50/DFF_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.219ns (36.784%)  route 0.377ns (63.216%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  add_50 (IN)
                         net (fo=0)                   0.000     0.000    add_50
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  add_50_IBUF_inst/O
                         net (fo=1, routed)           0.377     0.596    DB_50/D[0]
    SLICE_X0Y19          FDRE                                         r  DB_50/DFF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.856     1.983    DB_50/clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  DB_50/DFF_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SS/display_num_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.222ns (35.391%)  route 0.405ns (64.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_IBUF_inst/O
                         net (fo=643, routed)         0.405     0.627    SS/AR[0]
    SLICE_X3Y14          FDCE                                         f  SS/display_num_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.861     1.988    SS/clk_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  SS/display_num_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SS/display_num_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.660ns  (logic 0.222ns (33.616%)  route 0.438ns (66.384%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_IBUF_inst/O
                         net (fo=643, routed)         0.438     0.660    SS/AR[0]
    SLICE_X5Y15          FDCE                                         f  SS/display_num_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.858     1.985    SS/clk_IBUF_BUFG
    SLICE_X5Y15          FDCE                                         r  SS/display_num_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.267ns (38.650%)  route 0.424ns (61.350%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_IBUF_inst/O
                         net (fo=643, routed)         0.424     0.645    OP_50/AR[0]
    SLICE_X1Y20          LUT6 (Prop_lut6_I5_O)        0.045     0.690 r  OP_50/state_i_1/O
                         net (fo=1, routed)           0.000     0.690    OP_50_n_4
    SLICE_X1Y20          FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  state_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SS/digit_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.222ns (30.780%)  route 0.499ns (69.220%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_IBUF_inst/O
                         net (fo=643, routed)         0.499     0.721    SS/AR[0]
    SLICE_X5Y16          FDPE                                         f  SS/digit_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.857     1.984    SS/clk_IBUF_BUFG
    SLICE_X5Y16          FDPE                                         r  SS/digit_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SS/digit_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.222ns (30.780%)  route 0.499ns (69.220%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_IBUF_inst/O
                         net (fo=643, routed)         0.499     0.721    SS/AR[0]
    SLICE_X5Y16          FDPE                                         f  SS/digit_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.857     1.984    SS/clk_IBUF_BUFG
    SLICE_X5Y16          FDPE                                         r  SS/digit_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SS/digit_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.222ns (30.780%)  route 0.499ns (69.220%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_IBUF_inst/O
                         net (fo=643, routed)         0.499     0.721    SS/AR[0]
    SLICE_X5Y16          FDPE                                         f  SS/digit_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.857     1.984    SS/clk_IBUF_BUFG
    SLICE_X5Y16          FDPE                                         r  SS/digit_reg[2]/C





