/*
 * Copyright (c) 2018-2020, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include "tegra194-camera-rbpcv2-ar0820.dtsi"

#define CAM0_PWDN	TEGRA194_MAIN_GPIO(P, 4)
#define CAM1_PWDN	TEGRA194_MAIN_GPIO(P, 5)
#define CAM2_PWDN	TEGRA194_MAIN_GPIO(R, 0)
#define CAM3_PWDN	TEGRA194_MAIN_GPIO(Q, 3)

#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)

/ {
	i2c@3180000{
		tca9548@77 {
			compatible = "nxp,pca9548";
			reg = <0x77>;
			#address-cells = <1>;
			#size-cells = <0>;
			/*			vif-supply = <&p3509_vdd_sys_en>; */
			/*			vcc-supply = <&p3509_vdd_sys_en>; */
			vcc_lp = "vif";
			skip_mux_detect = "yes";
			force_bus_start = <CAMERA_I2C_MUX_BUS(0)>;
			status = "okay";

			i2c@0 {
				reg = <0>;
				i2c-mux,deselect-on-exit;
				#address-cells = <1>;
				#size-cells = <0>;

				max929x@48 {
					compatible = "nvidia,max929x";
					reg = <0x48>;
					/* pwdn-gpios = <&tegra_main_gpio MAX9296_PWDN GPIO_ACTIVE_LOW>; */
				};

				ar0820@28 {
					/* Define any required hw resources needed by driver */
					/* ie. clocks, io pins, power sources */
					clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>,
							 <&bpmp_clks TEGRA194_CLK_PLLP_OUT0>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
				};
				ar0820@2a {
					/* Define any required hw resources needed by driver */
					/* ie. clocks, io pins, power sources */
					clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>,
							 <&bpmp_clks TEGRA194_CLK_PLLP_OUT0>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
				};
			};

			i2c@1 {
				reg = <1>;
				i2c-mux,deselect-on-exit;
				#address-cells = <1>;
				#size-cells = <0>;

				max929x@48 {
					compatible = "nvidia,max929x";
					reg = <0x48>;
					/* pwdn-gpios = <&tegra_main_gpio MAX9296_PWDN GPIO_ACTIVE_LOW>; */
				};

				ar0820@28 {
					/* Define any required hw resources needed by driver */
					/* ie. clocks, io pins, power sources */
					clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>,
							 <&bpmp_clks TEGRA194_CLK_PLLP_OUT0>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
				};
				ar0820@2a {
					/* Define any required hw resources needed by driver */
					/* ie. clocks, io pins, power sources */
					clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>,
							 <&bpmp_clks TEGRA194_CLK_PLLP_OUT0>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
				};
			};

			i2c@2 {
				reg = <2>;
				i2c-mux,deselect-on-exit;
				#address-cells = <1>;
				#size-cells = <0>;

				max929x@48 {
					compatible = "nvidia,max929x";
					reg = <0x48>;
					/* pwdn-gpios = <&tegra_main_gpio MAX9296_PWDN GPIO_ACTIVE_LOW>; */
				};

				ar0820@28 {
					/* Define any required hw resources needed by driver */
					/* ie. clocks, io pins, power sources */
					clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>,
							 <&bpmp_clks TEGRA194_CLK_PLLP_OUT0>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
				};
				ar0820@2a {
					/* Define any required hw resources needed by driver */
					/* ie. clocks, io pins, power sources */
					clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>,
							 <&bpmp_clks TEGRA194_CLK_PLLP_OUT0>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
				};
			};
		};
	};

	gpio@2200000 {
		camera-control-output-low {
			gpio-hog;
			output-low;
			gpios = <CAM0_PWDN 0 CAM1_PWDN 0 CAM2_PWDN 0 CAM3_PWDN 0>;
			label = "cam0-pwdn","cam1-pwdn","cam2-pwdn","cam3-pwdn";
		};
	};
};