vendor_name = ModelSim
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_3_bits.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_ff_d.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_4.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg_ac.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_linha.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_coluna.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_ff_t.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_2_bits.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_1.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_2.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_7.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_3.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_4.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_5.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_4_at.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_6_bits.v
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/Waveform.vwf
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/Waveform1.vwf
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/Waveform2.vwf
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/Waveform3.vwf
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/Waveform4.vwf
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/Waveform5.vwf
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/Waveform6.vwf
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/Waveform7.vwf
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/Waveform8.vwf
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/Waveform9.vwf
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/Waveform10.vwf
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/Waveform11.vwf
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/Waveform12.vwf
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/Waveform13.vwf
source_file = 1, C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/db/MI-CircuitosDigitais-Problema-2.cbx.xml
design_name = pbl
instance = comp, \clk~I , clk, pbl, 1
instance = comp, \div_1|ff_1|q , div_1|ff_1|q, pbl, 1
instance = comp, \hh1[1]~I , hh1[1], pbl, 1
instance = comp, \hh1[0]~I , hh1[0], pbl, 1
instance = comp, \count_2_bits_1|ff_1|q , count_2_bits_1|ff_1|q, pbl, 1
instance = comp, \count_2_bits_1|ff_2|q , count_2_bits_1|ff_2|q, pbl, 1
instance = comp, \button_count~I , button_count, pbl, 1
instance = comp, \count_6_bits_1|ff_1|q , count_6_bits_1|ff_1|q, pbl, 1
instance = comp, \count_6_bits_1|ff_2|q , count_6_bits_1|ff_2|q, pbl, 1
instance = comp, \count_6_bits_1|ff_3|q , count_6_bits_1|ff_3|q, pbl, 1
instance = comp, \gate_0_reset|WideAnd0~0 , gate_0_reset|WideAnd0~0, pbl, 1
instance = comp, \button_confirmation~I , button_confirmation, pbl, 1
instance = comp, \demux_button_confirmation|gate_3|WideAnd0 , demux_button_confirmation|gate_3|WideAnd0, pbl, 1
instance = comp, \count_6_bits_1|ff_6|q~0 , count_6_bits_1|ff_6|q~0, pbl, 1
instance = comp, \count_6_bits_1|ff_6|q , count_6_bits_1|ff_6|q, pbl, 1
instance = comp, \count_6_bits_1|ff_4|q , count_6_bits_1|ff_4|q, pbl, 1
instance = comp, \count_6_bits_1|ff_5|q , count_6_bits_1|ff_5|q, pbl, 1
instance = comp, \mod_sel_demux_1_16_1|gate_2|S , mod_sel_demux_1_16_1|gate_2|S, pbl, 1
instance = comp, \mux_3|gate_5|WideOr0~0 , mux_3|gate_5|WideOr0~0, pbl, 1
instance = comp, \mux_3|gate_5|WideOr0~1 , mux_3|gate_5|WideOr0~1, pbl, 1
instance = comp, \mux_3|gate_5|WideOr0~2 , mux_3|gate_5|WideOr0~2, pbl, 1
instance = comp, \mux_2|gate_5|WideOr0~0 , mux_2|gate_5|WideOr0~0, pbl, 1
instance = comp, \mux_2|gate_5|WideOr0~1 , mux_2|gate_5|WideOr0~1, pbl, 1
instance = comp, \mux_4|gate_5|WideOr0~0 , mux_4|gate_5|WideOr0~0, pbl, 1
instance = comp, \mux_4|gate_5|WideOr0~1 , mux_4|gate_5|WideOr0~1, pbl, 1
instance = comp, \mod_coord_col_1|gate_7|S , mod_coord_col_1|gate_7|S, pbl, 1
instance = comp, \mux_4|gate_5|WideOr0~2 , mux_4|gate_5|WideOr0~2, pbl, 1
instance = comp, \mux_1|gate_5|WideOr0~0 , mux_1|gate_5|WideOr0~0, pbl, 1
instance = comp, \mux_1|gate_5|WideOr0~1 , mux_1|gate_5|WideOr0~1, pbl, 1
instance = comp, \decodificador_bcd_ex_1|gate_34|WideOr0~0 , decodificador_bcd_ex_1|gate_34|WideOr0~0, pbl, 1
instance = comp, \decodificador_bcd_ex_1|gate_29|WideOr0~0 , decodificador_bcd_ex_1|gate_29|WideOr0~0, pbl, 1
instance = comp, \decodificador_bcd_ex_1|gate_24|WideOr0~0 , decodificador_bcd_ex_1|gate_24|WideOr0~0, pbl, 1
instance = comp, \decodificador_bcd_ex_1|gate_24|WideOr0~1 , decodificador_bcd_ex_1|gate_24|WideOr0~1, pbl, 1
instance = comp, \decodificador_bcd_ex_1|gate_19|WideOr0~0 , decodificador_bcd_ex_1|gate_19|WideOr0~0, pbl, 1
instance = comp, \decodificador_bcd_ex_1|gate_13|WideOr0~0 , decodificador_bcd_ex_1|gate_13|WideOr0~0, pbl, 1
instance = comp, \decodificador_bcd_ex_1|gate_8|WideOr0~0 , decodificador_bcd_ex_1|gate_8|WideOr0~0, pbl, 1
instance = comp, \decodificador_bcd_ex_1|gate_4|WideOr0~0 , decodificador_bcd_ex_1|gate_4|WideOr0~0, pbl, 1
instance = comp, \demux_button_confirmation|gate_3|WideAnd0~0 , demux_button_confirmation|gate_3|WideAnd0~0, pbl, 1
instance = comp, \count_3_bits_1|ff_2|q , count_3_bits_1|ff_2|q, pbl, 1
instance = comp, \count_3_bits_1|ff_3|q , count_3_bits_1|ff_3|q, pbl, 1
instance = comp, \count_3_bits_1|ff_1|q , count_3_bits_1|ff_1|q, pbl, 1
instance = comp, \mux_9|gate_1|WideAnd0~0 , mux_9|gate_1|WideAnd0~0, pbl, 1
instance = comp, \mux_9|gate_1|WideAnd0~1 , mux_9|gate_1|WideAnd0~1, pbl, 1
instance = comp, \mux_9|gate_1|WideAnd0~2 , mux_9|gate_1|WideAnd0~2, pbl, 1
instance = comp, \mux_9|gate_1|WideAnd0~3 , mux_9|gate_1|WideAnd0~3, pbl, 1
instance = comp, \mux_9|gate_1|WideAnd0~4 , mux_9|gate_1|WideAnd0~4, pbl, 1
instance = comp, \demux_button_confirmation|gate_2|WideAnd0 , demux_button_confirmation|gate_2|WideAnd0, pbl, 1
instance = comp, \hh2[1]~I , hh2[1], pbl, 1
instance = comp, \demux_button_confirmation|gate_4|WideAnd0 , demux_button_confirmation|gate_4|WideAnd0, pbl, 1
instance = comp, \hh2[0]~I , hh2[0], pbl, 1
instance = comp, \reg_matriz_po_1|ff_31|q , reg_matriz_po_1|ff_31|q, pbl, 1
instance = comp, \mux_35|gate_5|WideOr0~4 , mux_35|gate_5|WideOr0~4, pbl, 1
instance = comp, \mod_sel_demux_1_16_1|gate_24|S~2 , mod_sel_demux_1_16_1|gate_24|S~2, pbl, 1
instance = comp, \mod_sel_demux_1_16_1|gate_24|S~3 , mod_sel_demux_1_16_1|gate_24|S~3, pbl, 1
instance = comp, \mod_sel_demux_1_16_1|gate_24|S~4 , mod_sel_demux_1_16_1|gate_24|S~4, pbl, 1
instance = comp, \mod_sel_demux_1_16_1|gate_39|WideOr0~0 , mod_sel_demux_1_16_1|gate_39|WideOr0~0, pbl, 1
instance = comp, \mod_sel_demux_1_4_1|gate_15|S~0 , mod_sel_demux_1_4_1|gate_15|S~0, pbl, 1
instance = comp, \mod_sel_demux_1_16_1|gate_39|WideOr0~3 , mod_sel_demux_1_16_1|gate_39|WideOr0~3, pbl, 1
instance = comp, \mod_sel_demux_1_16_1|gate_39|WideOr0~1 , mod_sel_demux_1_16_1|gate_39|WideOr0~1, pbl, 1
instance = comp, \mod_sel_demux_1_16_1|gate_39|WideOr0~2 , mod_sel_demux_1_16_1|gate_39|WideOr0~2, pbl, 1
instance = comp, \mod_sel_demux_1_16_1|gate_39|WideOr0~4 , mod_sel_demux_1_16_1|gate_39|WideOr0~4, pbl, 1
instance = comp, \demux_11|gate_4|WideAnd0~0 , demux_11|gate_4|WideAnd0~0, pbl, 1
instance = comp, \mod_sel_demux_1_4_1|gate_19|WideOr0~0 , mod_sel_demux_1_4_1|gate_19|WideOr0~0, pbl, 1
instance = comp, \mod_sel_demux_1_4_1|gate_13|WideOr0~3 , mod_sel_demux_1_4_1|gate_13|WideOr0~3, pbl, 1
instance = comp, \mod_sel_demux_1_4_1|gate_13|WideOr0~2 , mod_sel_demux_1_4_1|gate_13|WideOr0~2, pbl, 1
instance = comp, \mod_sel_demux_1_4_1|gate_13|WideOr0~4 , mod_sel_demux_1_4_1|gate_13|WideOr0~4, pbl, 1
instance = comp, \mod_sel_demux_1_4_1|gate_13|WideOr0~5 , mod_sel_demux_1_4_1|gate_13|WideOr0~5, pbl, 1
instance = comp, \mod_sel_demux_1_4_1|gate_13|WideOr0~1 , mod_sel_demux_1_4_1|gate_13|WideOr0~1, pbl, 1
instance = comp, \mod_sel_demux_1_4_1|gate_13|WideOr0~0 , mod_sel_demux_1_4_1|gate_13|WideOr0~0, pbl, 1
instance = comp, \demux_13|gate_3|WideAnd0~0 , demux_13|gate_3|WideAnd0~0, pbl, 1
instance = comp, \mod_sel_demux_1_16_1|gate_9|S~0 , mod_sel_demux_1_16_1|gate_9|S~0, pbl, 1
instance = comp, \mod_sel_demux_1_16_1|gate_13|S~0 , mod_sel_demux_1_16_1|gate_13|S~0, pbl, 1
instance = comp, \mod_sel_demux_1_16_1|gate_13|S~1 , mod_sel_demux_1_16_1|gate_13|S~1, pbl, 1
instance = comp, \demux_19|gate_3|WideAnd0 , demux_19|gate_3|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_31|q , reg_matriz_at_1|ff_31|q, pbl, 1
instance = comp, \demux_13|gate_4|WideAnd0~0 , demux_13|gate_4|WideAnd0~0, pbl, 1
instance = comp, \demux_19|gate_4|WideAnd0 , demux_19|gate_4|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_32|q , reg_matriz_at_1|ff_32|q, pbl, 1
instance = comp, \mux_35|gate_5|WideOr0~0 , mux_35|gate_5|WideOr0~0, pbl, 1
instance = comp, \mux_35|gate_5|WideOr0~1 , mux_35|gate_5|WideOr0~1, pbl, 1
instance = comp, \mux_35|gate_5|WideOr0~3 , mux_35|gate_5|WideOr0~3, pbl, 1
instance = comp, \reg_matriz_po_1|ff_11|q~0 , reg_matriz_po_1|ff_11|q~0, pbl, 1
instance = comp, \reg_matriz_po_1|ff_10|q , reg_matriz_po_1|ff_10|q, pbl, 1
instance = comp, \reg_matriz_po_1|ff_33|q , reg_matriz_po_1|ff_33|q, pbl, 1
instance = comp, \mux_35|gate_5|WideOr0~2 , mux_35|gate_5|WideOr0~2, pbl, 1
instance = comp, \mux_35|gate_5|WideOr0~5 , mux_35|gate_5|WideOr0~5, pbl, 1
instance = comp, \demux_11|gate_5|WideAnd0~0 , demux_11|gate_5|WideAnd0~0, pbl, 1
instance = comp, \demux_18|gate_3|WideAnd0 , demux_18|gate_3|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_27|q , reg_matriz_at_1|ff_27|q, pbl, 1
instance = comp, \demux_13|gate_1|WideAnd0~0 , demux_13|gate_1|WideAnd0~0, pbl, 1
instance = comp, \demux_19|gate_1|WideAnd0 , demux_19|gate_1|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_29|q , reg_matriz_at_1|ff_29|q, pbl, 1
instance = comp, \mux_34|gate_5|WideOr0~0 , mux_34|gate_5|WideOr0~0, pbl, 1
instance = comp, \mux_34|gate_5|WideOr0~1 , mux_34|gate_5|WideOr0~1, pbl, 1
instance = comp, \mux_31|gate_5|WideOr0~0 , mux_31|gate_5|WideOr0~0, pbl, 1
instance = comp, \demux_13|gate_2|WideAnd0~0 , demux_13|gate_2|WideAnd0~0, pbl, 1
instance = comp, \demux_19|gate_2|WideAnd0 , demux_19|gate_2|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_30|q , reg_matriz_at_1|ff_30|q, pbl, 1
instance = comp, \reg_matriz_po_1|ff_30|q , reg_matriz_po_1|ff_30|q, pbl, 1
instance = comp, \mux_34|gate_5|WideOr0~2 , mux_34|gate_5|WideOr0~2, pbl, 1
instance = comp, \reg_matriz_po_1|ff_26|q , reg_matriz_po_1|ff_26|q, pbl, 1
instance = comp, \reg_matriz_po_1|ff_1|q~0 , reg_matriz_po_1|ff_1|q~0, pbl, 1
instance = comp, \reg_matriz_po_1|ff_15|q , reg_matriz_po_1|ff_15|q, pbl, 1
instance = comp, \mux_34|gate_5|WideOr0~3 , mux_34|gate_5|WideOr0~3, pbl, 1
instance = comp, \mux_34|gate_5|WideOr0~4 , mux_34|gate_5|WideOr0~4, pbl, 1
instance = comp, \demux_18|gate_1|WideAnd0 , demux_18|gate_1|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_25|q , reg_matriz_at_1|ff_25|q, pbl, 1
instance = comp, \reg_matriz_po_1|ff_1|q , reg_matriz_po_1|ff_1|q, pbl, 1
instance = comp, \reg_matriz_po_1|ff_19|q , reg_matriz_po_1|ff_19|q, pbl, 1
instance = comp, \mux_33|gate_5|WideOr0~4 , mux_33|gate_5|WideOr0~4, pbl, 1
instance = comp, \mux_33|gate_5|WideOr0~5 , mux_33|gate_5|WideOr0~5, pbl, 1
instance = comp, \demux_17|gate_4|WideAnd0 , demux_17|gate_4|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_24|q , reg_matriz_at_1|ff_24|q, pbl, 1
instance = comp, \demux_17|gate_3|WideAnd0 , demux_17|gate_3|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_23|q , reg_matriz_at_1|ff_23|q, pbl, 1
instance = comp, \demux_17|gate_2|WideAnd0 , demux_17|gate_2|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_22|q , reg_matriz_at_1|ff_22|q, pbl, 1
instance = comp, \demux_17|gate_1|WideAnd0 , demux_17|gate_1|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_21|q , reg_matriz_at_1|ff_21|q, pbl, 1
instance = comp, \mux_33|gate_5|WideOr0~1 , mux_33|gate_5|WideOr0~1, pbl, 1
instance = comp, \mux_33|gate_5|WideOr0~2 , mux_33|gate_5|WideOr0~2, pbl, 1
instance = comp, \mux_33|gate_5|WideOr0~3 , mux_33|gate_5|WideOr0~3, pbl, 1
instance = comp, \mux_33|gate_5|WideOr0~6 , mux_33|gate_5|WideOr0~6, pbl, 1
instance = comp, \demux_11|gate_2|WideAnd0~2 , demux_11|gate_2|WideAnd0~2, pbl, 1
instance = comp, \demux_16|gate_4|WideAnd0 , demux_16|gate_4|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_20|q , reg_matriz_at_1|ff_20|q, pbl, 1
instance = comp, \mux_32|gate_5|WideOr0~2 , mux_32|gate_5|WideOr0~2, pbl, 1
instance = comp, \demux_16|gate_2|WideAnd0 , demux_16|gate_2|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_18|q , reg_matriz_at_1|ff_18|q, pbl, 1
instance = comp, \demux_16|gate_1|WideAnd0 , demux_16|gate_1|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_17|q , reg_matriz_at_1|ff_17|q, pbl, 1
instance = comp, \demux_15|gate_4|WideAnd0 , demux_15|gate_4|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_16|q , reg_matriz_at_1|ff_16|q, pbl, 1
instance = comp, \mux_32|gate_5|WideOr0~3 , mux_32|gate_5|WideOr0~3, pbl, 1
instance = comp, \demux_16|gate_3|WideAnd0 , demux_16|gate_3|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_19|q , reg_matriz_at_1|ff_19|q, pbl, 1
instance = comp, \mux_32|gate_5|WideOr0~4 , mux_32|gate_5|WideOr0~4, pbl, 1
instance = comp, \mux_32|gate_5|WideOr0~5 , mux_32|gate_5|WideOr0~5, pbl, 1
instance = comp, \mux_9|gate_1|WideAnd0~5 , mux_9|gate_1|WideAnd0~5, pbl, 1
instance = comp, \reg_matriz_po_1|ff_11|q , reg_matriz_po_1|ff_11|q, pbl, 1
instance = comp, \mux_32|gate_5|WideOr0~1 , mux_32|gate_5|WideOr0~1, pbl, 1
instance = comp, \mux_32|gate_5|WideOr0~6 , mux_32|gate_5|WideOr0~6, pbl, 1
instance = comp, \mux_31|gate_5|WideOr0~2 , mux_31|gate_5|WideOr0~2, pbl, 1
instance = comp, \reg_matriz_po_1|ff_14|q , reg_matriz_po_1|ff_14|q, pbl, 1
instance = comp, \mux_31|gate_5|WideOr0~1 , mux_31|gate_5|WideOr0~1, pbl, 1
instance = comp, \mux_31|gate_5|WideOr0~3 , mux_31|gate_5|WideOr0~3, pbl, 1
instance = comp, \demux_14|gate_3|WideAnd0 , demux_14|gate_3|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_11|q , reg_matriz_at_1|ff_11|q, pbl, 1
instance = comp, \demux_15|gate_1|WideAnd0 , demux_15|gate_1|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_13|q , reg_matriz_at_1|ff_13|q, pbl, 1
instance = comp, \mux_31|gate_5|WideOr0~4 , mux_31|gate_5|WideOr0~4, pbl, 1
instance = comp, \demux_15|gate_2|WideAnd0 , demux_15|gate_2|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_14|q , reg_matriz_at_1|ff_14|q, pbl, 1
instance = comp, \demux_14|gate_4|WideAnd0 , demux_14|gate_4|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_12|q , reg_matriz_at_1|ff_12|q, pbl, 1
instance = comp, \mux_31|gate_5|WideOr0~5 , mux_31|gate_5|WideOr0~5, pbl, 1
instance = comp, \mux_31|gate_5|WideOr0~6 , mux_31|gate_5|WideOr0~6, pbl, 1
instance = comp, \demux_15|gate_3|WideAnd0 , demux_15|gate_3|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_15|q , reg_matriz_at_1|ff_15|q, pbl, 1
instance = comp, \mux_31|gate_5|WideOr0~7 , mux_31|gate_5|WideOr0~7, pbl, 1
instance = comp, \mux_31|gate_5|WideOr0~8 , mux_31|gate_5|WideOr0~8, pbl, 1
instance = comp, \demux_14|gate_2|WideAnd0 , demux_14|gate_2|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_10|q , reg_matriz_at_1|ff_10|q, pbl, 1
instance = comp, \mux_30|gate_5|WideOr0~2 , mux_30|gate_5|WideOr0~2, pbl, 1
instance = comp, \demux_13|gate_4|WideAnd0 , demux_13|gate_4|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_8|q , reg_matriz_at_1|ff_8|q, pbl, 1
instance = comp, \demux_14|gate_1|WideAnd0 , demux_14|gate_1|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_9|q , reg_matriz_at_1|ff_9|q, pbl, 1
instance = comp, \demux_13|gate_2|WideAnd0 , demux_13|gate_2|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_6|q , reg_matriz_at_1|ff_6|q, pbl, 1
instance = comp, \demux_13|gate_3|WideAnd0 , demux_13|gate_3|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_7|q , reg_matriz_at_1|ff_7|q, pbl, 1
instance = comp, \mux_30|gate_5|WideOr0~3 , mux_30|gate_5|WideOr0~3, pbl, 1
instance = comp, \mux_30|gate_5|WideOr0~4 , mux_30|gate_5|WideOr0~4, pbl, 1
instance = comp, \mux_30|gate_5|WideOr0~5 , mux_30|gate_5|WideOr0~5, pbl, 1
instance = comp, \mux_30|gate_5|WideOr0~0 , mux_30|gate_5|WideOr0~0, pbl, 1
instance = comp, \mux_30|gate_5|WideOr0~1 , mux_30|gate_5|WideOr0~1, pbl, 1
instance = comp, \mux_30|gate_5|WideOr0~6 , mux_30|gate_5|WideOr0~6, pbl, 1
instance = comp, \mux_29|gate_5|WideOr0~0 , mux_29|gate_5|WideOr0~0, pbl, 1
instance = comp, \mux_29|gate_5|WideOr0~1 , mux_29|gate_5|WideOr0~1, pbl, 1
instance = comp, \demux_13|gate_1|WideAnd0 , demux_13|gate_1|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_5|q , reg_matriz_at_1|ff_5|q, pbl, 1
instance = comp, \mux_29|gate_5|WideOr0~5 , mux_29|gate_5|WideOr0~5, pbl, 1
instance = comp, \demux_12|gate_1|WideAnd0 , demux_12|gate_1|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_1|q , reg_matriz_at_1|ff_1|q, pbl, 1
instance = comp, \demux_12|gate_2|WideAnd0 , demux_12|gate_2|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_2|q , reg_matriz_at_1|ff_2|q, pbl, 1
instance = comp, \mux_29|gate_5|WideOr0~2 , mux_29|gate_5|WideOr0~2, pbl, 1
instance = comp, \demux_12|gate_3|WideAnd0 , demux_12|gate_3|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_3|q , reg_matriz_at_1|ff_3|q, pbl, 1
instance = comp, \demux_12|gate_4|WideAnd0 , demux_12|gate_4|WideAnd0, pbl, 1
instance = comp, \reg_matriz_at_1|ff_4|q , reg_matriz_at_1|ff_4|q, pbl, 1
instance = comp, \mux_29|gate_5|WideOr0~3 , mux_29|gate_5|WideOr0~3, pbl, 1
instance = comp, \mux_29|gate_5|WideOr0~4 , mux_29|gate_5|WideOr0~4, pbl, 1
instance = comp, \mux_29|gate_5|WideOr0~6 , mux_29|gate_5|WideOr0~6, pbl, 1
instance = comp, \out_7seg[0]~I , out_7seg[0], pbl, 1
instance = comp, \out_7seg[1]~I , out_7seg[1], pbl, 1
instance = comp, \out_7seg[2]~I , out_7seg[2], pbl, 1
instance = comp, \out_7seg[3]~I , out_7seg[3], pbl, 1
instance = comp, \out_7seg[4]~I , out_7seg[4], pbl, 1
instance = comp, \out_7seg[5]~I , out_7seg[5], pbl, 1
instance = comp, \out_7seg[6]~I , out_7seg[6], pbl, 1
instance = comp, \out_7seg[7]~I , out_7seg[7], pbl, 1
instance = comp, \out_7seg_ac[0]~I , out_7seg_ac[0], pbl, 1
instance = comp, \out_7seg_ac[1]~I , out_7seg_ac[1], pbl, 1
instance = comp, \out_7seg_ac[2]~I , out_7seg_ac[2], pbl, 1
instance = comp, \out_7seg_ac[3]~I , out_7seg_ac[3], pbl, 1
instance = comp, \m_col[0]~I , m_col[0], pbl, 1
instance = comp, \m_col[1]~I , m_col[1], pbl, 1
instance = comp, \m_col[2]~I , m_col[2], pbl, 1
instance = comp, \m_col[3]~I , m_col[3], pbl, 1
instance = comp, \m_col[4]~I , m_col[4], pbl, 1
instance = comp, \m_line[0]~I , m_line[0], pbl, 1
instance = comp, \m_line[1]~I , m_line[1], pbl, 1
instance = comp, \m_line[2]~I , m_line[2], pbl, 1
instance = comp, \m_line[3]~I , m_line[3], pbl, 1
instance = comp, \m_line[4]~I , m_line[4], pbl, 1
instance = comp, \m_line[5]~I , m_line[5], pbl, 1
instance = comp, \m_line[6]~I , m_line[6], pbl, 1
instance = comp, \rgb_output[0]~I , rgb_output[0], pbl, 1
instance = comp, \rgb_output[1]~I , rgb_output[1], pbl, 1
