Classic Timing Analyzer report for ProjetoSD
Wed Oct 24 15:19:37 2018
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                   ;
+------------------------------+-------+---------------+-------------+--------------------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From               ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------------------+----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 9.791 ns    ; Vetor2Subtrador[1] ; Overflow ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;                    ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------------------+----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------+
; tpd                                                                                  ;
+-------+-------------------+-----------------+--------------------+-------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From               ; To                ;
+-------+-------------------+-----------------+--------------------+-------------------+
; N/A   ; None              ; 9.791 ns        ; Vetor2Subtrador[1] ; Overflow          ;
; N/A   ; None              ; 9.415 ns        ; Vetor2Subtrador[2] ; Overflow          ;
; N/A   ; None              ; 9.293 ns        ; Vetor2Subtrador[1] ; SaidaSubtrador[1] ;
; N/A   ; None              ; 9.252 ns        ; Vetor1Subtrador[1] ; Overflow          ;
; N/A   ; None              ; 9.214 ns        ; Vetor2Subtrador[0] ; Overflow          ;
; N/A   ; None              ; 9.194 ns        ; Vetor2Subtrador[3] ; Overflow          ;
; N/A   ; None              ; 9.151 ns        ; Vetor1Subtrador[0] ; Overflow          ;
; N/A   ; None              ; 9.142 ns        ; Vetor1Subtrador[1] ; SaidaSubtrador[2] ;
; N/A   ; None              ; 9.114 ns        ; Vetor1Subtrador[2] ; Overflow          ;
; N/A   ; None              ; 9.106 ns        ; Vetor2Subtrador[2] ; SaidaSubtrador[2] ;
; N/A   ; None              ; 9.046 ns        ; Vetor2Subtrador[1] ; SaidaSubtrador[2] ;
; N/A   ; None              ; 9.032 ns        ; Vetor1Subtrador[0] ; SaidaSubtrador[2] ;
; N/A   ; None              ; 8.993 ns        ; Vetor1Subtrador[2] ; SaidaSubtrador[2] ;
; N/A   ; None              ; 8.969 ns        ; Vetor1Subtrador[0] ; SaidaSubtrador[1] ;
; N/A   ; None              ; 8.955 ns        ; Vetor1Subtrador[3] ; Overflow          ;
; N/A   ; None              ; 8.946 ns        ; Vetor1Subtrador[0] ; SaidaSubtrador[0] ;
; N/A   ; None              ; 8.907 ns        ; Vetor1Subtrador[1] ; SaidaSubtrador[1] ;
; N/A   ; None              ; 8.906 ns        ; Vetor2Subtrador[1] ; SaidaSubtrador[3] ;
; N/A   ; None              ; 8.734 ns        ; Vetor2Subtrador[0] ; SaidaSubtrador[2] ;
; N/A   ; None              ; 8.714 ns        ; Vetor2Subtrador[0] ; SaidaSubtrador[1] ;
; N/A   ; None              ; 8.692 ns        ; Vetor2Subtrador[0] ; SaidaSubtrador[0] ;
; N/A   ; None              ; 8.530 ns        ; Vetor2Subtrador[2] ; SaidaSubtrador[3] ;
; N/A   ; None              ; 8.357 ns        ; Vetor1Subtrador[1] ; SaidaSubtrador[3] ;
; N/A   ; None              ; 8.350 ns        ; Vetor2Subtrador[3] ; SaidaSubtrador[3] ;
; N/A   ; None              ; 8.329 ns        ; Vetor2Subtrador[0] ; SaidaSubtrador[3] ;
; N/A   ; None              ; 8.256 ns        ; Vetor1Subtrador[0] ; SaidaSubtrador[3] ;
; N/A   ; None              ; 8.219 ns        ; Vetor1Subtrador[2] ; SaidaSubtrador[3] ;
; N/A   ; None              ; 7.993 ns        ; Vetor1Subtrador[3] ; SaidaSubtrador[3] ;
+-------+-------------------+-----------------+--------------------+-------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Oct 24 15:19:37 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoSD -c ProjetoSD --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Longest tpd from source pin "Vetor2Subtrador[1]" to destination pin "Overflow" is 9.791 ns
    Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U17; Fanout = 4; PIN Node = 'Vetor2Subtrador[1]'
    Info: 2: + IC(4.030 ns) + CELL(0.366 ns) = 5.206 ns; Loc. = LCCOMB_X18_Y4_N0; Fanout = 2; COMB Node = 'Complemento:inst|FullAdder:inst1|inst10'
    Info: 3: + IC(0.276 ns) + CELL(0.346 ns) = 5.828 ns; Loc. = LCCOMB_X18_Y4_N24; Fanout = 1; COMB Node = 'inst2'
    Info: 4: + IC(1.809 ns) + CELL(2.154 ns) = 9.791 ns; Loc. = PIN_T2; Fanout = 0; PIN Node = 'Overflow'
    Info: Total cell delay = 3.676 ns ( 37.54 % )
    Info: Total interconnect delay = 6.115 ns ( 62.46 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 291 megabytes
    Info: Processing ended: Wed Oct 24 15:19:38 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


