# compile vhdl design source files
vhdl2019 xil_defaultlib  \
"../../../../BScThesis.srcs/sources_1/new/initial_permutation.vhd" \

vhdl xil_defaultlib  \
"../../../../BScThesis.srcs/sim_1/new/tb_initial_permutation.vhd" \

# Do not sort compile order
nosort
