
Project2Robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000711c  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001ec  20070000  0008711c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          000083d4  200701f0  00087310  000101f0  2**3
                  ALLOC
  3 .stack        00002004  200785c4  0008f6e4  000101f0  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  000101ec  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010215  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001e10e  00000000  00000000  00010270  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004fe5  00000000  00000000  0002e37e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000a82c  00000000  00000000  00033363  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000012d8  00000000  00000000  0003db8f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001178  00000000  00000000  0003ee67  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0000e60e  00000000  00000000  0003ffdf  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001f75a  00000000  00000000  0004e5ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00069ec2  00000000  00000000  0006dd47  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00003460  00000000  00000000  000d7c0c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007a5c8 	.word	0x2007a5c8
   80004:	00081c79 	.word	0x00081c79
   80008:	00081c75 	.word	0x00081c75
   8000c:	00081c75 	.word	0x00081c75
   80010:	00081c75 	.word	0x00081c75
   80014:	00081c75 	.word	0x00081c75
   80018:	00081c75 	.word	0x00081c75
	...
   8002c:	00081f65 	.word	0x00081f65
   80030:	00081c75 	.word	0x00081c75
   80034:	00000000 	.word	0x00000000
   80038:	00081fe1 	.word	0x00081fe1
   8003c:	0008201d 	.word	0x0008201d
   80040:	00081c75 	.word	0x00081c75
   80044:	00081c75 	.word	0x00081c75
   80048:	00081c75 	.word	0x00081c75
   8004c:	00081c75 	.word	0x00081c75
   80050:	00081c75 	.word	0x00081c75
   80054:	00081c75 	.word	0x00081c75
   80058:	00081c75 	.word	0x00081c75
   8005c:	00081c75 	.word	0x00081c75
   80060:	00081c75 	.word	0x00081c75
   80064:	00081c75 	.word	0x00081c75
   80068:	00000000 	.word	0x00000000
   8006c:	00081861 	.word	0x00081861
   80070:	00081875 	.word	0x00081875
   80074:	00081889 	.word	0x00081889
   80078:	0008189d 	.word	0x0008189d
	...
   80084:	00083431 	.word	0x00083431
   80088:	00081c75 	.word	0x00081c75
   8008c:	00081c75 	.word	0x00081c75
   80090:	00081c75 	.word	0x00081c75
   80094:	00081c75 	.word	0x00081c75
   80098:	00081c75 	.word	0x00081c75
   8009c:	00081c75 	.word	0x00081c75
   800a0:	00081c75 	.word	0x00081c75
   800a4:	00000000 	.word	0x00000000
   800a8:	00081c75 	.word	0x00081c75
   800ac:	00081c75 	.word	0x00081c75
   800b0:	00081c75 	.word	0x00081c75
   800b4:	00081c75 	.word	0x00081c75
   800b8:	00081c75 	.word	0x00081c75
   800bc:	00081c75 	.word	0x00081c75
   800c0:	00081c75 	.word	0x00081c75
   800c4:	00081c75 	.word	0x00081c75
   800c8:	00081c75 	.word	0x00081c75
   800cc:	00081c75 	.word	0x00081c75
   800d0:	00081c75 	.word	0x00081c75
   800d4:	00081c75 	.word	0x00081c75
   800d8:	00081c75 	.word	0x00081c75
   800dc:	00081c75 	.word	0x00081c75
   800e0:	00081c75 	.word	0x00081c75
   800e4:	00081c75 	.word	0x00081c75
   800e8:	00081c75 	.word	0x00081c75
   800ec:	00081c75 	.word	0x00081c75
   800f0:	00081c75 	.word	0x00081c75

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200701f0 	.word	0x200701f0
   80110:	00000000 	.word	0x00000000
   80114:	0008711c 	.word	0x0008711c

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	0008711c 	.word	0x0008711c
   8013c:	200701f4 	.word	0x200701f4
   80140:	0008711c 	.word	0x0008711c
   80144:	00000000 	.word	0x00000000

00080148 <pin_edge_handler1>:
* The interrupt service routine. 
* Reads the timer counter every time the ISR fires. Resets/restarts the clock
* and maintains a counter.
**************************************************************************/
void pin_edge_handler1()
{
   80148:	b510      	push	{r4, lr}
	timerLeftWheel = tc_read_cv(TC0, 0);
   8014a:	4c08      	ldr	r4, [pc, #32]	; (8016c <pin_edge_handler1+0x24>)
   8014c:	4620      	mov	r0, r4
   8014e:	2100      	movs	r1, #0
   80150:	4b07      	ldr	r3, [pc, #28]	; (80170 <pin_edge_handler1+0x28>)
   80152:	4798      	blx	r3
   80154:	4b07      	ldr	r3, [pc, #28]	; (80174 <pin_edge_handler1+0x2c>)
   80156:	6018      	str	r0, [r3, #0]
	tc_start(TC0, 0);
   80158:	4620      	mov	r0, r4
   8015a:	2100      	movs	r1, #0
   8015c:	4b06      	ldr	r3, [pc, #24]	; (80178 <pin_edge_handler1+0x30>)
   8015e:	4798      	blx	r3
	counterLeftWheel++;		
   80160:	4b06      	ldr	r3, [pc, #24]	; (8017c <pin_edge_handler1+0x34>)
   80162:	681a      	ldr	r2, [r3, #0]
   80164:	3201      	adds	r2, #1
   80166:	601a      	str	r2, [r3, #0]
   80168:	bd10      	pop	{r4, pc}
   8016a:	bf00      	nop
   8016c:	40080000 	.word	0x40080000
   80170:	000808e9 	.word	0x000808e9
   80174:	20078590 	.word	0x20078590
   80178:	000808d9 	.word	0x000808d9
   8017c:	20078598 	.word	0x20078598

00080180 <configure_tc_LeftWheel>:

/**************************************************************************
* Initialize the timer counter.
**************************************************************************/
void configure_tc_LeftWheel(void)
{
   80180:	b510      	push	{r4, lr}
	pmc_set_writeprotect(false);
   80182:	2000      	movs	r0, #0
   80184:	4b07      	ldr	r3, [pc, #28]	; (801a4 <configure_tc_LeftWheel+0x24>)
   80186:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC0);
   80188:	201b      	movs	r0, #27
   8018a:	4b07      	ldr	r3, [pc, #28]	; (801a8 <configure_tc_LeftWheel+0x28>)
   8018c:	4798      	blx	r3
	tc_init(TC0,0,TC_CMR_TCCLKS_TIMER_CLOCK3);		 /* TC0, channel 0, TCLK3 */
   8018e:	4c07      	ldr	r4, [pc, #28]	; (801ac <configure_tc_LeftWheel+0x2c>)
   80190:	4620      	mov	r0, r4
   80192:	2100      	movs	r1, #0
   80194:	2202      	movs	r2, #2
   80196:	4b06      	ldr	r3, [pc, #24]	; (801b0 <configure_tc_LeftWheel+0x30>)
   80198:	4798      	blx	r3
	tc_set_block_mode(TC0,0);	
   8019a:	4620      	mov	r0, r4
   8019c:	2100      	movs	r1, #0
   8019e:	4b05      	ldr	r3, [pc, #20]	; (801b4 <configure_tc_LeftWheel+0x34>)
   801a0:	4798      	blx	r3
   801a2:	bd10      	pop	{r4, pc}
   801a4:	000819f1 	.word	0x000819f1
   801a8:	00081999 	.word	0x00081999
   801ac:	40080000 	.word	0x40080000
   801b0:	000808b5 	.word	0x000808b5
   801b4:	000808d1 	.word	0x000808d1

000801b8 <configure_interrupt_pio_LeftWheel>:
/**************************************************************************
* Configure the interrupt.
* Digital Pin 13
**************************************************************************/
void configure_interrupt_pio_LeftWheel(void)
{
   801b8:	b530      	push	{r4, r5, lr}
   801ba:	b083      	sub	sp, #12
	pmc_enable_periph_clk(ID_PIOB); //Enable the module clock
   801bc:	200c      	movs	r0, #12
   801be:	4b0e      	ldr	r3, [pc, #56]	; (801f8 <configure_interrupt_pio_LeftWheel+0x40>)
   801c0:	4798      	blx	r3
	pio_set_input(PIOB, PIO_PB27,PIO_PULLUP);
   801c2:	4c0e      	ldr	r4, [pc, #56]	; (801fc <configure_interrupt_pio_LeftWheel+0x44>)
   801c4:	4620      	mov	r0, r4
   801c6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   801ca:	2201      	movs	r2, #1
   801cc:	4b0c      	ldr	r3, [pc, #48]	; (80200 <configure_interrupt_pio_LeftWheel+0x48>)
   801ce:	4798      	blx	r3
	pio_handler_set(PIOB,ID_PIOB,PIO_PB27,PIO_IT_EDGE,pin_edge_handler1);
   801d0:	4b0c      	ldr	r3, [pc, #48]	; (80204 <configure_interrupt_pio_LeftWheel+0x4c>)
   801d2:	9300      	str	r3, [sp, #0]
   801d4:	4620      	mov	r0, r4
   801d6:	210c      	movs	r1, #12
   801d8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   801dc:	2340      	movs	r3, #64	; 0x40
   801de:	4d0a      	ldr	r5, [pc, #40]	; (80208 <configure_interrupt_pio_LeftWheel+0x50>)
   801e0:	47a8      	blx	r5
	pio_enable_interrupt(PIOB,PIO_PB27);
   801e2:	4620      	mov	r0, r4
   801e4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   801e8:	4b08      	ldr	r3, [pc, #32]	; (8020c <configure_interrupt_pio_LeftWheel+0x54>)
   801ea:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   801ec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   801f0:	4b07      	ldr	r3, [pc, #28]	; (80210 <configure_interrupt_pio_LeftWheel+0x58>)
   801f2:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOB_IRQn);
}
   801f4:	b003      	add	sp, #12
   801f6:	bd30      	pop	{r4, r5, pc}
   801f8:	00081999 	.word	0x00081999
   801fc:	400e1000 	.word	0x400e1000
   80200:	00081535 	.word	0x00081535
   80204:	00080149 	.word	0x00080149
   80208:	00081825 	.word	0x00081825
   8020c:	00081649 	.word	0x00081649
   80210:	e000e100 	.word	0xe000e100

00080214 <pin_edge_handler>:
* The interrupt service routine.
* Reads the timer counter every time the ISR fires. Resets/restarts the clock
* and maintains a counter.
**************************************************************************/
void pin_edge_handler()
{	
   80214:	b510      	push	{r4, lr}
	timerRightWheel = tc_read_cv(TC2, 0);
   80216:	4c08      	ldr	r4, [pc, #32]	; (80238 <pin_edge_handler+0x24>)
   80218:	4620      	mov	r0, r4
   8021a:	2100      	movs	r1, #0
   8021c:	4b07      	ldr	r3, [pc, #28]	; (8023c <pin_edge_handler+0x28>)
   8021e:	4798      	blx	r3
   80220:	4b07      	ldr	r3, [pc, #28]	; (80240 <pin_edge_handler+0x2c>)
   80222:	6018      	str	r0, [r3, #0]
	tc_start(TC2, 0);
   80224:	4620      	mov	r0, r4
   80226:	2100      	movs	r1, #0
   80228:	4b06      	ldr	r3, [pc, #24]	; (80244 <pin_edge_handler+0x30>)
   8022a:	4798      	blx	r3
	counterRightWheel++;
   8022c:	4b06      	ldr	r3, [pc, #24]	; (80248 <pin_edge_handler+0x34>)
   8022e:	681a      	ldr	r2, [r3, #0]
   80230:	3201      	adds	r2, #1
   80232:	601a      	str	r2, [r3, #0]
   80234:	bd10      	pop	{r4, pc}
   80236:	bf00      	nop
   80238:	40088000 	.word	0x40088000
   8023c:	000808e9 	.word	0x000808e9
   80240:	200785a4 	.word	0x200785a4
   80244:	000808d9 	.word	0x000808d9
   80248:	2007859c 	.word	0x2007859c

0008024c <configure_tc_RightWheel>:

/**************************************************************************
* Initialize the timer counter.
**************************************************************************/
void configure_tc_RightWheel(void)
{
   8024c:	b510      	push	{r4, lr}
	pmc_set_writeprotect(false);
   8024e:	2000      	movs	r0, #0
   80250:	4b07      	ldr	r3, [pc, #28]	; (80270 <configure_tc_RightWheel+0x24>)
   80252:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC6);
   80254:	2021      	movs	r0, #33	; 0x21
   80256:	4b07      	ldr	r3, [pc, #28]	; (80274 <configure_tc_RightWheel+0x28>)
   80258:	4798      	blx	r3
	tc_init(TC2,0,TC_CMR_TCCLKS_TIMER_CLOCK3);		 /* TC2, channel 0, TCLK3 */
   8025a:	4c07      	ldr	r4, [pc, #28]	; (80278 <configure_tc_RightWheel+0x2c>)
   8025c:	4620      	mov	r0, r4
   8025e:	2100      	movs	r1, #0
   80260:	2202      	movs	r2, #2
   80262:	4b06      	ldr	r3, [pc, #24]	; (8027c <configure_tc_RightWheel+0x30>)
   80264:	4798      	blx	r3
	tc_set_block_mode(TC2,0);	
   80266:	4620      	mov	r0, r4
   80268:	2100      	movs	r1, #0
   8026a:	4b05      	ldr	r3, [pc, #20]	; (80280 <configure_tc_RightWheel+0x34>)
   8026c:	4798      	blx	r3
   8026e:	bd10      	pop	{r4, pc}
   80270:	000819f1 	.word	0x000819f1
   80274:	00081999 	.word	0x00081999
   80278:	40088000 	.word	0x40088000
   8027c:	000808b5 	.word	0x000808b5
   80280:	000808d1 	.word	0x000808d1

00080284 <configure_interrupt_pio_RightWheel>:
/**************************************************************************
* Configure the interrupt.
* Digital Pin 12
**************************************************************************/
void configure_interrupt_pio_RightWheel(void)
{
   80284:	b530      	push	{r4, r5, lr}
   80286:	b083      	sub	sp, #12
	pmc_enable_periph_clk(ID_PIOD); //Enable the module clock
   80288:	200e      	movs	r0, #14
   8028a:	4b0e      	ldr	r3, [pc, #56]	; (802c4 <configure_interrupt_pio_RightWheel+0x40>)
   8028c:	4798      	blx	r3
	pio_set_input(PIOD, PIO_PD8,PIO_PULLUP);
   8028e:	4c0e      	ldr	r4, [pc, #56]	; (802c8 <configure_interrupt_pio_RightWheel+0x44>)
   80290:	4620      	mov	r0, r4
   80292:	f44f 7180 	mov.w	r1, #256	; 0x100
   80296:	2201      	movs	r2, #1
   80298:	4b0c      	ldr	r3, [pc, #48]	; (802cc <configure_interrupt_pio_RightWheel+0x48>)
   8029a:	4798      	blx	r3
	pio_handler_set(PIOD,ID_PIOD,PIO_PD8,PIO_IT_EDGE,pin_edge_handler);
   8029c:	4b0c      	ldr	r3, [pc, #48]	; (802d0 <configure_interrupt_pio_RightWheel+0x4c>)
   8029e:	9300      	str	r3, [sp, #0]
   802a0:	4620      	mov	r0, r4
   802a2:	210e      	movs	r1, #14
   802a4:	f44f 7280 	mov.w	r2, #256	; 0x100
   802a8:	2340      	movs	r3, #64	; 0x40
   802aa:	4d0a      	ldr	r5, [pc, #40]	; (802d4 <configure_interrupt_pio_RightWheel+0x50>)
   802ac:	47a8      	blx	r5
	pio_enable_interrupt(PIOD,PIO_PD8);
   802ae:	4620      	mov	r0, r4
   802b0:	f44f 7180 	mov.w	r1, #256	; 0x100
   802b4:	4b08      	ldr	r3, [pc, #32]	; (802d8 <configure_interrupt_pio_RightWheel+0x54>)
   802b6:	4798      	blx	r3
   802b8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   802bc:	4b07      	ldr	r3, [pc, #28]	; (802dc <configure_interrupt_pio_RightWheel+0x58>)
   802be:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOD_IRQn);

}
   802c0:	b003      	add	sp, #12
   802c2:	bd30      	pop	{r4, r5, pc}
   802c4:	00081999 	.word	0x00081999
   802c8:	400e1400 	.word	0x400e1400
   802cc:	00081535 	.word	0x00081535
   802d0:	00080215 	.word	0x00080215
   802d4:	00081825 	.word	0x00081825
   802d8:	00081649 	.word	0x00081649
   802dc:	e000e100 	.word	0xe000e100

000802e0 <InitPIN40>:

/************************************************************************
* Initiation of digital pin 40 on the Arduino Due board. 
/************************************************************************/
void InitPIN40(void)
{
   802e0:	b538      	push	{r3, r4, r5, lr}
	PWMPin40.channel = PWM_CHANNEL_3;
   802e2:	490d      	ldr	r1, [pc, #52]	; (80318 <InitPIN40+0x38>)
   802e4:	2403      	movs	r4, #3
   802e6:	600c      	str	r4, [r1, #0]
	PWMPin40.ul_prescaler = PWM_CMR_CPRE_CLKA;
   802e8:	220b      	movs	r2, #11
   802ea:	604a      	str	r2, [r1, #4]
	PWMPin40.ul_duty = 0;
   802ec:	2200      	movs	r2, #0
   802ee:	60ca      	str	r2, [r1, #12]
	PWMPin40.ul_period = 19999;
   802f0:	f644 621f 	movw	r2, #19999	; 0x4e1f
   802f4:	610a      	str	r2, [r1, #16]
	pwm_channel_init(PWM, &PWMPin40);
   802f6:	4d09      	ldr	r5, [pc, #36]	; (8031c <InitPIN40+0x3c>)
   802f8:	4628      	mov	r0, r5
   802fa:	4b09      	ldr	r3, [pc, #36]	; (80320 <InitPIN40+0x40>)
   802fc:	4798      	blx	r3
	pio_set_peripheral(PIOC, PIO_PERIPH_B, PIO_PC8B_PWML3);
   802fe:	4809      	ldr	r0, [pc, #36]	; (80324 <InitPIN40+0x44>)
   80300:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80304:	f44f 7280 	mov.w	r2, #256	; 0x100
   80308:	4b07      	ldr	r3, [pc, #28]	; (80328 <InitPIN40+0x48>)
   8030a:	4798      	blx	r3
	pwm_channel_enable(PWM, PWM_CHANNEL_3);
   8030c:	4628      	mov	r0, r5
   8030e:	4621      	mov	r1, r4
   80310:	4b06      	ldr	r3, [pc, #24]	; (8032c <InitPIN40+0x4c>)
   80312:	4798      	blx	r3
   80314:	bd38      	pop	{r3, r4, r5, pc}
   80316:	bf00      	nop
   80318:	20078564 	.word	0x20078564
   8031c:	40094000 	.word	0x40094000
   80320:	00081aad 	.word	0x00081aad
   80324:	400e1200 	.word	0x400e1200
   80328:	000814f5 	.word	0x000814f5
   8032c:	00081bd5 	.word	0x00081bd5

00080330 <InitPIN38>:
}

/************************************************************************
* Initiation of digital pin 38 on the Arduino Due board.
/************************************************************************/
void InitPIN38(void){
   80330:	b538      	push	{r3, r4, r5, lr}
		PWMPin38.channel = PWM_CHANNEL_2;
   80332:	490c      	ldr	r1, [pc, #48]	; (80364 <InitPIN38+0x34>)
   80334:	2402      	movs	r4, #2
   80336:	600c      	str	r4, [r1, #0]
		PWMPin38.ul_prescaler = PWM_CMR_CPRE_CLKA;
   80338:	220b      	movs	r2, #11
   8033a:	604a      	str	r2, [r1, #4]
		PWMPin38.ul_duty = 0;
   8033c:	2200      	movs	r2, #0
   8033e:	60ca      	str	r2, [r1, #12]
		PWMPin38.ul_period = 19999;
   80340:	f644 621f 	movw	r2, #19999	; 0x4e1f
   80344:	610a      	str	r2, [r1, #16]
		pwm_channel_init(PWM, &PWMPin38);
   80346:	4d08      	ldr	r5, [pc, #32]	; (80368 <InitPIN38+0x38>)
   80348:	4628      	mov	r0, r5
   8034a:	4b08      	ldr	r3, [pc, #32]	; (8036c <InitPIN38+0x3c>)
   8034c:	4798      	blx	r3
		pio_set_peripheral(PIOC, PIO_PERIPH_B, PIO_PC6B_PWML2);
   8034e:	4808      	ldr	r0, [pc, #32]	; (80370 <InitPIN38+0x40>)
   80350:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80354:	2240      	movs	r2, #64	; 0x40
   80356:	4b07      	ldr	r3, [pc, #28]	; (80374 <InitPIN38+0x44>)
   80358:	4798      	blx	r3
		pwm_channel_enable(PWM, PWM_CHANNEL_2);
   8035a:	4628      	mov	r0, r5
   8035c:	4621      	mov	r1, r4
   8035e:	4b06      	ldr	r3, [pc, #24]	; (80378 <InitPIN38+0x48>)
   80360:	4798      	blx	r3
   80362:	bd38      	pop	{r3, r4, r5, pc}
   80364:	2007853c 	.word	0x2007853c
   80368:	40094000 	.word	0x40094000
   8036c:	00081aad 	.word	0x00081aad
   80370:	400e1200 	.word	0x400e1200
   80374:	000814f5 	.word	0x000814f5
   80378:	00081bd5 	.word	0x00081bd5

0008037c <PWMInit>:
pwm_channel_t PWMPin38;

/************************************************************************
* Configuration of the Pulse Width Modulation (PWM). 
/************************************************************************/
void PWMInit(void){
   8037c:	b530      	push	{r4, r5, lr}
   8037e:	b085      	sub	sp, #20
	pmc_enable_periph_clk(ID_PWM);
   80380:	2024      	movs	r0, #36	; 0x24
   80382:	4b0d      	ldr	r3, [pc, #52]	; (803b8 <PWMInit+0x3c>)
   80384:	4798      	blx	r3
	pwm_channel_disable(PWM, PWM_CHANNEL_3);
   80386:	4c0d      	ldr	r4, [pc, #52]	; (803bc <PWMInit+0x40>)
   80388:	4620      	mov	r0, r4
   8038a:	2103      	movs	r1, #3
   8038c:	4d0c      	ldr	r5, [pc, #48]	; (803c0 <PWMInit+0x44>)
   8038e:	47a8      	blx	r5
	pwm_channel_disable(PWM, PWM_CHANNEL_2);
   80390:	4620      	mov	r0, r4
   80392:	2102      	movs	r1, #2
   80394:	47a8      	blx	r5
	
	pwm_clock_t clock_setting = {
   80396:	4b0b      	ldr	r3, [pc, #44]	; (803c4 <PWMInit+0x48>)
   80398:	9301      	str	r3, [sp, #4]
   8039a:	2300      	movs	r3, #0
   8039c:	9302      	str	r3, [sp, #8]
   8039e:	4b0a      	ldr	r3, [pc, #40]	; (803c8 <PWMInit+0x4c>)
   803a0:	9303      	str	r3, [sp, #12]
		.ul_clka = 50 * 19999,
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};
	pwm_init(PWM, &clock_setting);
   803a2:	4620      	mov	r0, r4
   803a4:	a901      	add	r1, sp, #4
   803a6:	4b09      	ldr	r3, [pc, #36]	; (803cc <PWMInit+0x50>)
   803a8:	4798      	blx	r3
	
	InitPIN40();
   803aa:	4b09      	ldr	r3, [pc, #36]	; (803d0 <PWMInit+0x54>)
   803ac:	4798      	blx	r3
	InitPIN38();
   803ae:	4b09      	ldr	r3, [pc, #36]	; (803d4 <PWMInit+0x58>)
   803b0:	4798      	blx	r3
}
   803b2:	b005      	add	sp, #20
   803b4:	bd30      	pop	{r4, r5, pc}
   803b6:	bf00      	nop
   803b8:	00081999 	.word	0x00081999
   803bc:	40094000 	.word	0x40094000
   803c0:	00081be1 	.word	0x00081be1
   803c4:	000f420e 	.word	0x000f420e
   803c8:	0501bd00 	.word	0x0501bd00
   803cc:	00081a6d 	.word	0x00081a6d
   803d0:	000802e1 	.word	0x000802e1
   803d4:	00080331 	.word	0x00080331

000803d8 <LeftWheelPWM>:

/************************************************************************
* Calculation of the output value. 
/************************************************************************/
void LeftWheelPWM(uint32_t dutyCycle)
{
   803d8:	b508      	push	{r3, lr}
   803da:	4602      	mov	r2, r0

		pwm_channel_update_duty(PWM, &PWMPin40, dutyCycle);
   803dc:	4802      	ldr	r0, [pc, #8]	; (803e8 <LeftWheelPWM+0x10>)
   803de:	4903      	ldr	r1, [pc, #12]	; (803ec <LeftWheelPWM+0x14>)
   803e0:	4b03      	ldr	r3, [pc, #12]	; (803f0 <LeftWheelPWM+0x18>)
   803e2:	4798      	blx	r3
   803e4:	bd08      	pop	{r3, pc}
   803e6:	bf00      	nop
   803e8:	40094000 	.word	0x40094000
   803ec:	20078564 	.word	0x20078564
   803f0:	00081bb1 	.word	0x00081bb1

000803f4 <RightWheelPWM>:

}

void RightWheelPWM(uint32_t dutyCycle){
   803f4:	b508      	push	{r3, lr}
   803f6:	4602      	mov	r2, r0
	pwm_channel_update_duty(PWM, &PWMPin38, dutyCycle);
   803f8:	4802      	ldr	r0, [pc, #8]	; (80404 <RightWheelPWM+0x10>)
   803fa:	4903      	ldr	r1, [pc, #12]	; (80408 <RightWheelPWM+0x14>)
   803fc:	4b03      	ldr	r3, [pc, #12]	; (8040c <RightWheelPWM+0x18>)
   803fe:	4798      	blx	r3
   80400:	bd08      	pop	{r3, pc}
   80402:	bf00      	nop
   80404:	40094000 	.word	0x40094000
   80408:	2007853c 	.word	0x2007853c
   8040c:	00081bb1 	.word	0x00081bb1

00080410 <TaskMatLab>:
int32_t errortomat = 0;
uint32_t averagehastighet = 0;


void TaskMatLab(void *p)
{
   80410:	b570      	push	{r4, r5, r6, lr}
   80412:	b082      	sub	sp, #8

	portTickType xLastWakeTime;
	portTickType xSampleTime;
	xLastWakeTime = xTaskGetTickCount();
   80414:	4b05      	ldr	r3, [pc, #20]	; (8042c <TaskMatLab+0x1c>)
   80416:	4798      	blx	r3
   80418:	ac02      	add	r4, sp, #8
   8041a:	f844 0d04 	str.w	r0, [r4, #-4]!

	while(1)
	{
		xSampleTime = (portTickType)sampleTimeLeft;
		vTaskDelayUntil(&xLastWakeTime, xSampleTime);
   8041e:	2632      	movs	r6, #50	; 0x32
   80420:	4d03      	ldr	r5, [pc, #12]	; (80430 <TaskMatLab+0x20>)
   80422:	4620      	mov	r0, r4
   80424:	4631      	mov	r1, r6
   80426:	47a8      	blx	r5
   80428:	e7fb      	b.n	80422 <TaskMatLab+0x12>
   8042a:	bf00      	nop
   8042c:	00082a01 	.word	0x00082a01
   80430:	00082c49 	.word	0x00082c49

00080434 <SendControlSignalLeftPID>:
		//printf("%d\n",averagehastighet);
	
	}
}

void SendControlSignalLeftPID(uint32_t signal, float desiredValue,float error,uint32_t averageSensorValue){
   80434:	b570      	push	{r4, r5, r6, lr}
   80436:	4616      	mov	r6, r2
   80438:	461d      	mov	r5, r3
	sendmatlab = signal;
   8043a:	4b0a      	ldr	r3, [pc, #40]	; (80464 <SendControlSignalLeftPID+0x30>)
   8043c:	6018      	str	r0, [r3, #0]
	bv = desiredValue * 1000;	
   8043e:	4c0a      	ldr	r4, [pc, #40]	; (80468 <SendControlSignalLeftPID+0x34>)
   80440:	4608      	mov	r0, r1
   80442:	490a      	ldr	r1, [pc, #40]	; (8046c <SendControlSignalLeftPID+0x38>)
   80444:	47a0      	blx	r4
   80446:	4b0a      	ldr	r3, [pc, #40]	; (80470 <SendControlSignalLeftPID+0x3c>)
   80448:	4798      	blx	r3
   8044a:	4b0a      	ldr	r3, [pc, #40]	; (80474 <SendControlSignalLeftPID+0x40>)
   8044c:	6018      	str	r0, [r3, #0]
	errortomat = error*1000;
   8044e:	4630      	mov	r0, r6
   80450:	4906      	ldr	r1, [pc, #24]	; (8046c <SendControlSignalLeftPID+0x38>)
   80452:	47a0      	blx	r4
   80454:	4b08      	ldr	r3, [pc, #32]	; (80478 <SendControlSignalLeftPID+0x44>)
   80456:	4798      	blx	r3
   80458:	4b08      	ldr	r3, [pc, #32]	; (8047c <SendControlSignalLeftPID+0x48>)
   8045a:	6018      	str	r0, [r3, #0]
	averagehastighet = averageSensorValue;
   8045c:	4b08      	ldr	r3, [pc, #32]	; (80480 <SendControlSignalLeftPID+0x4c>)
   8045e:	601d      	str	r5, [r3, #0]
   80460:	bd70      	pop	{r4, r5, r6, pc}
   80462:	bf00      	nop
   80464:	20070210 	.word	0x20070210
   80468:	00086a25 	.word	0x00086a25
   8046c:	447a0000 	.word	0x447a0000
   80470:	00086dfd 	.word	0x00086dfd
   80474:	20070214 	.word	0x20070214
   80478:	00086db1 	.word	0x00086db1
   8047c:	20070218 	.word	0x20070218
   80480:	2007020c 	.word	0x2007020c
   80484:	00000000 	.word	0x00000000

00080488 <valuesforPWMRight>:
	signal = (float)k_p * ((float)(proportionalPart + integralPart + derivingPart));
	
	return signal;
}

void valuesforPWMRight(float finalULeft){
   80488:	b570      	push	{r4, r5, r6, lr}
	
	if(finalULeft <= 0.017){
   8048a:	4b8d      	ldr	r3, [pc, #564]	; (806c0 <valuesforPWMRight+0x238>)
   8048c:	4798      	blx	r3
   8048e:	4604      	mov	r4, r0
   80490:	460d      	mov	r5, r1
   80492:	a365      	add	r3, pc, #404	; (adr r3, 80628 <valuesforPWMRight+0x1a0>)
   80494:	e9d3 2300 	ldrd	r2, r3, [r3]
   80498:	4e8a      	ldr	r6, [pc, #552]	; (806c4 <valuesforPWMRight+0x23c>)
   8049a:	47b0      	blx	r6
   8049c:	b120      	cbz	r0, 804a8 <valuesforPWMRight+0x20>
		RightWheelPWM(1500);
   8049e:	f240 50dc 	movw	r0, #1500	; 0x5dc
   804a2:	4b89      	ldr	r3, [pc, #548]	; (806c8 <valuesforPWMRight+0x240>)
   804a4:	4798      	blx	r3
   804a6:	bd70      	pop	{r4, r5, r6, pc}
	}
	else if(finalULeft >= 0.018 && finalULeft <= 0.029){
   804a8:	4620      	mov	r0, r4
   804aa:	4629      	mov	r1, r5
   804ac:	a360      	add	r3, pc, #384	; (adr r3, 80630 <valuesforPWMRight+0x1a8>)
   804ae:	e9d3 2300 	ldrd	r2, r3, [r3]
   804b2:	4e86      	ldr	r6, [pc, #536]	; (806cc <valuesforPWMRight+0x244>)
   804b4:	47b0      	blx	r6
   804b6:	b160      	cbz	r0, 804d2 <valuesforPWMRight+0x4a>
   804b8:	4620      	mov	r0, r4
   804ba:	4629      	mov	r1, r5
   804bc:	a35e      	add	r3, pc, #376	; (adr r3, 80638 <valuesforPWMRight+0x1b0>)
   804be:	e9d3 2300 	ldrd	r2, r3, [r3]
   804c2:	4e80      	ldr	r6, [pc, #512]	; (806c4 <valuesforPWMRight+0x23c>)
   804c4:	47b0      	blx	r6
   804c6:	b120      	cbz	r0, 804d2 <valuesforPWMRight+0x4a>
		RightWheelPWM(1390);
   804c8:	f240 506e 	movw	r0, #1390	; 0x56e
   804cc:	4b7e      	ldr	r3, [pc, #504]	; (806c8 <valuesforPWMRight+0x240>)
   804ce:	4798      	blx	r3
   804d0:	bd70      	pop	{r4, r5, r6, pc}
	}
	else if(finalULeft >= 0.03 && finalULeft <= 0.055){
   804d2:	4620      	mov	r0, r4
   804d4:	4629      	mov	r1, r5
   804d6:	a35a      	add	r3, pc, #360	; (adr r3, 80640 <valuesforPWMRight+0x1b8>)
   804d8:	e9d3 2300 	ldrd	r2, r3, [r3]
   804dc:	4e7b      	ldr	r6, [pc, #492]	; (806cc <valuesforPWMRight+0x244>)
   804de:	47b0      	blx	r6
   804e0:	b160      	cbz	r0, 804fc <valuesforPWMRight+0x74>
   804e2:	4620      	mov	r0, r4
   804e4:	4629      	mov	r1, r5
   804e6:	a358      	add	r3, pc, #352	; (adr r3, 80648 <valuesforPWMRight+0x1c0>)
   804e8:	e9d3 2300 	ldrd	r2, r3, [r3]
   804ec:	4e75      	ldr	r6, [pc, #468]	; (806c4 <valuesforPWMRight+0x23c>)
   804ee:	47b0      	blx	r6
   804f0:	b120      	cbz	r0, 804fc <valuesforPWMRight+0x74>
		RightWheelPWM(1370);
   804f2:	f240 505a 	movw	r0, #1370	; 0x55a
   804f6:	4b74      	ldr	r3, [pc, #464]	; (806c8 <valuesforPWMRight+0x240>)
   804f8:	4798      	blx	r3
   804fa:	bd70      	pop	{r4, r5, r6, pc}
	}
	else if(finalULeft >= 0.056 && finalULeft <= 0.085){
   804fc:	4620      	mov	r0, r4
   804fe:	4629      	mov	r1, r5
   80500:	a353      	add	r3, pc, #332	; (adr r3, 80650 <valuesforPWMRight+0x1c8>)
   80502:	e9d3 2300 	ldrd	r2, r3, [r3]
   80506:	4e71      	ldr	r6, [pc, #452]	; (806cc <valuesforPWMRight+0x244>)
   80508:	47b0      	blx	r6
   8050a:	b160      	cbz	r0, 80526 <valuesforPWMRight+0x9e>
   8050c:	4620      	mov	r0, r4
   8050e:	4629      	mov	r1, r5
   80510:	a351      	add	r3, pc, #324	; (adr r3, 80658 <valuesforPWMRight+0x1d0>)
   80512:	e9d3 2300 	ldrd	r2, r3, [r3]
   80516:	4e6b      	ldr	r6, [pc, #428]	; (806c4 <valuesforPWMRight+0x23c>)
   80518:	47b0      	blx	r6
   8051a:	b120      	cbz	r0, 80526 <valuesforPWMRight+0x9e>
		RightWheelPWM(1350);
   8051c:	f240 5046 	movw	r0, #1350	; 0x546
   80520:	4b69      	ldr	r3, [pc, #420]	; (806c8 <valuesforPWMRight+0x240>)
   80522:	4798      	blx	r3
   80524:	bd70      	pop	{r4, r5, r6, pc}
	}
	else if(finalULeft >= 0.086 && finalULeft <= 0.128){
   80526:	4620      	mov	r0, r4
   80528:	4629      	mov	r1, r5
   8052a:	a34d      	add	r3, pc, #308	; (adr r3, 80660 <valuesforPWMRight+0x1d8>)
   8052c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80530:	4e66      	ldr	r6, [pc, #408]	; (806cc <valuesforPWMRight+0x244>)
   80532:	47b0      	blx	r6
   80534:	b160      	cbz	r0, 80550 <valuesforPWMRight+0xc8>
   80536:	4620      	mov	r0, r4
   80538:	4629      	mov	r1, r5
   8053a:	a34b      	add	r3, pc, #300	; (adr r3, 80668 <valuesforPWMRight+0x1e0>)
   8053c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80540:	4e60      	ldr	r6, [pc, #384]	; (806c4 <valuesforPWMRight+0x23c>)
   80542:	47b0      	blx	r6
   80544:	b120      	cbz	r0, 80550 <valuesforPWMRight+0xc8>
		RightWheelPWM(1330);
   80546:	f240 5032 	movw	r0, #1330	; 0x532
   8054a:	4b5f      	ldr	r3, [pc, #380]	; (806c8 <valuesforPWMRight+0x240>)
   8054c:	4798      	blx	r3
   8054e:	bd70      	pop	{r4, r5, r6, pc}
	}
	else if(finalULeft >= 0.129 && finalULeft <= 0.155){
   80550:	4620      	mov	r0, r4
   80552:	4629      	mov	r1, r5
   80554:	a346      	add	r3, pc, #280	; (adr r3, 80670 <valuesforPWMRight+0x1e8>)
   80556:	e9d3 2300 	ldrd	r2, r3, [r3]
   8055a:	4e5c      	ldr	r6, [pc, #368]	; (806cc <valuesforPWMRight+0x244>)
   8055c:	47b0      	blx	r6
   8055e:	b160      	cbz	r0, 8057a <valuesforPWMRight+0xf2>
   80560:	4620      	mov	r0, r4
   80562:	4629      	mov	r1, r5
   80564:	a344      	add	r3, pc, #272	; (adr r3, 80678 <valuesforPWMRight+0x1f0>)
   80566:	e9d3 2300 	ldrd	r2, r3, [r3]
   8056a:	4e56      	ldr	r6, [pc, #344]	; (806c4 <valuesforPWMRight+0x23c>)
   8056c:	47b0      	blx	r6
   8056e:	b120      	cbz	r0, 8057a <valuesforPWMRight+0xf2>
		RightWheelPWM(1310);
   80570:	f240 501e 	movw	r0, #1310	; 0x51e
   80574:	4b54      	ldr	r3, [pc, #336]	; (806c8 <valuesforPWMRight+0x240>)
   80576:	4798      	blx	r3
   80578:	bd70      	pop	{r4, r5, r6, pc}
	}
	else if(finalULeft >= 0.156 && finalULeft <= 0.182){
   8057a:	4620      	mov	r0, r4
   8057c:	4629      	mov	r1, r5
   8057e:	a340      	add	r3, pc, #256	; (adr r3, 80680 <valuesforPWMRight+0x1f8>)
   80580:	e9d3 2300 	ldrd	r2, r3, [r3]
   80584:	4e51      	ldr	r6, [pc, #324]	; (806cc <valuesforPWMRight+0x244>)
   80586:	47b0      	blx	r6
   80588:	b160      	cbz	r0, 805a4 <valuesforPWMRight+0x11c>
   8058a:	4620      	mov	r0, r4
   8058c:	4629      	mov	r1, r5
   8058e:	a33e      	add	r3, pc, #248	; (adr r3, 80688 <valuesforPWMRight+0x200>)
   80590:	e9d3 2300 	ldrd	r2, r3, [r3]
   80594:	4e4b      	ldr	r6, [pc, #300]	; (806c4 <valuesforPWMRight+0x23c>)
   80596:	47b0      	blx	r6
   80598:	b120      	cbz	r0, 805a4 <valuesforPWMRight+0x11c>
		RightWheelPWM(1290);
   8059a:	f240 500a 	movw	r0, #1290	; 0x50a
   8059e:	4b4a      	ldr	r3, [pc, #296]	; (806c8 <valuesforPWMRight+0x240>)
   805a0:	4798      	blx	r3
   805a2:	bd70      	pop	{r4, r5, r6, pc}
	}
	else if(finalULeft >= 0.183 && finalULeft <= 0.220){
   805a4:	4620      	mov	r0, r4
   805a6:	4629      	mov	r1, r5
   805a8:	a339      	add	r3, pc, #228	; (adr r3, 80690 <valuesforPWMRight+0x208>)
   805aa:	e9d3 2300 	ldrd	r2, r3, [r3]
   805ae:	4e47      	ldr	r6, [pc, #284]	; (806cc <valuesforPWMRight+0x244>)
   805b0:	47b0      	blx	r6
   805b2:	b160      	cbz	r0, 805ce <valuesforPWMRight+0x146>
   805b4:	4620      	mov	r0, r4
   805b6:	4629      	mov	r1, r5
   805b8:	a337      	add	r3, pc, #220	; (adr r3, 80698 <valuesforPWMRight+0x210>)
   805ba:	e9d3 2300 	ldrd	r2, r3, [r3]
   805be:	4e41      	ldr	r6, [pc, #260]	; (806c4 <valuesforPWMRight+0x23c>)
   805c0:	47b0      	blx	r6
   805c2:	b120      	cbz	r0, 805ce <valuesforPWMRight+0x146>
		RightWheelPWM(1270);
   805c4:	f240 40f6 	movw	r0, #1270	; 0x4f6
   805c8:	4b3f      	ldr	r3, [pc, #252]	; (806c8 <valuesforPWMRight+0x240>)
   805ca:	4798      	blx	r3
   805cc:	bd70      	pop	{r4, r5, r6, pc}
	}
	else if(finalULeft >= 0.221 && finalULeft <= 0.267){
   805ce:	4620      	mov	r0, r4
   805d0:	4629      	mov	r1, r5
   805d2:	a333      	add	r3, pc, #204	; (adr r3, 806a0 <valuesforPWMRight+0x218>)
   805d4:	e9d3 2300 	ldrd	r2, r3, [r3]
   805d8:	4e3c      	ldr	r6, [pc, #240]	; (806cc <valuesforPWMRight+0x244>)
   805da:	47b0      	blx	r6
   805dc:	b160      	cbz	r0, 805f8 <valuesforPWMRight+0x170>
   805de:	4620      	mov	r0, r4
   805e0:	4629      	mov	r1, r5
   805e2:	a331      	add	r3, pc, #196	; (adr r3, 806a8 <valuesforPWMRight+0x220>)
   805e4:	e9d3 2300 	ldrd	r2, r3, [r3]
   805e8:	4e36      	ldr	r6, [pc, #216]	; (806c4 <valuesforPWMRight+0x23c>)
   805ea:	47b0      	blx	r6
   805ec:	b120      	cbz	r0, 805f8 <valuesforPWMRight+0x170>
		RightWheelPWM(1250);
   805ee:	f240 40e2 	movw	r0, #1250	; 0x4e2
   805f2:	4b35      	ldr	r3, [pc, #212]	; (806c8 <valuesforPWMRight+0x240>)
   805f4:	4798      	blx	r3
   805f6:	bd70      	pop	{r4, r5, r6, pc}
	}
	else if(finalULeft >= 0.268 && finalULeft <= 0.334){
   805f8:	4620      	mov	r0, r4
   805fa:	4629      	mov	r1, r5
   805fc:	a32c      	add	r3, pc, #176	; (adr r3, 806b0 <valuesforPWMRight+0x228>)
   805fe:	e9d3 2300 	ldrd	r2, r3, [r3]
   80602:	4e32      	ldr	r6, [pc, #200]	; (806cc <valuesforPWMRight+0x244>)
   80604:	47b0      	blx	r6
   80606:	2800      	cmp	r0, #0
   80608:	d062      	beq.n	806d0 <valuesforPWMRight+0x248>
   8060a:	4620      	mov	r0, r4
   8060c:	4629      	mov	r1, r5
   8060e:	a32a      	add	r3, pc, #168	; (adr r3, 806b8 <valuesforPWMRight+0x230>)
   80610:	e9d3 2300 	ldrd	r2, r3, [r3]
   80614:	4e2b      	ldr	r6, [pc, #172]	; (806c4 <valuesforPWMRight+0x23c>)
   80616:	47b0      	blx	r6
   80618:	2800      	cmp	r0, #0
   8061a:	d059      	beq.n	806d0 <valuesforPWMRight+0x248>
		RightWheelPWM(1230);
   8061c:	f240 40ce 	movw	r0, #1230	; 0x4ce
   80620:	4b29      	ldr	r3, [pc, #164]	; (806c8 <valuesforPWMRight+0x240>)
   80622:	4798      	blx	r3
   80624:	bd70      	pop	{r4, r5, r6, pc}
   80626:	bf00      	nop
   80628:	b020c49c 	.word	0xb020c49c
   8062c:	3f916872 	.word	0x3f916872
   80630:	8d4fdf3b 	.word	0x8d4fdf3b
   80634:	3f926e97 	.word	0x3f926e97
   80638:	0e560419 	.word	0x0e560419
   8063c:	3f9db22d 	.word	0x3f9db22d
   80640:	eb851eb8 	.word	0xeb851eb8
   80644:	3f9eb851 	.word	0x3f9eb851
   80648:	c28f5c29 	.word	0xc28f5c29
   8064c:	3fac28f5 	.word	0x3fac28f5
   80650:	3126e979 	.word	0x3126e979
   80654:	3facac08 	.word	0x3facac08
   80658:	5c28f5c3 	.word	0x5c28f5c3
   8065c:	3fb5c28f 	.word	0x3fb5c28f
   80660:	9374bc6a 	.word	0x9374bc6a
   80664:	3fb60418 	.word	0x3fb60418
   80668:	d2f1a9fc 	.word	0xd2f1a9fc
   8066c:	3fc0624d 	.word	0x3fc0624d
   80670:	6e978d50 	.word	0x6e978d50
   80674:	3fc08312 	.word	0x3fc08312
   80678:	3d70a3d7 	.word	0x3d70a3d7
   8067c:	3fc3d70a 	.word	0x3fc3d70a
   80680:	d916872b 	.word	0xd916872b
   80684:	3fc3f7ce 	.word	0x3fc3f7ce
   80688:	a7ef9db2 	.word	0xa7ef9db2
   8068c:	3fc74bc6 	.word	0x3fc74bc6
   80690:	43958106 	.word	0x43958106
   80694:	3fc76c8b 	.word	0x3fc76c8b
   80698:	c28f5c29 	.word	0xc28f5c29
   8069c:	3fcc28f5 	.word	0x3fcc28f5
   806a0:	5e353f7d 	.word	0x5e353f7d
   806a4:	3fcc49ba 	.word	0x3fcc49ba
   806a8:	2b020c4a 	.word	0x2b020c4a
   806ac:	3fd11687 	.word	0x3fd11687
   806b0:	78d4fdf4 	.word	0x78d4fdf4
   806b4:	3fd126e9 	.word	0x3fd126e9
   806b8:	89374bc7 	.word	0x89374bc7
   806bc:	3fd56041 	.word	0x3fd56041
   806c0:	000861dd 	.word	0x000861dd
   806c4:	0008677d 	.word	0x0008677d
   806c8:	000803f5 	.word	0x000803f5
   806cc:	00086791 	.word	0x00086791
	}
	else if(finalULeft >= 0.335 && finalULeft <= 0.372){
   806d0:	4620      	mov	r0, r4
   806d2:	4629      	mov	r1, r5
   806d4:	a310      	add	r3, pc, #64	; (adr r3, 80718 <valuesforPWMRight+0x290>)
   806d6:	e9d3 2300 	ldrd	r2, r3, [r3]
   806da:	4e13      	ldr	r6, [pc, #76]	; (80728 <valuesforPWMRight+0x2a0>)
   806dc:	47b0      	blx	r6
   806de:	b160      	cbz	r0, 806fa <valuesforPWMRight+0x272>
   806e0:	4620      	mov	r0, r4
   806e2:	4629      	mov	r1, r5
   806e4:	a30e      	add	r3, pc, #56	; (adr r3, 80720 <valuesforPWMRight+0x298>)
   806e6:	e9d3 2300 	ldrd	r2, r3, [r3]
   806ea:	4e10      	ldr	r6, [pc, #64]	; (8072c <valuesforPWMRight+0x2a4>)
   806ec:	47b0      	blx	r6
   806ee:	b120      	cbz	r0, 806fa <valuesforPWMRight+0x272>
		RightWheelPWM(1210);
   806f0:	f240 40ba 	movw	r0, #1210	; 0x4ba
   806f4:	4b0e      	ldr	r3, [pc, #56]	; (80730 <valuesforPWMRight+0x2a8>)
   806f6:	4798      	blx	r3
   806f8:	bd70      	pop	{r4, r5, r6, pc}
	}
	else if(finalULeft > 0.372){
   806fa:	4620      	mov	r0, r4
   806fc:	4629      	mov	r1, r5
   806fe:	a308      	add	r3, pc, #32	; (adr r3, 80720 <valuesforPWMRight+0x298>)
   80700:	e9d3 2300 	ldrd	r2, r3, [r3]
   80704:	4c0b      	ldr	r4, [pc, #44]	; (80734 <valuesforPWMRight+0x2ac>)
   80706:	47a0      	blx	r4
   80708:	b118      	cbz	r0, 80712 <valuesforPWMRight+0x28a>
	RightWheelPWM(1200);
   8070a:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
   8070e:	4b08      	ldr	r3, [pc, #32]	; (80730 <valuesforPWMRight+0x2a8>)
   80710:	4798      	blx	r3
   80712:	bd70      	pop	{r4, r5, r6, pc}
   80714:	f3af 8000 	nop.w
   80718:	d70a3d71 	.word	0xd70a3d71
   8071c:	3fd570a3 	.word	0x3fd570a3
   80720:	16872b02 	.word	0x16872b02
   80724:	3fd7ced9 	.word	0x3fd7ced9
   80728:	00086791 	.word	0x00086791
   8072c:	0008677d 	.word	0x0008677d
   80730:	000803f5 	.word	0x000803f5
   80734:	000867a5 	.word	0x000867a5

00080738 <TaskPIDRight>:
static float samplingTimeRight = 0.05;



void TaskPIDRight(void *p)
{
   80738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8073c:	b083      	sub	sp, #12
	
	uint32_t joystick_y;
	uint32_t joystick_x;
	portTickType xLastWakeTime; //Last time the task was active.
	portTickType xSampleTime;
	xLastWakeTime = xTaskGetTickCount();
   8073e:	4b41      	ldr	r3, [pc, #260]	; (80844 <TaskPIDRight+0x10c>)
   80740:	4798      	blx	r3
   80742:	9001      	str	r0, [sp, #4]
	int averageSensorValue = 0;
   80744:	2500      	movs	r5, #0
	while(1){
		xSampleTime = (portTickType)sampleTimeRight;
		vTaskDelayUntil(&xLastWakeTime, xSampleTime); //Wait for the next cycle the task will be active.
   80746:	a801      	add	r0, sp, #4
   80748:	2132      	movs	r1, #50	; 0x32
   8074a:	4b3f      	ldr	r3, [pc, #252]	; (80848 <TaskPIDRight+0x110>)
   8074c:	4798      	blx	r3
		
		int32_t temp;
		
		if(desiredValueRight != 0){
   8074e:	4b3f      	ldr	r3, [pc, #252]	; (8084c <TaskPIDRight+0x114>)
   80750:	f8d3 9000 	ldr.w	r9, [r3]
   80754:	4648      	mov	r0, r9
   80756:	2100      	movs	r1, #0
   80758:	4b3d      	ldr	r3, [pc, #244]	; (80850 <TaskPIDRight+0x118>)
   8075a:	4798      	blx	r3
   8075c:	2800      	cmp	r0, #0
   8075e:	d15e      	bne.n	8081e <TaskPIDRight+0xe6>
			filterRight[POSITIONS-1] = hastighetRightWheel;
   80760:	f8df b100 	ldr.w	fp, [pc, #256]	; 80864 <TaskPIDRight+0x12c>
   80764:	4b3b      	ldr	r3, [pc, #236]	; (80854 <TaskPIDRight+0x11c>)
   80766:	6818      	ldr	r0, [r3, #0]
   80768:	4b3b      	ldr	r3, [pc, #236]	; (80858 <TaskPIDRight+0x120>)
   8076a:	4798      	blx	r3
   8076c:	f8cb 0014 	str.w	r0, [fp, #20]
   80770:	f1ab 0404 	sub.w	r4, fp, #4
   80774:	f10b 0614 	add.w	r6, fp, #20
					
			
			for(int i = 0; i<POSITIONS; i++)
			{
				averageSensorValue =  (averageSensorValue + filterRight[i]);
   80778:	f8df a124 	ldr.w	sl, [pc, #292]	; 808a0 <TaskPIDRight+0x168>
   8077c:	f8df 8100 	ldr.w	r8, [pc, #256]	; 80880 <TaskPIDRight+0x148>
   80780:	4f36      	ldr	r7, [pc, #216]	; (8085c <TaskPIDRight+0x124>)
   80782:	4628      	mov	r0, r5
   80784:	47d0      	blx	sl
   80786:	f854 1f04 	ldr.w	r1, [r4, #4]!
   8078a:	47c0      	blx	r8
   8078c:	47b8      	blx	r7
		
		if(desiredValueRight != 0){
			filterRight[POSITIONS-1] = hastighetRightWheel;
					
			
			for(int i = 0; i<POSITIONS; i++)
   8078e:	42b4      	cmp	r4, r6
   80790:	d1f8      	bne.n	80784 <TaskPIDRight+0x4c>
			{
				averageSensorValue =  (averageSensorValue + filterRight[i]);
			}
			
			averageSensorValue =  (averageSensorValue / POSITIONS);
   80792:	4a33      	ldr	r2, [pc, #204]	; (80860 <TaskPIDRight+0x128>)
   80794:	fb82 2300 	smull	r2, r3, r2, r0
   80798:	eba3 75e0 	sub.w	r5, r3, r0, asr #31
   8079c:	465a      	mov	r2, fp
			
			for(int i = 0; i<POSITIONS-1; i++)
			{
				filterRight[i] = filterRight[i+1];
   8079e:	6853      	ldr	r3, [r2, #4]
   807a0:	f842 3b04 	str.w	r3, [r2], #4
				averageSensorValue =  (averageSensorValue + filterRight[i]);
			}
			
			averageSensorValue =  (averageSensorValue / POSITIONS);
			
			for(int i = 0; i<POSITIONS-1; i++)
   807a4:	42b2      	cmp	r2, r6
   807a6:	d1fa      	bne.n	8079e <TaskPIDRight+0x66>
			{
				filterRight[i] = filterRight[i+1];
			}
			//printf("%d\n", hastighetRightWheel);
			filterRight[POSITIONS-1] = 0;
   807a8:	4b2e      	ldr	r3, [pc, #184]	; (80864 <TaskPIDRight+0x12c>)
   807aa:	2200      	movs	r2, #0
   807ac:	615a      	str	r2, [r3, #20]
			currentVRight = averageSensorValue;
   807ae:	f8df a0f0 	ldr.w	sl, [pc, #240]	; 808a0 <TaskPIDRight+0x168>
   807b2:	4628      	mov	r0, r5
   807b4:	47d0      	blx	sl
   807b6:	4b2c      	ldr	r3, [pc, #176]	; (80868 <TaskPIDRight+0x130>)
   807b8:	6018      	str	r0, [r3, #0]
			errorRight =  (float) ((float)desiredValueRight - (float)currentVRight/1000);
   807ba:	492c      	ldr	r1, [pc, #176]	; (8086c <TaskPIDRight+0x134>)
   807bc:	4b2c      	ldr	r3, [pc, #176]	; (80870 <TaskPIDRight+0x138>)
   807be:	4798      	blx	r3
   807c0:	4601      	mov	r1, r0
   807c2:	4e2c      	ldr	r6, [pc, #176]	; (80874 <TaskPIDRight+0x13c>)
   807c4:	4648      	mov	r0, r9
   807c6:	47b0      	blx	r6
   807c8:	4604      	mov	r4, r0
   807ca:	4b2b      	ldr	r3, [pc, #172]	; (80878 <TaskPIDRight+0x140>)
   807cc:	6018      	str	r0, [r3, #0]

			prevErrorRight = errorRight;
   807ce:	4b2b      	ldr	r3, [pc, #172]	; (8087c <TaskPIDRight+0x144>)
   807d0:	6018      	str	r0, [r3, #0]
			wRight = wRight + errorRight;
   807d2:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 808a4 <TaskPIDRight+0x16c>
   807d6:	4f2a      	ldr	r7, [pc, #168]	; (80880 <TaskPIDRight+0x148>)
   807d8:	f8d8 1000 	ldr.w	r1, [r8]
   807dc:	47b8      	blx	r7
   807de:	4681      	mov	r9, r0
   807e0:	f8c8 0000 	str.w	r0, [r8]
	float derivingPart;
	float signal;
	
	proportionalPart = (float)currErr;
	integralPart = (float)(sumErr * (sampTime/k_i));
	derivingPart = ((float)currErr - (float)prevErr) * (float)(k_d / sampTime);
   807e4:	4620      	mov	r0, r4
   807e6:	4621      	mov	r1, r4
   807e8:	47b0      	blx	r6
   807ea:	4e26      	ldr	r6, [pc, #152]	; (80884 <TaskPIDRight+0x14c>)
   807ec:	4926      	ldr	r1, [pc, #152]	; (80888 <TaskPIDRight+0x150>)
   807ee:	47b0      	blx	r6
   807f0:	4683      	mov	fp, r0
			errorRight =  (float) ((float)desiredValueRight - (float)currentVRight/1000);

			prevErrorRight = errorRight;
			wRight = wRight + errorRight;

			finalURight = (float)CalcSignalRight(samplingTimeRight, kpRight, kiRight, kdRight, errorRight, prevErrorRight, wRight);					
   807f2:	f8df 8068 	ldr.w	r8, [pc, #104]	; 8085c <TaskPIDRight+0x124>
   807f6:	4648      	mov	r0, r9
   807f8:	47c0      	blx	r8
	float integralPart;
	float derivingPart;
	float signal;
	
	proportionalPart = (float)currErr;
	integralPart = (float)(sumErr * (sampTime/k_i));
   807fa:	47d0      	blx	sl
   807fc:	4923      	ldr	r1, [pc, #140]	; (8088c <TaskPIDRight+0x154>)
   807fe:	47b0      	blx	r6
   80800:	4601      	mov	r1, r0
	derivingPart = ((float)currErr - (float)prevErr) * (float)(k_d / sampTime);
	signal = (float)k_p * ((float)(proportionalPart + integralPart + derivingPart));
   80802:	4620      	mov	r0, r4
   80804:	47b8      	blx	r7
   80806:	4601      	mov	r1, r0
   80808:	4658      	mov	r0, fp
   8080a:	47b8      	blx	r7
   8080c:	4920      	ldr	r1, [pc, #128]	; (80890 <TaskPIDRight+0x158>)
   8080e:	47b0      	blx	r6
			errorRight =  (float) ((float)desiredValueRight - (float)currentVRight/1000);

			prevErrorRight = errorRight;
			wRight = wRight + errorRight;

			finalURight = (float)CalcSignalRight(samplingTimeRight, kpRight, kiRight, kdRight, errorRight, prevErrorRight, wRight);					
   80810:	4b20      	ldr	r3, [pc, #128]	; (80894 <TaskPIDRight+0x15c>)
   80812:	6018      	str	r0, [r3, #0]
			temp = finalURight*1000;
   80814:	4915      	ldr	r1, [pc, #84]	; (8086c <TaskPIDRight+0x134>)
   80816:	47b0      	blx	r6
   80818:	47c0      	blx	r8
   8081a:	4604      	mov	r4, r0
   8081c:	e004      	b.n	80828 <TaskPIDRight+0xf0>
		}
		else{
			finalURight = 0.0;
   8081e:	4b1d      	ldr	r3, [pc, #116]	; (80894 <TaskPIDRight+0x15c>)
   80820:	2200      	movs	r2, #0
   80822:	601a      	str	r2, [r3, #0]
			averageSensorValue = 0;
			temp = 0;
   80824:	2400      	movs	r4, #0
			finalURight = (float)CalcSignalRight(samplingTimeRight, kpRight, kiRight, kdRight, errorRight, prevErrorRight, wRight);					
			temp = finalURight*1000;
		}
		else{
			finalURight = 0.0;
			averageSensorValue = 0;
   80826:	4625      	mov	r5, r4
			temp = 0;
			
		}
		//printf("%d\n",temp);
		valuesforPWMRight(finalURight);
   80828:	4b1a      	ldr	r3, [pc, #104]	; (80894 <TaskPIDRight+0x15c>)
   8082a:	6818      	ldr	r0, [r3, #0]
   8082c:	4b1a      	ldr	r3, [pc, #104]	; (80898 <TaskPIDRight+0x160>)
   8082e:	4798      	blx	r3
		SendControlSignalLeftPID(temp, desiredValueRight,errorRight,averageSensorValue);
   80830:	4620      	mov	r0, r4
   80832:	4b06      	ldr	r3, [pc, #24]	; (8084c <TaskPIDRight+0x114>)
   80834:	6819      	ldr	r1, [r3, #0]
   80836:	4b10      	ldr	r3, [pc, #64]	; (80878 <TaskPIDRight+0x140>)
   80838:	681a      	ldr	r2, [r3, #0]
   8083a:	462b      	mov	r3, r5
   8083c:	4c17      	ldr	r4, [pc, #92]	; (8089c <TaskPIDRight+0x164>)
   8083e:	47a0      	blx	r4
		
	}
   80840:	e781      	b.n	80746 <TaskPIDRight+0xe>
   80842:	bf00      	nop
   80844:	00082a01 	.word	0x00082a01
   80848:	00082c49 	.word	0x00082c49
   8084c:	20070228 	.word	0x20070228
   80850:	00086d4d 	.word	0x00086d4d
   80854:	2007858c 	.word	0x2007858c
   80858:	00086975 	.word	0x00086975
   8085c:	00086db1 	.word	0x00086db1
   80860:	2aaaaaab 	.word	0x2aaaaaab
   80864:	2007022c 	.word	0x2007022c
   80868:	20070220 	.word	0x20070220
   8086c:	447a0000 	.word	0x447a0000
   80870:	00086b8d 	.word	0x00086b8d
   80874:	00086811 	.word	0x00086811
   80878:	20070244 	.word	0x20070244
   8087c:	2007021c 	.word	0x2007021c
   80880:	00086815 	.word	0x00086815
   80884:	00086a25 	.word	0x00086a25
   80888:	bf0833c6 	.word	0xbf0833c6
   8088c:	3c5d39dd 	.word	0x3c5d39dd
   80890:	3faed917 	.word	0x3faed917
   80894:	20070248 	.word	0x20070248
   80898:	00080489 	.word	0x00080489
   8089c:	00080435 	.word	0x00080435
   808a0:	0008697d 	.word	0x0008697d
   808a4:	20070224 	.word	0x20070224

000808a8 <SetPointRightWheel>:
	RightWheelPWM(1200);
	}
}

void SetPointRightWheel(float setPoint){
	desiredValueRight = setPoint;
   808a8:	4b01      	ldr	r3, [pc, #4]	; (808b0 <SetPointRightWheel+0x8>)
   808aa:	6018      	str	r0, [r3, #0]
   808ac:	4770      	bx	lr
   808ae:	bf00      	nop
   808b0:	20070228 	.word	0x20070228

000808b4 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   808b4:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   808b6:	0189      	lsls	r1, r1, #6
   808b8:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   808ba:	2402      	movs	r4, #2
   808bc:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   808be:	f04f 31ff 	mov.w	r1, #4294967295
   808c2:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   808c4:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   808c6:	605a      	str	r2, [r3, #4]
}
   808c8:	f85d 4b04 	ldr.w	r4, [sp], #4
   808cc:	4770      	bx	lr
   808ce:	bf00      	nop

000808d0 <tc_set_block_mode>:
		uint32_t ul_blockmode)
{
	/* Validate inputs. */
	Assert(p_tc);
	
	p_tc->TC_BMR = ul_blockmode;
   808d0:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
   808d4:	4770      	bx	lr
   808d6:	bf00      	nop

000808d8 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   808d8:	0189      	lsls	r1, r1, #6
   808da:	2305      	movs	r3, #5
   808dc:	5043      	str	r3, [r0, r1]
   808de:	4770      	bx	lr

000808e0 <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
   808e0:	0189      	lsls	r1, r1, #6
   808e2:	2302      	movs	r3, #2
   808e4:	5043      	str	r3, [r0, r1]
   808e6:	4770      	bx	lr

000808e8 <tc_read_cv>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_CV;
   808e8:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   808ec:	6908      	ldr	r0, [r1, #16]
}
   808ee:	4770      	bx	lr

000808f0 <delayInit>:

/**************************************************************************
* Initialize the delay.
**************************************************************************/
int delayInit(void)		/* Initializes the timer used for delays */
{
   808f0:	b510      	push	{r4, lr}
	pmc_set_writeprotect(false);
   808f2:	2000      	movs	r0, #0
   808f4:	4b09      	ldr	r3, [pc, #36]	; (8091c <delayInit+0x2c>)
   808f6:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC4);
   808f8:	201f      	movs	r0, #31
   808fa:	4b09      	ldr	r3, [pc, #36]	; (80920 <delayInit+0x30>)
   808fc:	4798      	blx	r3
	tc_init(TC1,1,0);		 /* TC1, channel 1, TCLK1 och capturemode */
   808fe:	4c09      	ldr	r4, [pc, #36]	; (80924 <delayInit+0x34>)
   80900:	4620      	mov	r0, r4
   80902:	2101      	movs	r1, #1
   80904:	2200      	movs	r2, #0
   80906:	4b08      	ldr	r3, [pc, #32]	; (80928 <delayInit+0x38>)
   80908:	4798      	blx	r3
	tc_set_block_mode(TC1,0);
   8090a:	4620      	mov	r0, r4
   8090c:	2100      	movs	r1, #0
   8090e:	4b07      	ldr	r3, [pc, #28]	; (8092c <delayInit+0x3c>)
   80910:	4798      	blx	r3
	tc_stop(TC1,1);			/* making sure the timer does not run  */
   80912:	4620      	mov	r0, r4
   80914:	2101      	movs	r1, #1
   80916:	4b06      	ldr	r3, [pc, #24]	; (80930 <delayInit+0x40>)
   80918:	4798      	blx	r3
}
   8091a:	bd10      	pop	{r4, pc}
   8091c:	000819f1 	.word	0x000819f1
   80920:	00081999 	.word	0x00081999
   80924:	40084000 	.word	0x40084000
   80928:	000808b5 	.word	0x000808b5
   8092c:	000808d1 	.word	0x000808d1
   80930:	000808e1 	.word	0x000808e1

00080934 <TaskCalculateLeftWheel>:
float distanceLeftWheel = 0.0;
uint32_t hzforcpu  = 2625000; // . NDRA HR OM VI ANVNDER "TC_CMR_TCCLKS_TIMER_CLOCK3" I INTERRUPTPIO.C
static uint32_t sampleTimeLeft = 6; //GLM INTE ATT DEN R KORT. RKNA INTE UTANFR TASKEN!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

void TaskCalculateLeftWheel(void *p)
{
   80934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80938:	b083      	sub	sp, #12

	portTickType xLastWakeTime; 
	portTickType xSampleTime;
	xLastWakeTime = xTaskGetTickCount();
   8093a:	4b26      	ldr	r3, [pc, #152]	; (809d4 <TaskCalculateLeftWheel+0xa0>)
   8093c:	4798      	blx	r3
   8093e:	9001      	str	r0, [sp, #4]
	{	
		xSampleTime = (portTickType)sampleTimeLeft;
		vTaskDelayUntil(&xLastWakeTime, xSampleTime);
	
		if(counterLeftWheel != 0){
		distanceLeftWheel = (((float)( (float)counterLeftWheel/36) * (float) omkretsHjul)*1000);
   80940:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80a14 <TaskCalculateLeftWheel+0xe0>
   80944:	4f24      	ldr	r7, [pc, #144]	; (809d8 <TaskCalculateLeftWheel+0xa4>)
		sekLeftWheel += ((float)timerLeftWheel/(float)hzforcpu) * 1000;	
		}

		if((distanceLeftWheel > 0) && (sekLeftWheel > 0)){
   80946:	2600      	movs	r6, #0
	xLastWakeTime = xTaskGetTickCount();
	
	while(1)
	{	
		xSampleTime = (portTickType)sampleTimeLeft;
		vTaskDelayUntil(&xLastWakeTime, xSampleTime);
   80948:	a801      	add	r0, sp, #4
   8094a:	2106      	movs	r1, #6
   8094c:	4b23      	ldr	r3, [pc, #140]	; (809dc <TaskCalculateLeftWheel+0xa8>)
   8094e:	4798      	blx	r3
	
		if(counterLeftWheel != 0){
   80950:	4b23      	ldr	r3, [pc, #140]	; (809e0 <TaskCalculateLeftWheel+0xac>)
   80952:	6818      	ldr	r0, [r3, #0]
   80954:	b308      	cbz	r0, 8099a <TaskCalculateLeftWheel+0x66>
		distanceLeftWheel = (((float)( (float)counterLeftWheel/36) * (float) omkretsHjul)*1000);
   80956:	4d23      	ldr	r5, [pc, #140]	; (809e4 <TaskCalculateLeftWheel+0xb0>)
   80958:	47a8      	blx	r5
   8095a:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 80a08 <TaskCalculateLeftWheel+0xd4>
   8095e:	4641      	mov	r1, r8
   80960:	47d0      	blx	sl
   80962:	4c21      	ldr	r4, [pc, #132]	; (809e8 <TaskCalculateLeftWheel+0xb4>)
   80964:	4b21      	ldr	r3, [pc, #132]	; (809ec <TaskCalculateLeftWheel+0xb8>)
   80966:	6819      	ldr	r1, [r3, #0]
   80968:	47a0      	blx	r4
   8096a:	4639      	mov	r1, r7
   8096c:	47a0      	blx	r4
   8096e:	4b20      	ldr	r3, [pc, #128]	; (809f0 <TaskCalculateLeftWheel+0xbc>)
   80970:	6018      	str	r0, [r3, #0]
		sekLeftWheel += ((float)timerLeftWheel/(float)hzforcpu) * 1000;	
   80972:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80a04 <TaskCalculateLeftWheel+0xd0>
   80976:	4b1f      	ldr	r3, [pc, #124]	; (809f4 <TaskCalculateLeftWheel+0xc0>)
   80978:	6818      	ldr	r0, [r3, #0]
   8097a:	47a8      	blx	r5
   8097c:	4683      	mov	fp, r0
   8097e:	4b1e      	ldr	r3, [pc, #120]	; (809f8 <TaskCalculateLeftWheel+0xc4>)
   80980:	6818      	ldr	r0, [r3, #0]
   80982:	47a8      	blx	r5
   80984:	4601      	mov	r1, r0
   80986:	4658      	mov	r0, fp
   80988:	47d0      	blx	sl
   8098a:	4639      	mov	r1, r7
   8098c:	47a0      	blx	r4
   8098e:	f8d9 1000 	ldr.w	r1, [r9]
   80992:	4b1a      	ldr	r3, [pc, #104]	; (809fc <TaskCalculateLeftWheel+0xc8>)
   80994:	4798      	blx	r3
   80996:	f8c9 0000 	str.w	r0, [r9]
		}

		if((distanceLeftWheel > 0) && (sekLeftWheel > 0)){
   8099a:	4b15      	ldr	r3, [pc, #84]	; (809f0 <TaskCalculateLeftWheel+0xbc>)
   8099c:	681c      	ldr	r4, [r3, #0]
   8099e:	4620      	mov	r0, r4
   809a0:	4631      	mov	r1, r6
   809a2:	4b17      	ldr	r3, [pc, #92]	; (80a00 <TaskCalculateLeftWheel+0xcc>)
   809a4:	4798      	blx	r3
   809a6:	2800      	cmp	r0, #0
   809a8:	d0ce      	beq.n	80948 <TaskCalculateLeftWheel+0x14>
   809aa:	4b16      	ldr	r3, [pc, #88]	; (80a04 <TaskCalculateLeftWheel+0xd0>)
   809ac:	681d      	ldr	r5, [r3, #0]
   809ae:	4628      	mov	r0, r5
   809b0:	4631      	mov	r1, r6
   809b2:	4b13      	ldr	r3, [pc, #76]	; (80a00 <TaskCalculateLeftWheel+0xcc>)
   809b4:	4798      	blx	r3
   809b6:	2800      	cmp	r0, #0
   809b8:	d0c6      	beq.n	80948 <TaskCalculateLeftWheel+0x14>
			hastighetLeftWheel = (((float)((float)distanceLeftWheel/(float)sekLeftWheel)*1000));
   809ba:	4620      	mov	r0, r4
   809bc:	4629      	mov	r1, r5
   809be:	4b12      	ldr	r3, [pc, #72]	; (80a08 <TaskCalculateLeftWheel+0xd4>)
   809c0:	4798      	blx	r3
   809c2:	4639      	mov	r1, r7
   809c4:	4b08      	ldr	r3, [pc, #32]	; (809e8 <TaskCalculateLeftWheel+0xb4>)
   809c6:	4798      	blx	r3
   809c8:	4b10      	ldr	r3, [pc, #64]	; (80a0c <TaskCalculateLeftWheel+0xd8>)
   809ca:	4798      	blx	r3
   809cc:	4b10      	ldr	r3, [pc, #64]	; (80a10 <TaskCalculateLeftWheel+0xdc>)
   809ce:	6018      	str	r0, [r3, #0]
   809d0:	e7ba      	b.n	80948 <TaskCalculateLeftWheel+0x14>
   809d2:	bf00      	nop
   809d4:	00082a01 	.word	0x00082a01
   809d8:	447a0000 	.word	0x447a0000
   809dc:	00082c49 	.word	0x00082c49
   809e0:	20078598 	.word	0x20078598
   809e4:	00086975 	.word	0x00086975
   809e8:	00086a25 	.word	0x00086a25
   809ec:	2007012c 	.word	0x2007012c
   809f0:	2007024c 	.word	0x2007024c
   809f4:	20078590 	.word	0x20078590
   809f8:	20070130 	.word	0x20070130
   809fc:	00086815 	.word	0x00086815
   80a00:	00086d9d 	.word	0x00086d9d
   80a04:	20078594 	.word	0x20078594
   80a08:	00086b8d 	.word	0x00086b8d
   80a0c:	00086db1 	.word	0x00086db1
   80a10:	200785b0 	.word	0x200785b0
   80a14:	42100000 	.word	0x42100000

00080a18 <TaskCalculateRightWheel>:
uint32_t hzforcpuRight  = 2625000; // . NDRA HR OM VI ANVNDER "TC_CMR_TCCLKS_TIMER_CLOCK3" I INTERRUPTPIO.C
static uint32_t sampleTimeRight = 6; //GLM INTE ATT DEN R KORT. RKNA INTE UTANFR TASKEN!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!


void TaskCalculateRightWheel(void *p)
{
   80a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80a1c:	b083      	sub	sp, #12

	portTickType xLastWakeTime;
	portTickType xSampleTime;
	xLastWakeTime = xTaskGetTickCount();
   80a1e:	4b27      	ldr	r3, [pc, #156]	; (80abc <TaskCalculateRightWheel+0xa4>)
   80a20:	4798      	blx	r3
   80a22:	9001      	str	r0, [sp, #4]
		
		xSampleTime = (portTickType)sampleTimeRight;
		vTaskDelayUntil(&xLastWakeTime, xSampleTime);

		if(counterRightWheel != 0){
			distanceRightWheel = (float) ((((float) counterRightWheel/36) * (float) omkretsHjulRight)*1000);
   80a24:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 80b04 <TaskCalculateRightWheel+0xec>
			sekRightWheel += ((float)timerRightWheel/(float)hzforcpuRight) * 1000;
		}

		if((distanceRightWheel > 0) && (sekRightWheel > 0)){
   80a28:	2700      	movs	r7, #0

	while(1)
	{
		
		xSampleTime = (portTickType)sampleTimeRight;
		vTaskDelayUntil(&xLastWakeTime, xSampleTime);
   80a2a:	a801      	add	r0, sp, #4
   80a2c:	2106      	movs	r1, #6
   80a2e:	4b24      	ldr	r3, [pc, #144]	; (80ac0 <TaskCalculateRightWheel+0xa8>)
   80a30:	4798      	blx	r3

		if(counterRightWheel != 0){
   80a32:	4b24      	ldr	r3, [pc, #144]	; (80ac4 <TaskCalculateRightWheel+0xac>)
   80a34:	681c      	ldr	r4, [r3, #0]
   80a36:	b314      	cbz	r4, 80a7e <TaskCalculateRightWheel+0x66>
			distanceRightWheel = (float) ((((float) counterRightWheel/36) * (float) omkretsHjulRight)*1000);
   80a38:	4e23      	ldr	r6, [pc, #140]	; (80ac8 <TaskCalculateRightWheel+0xb0>)
   80a3a:	4620      	mov	r0, r4
   80a3c:	47b0      	blx	r6
   80a3e:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 80af0 <TaskCalculateRightWheel+0xd8>
   80a42:	4922      	ldr	r1, [pc, #136]	; (80acc <TaskCalculateRightWheel+0xb4>)
   80a44:	47d0      	blx	sl
   80a46:	4d22      	ldr	r5, [pc, #136]	; (80ad0 <TaskCalculateRightWheel+0xb8>)
   80a48:	4b22      	ldr	r3, [pc, #136]	; (80ad4 <TaskCalculateRightWheel+0xbc>)
   80a4a:	6819      	ldr	r1, [r3, #0]
   80a4c:	47a8      	blx	r5
   80a4e:	4641      	mov	r1, r8
   80a50:	47a8      	blx	r5
   80a52:	4b21      	ldr	r3, [pc, #132]	; (80ad8 <TaskCalculateRightWheel+0xc0>)
   80a54:	6018      	str	r0, [r3, #0]
			sekRightWheel += ((float)timerRightWheel/(float)hzforcpuRight) * 1000;
   80a56:	f8df 9094 	ldr.w	r9, [pc, #148]	; 80aec <TaskCalculateRightWheel+0xd4>
   80a5a:	4b20      	ldr	r3, [pc, #128]	; (80adc <TaskCalculateRightWheel+0xc4>)
   80a5c:	6818      	ldr	r0, [r3, #0]
   80a5e:	47b0      	blx	r6
   80a60:	4683      	mov	fp, r0
   80a62:	4b1f      	ldr	r3, [pc, #124]	; (80ae0 <TaskCalculateRightWheel+0xc8>)
   80a64:	6818      	ldr	r0, [r3, #0]
   80a66:	47b0      	blx	r6
   80a68:	4601      	mov	r1, r0
   80a6a:	4658      	mov	r0, fp
   80a6c:	47d0      	blx	sl
   80a6e:	4641      	mov	r1, r8
   80a70:	47a8      	blx	r5
   80a72:	f8d9 1000 	ldr.w	r1, [r9]
   80a76:	4b1b      	ldr	r3, [pc, #108]	; (80ae4 <TaskCalculateRightWheel+0xcc>)
   80a78:	4798      	blx	r3
   80a7a:	f8c9 0000 	str.w	r0, [r9]
		}

		if((distanceRightWheel > 0) && (sekRightWheel > 0)){
   80a7e:	4b16      	ldr	r3, [pc, #88]	; (80ad8 <TaskCalculateRightWheel+0xc0>)
   80a80:	681d      	ldr	r5, [r3, #0]
   80a82:	4628      	mov	r0, r5
   80a84:	4639      	mov	r1, r7
   80a86:	4b18      	ldr	r3, [pc, #96]	; (80ae8 <TaskCalculateRightWheel+0xd0>)
   80a88:	4798      	blx	r3
   80a8a:	b188      	cbz	r0, 80ab0 <TaskCalculateRightWheel+0x98>
   80a8c:	4b17      	ldr	r3, [pc, #92]	; (80aec <TaskCalculateRightWheel+0xd4>)
   80a8e:	681e      	ldr	r6, [r3, #0]
   80a90:	4630      	mov	r0, r6
   80a92:	4639      	mov	r1, r7
   80a94:	4b14      	ldr	r3, [pc, #80]	; (80ae8 <TaskCalculateRightWheel+0xd0>)
   80a96:	4798      	blx	r3
   80a98:	b150      	cbz	r0, 80ab0 <TaskCalculateRightWheel+0x98>
			hastighetRightWheel = (((float)((float)distanceRightWheel/(float)sekRightWheel)*1000));
   80a9a:	4628      	mov	r0, r5
   80a9c:	4631      	mov	r1, r6
   80a9e:	4b14      	ldr	r3, [pc, #80]	; (80af0 <TaskCalculateRightWheel+0xd8>)
   80aa0:	4798      	blx	r3
   80aa2:	4641      	mov	r1, r8
   80aa4:	4b0a      	ldr	r3, [pc, #40]	; (80ad0 <TaskCalculateRightWheel+0xb8>)
   80aa6:	4798      	blx	r3
   80aa8:	4b12      	ldr	r3, [pc, #72]	; (80af4 <TaskCalculateRightWheel+0xdc>)
   80aaa:	4798      	blx	r3
   80aac:	4b12      	ldr	r3, [pc, #72]	; (80af8 <TaskCalculateRightWheel+0xe0>)
   80aae:	6018      	str	r0, [r3, #0]
		}		
		printf("%d\n", counterRightWheel);	
   80ab0:	4812      	ldr	r0, [pc, #72]	; (80afc <TaskCalculateRightWheel+0xe4>)
   80ab2:	4621      	mov	r1, r4
   80ab4:	4b12      	ldr	r3, [pc, #72]	; (80b00 <TaskCalculateRightWheel+0xe8>)
   80ab6:	4798      	blx	r3
	}
   80ab8:	e7b7      	b.n	80a2a <TaskCalculateRightWheel+0x12>
   80aba:	bf00      	nop
   80abc:	00082a01 	.word	0x00082a01
   80ac0:	00082c49 	.word	0x00082c49
   80ac4:	2007859c 	.word	0x2007859c
   80ac8:	00086975 	.word	0x00086975
   80acc:	42100000 	.word	0x42100000
   80ad0:	00086a25 	.word	0x00086a25
   80ad4:	20070134 	.word	0x20070134
   80ad8:	20070250 	.word	0x20070250
   80adc:	200785a4 	.word	0x200785a4
   80ae0:	20070138 	.word	0x20070138
   80ae4:	00086815 	.word	0x00086815
   80ae8:	00086d9d 	.word	0x00086d9d
   80aec:	200785a0 	.word	0x200785a0
   80af0:	00086b8d 	.word	0x00086b8d
   80af4:	00086db1 	.word	0x00086db1
   80af8:	2007858c 	.word	0x2007858c
   80afc:	00086e3c 	.word	0x00086e3c
   80b00:	0008384d 	.word	0x0008384d
   80b04:	447a0000 	.word	0x447a0000

00080b08 <TaskDriveLeftRight>:

/**************************************************************************
* Task for driving left or right.
**************************************************************************/
void TaskDriveLeftRight(void *p)
{
   80b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80b0c:	b083      	sub	sp, #12
	portTickType xLastWakeTime; //Last time the task was active.
	portTickType xSampleTime;
	
	xLastWakeTime = xTaskGetTickCount();
   80b0e:	4b6f      	ldr	r3, [pc, #444]	; (80ccc <TaskDriveLeftRight+0x1c4>)
   80b10:	4798      	blx	r3
   80b12:	9001      	str	r0, [sp, #4]
			SetPointLeftWheel(0.2);
			SetPointRightWheel(0.30);
		}
		else if(((joystick_x >= 0) && (joystick_x < 90)) && ((joystick_y > 610) && (joystick_y < 990))) // 90% vnster
		{
			SetPointLeftWheel(0.2);
   80b14:	4c6e      	ldr	r4, [pc, #440]	; (80cd0 <TaskDriveLeftRight+0x1c8>)
			SetPointRightWheel(0.32);	
   80b16:	f8df 91e4 	ldr.w	r9, [pc, #484]	; 80cfc <TaskDriveLeftRight+0x1f4>
			SetPointRightWheel(0.28);
		}
		else if(((joystick_x >= 0) && (joystick_x < 90)) && ((joystick_y > 1000) && (joystick_y < 1330))) // 75% vnster
		{
			SetPointLeftWheel(0.2);
			SetPointRightWheel(0.30);
   80b1a:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 80d00 <TaskDriveLeftRight+0x1f8>
			SetPointRightWheel(0.26);	
		}
		else if(((joystick_x >= 0) && (joystick_x < 90)) && ((joystick_y > 1340) && (joystick_y < 1370))) // 60% vnster
		{
			SetPointLeftWheel(0.2);
			SetPointRightWheel(0.28);
   80b1e:	f8df b1e4 	ldr.w	fp, [pc, #484]	; 80d04 <TaskDriveLeftRight+0x1fc>
			SetPointRightWheel(0.24);	
		}
		else if(((joystick_x > 100) && (joystick_x < 290)) && ((joystick_y > 1340) && (joystick_y < 1370))) // 45% vnster
		{
			SetPointLeftWheel(0.2);
			SetPointRightWheel(0.26);	
   80b22:	4e6c      	ldr	r6, [pc, #432]	; (80cd4 <TaskDriveLeftRight+0x1cc>)
			SetPointRightWheel(0.22);
		}
		else if(((joystick_x > 300) && (joystick_x < 490)) && ((joystick_y > 1340) && (joystick_y < 1370))) // 30% vnster
		{
			SetPointLeftWheel(0.2);
			SetPointRightWheel(0.24);	
   80b24:	4d6c      	ldr	r5, [pc, #432]	; (80cd8 <TaskDriveLeftRight+0x1d0>)
	
	xLastWakeTime = xTaskGetTickCount();


	while(1){
		joystick_x = ReadAnalog0();
   80b26:	4b6d      	ldr	r3, [pc, #436]	; (80cdc <TaskDriveLeftRight+0x1d4>)
   80b28:	4798      	blx	r3
   80b2a:	4f6d      	ldr	r7, [pc, #436]	; (80ce0 <TaskDriveLeftRight+0x1d8>)
   80b2c:	6038      	str	r0, [r7, #0]
		joystick_y = ReadAnalog1();
   80b2e:	4b6d      	ldr	r3, [pc, #436]	; (80ce4 <TaskDriveLeftRight+0x1dc>)
   80b30:	4798      	blx	r3
   80b32:	4b6d      	ldr	r3, [pc, #436]	; (80ce8 <TaskDriveLeftRight+0x1e0>)
   80b34:	6018      	str	r0, [r3, #0]
		
		if(((joystick_x > 585) && (joystick_x < 680)) && ((joystick_y > 595) && (joystick_y < 680)) ) // default(mitten)
   80b36:	683b      	ldr	r3, [r7, #0]
   80b38:	f2a3 224a 	subw	r2, r3, #586	; 0x24a
   80b3c:	2a5d      	cmp	r2, #93	; 0x5d
   80b3e:	d80c      	bhi.n	80b5a <TaskDriveLeftRight+0x52>
   80b40:	f5a0 7215 	sub.w	r2, r0, #596	; 0x254
   80b44:	2a53      	cmp	r2, #83	; 0x53
   80b46:	d808      	bhi.n	80b5a <TaskDriveLeftRight+0x52>
		{
			SetPointLeftWheel(0);
   80b48:	f04f 0a00 	mov.w	sl, #0
   80b4c:	4650      	mov	r0, sl
   80b4e:	4b67      	ldr	r3, [pc, #412]	; (80cec <TaskDriveLeftRight+0x1e4>)
   80b50:	4798      	blx	r3
			SetPointRightWheel(0);
   80b52:	4650      	mov	r0, sl
   80b54:	4b66      	ldr	r3, [pc, #408]	; (80cf0 <TaskDriveLeftRight+0x1e8>)
   80b56:	4798      	blx	r3
   80b58:	e0b3      	b.n	80cc2 <TaskDriveLeftRight+0x1ba>
		}
		else if((joystick_y > 585)) //Drive forward at full speed.
   80b5a:	f240 2249 	movw	r2, #585	; 0x249
   80b5e:	4290      	cmp	r0, r2
   80b60:	d906      	bls.n	80b70 <TaskDriveLeftRight+0x68>
		{
			SetPointLeftWheel(0.2);
   80b62:	4620      	mov	r0, r4
   80b64:	4b61      	ldr	r3, [pc, #388]	; (80cec <TaskDriveLeftRight+0x1e4>)
   80b66:	4798      	blx	r3
			SetPointRightWheel(0.2);
   80b68:	4620      	mov	r0, r4
   80b6a:	4b61      	ldr	r3, [pc, #388]	; (80cf0 <TaskDriveLeftRight+0x1e8>)
   80b6c:	4798      	blx	r3
   80b6e:	e0a8      	b.n	80cc2 <TaskDriveLeftRight+0x1ba>
		}
		else if((joystick_y <= 575)) //Drive backward at 50% speed.
   80b70:	f5b0 7f10 	cmp.w	r0, #576	; 0x240
   80b74:	f0c0 80a5 	bcc.w	80cc2 <TaskDriveLeftRight+0x1ba>
		{

		}		
		else if(((joystick_x > 780) && (joystick_x < 850)) && ((joystick_y > 1340) && (joystick_y < 1370))) // 15% hger
   80b78:	f2a3 320d 	subw	r2, r3, #781	; 0x30d
   80b7c:	2a44      	cmp	r2, #68	; 0x44
   80b7e:	d80a      	bhi.n	80b96 <TaskDriveLeftRight+0x8e>
   80b80:	f2a0 523d 	subw	r2, r0, #1341	; 0x53d
   80b84:	2a1c      	cmp	r2, #28
   80b86:	d806      	bhi.n	80b96 <TaskDriveLeftRight+0x8e>
		{
			SetPointLeftWheel(0.22);
   80b88:	485a      	ldr	r0, [pc, #360]	; (80cf4 <TaskDriveLeftRight+0x1ec>)
   80b8a:	4b58      	ldr	r3, [pc, #352]	; (80cec <TaskDriveLeftRight+0x1e4>)
   80b8c:	4798      	blx	r3
			SetPointRightWheel(0.2);
   80b8e:	4620      	mov	r0, r4
   80b90:	4b57      	ldr	r3, [pc, #348]	; (80cf0 <TaskDriveLeftRight+0x1e8>)
   80b92:	4798      	blx	r3
   80b94:	e095      	b.n	80cc2 <TaskDriveLeftRight+0x1ba>
		}
		else if(((joystick_x > 860) && (joystick_x < 1040)) && ((joystick_y > 1340) && (joystick_y < 1370))) // 30% hger
   80b96:	f2a3 325d 	subw	r2, r3, #861	; 0x35d
   80b9a:	2ab2      	cmp	r2, #178	; 0xb2
   80b9c:	d80a      	bhi.n	80bb4 <TaskDriveLeftRight+0xac>
   80b9e:	f2a0 523d 	subw	r2, r0, #1341	; 0x53d
   80ba2:	2a1c      	cmp	r2, #28
   80ba4:	d806      	bhi.n	80bb4 <TaskDriveLeftRight+0xac>
		{
			SetPointLeftWheel(0.24);
   80ba6:	4628      	mov	r0, r5
   80ba8:	4b50      	ldr	r3, [pc, #320]	; (80cec <TaskDriveLeftRight+0x1e4>)
   80baa:	4798      	blx	r3
			SetPointRightWheel(0.2);
   80bac:	4620      	mov	r0, r4
   80bae:	4b50      	ldr	r3, [pc, #320]	; (80cf0 <TaskDriveLeftRight+0x1e8>)
   80bb0:	4798      	blx	r3
   80bb2:	e086      	b.n	80cc2 <TaskDriveLeftRight+0x1ba>
		}
		else if(((joystick_x > 1050) && (joystick_x < 1370)) && ((joystick_y > 1340) && (joystick_y < 1370))) // 45% hger
   80bb4:	f2a3 421b 	subw	r2, r3, #1051	; 0x41b
   80bb8:	f5b2 7f9f 	cmp.w	r2, #318	; 0x13e
   80bbc:	d80a      	bhi.n	80bd4 <TaskDriveLeftRight+0xcc>
   80bbe:	f2a0 523d 	subw	r2, r0, #1341	; 0x53d
   80bc2:	2a1c      	cmp	r2, #28
   80bc4:	d806      	bhi.n	80bd4 <TaskDriveLeftRight+0xcc>
		{
			SetPointLeftWheel(0.26);
   80bc6:	4630      	mov	r0, r6
   80bc8:	4b48      	ldr	r3, [pc, #288]	; (80cec <TaskDriveLeftRight+0x1e4>)
   80bca:	4798      	blx	r3
			SetPointRightWheel(0.2);		
   80bcc:	4620      	mov	r0, r4
   80bce:	4b48      	ldr	r3, [pc, #288]	; (80cf0 <TaskDriveLeftRight+0x1e8>)
   80bd0:	4798      	blx	r3
   80bd2:	e076      	b.n	80cc2 <TaskDriveLeftRight+0x1ba>
		}
		else if(((joystick_x > 1340) && (joystick_x < 1370)) && ((joystick_y > 1200) && (joystick_y < 1340))) // 60% hger
   80bd4:	f2a3 523d 	subw	r2, r3, #1341	; 0x53d
   80bd8:	2a1c      	cmp	r2, #28
   80bda:	d821      	bhi.n	80c20 <TaskDriveLeftRight+0x118>
   80bdc:	f2a0 42b1 	subw	r2, r0, #1201	; 0x4b1
   80be0:	2a8a      	cmp	r2, #138	; 0x8a
   80be2:	d806      	bhi.n	80bf2 <TaskDriveLeftRight+0xea>
		{
			SetPointLeftWheel(0.28);
   80be4:	4658      	mov	r0, fp
   80be6:	4b41      	ldr	r3, [pc, #260]	; (80cec <TaskDriveLeftRight+0x1e4>)
   80be8:	4798      	blx	r3
			SetPointRightWheel(0.2);
   80bea:	4620      	mov	r0, r4
   80bec:	4b40      	ldr	r3, [pc, #256]	; (80cf0 <TaskDriveLeftRight+0x1e8>)
   80bee:	4798      	blx	r3
   80bf0:	e067      	b.n	80cc2 <TaskDriveLeftRight+0x1ba>
		}
		else if(((joystick_x > 1340) && (joystick_x < 1370)) && ((joystick_y > 800) && (joystick_y < 1190))) // 75% hger
   80bf2:	f2a0 3221 	subw	r2, r0, #801	; 0x321
   80bf6:	f5b2 7fc2 	cmp.w	r2, #388	; 0x184
   80bfa:	d806      	bhi.n	80c0a <TaskDriveLeftRight+0x102>
		{
			SetPointLeftWheel(0.30);
   80bfc:	4640      	mov	r0, r8
   80bfe:	4b3b      	ldr	r3, [pc, #236]	; (80cec <TaskDriveLeftRight+0x1e4>)
   80c00:	4798      	blx	r3
			SetPointRightWheel(0.2);
   80c02:	4620      	mov	r0, r4
   80c04:	4b3a      	ldr	r3, [pc, #232]	; (80cf0 <TaskDriveLeftRight+0x1e8>)
   80c06:	4798      	blx	r3
   80c08:	e05b      	b.n	80cc2 <TaskDriveLeftRight+0x1ba>
		}
		else if(((joystick_x > 1340) && (joystick_x < 1370)) && ((joystick_y > 610) && (joystick_y < 790))) // 90% hger
   80c0a:	f2a0 2263 	subw	r2, r0, #611	; 0x263
   80c0e:	2ab2      	cmp	r2, #178	; 0xb2
   80c10:	d806      	bhi.n	80c20 <TaskDriveLeftRight+0x118>
		{
			SetPointLeftWheel(0.2);
   80c12:	4620      	mov	r0, r4
   80c14:	4b35      	ldr	r3, [pc, #212]	; (80cec <TaskDriveLeftRight+0x1e4>)
   80c16:	4798      	blx	r3
			SetPointRightWheel(0.32);
   80c18:	4648      	mov	r0, r9
   80c1a:	4b35      	ldr	r3, [pc, #212]	; (80cf0 <TaskDriveLeftRight+0x1e8>)
   80c1c:	4798      	blx	r3
   80c1e:	e050      	b.n	80cc2 <TaskDriveLeftRight+0x1ba>
		}
		else if(((joystick_x > 500) && (joystick_x < 590)) && ((joystick_y > 1340) && (joystick_y < 1370))) // 15% vnster
   80c20:	f2a3 12f5 	subw	r2, r3, #501	; 0x1f5
   80c24:	2a58      	cmp	r2, #88	; 0x58
   80c26:	d80a      	bhi.n	80c3e <TaskDriveLeftRight+0x136>
   80c28:	f2a0 523d 	subw	r2, r0, #1341	; 0x53d
   80c2c:	2a1c      	cmp	r2, #28
   80c2e:	d806      	bhi.n	80c3e <TaskDriveLeftRight+0x136>
		{
			SetPointLeftWheel(0.2);
   80c30:	4620      	mov	r0, r4
   80c32:	4b2e      	ldr	r3, [pc, #184]	; (80cec <TaskDriveLeftRight+0x1e4>)
   80c34:	4798      	blx	r3
			SetPointRightWheel(0.22);
   80c36:	482f      	ldr	r0, [pc, #188]	; (80cf4 <TaskDriveLeftRight+0x1ec>)
   80c38:	4b2d      	ldr	r3, [pc, #180]	; (80cf0 <TaskDriveLeftRight+0x1e8>)
   80c3a:	4798      	blx	r3
   80c3c:	e041      	b.n	80cc2 <TaskDriveLeftRight+0x1ba>
		}
		else if(((joystick_x > 300) && (joystick_x < 490)) && ((joystick_y > 1340) && (joystick_y < 1370))) // 30% vnster
   80c3e:	f2a3 122d 	subw	r2, r3, #301	; 0x12d
   80c42:	2abc      	cmp	r2, #188	; 0xbc
   80c44:	d80a      	bhi.n	80c5c <TaskDriveLeftRight+0x154>
   80c46:	f2a0 523d 	subw	r2, r0, #1341	; 0x53d
   80c4a:	2a1c      	cmp	r2, #28
   80c4c:	d806      	bhi.n	80c5c <TaskDriveLeftRight+0x154>
		{
			SetPointLeftWheel(0.2);
   80c4e:	4620      	mov	r0, r4
   80c50:	4b26      	ldr	r3, [pc, #152]	; (80cec <TaskDriveLeftRight+0x1e4>)
   80c52:	4798      	blx	r3
			SetPointRightWheel(0.24);	
   80c54:	4628      	mov	r0, r5
   80c56:	4b26      	ldr	r3, [pc, #152]	; (80cf0 <TaskDriveLeftRight+0x1e8>)
   80c58:	4798      	blx	r3
   80c5a:	e032      	b.n	80cc2 <TaskDriveLeftRight+0x1ba>
		}
		else if(((joystick_x > 100) && (joystick_x < 290)) && ((joystick_y > 1340) && (joystick_y < 1370))) // 45% vnster
   80c5c:	f1a3 0265 	sub.w	r2, r3, #101	; 0x65
   80c60:	2abc      	cmp	r2, #188	; 0xbc
   80c62:	d80a      	bhi.n	80c7a <TaskDriveLeftRight+0x172>
   80c64:	f2a0 523d 	subw	r2, r0, #1341	; 0x53d
   80c68:	2a1c      	cmp	r2, #28
   80c6a:	d806      	bhi.n	80c7a <TaskDriveLeftRight+0x172>
		{
			SetPointLeftWheel(0.2);
   80c6c:	4620      	mov	r0, r4
   80c6e:	4b1f      	ldr	r3, [pc, #124]	; (80cec <TaskDriveLeftRight+0x1e4>)
   80c70:	4798      	blx	r3
			SetPointRightWheel(0.26);	
   80c72:	4630      	mov	r0, r6
   80c74:	4b1e      	ldr	r3, [pc, #120]	; (80cf0 <TaskDriveLeftRight+0x1e8>)
   80c76:	4798      	blx	r3
   80c78:	e023      	b.n	80cc2 <TaskDriveLeftRight+0x1ba>
		}
		else if(((joystick_x >= 0) && (joystick_x < 90)) && ((joystick_y > 1340) && (joystick_y < 1370))) // 60% vnster
   80c7a:	2b59      	cmp	r3, #89	; 0x59
   80c7c:	d821      	bhi.n	80cc2 <TaskDriveLeftRight+0x1ba>
   80c7e:	f2a0 533d 	subw	r3, r0, #1341	; 0x53d
   80c82:	2b1c      	cmp	r3, #28
   80c84:	d806      	bhi.n	80c94 <TaskDriveLeftRight+0x18c>
		{
			SetPointLeftWheel(0.2);
   80c86:	4620      	mov	r0, r4
   80c88:	4b18      	ldr	r3, [pc, #96]	; (80cec <TaskDriveLeftRight+0x1e4>)
   80c8a:	4798      	blx	r3
			SetPointRightWheel(0.28);
   80c8c:	4658      	mov	r0, fp
   80c8e:	4b18      	ldr	r3, [pc, #96]	; (80cf0 <TaskDriveLeftRight+0x1e8>)
   80c90:	4798      	blx	r3
   80c92:	e016      	b.n	80cc2 <TaskDriveLeftRight+0x1ba>
		}
		else if(((joystick_x >= 0) && (joystick_x < 90)) && ((joystick_y > 1000) && (joystick_y < 1330))) // 75% vnster
   80c94:	f2a0 33e9 	subw	r3, r0, #1001	; 0x3e9
   80c98:	f5b3 7fa4 	cmp.w	r3, #328	; 0x148
   80c9c:	d806      	bhi.n	80cac <TaskDriveLeftRight+0x1a4>
		{
			SetPointLeftWheel(0.2);
   80c9e:	4620      	mov	r0, r4
   80ca0:	4b12      	ldr	r3, [pc, #72]	; (80cec <TaskDriveLeftRight+0x1e4>)
   80ca2:	4798      	blx	r3
			SetPointRightWheel(0.30);
   80ca4:	4640      	mov	r0, r8
   80ca6:	4b12      	ldr	r3, [pc, #72]	; (80cf0 <TaskDriveLeftRight+0x1e8>)
   80ca8:	4798      	blx	r3
   80caa:	e00a      	b.n	80cc2 <TaskDriveLeftRight+0x1ba>
		}
		else if(((joystick_x >= 0) && (joystick_x < 90)) && ((joystick_y > 610) && (joystick_y < 990))) // 90% vnster
   80cac:	f2a0 2063 	subw	r0, r0, #611	; 0x263
   80cb0:	f5b0 7fbd 	cmp.w	r0, #378	; 0x17a
   80cb4:	d805      	bhi.n	80cc2 <TaskDriveLeftRight+0x1ba>
		{
			SetPointLeftWheel(0.2);
   80cb6:	4620      	mov	r0, r4
   80cb8:	4b0c      	ldr	r3, [pc, #48]	; (80cec <TaskDriveLeftRight+0x1e4>)
   80cba:	4798      	blx	r3
			SetPointRightWheel(0.32);	
   80cbc:	4648      	mov	r0, r9
   80cbe:	4b0c      	ldr	r3, [pc, #48]	; (80cf0 <TaskDriveLeftRight+0x1e8>)
   80cc0:	4798      	blx	r3
		}
	
		xSampleTime = (portTickType)sampleTimeLeft;
		vTaskDelayUntil(&xLastWakeTime, xSampleTime); //Wait for the next cycle the task will be active.
   80cc2:	a801      	add	r0, sp, #4
   80cc4:	2164      	movs	r1, #100	; 0x64
   80cc6:	4b0c      	ldr	r3, [pc, #48]	; (80cf8 <TaskDriveLeftRight+0x1f0>)
   80cc8:	4798      	blx	r3
	}
   80cca:	e72c      	b.n	80b26 <TaskDriveLeftRight+0x1e>
   80ccc:	00082a01 	.word	0x00082a01
   80cd0:	3e4ccccd 	.word	0x3e4ccccd
   80cd4:	3e851eb8 	.word	0x3e851eb8
   80cd8:	3e75c28f 	.word	0x3e75c28f
   80cdc:	000811e1 	.word	0x000811e1
   80ce0:	200785ac 	.word	0x200785ac
   80ce4:	00081201 	.word	0x00081201
   80ce8:	200785a8 	.word	0x200785a8
   80cec:	000810fd 	.word	0x000810fd
   80cf0:	000808a9 	.word	0x000808a9
   80cf4:	3e6147ae 	.word	0x3e6147ae
   80cf8:	00082c49 	.word	0x00082c49
   80cfc:	3ea3d70a 	.word	0x3ea3d70a
   80d00:	3e99999a 	.word	0x3e99999a
   80d04:	3e8f5c29 	.word	0x3e8f5c29

00080d08 <valuesforPWM>:
}

/**************************************************************************
Function for translating actual speed values to PWM signals. 
**************************************************************************/
void valuesforPWM(float finalULeft){
   80d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80d0a:	4607      	mov	r7, r0
	
	if(finalULeft <= 0.016){
   80d0c:	4b96      	ldr	r3, [pc, #600]	; (80f68 <valuesforPWM+0x260>)
   80d0e:	4798      	blx	r3
   80d10:	4604      	mov	r4, r0
   80d12:	460d      	mov	r5, r1
   80d14:	a36e      	add	r3, pc, #440	; (adr r3, 80ed0 <valuesforPWM+0x1c8>)
   80d16:	e9d3 2300 	ldrd	r2, r3, [r3]
   80d1a:	4e94      	ldr	r6, [pc, #592]	; (80f6c <valuesforPWM+0x264>)
   80d1c:	47b0      	blx	r6
   80d1e:	b120      	cbz	r0, 80d2a <valuesforPWM+0x22>
		LeftWheelPWM(1500);
   80d20:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80d24:	4b92      	ldr	r3, [pc, #584]	; (80f70 <valuesforPWM+0x268>)
   80d26:	4798      	blx	r3
   80d28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else if(finalULeft >= 0.017 && finalULeft <= 0.026){
   80d2a:	4620      	mov	r0, r4
   80d2c:	4629      	mov	r1, r5
   80d2e:	a36a      	add	r3, pc, #424	; (adr r3, 80ed8 <valuesforPWM+0x1d0>)
   80d30:	e9d3 2300 	ldrd	r2, r3, [r3]
   80d34:	4e8f      	ldr	r6, [pc, #572]	; (80f74 <valuesforPWM+0x26c>)
   80d36:	47b0      	blx	r6
   80d38:	b160      	cbz	r0, 80d54 <valuesforPWM+0x4c>
   80d3a:	4620      	mov	r0, r4
   80d3c:	4629      	mov	r1, r5
   80d3e:	a368      	add	r3, pc, #416	; (adr r3, 80ee0 <valuesforPWM+0x1d8>)
   80d40:	e9d3 2300 	ldrd	r2, r3, [r3]
   80d44:	4e89      	ldr	r6, [pc, #548]	; (80f6c <valuesforPWM+0x264>)
   80d46:	47b0      	blx	r6
   80d48:	b120      	cbz	r0, 80d54 <valuesforPWM+0x4c>
		LeftWheelPWM(1390);
   80d4a:	f240 506e 	movw	r0, #1390	; 0x56e
   80d4e:	4b88      	ldr	r3, [pc, #544]	; (80f70 <valuesforPWM+0x268>)
   80d50:	4798      	blx	r3
   80d52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else if(finalULeft >= 0.026 && finalULeft <= 0.033){
   80d54:	4620      	mov	r0, r4
   80d56:	4629      	mov	r1, r5
   80d58:	a361      	add	r3, pc, #388	; (adr r3, 80ee0 <valuesforPWM+0x1d8>)
   80d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
   80d5e:	4e85      	ldr	r6, [pc, #532]	; (80f74 <valuesforPWM+0x26c>)
   80d60:	47b0      	blx	r6
   80d62:	b160      	cbz	r0, 80d7e <valuesforPWM+0x76>
   80d64:	4620      	mov	r0, r4
   80d66:	4629      	mov	r1, r5
   80d68:	a35f      	add	r3, pc, #380	; (adr r3, 80ee8 <valuesforPWM+0x1e0>)
   80d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
   80d6e:	4e7f      	ldr	r6, [pc, #508]	; (80f6c <valuesforPWM+0x264>)
   80d70:	47b0      	blx	r6
   80d72:	b120      	cbz	r0, 80d7e <valuesforPWM+0x76>
		LeftWheelPWM(1370);
   80d74:	f240 505a 	movw	r0, #1370	; 0x55a
   80d78:	4b7d      	ldr	r3, [pc, #500]	; (80f70 <valuesforPWM+0x268>)
   80d7a:	4798      	blx	r3
   80d7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else if(finalULeft >= 0.034 && finalULeft <= 0.077){
   80d7e:	4620      	mov	r0, r4
   80d80:	4629      	mov	r1, r5
   80d82:	a35b      	add	r3, pc, #364	; (adr r3, 80ef0 <valuesforPWM+0x1e8>)
   80d84:	e9d3 2300 	ldrd	r2, r3, [r3]
   80d88:	4e7a      	ldr	r6, [pc, #488]	; (80f74 <valuesforPWM+0x26c>)
   80d8a:	47b0      	blx	r6
   80d8c:	b160      	cbz	r0, 80da8 <valuesforPWM+0xa0>
   80d8e:	4620      	mov	r0, r4
   80d90:	4629      	mov	r1, r5
   80d92:	a359      	add	r3, pc, #356	; (adr r3, 80ef8 <valuesforPWM+0x1f0>)
   80d94:	e9d3 2300 	ldrd	r2, r3, [r3]
   80d98:	4e74      	ldr	r6, [pc, #464]	; (80f6c <valuesforPWM+0x264>)
   80d9a:	47b0      	blx	r6
   80d9c:	b120      	cbz	r0, 80da8 <valuesforPWM+0xa0>
		LeftWheelPWM(1350);
   80d9e:	f240 5046 	movw	r0, #1350	; 0x546
   80da2:	4b73      	ldr	r3, [pc, #460]	; (80f70 <valuesforPWM+0x268>)
   80da4:	4798      	blx	r3
   80da6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else if(finalULeft >= 0.078 && finalULeft <= 0.101){
   80da8:	4620      	mov	r0, r4
   80daa:	4629      	mov	r1, r5
   80dac:	a354      	add	r3, pc, #336	; (adr r3, 80f00 <valuesforPWM+0x1f8>)
   80dae:	e9d3 2300 	ldrd	r2, r3, [r3]
   80db2:	4e70      	ldr	r6, [pc, #448]	; (80f74 <valuesforPWM+0x26c>)
   80db4:	47b0      	blx	r6
   80db6:	b160      	cbz	r0, 80dd2 <valuesforPWM+0xca>
   80db8:	4620      	mov	r0, r4
   80dba:	4629      	mov	r1, r5
   80dbc:	a352      	add	r3, pc, #328	; (adr r3, 80f08 <valuesforPWM+0x200>)
   80dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
   80dc2:	4e6a      	ldr	r6, [pc, #424]	; (80f6c <valuesforPWM+0x264>)
   80dc4:	47b0      	blx	r6
   80dc6:	b120      	cbz	r0, 80dd2 <valuesforPWM+0xca>
		LeftWheelPWM(1330);
   80dc8:	f240 5032 	movw	r0, #1330	; 0x532
   80dcc:	4b68      	ldr	r3, [pc, #416]	; (80f70 <valuesforPWM+0x268>)
   80dce:	4798      	blx	r3
   80dd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else if(finalULeft >= 0.102 && finalULeft <= 0.149){
   80dd2:	4620      	mov	r0, r4
   80dd4:	4629      	mov	r1, r5
   80dd6:	a34e      	add	r3, pc, #312	; (adr r3, 80f10 <valuesforPWM+0x208>)
   80dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
   80ddc:	4e65      	ldr	r6, [pc, #404]	; (80f74 <valuesforPWM+0x26c>)
   80dde:	47b0      	blx	r6
   80de0:	b160      	cbz	r0, 80dfc <valuesforPWM+0xf4>
   80de2:	4620      	mov	r0, r4
   80de4:	4629      	mov	r1, r5
   80de6:	a34c      	add	r3, pc, #304	; (adr r3, 80f18 <valuesforPWM+0x210>)
   80de8:	e9d3 2300 	ldrd	r2, r3, [r3]
   80dec:	4e5f      	ldr	r6, [pc, #380]	; (80f6c <valuesforPWM+0x264>)
   80dee:	47b0      	blx	r6
   80df0:	b120      	cbz	r0, 80dfc <valuesforPWM+0xf4>
		LeftWheelPWM(1310);
   80df2:	f240 501e 	movw	r0, #1310	; 0x51e
   80df6:	4b5e      	ldr	r3, [pc, #376]	; (80f70 <valuesforPWM+0x268>)
   80df8:	4798      	blx	r3
   80dfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else if(finalULeft >= 0.150 && finalULeft <= 0.194){
   80dfc:	4620      	mov	r0, r4
   80dfe:	4629      	mov	r1, r5
   80e00:	a347      	add	r3, pc, #284	; (adr r3, 80f20 <valuesforPWM+0x218>)
   80e02:	e9d3 2300 	ldrd	r2, r3, [r3]
   80e06:	4e5b      	ldr	r6, [pc, #364]	; (80f74 <valuesforPWM+0x26c>)
   80e08:	47b0      	blx	r6
   80e0a:	b160      	cbz	r0, 80e26 <valuesforPWM+0x11e>
   80e0c:	4620      	mov	r0, r4
   80e0e:	4629      	mov	r1, r5
   80e10:	a345      	add	r3, pc, #276	; (adr r3, 80f28 <valuesforPWM+0x220>)
   80e12:	e9d3 2300 	ldrd	r2, r3, [r3]
   80e16:	4e55      	ldr	r6, [pc, #340]	; (80f6c <valuesforPWM+0x264>)
   80e18:	47b0      	blx	r6
   80e1a:	b120      	cbz	r0, 80e26 <valuesforPWM+0x11e>
		LeftWheelPWM(1290);
   80e1c:	f240 500a 	movw	r0, #1290	; 0x50a
   80e20:	4b53      	ldr	r3, [pc, #332]	; (80f70 <valuesforPWM+0x268>)
   80e22:	4798      	blx	r3
   80e24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else if(finalULeft >= 0.195 && finalULeft <= 0.212){
   80e26:	4620      	mov	r0, r4
   80e28:	4629      	mov	r1, r5
   80e2a:	a341      	add	r3, pc, #260	; (adr r3, 80f30 <valuesforPWM+0x228>)
   80e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80e30:	4e50      	ldr	r6, [pc, #320]	; (80f74 <valuesforPWM+0x26c>)
   80e32:	47b0      	blx	r6
   80e34:	b160      	cbz	r0, 80e50 <valuesforPWM+0x148>
   80e36:	4620      	mov	r0, r4
   80e38:	4629      	mov	r1, r5
   80e3a:	a33f      	add	r3, pc, #252	; (adr r3, 80f38 <valuesforPWM+0x230>)
   80e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80e40:	4e4a      	ldr	r6, [pc, #296]	; (80f6c <valuesforPWM+0x264>)
   80e42:	47b0      	blx	r6
   80e44:	b120      	cbz	r0, 80e50 <valuesforPWM+0x148>
		LeftWheelPWM(1270);
   80e46:	f240 40f6 	movw	r0, #1270	; 0x4f6
   80e4a:	4b49      	ldr	r3, [pc, #292]	; (80f70 <valuesforPWM+0x268>)
   80e4c:	4798      	blx	r3
   80e4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else if(finalULeft >= 0.213 && finalULeft <= 0.250){
   80e50:	4620      	mov	r0, r4
   80e52:	4629      	mov	r1, r5
   80e54:	a33a      	add	r3, pc, #232	; (adr r3, 80f40 <valuesforPWM+0x238>)
   80e56:	e9d3 2300 	ldrd	r2, r3, [r3]
   80e5a:	4e46      	ldr	r6, [pc, #280]	; (80f74 <valuesforPWM+0x26c>)
   80e5c:	47b0      	blx	r6
   80e5e:	b150      	cbz	r0, 80e76 <valuesforPWM+0x16e>
   80e60:	4638      	mov	r0, r7
   80e62:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
   80e66:	4b44      	ldr	r3, [pc, #272]	; (80f78 <valuesforPWM+0x270>)
   80e68:	4798      	blx	r3
   80e6a:	b120      	cbz	r0, 80e76 <valuesforPWM+0x16e>
		LeftWheelPWM(1250);
   80e6c:	f240 40e2 	movw	r0, #1250	; 0x4e2
   80e70:	4b3f      	ldr	r3, [pc, #252]	; (80f70 <valuesforPWM+0x268>)
   80e72:	4798      	blx	r3
   80e74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else if(finalULeft >= 0.251 && finalULeft <= 0.315){
   80e76:	4620      	mov	r0, r4
   80e78:	4629      	mov	r1, r5
   80e7a:	a333      	add	r3, pc, #204	; (adr r3, 80f48 <valuesforPWM+0x240>)
   80e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80e80:	4e3c      	ldr	r6, [pc, #240]	; (80f74 <valuesforPWM+0x26c>)
   80e82:	47b0      	blx	r6
   80e84:	b160      	cbz	r0, 80ea0 <valuesforPWM+0x198>
   80e86:	4620      	mov	r0, r4
   80e88:	4629      	mov	r1, r5
   80e8a:	a331      	add	r3, pc, #196	; (adr r3, 80f50 <valuesforPWM+0x248>)
   80e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80e90:	4e36      	ldr	r6, [pc, #216]	; (80f6c <valuesforPWM+0x264>)
   80e92:	47b0      	blx	r6
   80e94:	b120      	cbz	r0, 80ea0 <valuesforPWM+0x198>
		LeftWheelPWM(1230);
   80e96:	f240 40ce 	movw	r0, #1230	; 0x4ce
   80e9a:	4b35      	ldr	r3, [pc, #212]	; (80f70 <valuesforPWM+0x268>)
   80e9c:	4798      	blx	r3
   80e9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else if(finalULeft >= 0.316 && finalULeft <= 0.379){
   80ea0:	4620      	mov	r0, r4
   80ea2:	4629      	mov	r1, r5
   80ea4:	a32c      	add	r3, pc, #176	; (adr r3, 80f58 <valuesforPWM+0x250>)
   80ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
   80eaa:	4e32      	ldr	r6, [pc, #200]	; (80f74 <valuesforPWM+0x26c>)
   80eac:	47b0      	blx	r6
   80eae:	2800      	cmp	r0, #0
   80eb0:	d064      	beq.n	80f7c <valuesforPWM+0x274>
   80eb2:	4620      	mov	r0, r4
   80eb4:	4629      	mov	r1, r5
   80eb6:	a32a      	add	r3, pc, #168	; (adr r3, 80f60 <valuesforPWM+0x258>)
   80eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
   80ebc:	4e2b      	ldr	r6, [pc, #172]	; (80f6c <valuesforPWM+0x264>)
   80ebe:	47b0      	blx	r6
   80ec0:	2800      	cmp	r0, #0
   80ec2:	d05b      	beq.n	80f7c <valuesforPWM+0x274>
		LeftWheelPWM(1210);
   80ec4:	f240 40ba 	movw	r0, #1210	; 0x4ba
   80ec8:	4b29      	ldr	r3, [pc, #164]	; (80f70 <valuesforPWM+0x268>)
   80eca:	4798      	blx	r3
   80ecc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80ece:	bf00      	nop
   80ed0:	d2f1a9fc 	.word	0xd2f1a9fc
   80ed4:	3f90624d 	.word	0x3f90624d
   80ed8:	b020c49c 	.word	0xb020c49c
   80edc:	3f916872 	.word	0x3f916872
   80ee0:	76c8b439 	.word	0x76c8b439
   80ee4:	3f9a9fbe 	.word	0x3f9a9fbe
   80ee8:	4189374c 	.word	0x4189374c
   80eec:	3fa0e560 	.word	0x3fa0e560
   80ef0:	b020c49c 	.word	0xb020c49c
   80ef4:	3fa16872 	.word	0x3fa16872
   80ef8:	a1cac083 	.word	0xa1cac083
   80efc:	3fb3b645 	.word	0x3fb3b645
   80f00:	d916872b 	.word	0xd916872b
   80f04:	3fb3f7ce 	.word	0x3fb3f7ce
   80f08:	d0e56042 	.word	0xd0e56042
   80f0c:	3fb9db22 	.word	0x3fb9db22
   80f10:	083126e9 	.word	0x083126e9
   80f14:	3fba1cac 	.word	0x3fba1cac
   80f18:	978d4fdf 	.word	0x978d4fdf
   80f1c:	3fc3126e 	.word	0x3fc3126e
   80f20:	33333333 	.word	0x33333333
   80f24:	3fc33333 	.word	0x3fc33333
   80f28:	f3b645a2 	.word	0xf3b645a2
   80f2c:	3fc8d4fd 	.word	0x3fc8d4fd
   80f30:	8f5c28f6 	.word	0x8f5c28f6
   80f34:	3fc8f5c2 	.word	0x3fc8f5c2
   80f38:	e5604189 	.word	0xe5604189
   80f3c:	3fcb22d0 	.word	0x3fcb22d0
   80f40:	810624dd 	.word	0x810624dd
   80f44:	3fcb4395 	.word	0x3fcb4395
   80f48:	4dd2f1aa 	.word	0x4dd2f1aa
   80f4c:	3fd01062 	.word	0x3fd01062
   80f50:	c28f5c29 	.word	0xc28f5c29
   80f54:	3fd428f5 	.word	0x3fd428f5
   80f58:	10624dd3 	.word	0x10624dd3
   80f5c:	3fd43958 	.word	0x3fd43958
   80f60:	374bc6a8 	.word	0x374bc6a8
   80f64:	3fd84189 	.word	0x3fd84189
   80f68:	000861dd 	.word	0x000861dd
   80f6c:	0008677d 	.word	0x0008677d
   80f70:	000803d9 	.word	0x000803d9
   80f74:	00086791 	.word	0x00086791
   80f78:	00086d75 	.word	0x00086d75
	}
	else if(finalULeft > 0.38){
   80f7c:	4620      	mov	r0, r4
   80f7e:	4629      	mov	r1, r5
   80f80:	a305      	add	r3, pc, #20	; (adr r3, 80f98 <valuesforPWM+0x290>)
   80f82:	e9d3 2300 	ldrd	r2, r3, [r3]
   80f86:	4c06      	ldr	r4, [pc, #24]	; (80fa0 <valuesforPWM+0x298>)
   80f88:	47a0      	blx	r4
   80f8a:	b118      	cbz	r0, 80f94 <valuesforPWM+0x28c>
		LeftWheelPWM(1200);
   80f8c:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
   80f90:	4b04      	ldr	r3, [pc, #16]	; (80fa4 <valuesforPWM+0x29c>)
   80f92:	4798      	blx	r3
   80f94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80f96:	bf00      	nop
   80f98:	851eb852 	.word	0x851eb852
   80f9c:	3fd851eb 	.word	0x3fd851eb
   80fa0:	000867a5 	.word	0x000867a5
   80fa4:	000803d9 	.word	0x000803d9

00080fa8 <TaskPIDLeft>:
for running the wheel with a PID-regulator. It calls on a function containing 
the actual PID and another function translating actual speed values to PWM 
signals.
**************************************************************************/
void TaskPIDLeft(void *p)
{
   80fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80fac:	b083      	sub	sp, #12
	
	uint32_t joystick_y;
	uint32_t joystick_x;
	portTickType xLastWakeTime; //Last time the task was active.
	portTickType xSampleTime;
	xLastWakeTime = xTaskGetTickCount();
   80fae:	4b3b      	ldr	r3, [pc, #236]	; (8109c <TaskPIDLeft+0xf4>)
   80fb0:	4798      	blx	r3
   80fb2:	9001      	str	r0, [sp, #4]
	uint32_t temp;
	int averageSensorValue = 0;
   80fb4:	2500      	movs	r5, #0
	while(1){
		xSampleTime = (portTickType)sampleTimeLeft;
		vTaskDelayUntil(&xLastWakeTime, xSampleTime); //Wait for the next cycle the task will be active.
   80fb6:	a801      	add	r0, sp, #4
   80fb8:	2132      	movs	r1, #50	; 0x32
   80fba:	4b39      	ldr	r3, [pc, #228]	; (810a0 <TaskPIDLeft+0xf8>)
   80fbc:	4798      	blx	r3
		
		int32_t temp;
		if(desiredValueLeft != 0){
   80fbe:	4b39      	ldr	r3, [pc, #228]	; (810a4 <TaskPIDLeft+0xfc>)
   80fc0:	f8d3 9000 	ldr.w	r9, [r3]
   80fc4:	4648      	mov	r0, r9
   80fc6:	2100      	movs	r1, #0
   80fc8:	4b37      	ldr	r3, [pc, #220]	; (810a8 <TaskPIDLeft+0x100>)
   80fca:	4798      	blx	r3
   80fcc:	2800      	cmp	r0, #0
   80fce:	d159      	bne.n	81084 <TaskPIDLeft+0xdc>
		filterLeft[POSITIONS-1] = hastighetLeftWheel;
   80fd0:	f8df b0e8 	ldr.w	fp, [pc, #232]	; 810bc <TaskPIDLeft+0x114>
   80fd4:	4b35      	ldr	r3, [pc, #212]	; (810ac <TaskPIDLeft+0x104>)
   80fd6:	6818      	ldr	r0, [r3, #0]
   80fd8:	4b35      	ldr	r3, [pc, #212]	; (810b0 <TaskPIDLeft+0x108>)
   80fda:	4798      	blx	r3
   80fdc:	f8cb 0014 	str.w	r0, [fp, #20]
   80fe0:	f1ab 0404 	sub.w	r4, fp, #4
   80fe4:	f10b 0614 	add.w	r6, fp, #20
		
		
		for(int i = 0; i<POSITIONS; i++)
		{
			averageSensorValue =  (averageSensorValue + filterLeft[i]);
   80fe8:	f8df a108 	ldr.w	sl, [pc, #264]	; 810f4 <TaskPIDLeft+0x14c>
   80fec:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 810d8 <TaskPIDLeft+0x130>
   80ff0:	4f30      	ldr	r7, [pc, #192]	; (810b4 <TaskPIDLeft+0x10c>)
   80ff2:	4628      	mov	r0, r5
   80ff4:	47d0      	blx	sl
   80ff6:	f854 1f04 	ldr.w	r1, [r4, #4]!
   80ffa:	47c0      	blx	r8
   80ffc:	47b8      	blx	r7
		int32_t temp;
		if(desiredValueLeft != 0){
		filterLeft[POSITIONS-1] = hastighetLeftWheel;
		
		
		for(int i = 0; i<POSITIONS; i++)
   80ffe:	42b4      	cmp	r4, r6
   81000:	d1f8      	bne.n	80ff4 <TaskPIDLeft+0x4c>
		{
			averageSensorValue =  (averageSensorValue + filterLeft[i]);
		}
		
		averageSensorValue =  (averageSensorValue / POSITIONS);
   81002:	4a2d      	ldr	r2, [pc, #180]	; (810b8 <TaskPIDLeft+0x110>)
   81004:	fb82 2300 	smull	r2, r3, r2, r0
   81008:	eba3 75e0 	sub.w	r5, r3, r0, asr #31
   8100c:	465b      	mov	r3, fp
		
		for(int i = 0; i<POSITIONS-1; i++)
		{
			filterLeft[i] = filterLeft[i+1];
   8100e:	685a      	ldr	r2, [r3, #4]
   81010:	f843 2b04 	str.w	r2, [r3], #4
			averageSensorValue =  (averageSensorValue + filterLeft[i]);
		}
		
		averageSensorValue =  (averageSensorValue / POSITIONS);
		
		for(int i = 0; i<POSITIONS-1; i++)
   81014:	42b3      	cmp	r3, r6
   81016:	d1fa      	bne.n	8100e <TaskPIDLeft+0x66>
		{
			filterLeft[i] = filterLeft[i+1];
		}
		
		filterLeft[POSITIONS-1] = 0;
   81018:	4b28      	ldr	r3, [pc, #160]	; (810bc <TaskPIDLeft+0x114>)
   8101a:	2200      	movs	r2, #0
   8101c:	615a      	str	r2, [r3, #20]
		currentVLeft = averageSensorValue;
   8101e:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 810f4 <TaskPIDLeft+0x14c>
   81022:	4628      	mov	r0, r5
   81024:	47c0      	blx	r8
   81026:	4b26      	ldr	r3, [pc, #152]	; (810c0 <TaskPIDLeft+0x118>)
   81028:	6018      	str	r0, [r3, #0]
		errorLeft =  (float) ((float)desiredValueLeft - (float)(currentVLeft/1000));
   8102a:	4926      	ldr	r1, [pc, #152]	; (810c4 <TaskPIDLeft+0x11c>)
   8102c:	4b26      	ldr	r3, [pc, #152]	; (810c8 <TaskPIDLeft+0x120>)
   8102e:	4798      	blx	r3
   81030:	4601      	mov	r1, r0
   81032:	4e26      	ldr	r6, [pc, #152]	; (810cc <TaskPIDLeft+0x124>)
   81034:	4648      	mov	r0, r9
   81036:	47b0      	blx	r6
   81038:	4604      	mov	r4, r0
   8103a:	4b25      	ldr	r3, [pc, #148]	; (810d0 <TaskPIDLeft+0x128>)
   8103c:	6018      	str	r0, [r3, #0]
		prevErrorLeft = errorLeft;
   8103e:	4b25      	ldr	r3, [pc, #148]	; (810d4 <TaskPIDLeft+0x12c>)
   81040:	6018      	str	r0, [r3, #0]
		wLeft = wLeft + errorLeft;
   81042:	f8df a0b4 	ldr.w	sl, [pc, #180]	; 810f8 <TaskPIDLeft+0x150>
   81046:	4f24      	ldr	r7, [pc, #144]	; (810d8 <TaskPIDLeft+0x130>)
   81048:	f8da 1000 	ldr.w	r1, [sl]
   8104c:	47b8      	blx	r7
   8104e:	4681      	mov	r9, r0
   81050:	f8ca 0000 	str.w	r0, [sl]
	float derivingPart;
	float signal;
	
	proportionalPart = (float)currErr;
	integralPart = (float)(sumErr * (sampTime/k_i));
	derivingPart = ((float)currErr - (float)prevErr) * (float)(k_d / sampTime);
   81054:	4620      	mov	r0, r4
   81056:	4621      	mov	r1, r4
   81058:	47b0      	blx	r6
   8105a:	4e20      	ldr	r6, [pc, #128]	; (810dc <TaskPIDLeft+0x134>)
   8105c:	4920      	ldr	r1, [pc, #128]	; (810e0 <TaskPIDLeft+0x138>)
   8105e:	47b0      	blx	r6
   81060:	4682      	mov	sl, r0
		currentVLeft = averageSensorValue;
		errorLeft =  (float) ((float)desiredValueLeft - (float)(currentVLeft/1000));
		prevErrorLeft = errorLeft;
		wLeft = wLeft + errorLeft;

		finalULeft = (float)CalcSignal(samplingTimeLeft, kpLeft, kiLeft, kdLeft, errorLeft, prevErrorLeft, wLeft);
   81062:	4648      	mov	r0, r9
   81064:	4b13      	ldr	r3, [pc, #76]	; (810b4 <TaskPIDLeft+0x10c>)
   81066:	4798      	blx	r3
	float integralPart;
	float derivingPart;
	float signal;
	
	proportionalPart = (float)currErr;
	integralPart = (float)(sumErr * (sampTime/k_i));
   81068:	47c0      	blx	r8
   8106a:	491e      	ldr	r1, [pc, #120]	; (810e4 <TaskPIDLeft+0x13c>)
   8106c:	47b0      	blx	r6
   8106e:	4601      	mov	r1, r0
	derivingPart = ((float)currErr - (float)prevErr) * (float)(k_d / sampTime);
	signal = (float)k_p * ((float)(proportionalPart + integralPart + derivingPart));
   81070:	4620      	mov	r0, r4
   81072:	47b8      	blx	r7
   81074:	4601      	mov	r1, r0
   81076:	4650      	mov	r0, sl
   81078:	47b8      	blx	r7
   8107a:	491b      	ldr	r1, [pc, #108]	; (810e8 <TaskPIDLeft+0x140>)
   8107c:	47b0      	blx	r6
		currentVLeft = averageSensorValue;
		errorLeft =  (float) ((float)desiredValueLeft - (float)(currentVLeft/1000));
		prevErrorLeft = errorLeft;
		wLeft = wLeft + errorLeft;

		finalULeft = (float)CalcSignal(samplingTimeLeft, kpLeft, kiLeft, kdLeft, errorLeft, prevErrorLeft, wLeft);
   8107e:	4b1b      	ldr	r3, [pc, #108]	; (810ec <TaskPIDLeft+0x144>)
   81080:	6018      	str	r0, [r3, #0]
   81082:	e005      	b.n	81090 <TaskPIDLeft+0xe8>

		
		
		}
		else{
			finalULeft = 0.0;
   81084:	4b19      	ldr	r3, [pc, #100]	; (810ec <TaskPIDLeft+0x144>)
   81086:	2200      	movs	r2, #0
   81088:	601a      	str	r2, [r3, #0]
			temp = 0;
			averageSensorValue = 0;
			currentVLeft = 0;
   8108a:	4b0d      	ldr	r3, [pc, #52]	; (810c0 <TaskPIDLeft+0x118>)
   8108c:	601a      	str	r2, [r3, #0]
		
		}
		else{
			finalULeft = 0.0;
			temp = 0;
			averageSensorValue = 0;
   8108e:	2500      	movs	r5, #0
		/*if(temp<0){
			finalULeft = 0;
		}else if(temp > 300 ){
			finalULeft = 1;
		}*/
		valuesforPWM(finalULeft);
   81090:	4b16      	ldr	r3, [pc, #88]	; (810ec <TaskPIDLeft+0x144>)
   81092:	6818      	ldr	r0, [r3, #0]
   81094:	4b16      	ldr	r3, [pc, #88]	; (810f0 <TaskPIDLeft+0x148>)
   81096:	4798      	blx	r3
		//SendControlSignalLeftPID(temp, desiredValueLeft,errorLeft,averageSensorValue);
		
	}
   81098:	e78d      	b.n	80fb6 <TaskPIDLeft+0xe>
   8109a:	bf00      	nop
   8109c:	00082a01 	.word	0x00082a01
   810a0:	00082c49 	.word	0x00082c49
   810a4:	20070280 	.word	0x20070280
   810a8:	00086d4d 	.word	0x00086d4d
   810ac:	200785b0 	.word	0x200785b0
   810b0:	00086975 	.word	0x00086975
   810b4:	00086db1 	.word	0x00086db1
   810b8:	2aaaaaab 	.word	0x2aaaaaab
   810bc:	20070264 	.word	0x20070264
   810c0:	2007025c 	.word	0x2007025c
   810c4:	447a0000 	.word	0x447a0000
   810c8:	00086b8d 	.word	0x00086b8d
   810cc:	00086811 	.word	0x00086811
   810d0:	20070254 	.word	0x20070254
   810d4:	2007027c 	.word	0x2007027c
   810d8:	00086815 	.word	0x00086815
   810dc:	00086a25 	.word	0x00086a25
   810e0:	3ffc26ff 	.word	0x3ffc26ff
   810e4:	3ccaac05 	.word	0x3ccaac05
   810e8:	3f8b404f 	.word	0x3f8b404f
   810ec:	20070260 	.word	0x20070260
   810f0:	00080d09 	.word	0x00080d09
   810f4:	0008697d 	.word	0x0008697d
   810f8:	20070258 	.word	0x20070258

000810fc <SetPointLeftWheel>:
		LeftWheelPWM(1200);
	}
}

void SetPointLeftWheel(float setPoint){
	desiredValueLeft = setPoint;
   810fc:	4b01      	ldr	r3, [pc, #4]	; (81104 <SetPointLeftWheel+0x8>)
   810fe:	6018      	str	r0, [r3, #0]
   81100:	4770      	bx	lr
   81102:	bf00      	nop
   81104:	20070280 	.word	0x20070280

00081108 <setupUART>:
#include "SerialUART.h"

/************************************************************************/
/* Configuration of the UART. */
/************************************************************************/
void setupUART(void){
   81108:	b530      	push	{r4, r5, lr}
   8110a:	b085      	sub	sp, #20
	pio_configure(PINS_UART_PIO, PINS_UART_TYPE, PINS_UART_MASK, PIO_DEFAULT);
   8110c:	4c12      	ldr	r4, [pc, #72]	; (81158 <setupUART+0x50>)
   8110e:	4620      	mov	r0, r4
   81110:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81114:	f44f 7240 	mov.w	r2, #768	; 0x300
   81118:	2300      	movs	r3, #0
   8111a:	4d10      	ldr	r5, [pc, #64]	; (8115c <setupUART+0x54>)
   8111c:	47a8      	blx	r5
	pmc_enable_periph_clk(ID_UART);
   8111e:	2008      	movs	r0, #8
   81120:	4b0f      	ldr	r3, [pc, #60]	; (81160 <setupUART+0x58>)
   81122:	4798      	blx	r3
	const sam_uart_opt_t uart0_settings = { sysclk_get_cpu_hz(), CONF_UART_BAUDRATE, UART_MR_PAR_NO };
   81124:	4b0f      	ldr	r3, [pc, #60]	; (81164 <setupUART+0x5c>)
   81126:	9301      	str	r3, [sp, #4]
   81128:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   8112c:	9302      	str	r3, [sp, #8]
   8112e:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81132:	9303      	str	r3, [sp, #12]
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
   81134:	f44f 7380 	mov.w	r3, #256	; 0x100
   81138:	6663      	str	r3, [r4, #100]	; 0x64
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   8113a:	6563      	str	r3, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
   8113c:	6263      	str	r3, [r4, #36]	; 0x24
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   8113e:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
   81142:	6f23      	ldr	r3, [r4, #112]	; 0x70
   81144:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   81148:	6723      	str	r3, [r4, #112]	; 0x70
	ioport_set_pin_mode(PIO_PA8_IDX, IOPORT_MODE_PULLUP);
	uart_init(UART, &uart0_settings);
   8114a:	4807      	ldr	r0, [pc, #28]	; (81168 <setupUART+0x60>)
   8114c:	a901      	add	r1, sp, #4
   8114e:	4b07      	ldr	r3, [pc, #28]	; (8116c <setupUART+0x64>)
   81150:	4798      	blx	r3
}
   81152:	b005      	add	sp, #20
   81154:	bd30      	pop	{r4, r5, pc}
   81156:	bf00      	nop
   81158:	400e0e00 	.word	0x400e0e00
   8115c:	00081591 	.word	0x00081591
   81160:	00081999 	.word	0x00081999
   81164:	0501bd00 	.word	0x0501bd00
   81168:	400e0800 	.word	0x400e0800
   8116c:	00081bed 	.word	0x00081bed

00081170 <analogInit>:

/**************************************************************************
* Initializes the analog pins.
**************************************************************************/
int analogInit(void)
{
   81170:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_ADC);
   81172:	2025      	movs	r0, #37	; 0x25
   81174:	4b11      	ldr	r3, [pc, #68]	; (811bc <analogInit+0x4c>)
   81176:	4798      	blx	r3
	adc_init(ADC,sysclk_get_main_hz(),1000000,8);
   81178:	4c11      	ldr	r4, [pc, #68]	; (811c0 <analogInit+0x50>)
   8117a:	4620      	mov	r0, r4
   8117c:	4911      	ldr	r1, [pc, #68]	; (811c4 <analogInit+0x54>)
   8117e:	4a12      	ldr	r2, [pc, #72]	; (811c8 <analogInit+0x58>)
   81180:	2308      	movs	r3, #8
   81182:	4d12      	ldr	r5, [pc, #72]	; (811cc <analogInit+0x5c>)
   81184:	47a8      	blx	r5
	adc_configure_timing(ADC,0,ADC_SETTLING_TIME_3,1);
   81186:	4620      	mov	r0, r4
   81188:	2100      	movs	r1, #0
   8118a:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
   8118e:	2301      	movs	r3, #1
   81190:	4d0f      	ldr	r5, [pc, #60]	; (811d0 <analogInit+0x60>)
   81192:	47a8      	blx	r5
	adc_set_resolution(ADC,ADC_MR_LOWRES_BITS_12);
   81194:	4620      	mov	r0, r4
   81196:	2100      	movs	r1, #0
   81198:	4b0e      	ldr	r3, [pc, #56]	; (811d4 <analogInit+0x64>)
   8119a:	4798      	blx	r3
	adc_enable_channel(ADC,ADC_CHANNEL_7);
   8119c:	4620      	mov	r0, r4
   8119e:	2107      	movs	r1, #7
   811a0:	4d0d      	ldr	r5, [pc, #52]	; (811d8 <analogInit+0x68>)
   811a2:	47a8      	blx	r5
	adc_enable_channel(ADC,ADC_CHANNEL_6);
   811a4:	4620      	mov	r0, r4
   811a6:	2106      	movs	r1, #6
   811a8:	47a8      	blx	r5
	adc_enable_channel(ADC,ADC_CHANNEL_5);
   811aa:	4620      	mov	r0, r4
   811ac:	2105      	movs	r1, #5
   811ae:	47a8      	blx	r5
	adc_configure_trigger(ADC,ADC_TRIG_SW,0);
   811b0:	4620      	mov	r0, r4
   811b2:	2100      	movs	r1, #0
   811b4:	460a      	mov	r2, r1
   811b6:	4b09      	ldr	r3, [pc, #36]	; (811dc <analogInit+0x6c>)
   811b8:	4798      	blx	r3
}
   811ba:	bd38      	pop	{r3, r4, r5, pc}
   811bc:	00081999 	.word	0x00081999
   811c0:	400c0000 	.word	0x400c0000
   811c4:	0a037a00 	.word	0x0a037a00
   811c8:	000f4240 	.word	0x000f4240
   811cc:	0008145d 	.word	0x0008145d
   811d0:	000814b1 	.word	0x000814b1
   811d4:	00081491 	.word	0x00081491
   811d8:	000814d9 	.word	0x000814d9
   811dc:	000814a1 	.word	0x000814a1

000811e0 <ReadAnalog0>:
/***************************************************************************
* Reads the Analog 0 pin on Due.
* Retun values for the x-axis of the joystick.
***************************************************************************/
uint32_t ReadAnalog0(void)
{
   811e0:	b510      	push	{r4, lr}
	uint32_t xAngle;
	adc_start(ADC);
   811e2:	4c04      	ldr	r4, [pc, #16]	; (811f4 <ReadAnalog0+0x14>)
   811e4:	4620      	mov	r0, r4
   811e6:	4b04      	ldr	r3, [pc, #16]	; (811f8 <ReadAnalog0+0x18>)
   811e8:	4798      	blx	r3
	xAngle = adc_get_channel_value(ADC,ADC_CHANNEL_7);
   811ea:	4620      	mov	r0, r4
   811ec:	2107      	movs	r1, #7
   811ee:	4b03      	ldr	r3, [pc, #12]	; (811fc <ReadAnalog0+0x1c>)
   811f0:	4798      	blx	r3
	return xAngle;
}
   811f2:	bd10      	pop	{r4, pc}
   811f4:	400c0000 	.word	0x400c0000
   811f8:	000814d1 	.word	0x000814d1
   811fc:	000814e5 	.word	0x000814e5

00081200 <ReadAnalog1>:
/****************************************************************************
* Reads the Analog 1 pin on Due.
* Retun values for the y-axis of the joystick.
****************************************************************************/
uint32_t ReadAnalog1(void)
{
   81200:	b510      	push	{r4, lr}
	uint32_t yAngle;
	adc_start(ADC);
   81202:	4c04      	ldr	r4, [pc, #16]	; (81214 <ReadAnalog1+0x14>)
   81204:	4620      	mov	r0, r4
   81206:	4b04      	ldr	r3, [pc, #16]	; (81218 <ReadAnalog1+0x18>)
   81208:	4798      	blx	r3
	yAngle = adc_get_channel_value(ADC,ADC_CHANNEL_6);
   8120a:	4620      	mov	r0, r4
   8120c:	2106      	movs	r1, #6
   8120e:	4b03      	ldr	r3, [pc, #12]	; (8121c <ReadAnalog1+0x1c>)
   81210:	4798      	blx	r3
	return yAngle;
}
   81212:	bd10      	pop	{r4, pc}
   81214:	400c0000 	.word	0x400c0000
   81218:	000814d1 	.word	0x000814d1
   8121c:	000814e5 	.word	0x000814e5

00081220 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   81220:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   81222:	480e      	ldr	r0, [pc, #56]	; (8125c <sysclk_init+0x3c>)
   81224:	4b0e      	ldr	r3, [pc, #56]	; (81260 <sysclk_init+0x40>)
   81226:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   81228:	2000      	movs	r0, #0
   8122a:	213e      	movs	r1, #62	; 0x3e
   8122c:	4b0d      	ldr	r3, [pc, #52]	; (81264 <sysclk_init+0x44>)
   8122e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   81230:	4c0d      	ldr	r4, [pc, #52]	; (81268 <sysclk_init+0x48>)
   81232:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   81234:	2800      	cmp	r0, #0
   81236:	d0fc      	beq.n	81232 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   81238:	4b0c      	ldr	r3, [pc, #48]	; (8126c <sysclk_init+0x4c>)
   8123a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   8123c:	4a0c      	ldr	r2, [pc, #48]	; (81270 <sysclk_init+0x50>)
   8123e:	4b0d      	ldr	r3, [pc, #52]	; (81274 <sysclk_init+0x54>)
   81240:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   81242:	4c0d      	ldr	r4, [pc, #52]	; (81278 <sysclk_init+0x58>)
   81244:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   81246:	2800      	cmp	r0, #0
   81248:	d0fc      	beq.n	81244 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   8124a:	2010      	movs	r0, #16
   8124c:	4b0b      	ldr	r3, [pc, #44]	; (8127c <sysclk_init+0x5c>)
   8124e:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   81250:	4b0b      	ldr	r3, [pc, #44]	; (81280 <sysclk_init+0x60>)
   81252:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   81254:	4801      	ldr	r0, [pc, #4]	; (8125c <sysclk_init+0x3c>)
   81256:	4b02      	ldr	r3, [pc, #8]	; (81260 <sysclk_init+0x40>)
   81258:	4798      	blx	r3
   8125a:	bd10      	pop	{r4, pc}
   8125c:	0501bd00 	.word	0x0501bd00
   81260:	200700a5 	.word	0x200700a5
   81264:	00081915 	.word	0x00081915
   81268:	00081969 	.word	0x00081969
   8126c:	00081979 	.word	0x00081979
   81270:	200d3f01 	.word	0x200d3f01
   81274:	400e0600 	.word	0x400e0600
   81278:	00081989 	.word	0x00081989
   8127c:	000818b1 	.word	0x000818b1
   81280:	00081d29 	.word	0x00081d29

00081284 <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
   81284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81288:	b083      	sub	sp, #12
   8128a:	4605      	mov	r5, r0
	while (len) {
   8128c:	4690      	mov	r8, r2
   8128e:	2a00      	cmp	r2, #0
   81290:	d047      	beq.n	81322 <usart_serial_read_packet+0x9e>
   81292:	1c4e      	adds	r6, r1, #1
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   81294:	4f25      	ldr	r7, [pc, #148]	; (8132c <usart_serial_read_packet+0xa8>)
		while (usart_read(p_usart, &val));
   81296:	4c26      	ldr	r4, [pc, #152]	; (81330 <usart_serial_read_packet+0xac>)
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   81298:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 81344 <usart_serial_read_packet+0xc0>
	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
   8129c:	f8df b094 	ldr.w	fp, [pc, #148]	; 81334 <usart_serial_read_packet+0xb0>
   812a0:	f106 39ff 	add.w	r9, r6, #4294967295
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
   812a4:	2300      	movs	r3, #0
   812a6:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   812a8:	4b22      	ldr	r3, [pc, #136]	; (81334 <usart_serial_read_packet+0xb0>)
   812aa:	429d      	cmp	r5, r3
   812ac:	d106      	bne.n	812bc <usart_serial_read_packet+0x38>
		while (uart_read((Uart*)p_usart, data));
   812ae:	4658      	mov	r0, fp
   812b0:	4649      	mov	r1, r9
   812b2:	4b21      	ldr	r3, [pc, #132]	; (81338 <usart_serial_read_packet+0xb4>)
   812b4:	4798      	blx	r3
   812b6:	2800      	cmp	r0, #0
   812b8:	d1f9      	bne.n	812ae <usart_serial_read_packet+0x2a>
   812ba:	e019      	b.n	812f0 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   812bc:	4b1f      	ldr	r3, [pc, #124]	; (8133c <usart_serial_read_packet+0xb8>)
   812be:	429d      	cmp	r5, r3
   812c0:	d109      	bne.n	812d6 <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   812c2:	4699      	mov	r9, r3
   812c4:	4648      	mov	r0, r9
   812c6:	a901      	add	r1, sp, #4
   812c8:	47a0      	blx	r4
   812ca:	2800      	cmp	r0, #0
   812cc:	d1fa      	bne.n	812c4 <usart_serial_read_packet+0x40>
		*data = (uint8_t)(val & 0xFF);
   812ce:	9b01      	ldr	r3, [sp, #4]
   812d0:	f806 3c01 	strb.w	r3, [r6, #-1]
   812d4:	e017      	b.n	81306 <usart_serial_read_packet+0x82>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   812d6:	4b1a      	ldr	r3, [pc, #104]	; (81340 <usart_serial_read_packet+0xbc>)
   812d8:	429d      	cmp	r5, r3
   812da:	d109      	bne.n	812f0 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   812dc:	4699      	mov	r9, r3
   812de:	4648      	mov	r0, r9
   812e0:	a901      	add	r1, sp, #4
   812e2:	47a0      	blx	r4
   812e4:	2800      	cmp	r0, #0
   812e6:	d1fa      	bne.n	812de <usart_serial_read_packet+0x5a>
		*data = (uint8_t)(val & 0xFF);
   812e8:	9b01      	ldr	r3, [sp, #4]
   812ea:	f806 3c01 	strb.w	r3, [r6, #-1]
   812ee:	e014      	b.n	8131a <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   812f0:	4555      	cmp	r5, sl
   812f2:	d108      	bne.n	81306 <usart_serial_read_packet+0x82>
		while (usart_read(p_usart, &val));
   812f4:	4650      	mov	r0, sl
   812f6:	a901      	add	r1, sp, #4
   812f8:	47a0      	blx	r4
   812fa:	2800      	cmp	r0, #0
   812fc:	d1fa      	bne.n	812f4 <usart_serial_read_packet+0x70>
		*data = (uint8_t)(val & 0xFF);
   812fe:	9b01      	ldr	r3, [sp, #4]
   81300:	f806 3c01 	strb.w	r3, [r6, #-1]
   81304:	e009      	b.n	8131a <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   81306:	42bd      	cmp	r5, r7
   81308:	d107      	bne.n	8131a <usart_serial_read_packet+0x96>
		while (usart_read(p_usart, &val));
   8130a:	4638      	mov	r0, r7
   8130c:	a901      	add	r1, sp, #4
   8130e:	47a0      	blx	r4
   81310:	2800      	cmp	r0, #0
   81312:	d1fa      	bne.n	8130a <usart_serial_read_packet+0x86>
		*data = (uint8_t)(val & 0xFF);
   81314:	9b01      	ldr	r3, [sp, #4]
   81316:	f806 3c01 	strb.w	r3, [r6, #-1]
   8131a:	3601      	adds	r6, #1
   8131c:	f1b8 0801 	subs.w	r8, r8, #1
   81320:	d1be      	bne.n	812a0 <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
   81322:	2000      	movs	r0, #0
   81324:	b003      	add	sp, #12
   81326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8132a:	bf00      	nop
   8132c:	400a4000 	.word	0x400a4000
   81330:	00081c5d 	.word	0x00081c5d
   81334:	400e0800 	.word	0x400e0800
   81338:	00081c35 	.word	0x00081c35
   8133c:	40098000 	.word	0x40098000
   81340:	4009c000 	.word	0x4009c000
   81344:	400a0000 	.word	0x400a0000

00081348 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   81348:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8134c:	460c      	mov	r4, r1
   8134e:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   81350:	b960      	cbnz	r0, 8136c <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   81352:	2a00      	cmp	r2, #0
   81354:	dd0e      	ble.n	81374 <_read+0x2c>
   81356:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   81358:	4e09      	ldr	r6, [pc, #36]	; (81380 <_read+0x38>)
   8135a:	4d0a      	ldr	r5, [pc, #40]	; (81384 <_read+0x3c>)
   8135c:	6830      	ldr	r0, [r6, #0]
   8135e:	4621      	mov	r1, r4
   81360:	682b      	ldr	r3, [r5, #0]
   81362:	4798      	blx	r3
		ptr++;
   81364:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   81366:	42bc      	cmp	r4, r7
   81368:	d1f8      	bne.n	8135c <_read+0x14>
   8136a:	e006      	b.n	8137a <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   8136c:	f04f 30ff 	mov.w	r0, #4294967295
   81370:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   81374:	2000      	movs	r0, #0
   81376:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   8137a:	4640      	mov	r0, r8
	}
	return nChars;
}
   8137c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81380:	200785bc 	.word	0x200785bc
   81384:	200785b4 	.word	0x200785b4

00081388 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   81388:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8138c:	460e      	mov	r6, r1
   8138e:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   81390:	3801      	subs	r0, #1
   81392:	2802      	cmp	r0, #2
   81394:	d80f      	bhi.n	813b6 <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   81396:	b192      	cbz	r2, 813be <_write+0x36>
   81398:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   8139a:	f8df 803c 	ldr.w	r8, [pc, #60]	; 813d8 <_write+0x50>
   8139e:	4f0d      	ldr	r7, [pc, #52]	; (813d4 <_write+0x4c>)
   813a0:	f8d8 0000 	ldr.w	r0, [r8]
   813a4:	5d31      	ldrb	r1, [r6, r4]
   813a6:	683b      	ldr	r3, [r7, #0]
   813a8:	4798      	blx	r3
   813aa:	2800      	cmp	r0, #0
   813ac:	db0a      	blt.n	813c4 <_write+0x3c>
			return -1;
		}
		++nChars;
   813ae:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   813b0:	42a5      	cmp	r5, r4
   813b2:	d1f5      	bne.n	813a0 <_write+0x18>
   813b4:	e00a      	b.n	813cc <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   813b6:	f04f 30ff 	mov.w	r0, #4294967295
   813ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   813be:	2000      	movs	r0, #0
   813c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   813c4:	f04f 30ff 	mov.w	r0, #4294967295
   813c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   813cc:	4620      	mov	r0, r4
	}
	return nChars;
}
   813ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   813d2:	bf00      	nop
   813d4:	200785b8 	.word	0x200785b8
   813d8:	200785bc 	.word	0x200785bc

000813dc <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   813dc:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   813de:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   813e2:	4b17      	ldr	r3, [pc, #92]	; (81440 <board_init+0x64>)
   813e4:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   813e6:	200b      	movs	r0, #11
   813e8:	4c16      	ldr	r4, [pc, #88]	; (81444 <board_init+0x68>)
   813ea:	47a0      	blx	r4
   813ec:	200c      	movs	r0, #12
   813ee:	47a0      	blx	r4
   813f0:	200d      	movs	r0, #13
   813f2:	47a0      	blx	r4
   813f4:	200e      	movs	r0, #14
   813f6:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   813f8:	203b      	movs	r0, #59	; 0x3b
   813fa:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   813fe:	4c12      	ldr	r4, [pc, #72]	; (81448 <board_init+0x6c>)
   81400:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   81402:	2055      	movs	r0, #85	; 0x55
   81404:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81408:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   8140a:	2056      	movs	r0, #86	; 0x56
   8140c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81410:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   81412:	2068      	movs	r0, #104	; 0x68
   81414:	490d      	ldr	r1, [pc, #52]	; (8144c <board_init+0x70>)
   81416:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   81418:	205c      	movs	r0, #92	; 0x5c
   8141a:	490d      	ldr	r1, [pc, #52]	; (81450 <board_init+0x74>)
   8141c:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   8141e:	480d      	ldr	r0, [pc, #52]	; (81454 <board_init+0x78>)
   81420:	f44f 7140 	mov.w	r1, #768	; 0x300
   81424:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   81428:	4b0b      	ldr	r3, [pc, #44]	; (81458 <board_init+0x7c>)
   8142a:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   8142c:	202b      	movs	r0, #43	; 0x2b
   8142e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81432:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   81434:	202a      	movs	r0, #42	; 0x2a
   81436:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8143a:	47a0      	blx	r4
   8143c:	bd10      	pop	{r4, pc}
   8143e:	bf00      	nop
   81440:	400e1a50 	.word	0x400e1a50
   81444:	00081999 	.word	0x00081999
   81448:	00081659 	.word	0x00081659
   8144c:	28000079 	.word	0x28000079
   81450:	28000001 	.word	0x28000001
   81454:	400e0e00 	.word	0x400e0e00
   81458:	0008172d 	.word	0x0008172d

0008145c <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
   8145c:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
   8145e:	2401      	movs	r4, #1
   81460:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
   81462:	2400      	movs	r4, #0
   81464:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
   81466:	f240 2502 	movw	r5, #514	; 0x202
   8146a:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
   8146e:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
   81472:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   81476:	6845      	ldr	r5, [r0, #4]
   81478:	432b      	orrs	r3, r5
	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
	p_adc->ADC_RCR = 0;
	p_adc->ADC_RNCR = 0;

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
   8147a:	0052      	lsls	r2, r2, #1
   8147c:	fbb1 f1f2 	udiv	r1, r1, r2
   81480:	1e4d      	subs	r5, r1, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   81482:	022d      	lsls	r5, r5, #8
   81484:	b2ad      	uxth	r5, r5
   81486:	432b      	orrs	r3, r5
   81488:	6043      	str	r3, [r0, #4]
	return 0;
}
   8148a:	4620      	mov	r0, r4
   8148c:	bc30      	pop	{r4, r5}
   8148e:	4770      	bx	lr

00081490 <adc_set_resolution>:
		p_adc->ADC_MR &= ~ADC_MR_LOWRES;
		p_adc->ADC_EMR |= resolution;
		break;
	}
#else
	p_adc->ADC_MR &= ~ADC_MR_LOWRES;
   81490:	6843      	ldr	r3, [r0, #4]
   81492:	f023 0310 	bic.w	r3, r3, #16
   81496:	6043      	str	r3, [r0, #4]
	p_adc->ADC_MR |= resolution;
   81498:	6843      	ldr	r3, [r0, #4]
   8149a:	4319      	orrs	r1, r3
   8149c:	6041      	str	r1, [r0, #4]
   8149e:	4770      	bx	lr

000814a0 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
   814a0:	6843      	ldr	r3, [r0, #4]
   814a2:	4319      	orrs	r1, r3
   814a4:	01d2      	lsls	r2, r2, #7
   814a6:	b2d3      	uxtb	r3, r2
   814a8:	4319      	orrs	r1, r3
   814aa:	6041      	str	r1, [r0, #4]
   814ac:	4770      	bx	lr
   814ae:	bf00      	nop

000814b0 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
   814b0:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   814b2:	6844      	ldr	r4, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
   814b4:	4322      	orrs	r2, r4
   814b6:	0609      	lsls	r1, r1, #24
   814b8:	f001 6470 	and.w	r4, r1, #251658240	; 0xf000000
   814bc:	4322      	orrs	r2, r4
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   814be:	071b      	lsls	r3, r3, #28
   814c0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
   814c4:	431a      	orrs	r2, r3
   814c6:	6042      	str	r2, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
   814c8:	f85d 4b04 	ldr.w	r4, [sp], #4
   814cc:	4770      	bx	lr
   814ce:	bf00      	nop

000814d0 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
   814d0:	2302      	movs	r3, #2
   814d2:	6003      	str	r3, [r0, #0]
   814d4:	4770      	bx	lr
   814d6:	bf00      	nop

000814d8 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
   814d8:	2301      	movs	r3, #1
   814da:	fa03 f101 	lsl.w	r1, r3, r1
   814de:	6101      	str	r1, [r0, #16]
   814e0:	4770      	bx	lr
   814e2:	bf00      	nop

000814e4 <adc_get_channel_value>:
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;

	if (15 >= adc_ch) {
   814e4:	290f      	cmp	r1, #15
		ul_data = *(p_adc->ADC_CDR + adc_ch);
   814e6:	bf9a      	itte	ls
   814e8:	3114      	addls	r1, #20
   814ea:	f850 0021 	ldrls.w	r0, [r0, r1, lsl #2]
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;
   814ee:	2000      	movhi	r0, #0
	if (15 >= adc_ch) {
		ul_data = *(p_adc->ADC_CDR + adc_ch);
	}

	return ul_data;
}
   814f0:	4770      	bx	lr
   814f2:	bf00      	nop

000814f4 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   814f4:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   814f6:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   814fa:	d016      	beq.n	8152a <pio_set_peripheral+0x36>
   814fc:	d804      	bhi.n	81508 <pio_set_peripheral+0x14>
   814fe:	b1c1      	cbz	r1, 81532 <pio_set_peripheral+0x3e>
   81500:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   81504:	d00a      	beq.n	8151c <pio_set_peripheral+0x28>
   81506:	e013      	b.n	81530 <pio_set_peripheral+0x3c>
   81508:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   8150c:	d011      	beq.n	81532 <pio_set_peripheral+0x3e>
   8150e:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   81512:	d00e      	beq.n	81532 <pio_set_peripheral+0x3e>
   81514:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   81518:	d10a      	bne.n	81530 <pio_set_peripheral+0x3c>
   8151a:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   8151c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   8151e:	6f01      	ldr	r1, [r0, #112]	; 0x70
   81520:	400b      	ands	r3, r1
   81522:	ea23 0302 	bic.w	r3, r3, r2
   81526:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   81528:	e002      	b.n	81530 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   8152a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   8152c:	4313      	orrs	r3, r2
   8152e:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   81530:	6042      	str	r2, [r0, #4]
   81532:	4770      	bx	lr

00081534 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   81534:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81536:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   8153a:	bf14      	ite	ne
   8153c:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8153e:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   81540:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   81544:	bf14      	ite	ne
   81546:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   81548:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   8154a:	f012 0f02 	tst.w	r2, #2
   8154e:	d002      	beq.n	81556 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   81550:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   81554:	e004      	b.n	81560 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   81556:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   8155a:	bf18      	it	ne
   8155c:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   81560:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   81562:	6001      	str	r1, [r0, #0]
   81564:	4770      	bx	lr
   81566:	bf00      	nop

00081568 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   81568:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   8156a:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8156c:	9c01      	ldr	r4, [sp, #4]
   8156e:	b10c      	cbz	r4, 81574 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   81570:	6641      	str	r1, [r0, #100]	; 0x64
   81572:	e000      	b.n	81576 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81574:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   81576:	b10b      	cbz	r3, 8157c <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   81578:	6501      	str	r1, [r0, #80]	; 0x50
   8157a:	e000      	b.n	8157e <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   8157c:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   8157e:	b10a      	cbz	r2, 81584 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   81580:	6301      	str	r1, [r0, #48]	; 0x30
   81582:	e000      	b.n	81586 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   81584:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   81586:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   81588:	6001      	str	r1, [r0, #0]
}
   8158a:	f85d 4b04 	ldr.w	r4, [sp], #4
   8158e:	4770      	bx	lr

00081590 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
   81590:	b5f0      	push	{r4, r5, r6, r7, lr}
   81592:	b083      	sub	sp, #12
   81594:	4607      	mov	r7, r0
   81596:	460c      	mov	r4, r1
   81598:	4616      	mov	r6, r2
   8159a:	461d      	mov	r5, r3
	/* Configure pins */
	switch (ul_type) {
   8159c:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   815a0:	d01a      	beq.n	815d8 <pio_configure+0x48>
   815a2:	d806      	bhi.n	815b2 <pio_configure+0x22>
   815a4:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   815a8:	d00a      	beq.n	815c0 <pio_configure+0x30>
   815aa:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   815ae:	d007      	beq.n	815c0 <pio_configure+0x30>
   815b0:	e028      	b.n	81604 <pio_configure+0x74>
   815b2:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   815b6:	d015      	beq.n	815e4 <pio_configure+0x54>
   815b8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   815bc:	d012      	beq.n	815e4 <pio_configure+0x54>
   815be:	e021      	b.n	81604 <pio_configure+0x74>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
   815c0:	4638      	mov	r0, r7
   815c2:	4621      	mov	r1, r4
   815c4:	4632      	mov	r2, r6
   815c6:	4b11      	ldr	r3, [pc, #68]	; (8160c <pio_configure+0x7c>)
   815c8:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   815ca:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   815ce:	bf14      	ite	ne
   815d0:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   815d2:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   815d4:	2001      	movs	r0, #1
   815d6:	e016      	b.n	81606 <pio_configure+0x76>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
		break;

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
   815d8:	4611      	mov	r1, r2
   815da:	461a      	mov	r2, r3
   815dc:	4b0c      	ldr	r3, [pc, #48]	; (81610 <pio_configure+0x80>)
   815de:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   815e0:	2001      	movs	r0, #1
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
		break;

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
		break;
   815e2:	e010      	b.n	81606 <pio_configure+0x76>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
   815e4:	f005 0301 	and.w	r3, r5, #1
   815e8:	9300      	str	r3, [sp, #0]
   815ea:	4638      	mov	r0, r7
   815ec:	4631      	mov	r1, r6
   815ee:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   815f2:	bf14      	ite	ne
   815f4:	2200      	movne	r2, #0
   815f6:	2201      	moveq	r2, #1
   815f8:	f3c5 0380 	ubfx	r3, r5, #2, #1
   815fc:	4c05      	ldr	r4, [pc, #20]	; (81614 <pio_configure+0x84>)
   815fe:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   81600:	2001      	movs	r0, #1
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
		break;
   81602:	e000      	b.n	81606 <pio_configure+0x76>

	default:
		return 0;
   81604:	2000      	movs	r0, #0
	}

	return 1;
}
   81606:	b003      	add	sp, #12
   81608:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8160a:	bf00      	nop
   8160c:	000814f5 	.word	0x000814f5
   81610:	00081535 	.word	0x00081535
   81614:	00081569 	.word	0x00081569

00081618 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
   81618:	f012 0f10 	tst.w	r2, #16
   8161c:	d010      	beq.n	81640 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
   8161e:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
   81622:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
   81626:	bf14      	ite	ne
   81628:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
   8162c:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
   81630:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
   81634:	bf14      	ite	ne
   81636:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
   8163a:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   8163e:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
   81640:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   81644:	4770      	bx	lr
   81646:	bf00      	nop

00081648 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
   81648:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
   8164a:	6401      	str	r1, [r0, #64]	; 0x40
   8164c:	4770      	bx	lr
   8164e:	bf00      	nop

00081650 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   81650:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   81652:	4770      	bx	lr

00081654 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   81654:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   81656:	4770      	bx	lr

00081658 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   81658:	b570      	push	{r4, r5, r6, lr}
   8165a:	b082      	sub	sp, #8
   8165c:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   8165e:	0944      	lsrs	r4, r0, #5
   81660:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   81664:	f204 7407 	addw	r4, r4, #1799	; 0x707
   81668:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8166a:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   8166e:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   81672:	d030      	beq.n	816d6 <pio_configure_pin+0x7e>
   81674:	d806      	bhi.n	81684 <pio_configure_pin+0x2c>
   81676:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   8167a:	d00a      	beq.n	81692 <pio_configure_pin+0x3a>
   8167c:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   81680:	d018      	beq.n	816b4 <pio_configure_pin+0x5c>
   81682:	e049      	b.n	81718 <pio_configure_pin+0xc0>
   81684:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   81688:	d030      	beq.n	816ec <pio_configure_pin+0x94>
   8168a:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8168e:	d02d      	beq.n	816ec <pio_configure_pin+0x94>
   81690:	e042      	b.n	81718 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   81692:	f000 001f 	and.w	r0, r0, #31
   81696:	2401      	movs	r4, #1
   81698:	4084      	lsls	r4, r0
   8169a:	4630      	mov	r0, r6
   8169c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   816a0:	4622      	mov	r2, r4
   816a2:	4b1f      	ldr	r3, [pc, #124]	; (81720 <pio_configure_pin+0xc8>)
   816a4:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   816a6:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   816aa:	bf14      	ite	ne
   816ac:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   816ae:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   816b0:	2001      	movs	r0, #1
   816b2:	e032      	b.n	8171a <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   816b4:	f000 001f 	and.w	r0, r0, #31
   816b8:	2401      	movs	r4, #1
   816ba:	4084      	lsls	r4, r0
   816bc:	4630      	mov	r0, r6
   816be:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   816c2:	4622      	mov	r2, r4
   816c4:	4b16      	ldr	r3, [pc, #88]	; (81720 <pio_configure_pin+0xc8>)
   816c6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   816c8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   816cc:	bf14      	ite	ne
   816ce:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   816d0:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   816d2:	2001      	movs	r0, #1
   816d4:	e021      	b.n	8171a <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   816d6:	f000 011f 	and.w	r1, r0, #31
   816da:	2401      	movs	r4, #1
   816dc:	4630      	mov	r0, r6
   816de:	fa04 f101 	lsl.w	r1, r4, r1
   816e2:	462a      	mov	r2, r5
   816e4:	4b0f      	ldr	r3, [pc, #60]	; (81724 <pio_configure_pin+0xcc>)
   816e6:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   816e8:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   816ea:	e016      	b.n	8171a <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   816ec:	f000 011f 	and.w	r1, r0, #31
   816f0:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   816f2:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   816f6:	ea05 0304 	and.w	r3, r5, r4
   816fa:	9300      	str	r3, [sp, #0]
   816fc:	4630      	mov	r0, r6
   816fe:	fa04 f101 	lsl.w	r1, r4, r1
   81702:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   81706:	bf14      	ite	ne
   81708:	2200      	movne	r2, #0
   8170a:	2201      	moveq	r2, #1
   8170c:	f3c5 0380 	ubfx	r3, r5, #2, #1
   81710:	4d05      	ldr	r5, [pc, #20]	; (81728 <pio_configure_pin+0xd0>)
   81712:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   81714:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   81716:	e000      	b.n	8171a <pio_configure_pin+0xc2>

	default:
		return 0;
   81718:	2000      	movs	r0, #0
	}

	return 1;
}
   8171a:	b002      	add	sp, #8
   8171c:	bd70      	pop	{r4, r5, r6, pc}
   8171e:	bf00      	nop
   81720:	000814f5 	.word	0x000814f5
   81724:	00081535 	.word	0x00081535
   81728:	00081569 	.word	0x00081569

0008172c <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   8172c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8172e:	b083      	sub	sp, #12
   81730:	4607      	mov	r7, r0
   81732:	460e      	mov	r6, r1
   81734:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   81736:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   8173a:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   8173e:	d026      	beq.n	8178e <pio_configure_pin_group+0x62>
   81740:	d806      	bhi.n	81750 <pio_configure_pin_group+0x24>
   81742:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   81746:	d00a      	beq.n	8175e <pio_configure_pin_group+0x32>
   81748:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   8174c:	d013      	beq.n	81776 <pio_configure_pin_group+0x4a>
   8174e:	e034      	b.n	817ba <pio_configure_pin_group+0x8e>
   81750:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   81754:	d01f      	beq.n	81796 <pio_configure_pin_group+0x6a>
   81756:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8175a:	d01c      	beq.n	81796 <pio_configure_pin_group+0x6a>
   8175c:	e02d      	b.n	817ba <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   8175e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81762:	4632      	mov	r2, r6
   81764:	4b16      	ldr	r3, [pc, #88]	; (817c0 <pio_configure_pin_group+0x94>)
   81766:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81768:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8176c:	bf14      	ite	ne
   8176e:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81770:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   81772:	2001      	movs	r0, #1
   81774:	e022      	b.n	817bc <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   81776:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8177a:	4632      	mov	r2, r6
   8177c:	4b10      	ldr	r3, [pc, #64]	; (817c0 <pio_configure_pin_group+0x94>)
   8177e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81780:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   81784:	bf14      	ite	ne
   81786:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81788:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8178a:	2001      	movs	r0, #1
   8178c:	e016      	b.n	817bc <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   8178e:	4b0d      	ldr	r3, [pc, #52]	; (817c4 <pio_configure_pin_group+0x98>)
   81790:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   81792:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   81794:	e012      	b.n	817bc <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   81796:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   8179a:	f005 0301 	and.w	r3, r5, #1
   8179e:	9300      	str	r3, [sp, #0]
   817a0:	4638      	mov	r0, r7
   817a2:	4631      	mov	r1, r6
   817a4:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   817a8:	bf14      	ite	ne
   817aa:	2200      	movne	r2, #0
   817ac:	2201      	moveq	r2, #1
   817ae:	f3c5 0380 	ubfx	r3, r5, #2, #1
   817b2:	4c05      	ldr	r4, [pc, #20]	; (817c8 <pio_configure_pin_group+0x9c>)
   817b4:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   817b6:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   817b8:	e000      	b.n	817bc <pio_configure_pin_group+0x90>

	default:
		return 0;
   817ba:	2000      	movs	r0, #0
	}

	return 1;
}
   817bc:	b003      	add	sp, #12
   817be:	bdf0      	pop	{r4, r5, r6, r7, pc}
   817c0:	000814f5 	.word	0x000814f5
   817c4:	00081535 	.word	0x00081535
   817c8:	00081569 	.word	0x00081569

000817cc <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   817cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   817d0:	4604      	mov	r4, r0
   817d2:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   817d4:	4b10      	ldr	r3, [pc, #64]	; (81818 <pio_handler_process+0x4c>)
   817d6:	4798      	blx	r3
   817d8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   817da:	4620      	mov	r0, r4
   817dc:	4b0f      	ldr	r3, [pc, #60]	; (8181c <pio_handler_process+0x50>)
   817de:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   817e0:	4005      	ands	r5, r0
   817e2:	d017      	beq.n	81814 <pio_handler_process+0x48>
   817e4:	4f0e      	ldr	r7, [pc, #56]	; (81820 <pio_handler_process+0x54>)
   817e6:	f107 040c 	add.w	r4, r7, #12
   817ea:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   817ec:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   817f0:	42b3      	cmp	r3, r6
   817f2:	d10a      	bne.n	8180a <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   817f4:	f854 1c08 	ldr.w	r1, [r4, #-8]
   817f8:	4229      	tst	r1, r5
   817fa:	d006      	beq.n	8180a <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   817fc:	6823      	ldr	r3, [r4, #0]
   817fe:	4630      	mov	r0, r6
   81800:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   81802:	f854 3c08 	ldr.w	r3, [r4, #-8]
   81806:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   8180a:	42bc      	cmp	r4, r7
   8180c:	d002      	beq.n	81814 <pio_handler_process+0x48>
   8180e:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   81810:	2d00      	cmp	r5, #0
   81812:	d1eb      	bne.n	817ec <pio_handler_process+0x20>
   81814:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81818:	00081651 	.word	0x00081651
   8181c:	00081655 	.word	0x00081655
   81820:	20070288 	.word	0x20070288

00081824 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   81824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   81826:	4c0b      	ldr	r4, [pc, #44]	; (81854 <pio_handler_set+0x30>)
   81828:	6824      	ldr	r4, [r4, #0]
   8182a:	2c06      	cmp	r4, #6
   8182c:	d810      	bhi.n	81850 <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
   8182e:	4f0a      	ldr	r7, [pc, #40]	; (81858 <pio_handler_set+0x34>)
   81830:	0126      	lsls	r6, r4, #4
   81832:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
   81834:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
   81836:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
   81838:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
   8183a:	9906      	ldr	r1, [sp, #24]
   8183c:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
   8183e:	3401      	adds	r4, #1
   81840:	4904      	ldr	r1, [pc, #16]	; (81854 <pio_handler_set+0x30>)
   81842:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   81844:	4611      	mov	r1, r2
   81846:	461a      	mov	r2, r3
   81848:	4b04      	ldr	r3, [pc, #16]	; (8185c <pio_handler_set+0x38>)
   8184a:	4798      	blx	r3

	return 0;
   8184c:	2000      	movs	r0, #0
   8184e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
   81850:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
   81852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81854:	20070284 	.word	0x20070284
   81858:	20070288 	.word	0x20070288
   8185c:	00081619 	.word	0x00081619

00081860 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   81860:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   81862:	4802      	ldr	r0, [pc, #8]	; (8186c <PIOA_Handler+0xc>)
   81864:	210b      	movs	r1, #11
   81866:	4b02      	ldr	r3, [pc, #8]	; (81870 <PIOA_Handler+0x10>)
   81868:	4798      	blx	r3
   8186a:	bd08      	pop	{r3, pc}
   8186c:	400e0e00 	.word	0x400e0e00
   81870:	000817cd 	.word	0x000817cd

00081874 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   81874:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   81876:	4802      	ldr	r0, [pc, #8]	; (81880 <PIOB_Handler+0xc>)
   81878:	210c      	movs	r1, #12
   8187a:	4b02      	ldr	r3, [pc, #8]	; (81884 <PIOB_Handler+0x10>)
   8187c:	4798      	blx	r3
   8187e:	bd08      	pop	{r3, pc}
   81880:	400e1000 	.word	0x400e1000
   81884:	000817cd 	.word	0x000817cd

00081888 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   81888:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   8188a:	4802      	ldr	r0, [pc, #8]	; (81894 <PIOC_Handler+0xc>)
   8188c:	210d      	movs	r1, #13
   8188e:	4b02      	ldr	r3, [pc, #8]	; (81898 <PIOC_Handler+0x10>)
   81890:	4798      	blx	r3
   81892:	bd08      	pop	{r3, pc}
   81894:	400e1200 	.word	0x400e1200
   81898:	000817cd 	.word	0x000817cd

0008189c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   8189c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   8189e:	4802      	ldr	r0, [pc, #8]	; (818a8 <PIOD_Handler+0xc>)
   818a0:	210e      	movs	r1, #14
   818a2:	4b02      	ldr	r3, [pc, #8]	; (818ac <PIOD_Handler+0x10>)
   818a4:	4798      	blx	r3
   818a6:	bd08      	pop	{r3, pc}
   818a8:	400e1400 	.word	0x400e1400
   818ac:	000817cd 	.word	0x000817cd

000818b0 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   818b0:	4b17      	ldr	r3, [pc, #92]	; (81910 <pmc_switch_mck_to_pllack+0x60>)
   818b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   818b4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   818b8:	4310      	orrs	r0, r2
   818ba:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   818bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   818be:	f013 0f08 	tst.w	r3, #8
   818c2:	d109      	bne.n	818d8 <pmc_switch_mck_to_pllack+0x28>
   818c4:	f44f 6300 	mov.w	r3, #2048	; 0x800
   818c8:	4911      	ldr	r1, [pc, #68]	; (81910 <pmc_switch_mck_to_pllack+0x60>)
   818ca:	e001      	b.n	818d0 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   818cc:	3b01      	subs	r3, #1
   818ce:	d019      	beq.n	81904 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   818d0:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   818d2:	f012 0f08 	tst.w	r2, #8
   818d6:	d0f9      	beq.n	818cc <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   818d8:	4b0d      	ldr	r3, [pc, #52]	; (81910 <pmc_switch_mck_to_pllack+0x60>)
   818da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   818dc:	f022 0203 	bic.w	r2, r2, #3
   818e0:	f042 0202 	orr.w	r2, r2, #2
   818e4:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   818e6:	6e98      	ldr	r0, [r3, #104]	; 0x68
   818e8:	f010 0008 	ands.w	r0, r0, #8
   818ec:	d10c      	bne.n	81908 <pmc_switch_mck_to_pllack+0x58>
   818ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
   818f2:	4907      	ldr	r1, [pc, #28]	; (81910 <pmc_switch_mck_to_pllack+0x60>)
   818f4:	e001      	b.n	818fa <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   818f6:	3b01      	subs	r3, #1
   818f8:	d008      	beq.n	8190c <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   818fa:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   818fc:	f012 0f08 	tst.w	r2, #8
   81900:	d0f9      	beq.n	818f6 <pmc_switch_mck_to_pllack+0x46>
   81902:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   81904:	2001      	movs	r0, #1
   81906:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   81908:	2000      	movs	r0, #0
   8190a:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   8190c:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   8190e:	4770      	bx	lr
   81910:	400e0600 	.word	0x400e0600

00081914 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   81914:	b138      	cbz	r0, 81926 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81916:	4911      	ldr	r1, [pc, #68]	; (8195c <pmc_switch_mainck_to_xtal+0x48>)
   81918:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   8191a:	4a11      	ldr	r2, [pc, #68]	; (81960 <pmc_switch_mainck_to_xtal+0x4c>)
   8191c:	401a      	ands	r2, r3
   8191e:	4b11      	ldr	r3, [pc, #68]	; (81964 <pmc_switch_mainck_to_xtal+0x50>)
   81920:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81922:	620b      	str	r3, [r1, #32]
   81924:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   81926:	4a0d      	ldr	r2, [pc, #52]	; (8195c <pmc_switch_mainck_to_xtal+0x48>)
   81928:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8192a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   8192e:	f023 0303 	bic.w	r3, r3, #3
   81932:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   81936:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   8193a:	0209      	lsls	r1, r1, #8
   8193c:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8193e:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   81940:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   81942:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81944:	f013 0f01 	tst.w	r3, #1
   81948:	d0fb      	beq.n	81942 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   8194a:	4a04      	ldr	r2, [pc, #16]	; (8195c <pmc_switch_mainck_to_xtal+0x48>)
   8194c:	6a13      	ldr	r3, [r2, #32]
   8194e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   81952:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   81956:	6213      	str	r3, [r2, #32]
   81958:	4770      	bx	lr
   8195a:	bf00      	nop
   8195c:	400e0600 	.word	0x400e0600
   81960:	fec8fffc 	.word	0xfec8fffc
   81964:	01370002 	.word	0x01370002

00081968 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   81968:	4b02      	ldr	r3, [pc, #8]	; (81974 <pmc_osc_is_ready_mainck+0xc>)
   8196a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   8196c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   81970:	4770      	bx	lr
   81972:	bf00      	nop
   81974:	400e0600 	.word	0x400e0600

00081978 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   81978:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   8197c:	4b01      	ldr	r3, [pc, #4]	; (81984 <pmc_disable_pllack+0xc>)
   8197e:	629a      	str	r2, [r3, #40]	; 0x28
   81980:	4770      	bx	lr
   81982:	bf00      	nop
   81984:	400e0600 	.word	0x400e0600

00081988 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   81988:	4b02      	ldr	r3, [pc, #8]	; (81994 <pmc_is_locked_pllack+0xc>)
   8198a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   8198c:	f000 0002 	and.w	r0, r0, #2
   81990:	4770      	bx	lr
   81992:	bf00      	nop
   81994:	400e0600 	.word	0x400e0600

00081998 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   81998:	282c      	cmp	r0, #44	; 0x2c
   8199a:	d820      	bhi.n	819de <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   8199c:	281f      	cmp	r0, #31
   8199e:	d80d      	bhi.n	819bc <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   819a0:	4b12      	ldr	r3, [pc, #72]	; (819ec <pmc_enable_periph_clk+0x54>)
   819a2:	699a      	ldr	r2, [r3, #24]
   819a4:	2301      	movs	r3, #1
   819a6:	4083      	lsls	r3, r0
   819a8:	401a      	ands	r2, r3
   819aa:	4293      	cmp	r3, r2
   819ac:	d019      	beq.n	819e2 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   819ae:	2301      	movs	r3, #1
   819b0:	fa03 f000 	lsl.w	r0, r3, r0
   819b4:	4b0d      	ldr	r3, [pc, #52]	; (819ec <pmc_enable_periph_clk+0x54>)
   819b6:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   819b8:	2000      	movs	r0, #0
   819ba:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   819bc:	4b0b      	ldr	r3, [pc, #44]	; (819ec <pmc_enable_periph_clk+0x54>)
   819be:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   819c2:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   819c4:	2301      	movs	r3, #1
   819c6:	4083      	lsls	r3, r0
   819c8:	401a      	ands	r2, r3
   819ca:	4293      	cmp	r3, r2
   819cc:	d00b      	beq.n	819e6 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   819ce:	2301      	movs	r3, #1
   819d0:	fa03 f000 	lsl.w	r0, r3, r0
   819d4:	4b05      	ldr	r3, [pc, #20]	; (819ec <pmc_enable_periph_clk+0x54>)
   819d6:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   819da:	2000      	movs	r0, #0
   819dc:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   819de:	2001      	movs	r0, #1
   819e0:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   819e2:	2000      	movs	r0, #0
   819e4:	4770      	bx	lr
   819e6:	2000      	movs	r0, #0
}
   819e8:	4770      	bx	lr
   819ea:	bf00      	nop
   819ec:	400e0600 	.word	0x400e0600

000819f0 <pmc_set_writeprotect>:
 *
 * \param ul_enable 1 to enable, 0 to disable.
 */
void pmc_set_writeprotect(uint32_t ul_enable)
{
	if (ul_enable) {
   819f0:	b120      	cbz	r0, 819fc <pmc_set_writeprotect+0xc>
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD | PMC_WPMR_WPEN;
   819f2:	4a05      	ldr	r2, [pc, #20]	; (81a08 <pmc_set_writeprotect+0x18>)
   819f4:	4b05      	ldr	r3, [pc, #20]	; (81a0c <pmc_set_writeprotect+0x1c>)
   819f6:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   819fa:	4770      	bx	lr
	} else {
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD;
   819fc:	4a04      	ldr	r2, [pc, #16]	; (81a10 <pmc_set_writeprotect+0x20>)
   819fe:	4b03      	ldr	r3, [pc, #12]	; (81a0c <pmc_set_writeprotect+0x1c>)
   81a00:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   81a04:	4770      	bx	lr
   81a06:	bf00      	nop
   81a08:	504d4301 	.word	0x504d4301
   81a0c:	400e0600 	.word	0x400e0600
   81a10:	504d4300 	.word	0x504d4300

00081a14 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   81a14:	b4f0      	push	{r4, r5, r6, r7}
   81a16:	b08c      	sub	sp, #48	; 0x30
   81a18:	4607      	mov	r7, r0
   81a1a:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   81a1c:	ac01      	add	r4, sp, #4
   81a1e:	4d12      	ldr	r5, [pc, #72]	; (81a68 <pwm_clocks_generate+0x54>)
   81a20:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   81a22:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   81a24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   81a26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   81a28:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   81a2c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   81a30:	466a      	mov	r2, sp
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   81a32:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   81a34:	f852 4f04 	ldr.w	r4, [r2, #4]!
   81a38:	fbb6 f4f4 	udiv	r4, r6, r4
   81a3c:	fbb4 f4f7 	udiv	r4, r4, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   81a40:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
   81a44:	d903      	bls.n	81a4e <pwm_clocks_generate+0x3a>
			break;
		}
		ul_pre++;
   81a46:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   81a48:	2b0b      	cmp	r3, #11
   81a4a:	d1f3      	bne.n	81a34 <pwm_clocks_generate+0x20>
   81a4c:	e004      	b.n	81a58 <pwm_clocks_generate+0x44>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   81a4e:	2b0a      	cmp	r3, #10
   81a50:	d805      	bhi.n	81a5e <pwm_clocks_generate+0x4a>
		return ul_div | (ul_pre << 8);
   81a52:	ea44 2003 	orr.w	r0, r4, r3, lsl #8
   81a56:	e004      	b.n	81a62 <pwm_clocks_generate+0x4e>
	} else {
		return PWM_INVALID_ARGUMENT;
   81a58:	f64f 70ff 	movw	r0, #65535	; 0xffff
   81a5c:	e001      	b.n	81a62 <pwm_clocks_generate+0x4e>
   81a5e:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   81a62:	b00c      	add	sp, #48	; 0x30
   81a64:	bcf0      	pop	{r4, r5, r6, r7}
   81a66:	4770      	bx	lr
   81a68:	00086e40 	.word	0x00086e40

00081a6c <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   81a6c:	b570      	push	{r4, r5, r6, lr}
   81a6e:	4606      	mov	r6, r0
   81a70:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   81a72:	6808      	ldr	r0, [r1, #0]
   81a74:	b140      	cbz	r0, 81a88 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   81a76:	6889      	ldr	r1, [r1, #8]
   81a78:	4b0b      	ldr	r3, [pc, #44]	; (81aa8 <pwm_init+0x3c>)
   81a7a:	4798      	blx	r3
   81a7c:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
   81a7e:	f64f 73ff 	movw	r3, #65535	; 0xffff
   81a82:	4298      	cmp	r0, r3
   81a84:	d101      	bne.n	81a8a <pwm_init+0x1e>
   81a86:	e00e      	b.n	81aa6 <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   81a88:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   81a8a:	6860      	ldr	r0, [r4, #4]
   81a8c:	b140      	cbz	r0, 81aa0 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   81a8e:	68a1      	ldr	r1, [r4, #8]
   81a90:	4b05      	ldr	r3, [pc, #20]	; (81aa8 <pwm_init+0x3c>)
   81a92:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   81a94:	f64f 73ff 	movw	r3, #65535	; 0xffff
   81a98:	4298      	cmp	r0, r3
   81a9a:	d004      	beq.n	81aa6 <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   81a9c:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   81aa0:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   81aa2:	2000      	movs	r0, #0
   81aa4:	bd70      	pop	{r4, r5, r6, pc}
}
   81aa6:	bd70      	pop	{r4, r5, r6, pc}
   81aa8:	00081a15 	.word	0x00081a15

00081aac <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   81aac:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   81aae:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   81ab0:	8a8c      	ldrh	r4, [r1, #20]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   81ab2:	684a      	ldr	r2, [r1, #4]
   81ab4:	f002 020f 	and.w	r2, r2, #15
   81ab8:	4314      	orrs	r4, r2
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
   81aba:	890d      	ldrh	r5, [r1, #8]
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   81abc:	432c      	orrs	r4, r5
   81abe:	7a8a      	ldrb	r2, [r1, #10]
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
   81ac0:	ea44 2442 	orr.w	r4, r4, r2, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   81ac4:	7d8a      	ldrb	r2, [r1, #22]
   81ac6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   81aca:	7dca      	ldrb	r2, [r1, #23]
   81acc:	ea44 4442 	orr.w	r4, r4, r2, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   81ad0:	7e0a      	ldrb	r2, [r1, #24]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   81ad2:	ea44 4482 	orr.w	r4, r4, r2, lsl #18
   81ad6:	eb00 1243 	add.w	r2, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   81ada:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   81ade:	68cc      	ldr	r4, [r1, #12]
   81ae0:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   81ae4:	690c      	ldr	r4, [r1, #16]
   81ae6:	f8c2 420c 	str.w	r4, [r2, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   81aea:	7d8a      	ldrb	r2, [r1, #22]
   81aec:	b13a      	cbz	r2, 81afe <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   81aee:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   81af0:	8b4a      	ldrh	r2, [r1, #26]
   81af2:	ea42 4404 	orr.w	r4, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   81af6:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   81afa:	f8c2 4218 	str.w	r4, [r2, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   81afe:	6c85      	ldr	r5, [r0, #72]	; 0x48
   81b00:	f04f 1201 	mov.w	r2, #65537	; 0x10001
   81b04:	409a      	lsls	r2, r3
   81b06:	43d2      	mvns	r2, r2
   81b08:	4015      	ands	r5, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   81b0a:	7fce      	ldrb	r6, [r1, #31]
   81b0c:	409e      	lsls	r6, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   81b0e:	7f8c      	ldrb	r4, [r1, #30]
   81b10:	409c      	lsls	r4, r3
   81b12:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   81b16:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   81b18:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   81b1a:	6c44      	ldr	r4, [r0, #68]	; 0x44
   81b1c:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   81b1e:	f891 5021 	ldrb.w	r5, [r1, #33]	; 0x21
   81b22:	409d      	lsls	r5, r3
					<< 16);
	p_pwm->PWM_OS = tmp_reg;

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   81b24:	f891 4020 	ldrb.w	r4, [r1, #32]
   81b28:	409c      	lsls	r4, r3
   81b2a:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   81b2e:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   81b30:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   81b32:	2201      	movs	r2, #1
   81b34:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
   81b36:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   81b3a:	b11c      	cbz	r4, 81b44 <pwm_channel_init+0x98>
		p_pwm->PWM_SCM |= channel;
   81b3c:	6a04      	ldr	r4, [r0, #32]
   81b3e:	4314      	orrs	r4, r2
   81b40:	6204      	str	r4, [r0, #32]
   81b42:	e003      	b.n	81b4c <pwm_channel_init+0xa0>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   81b44:	6a04      	ldr	r4, [r0, #32]
   81b46:	ea24 0402 	bic.w	r4, r4, r2
   81b4a:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   81b4c:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   81b50:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   81b52:	6e84      	ldr	r4, [r0, #104]	; 0x68
   81b54:	bf0c      	ite	eq
   81b56:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   81b58:	4394      	bicne	r4, r2
   81b5a:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   81b5c:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   81b60:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   81b62:	6e84      	ldr	r4, [r0, #104]	; 0x68
   81b64:	bf0c      	ite	eq
   81b66:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   81b6a:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
   81b6e:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   81b70:	2b03      	cmp	r3, #3
   81b72:	d80c      	bhi.n	81b8e <pwm_channel_init+0xe2>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   81b74:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
   81b76:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   81b78:	22ff      	movs	r2, #255	; 0xff
   81b7a:	409a      	lsls	r2, r3
   81b7c:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   81b80:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   81b84:	fa01 f303 	lsl.w	r3, r1, r3
   81b88:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE1 = fault_enable_reg;
   81b8a:	66c3      	str	r3, [r0, #108]	; 0x6c
   81b8c:	e00c      	b.n	81ba8 <pwm_channel_init+0xfc>
	} else {
		ch_num -= 4;
   81b8e:	3b04      	subs	r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   81b90:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
   81b92:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   81b94:	22ff      	movs	r2, #255	; 0xff
   81b96:	409a      	lsls	r2, r3
   81b98:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   81b9c:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   81ba0:	fa01 f303 	lsl.w	r3, r1, r3
   81ba4:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE2 = fault_enable_reg;
   81ba6:	6703      	str	r3, [r0, #112]	; 0x70
			PWM_CAE_ADEDGV(p_channel->ul_additional_edge) |
			p_channel->additional_edge_mode;
#endif

	return 0;
}
   81ba8:	2000      	movs	r0, #0
   81baa:	bc70      	pop	{r4, r5, r6}
   81bac:	4770      	bx	lr
   81bae:	bf00      	nop

00081bb0 <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
   81bb0:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
   81bb2:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   81bb4:	690b      	ldr	r3, [r1, #16]
   81bb6:	4293      	cmp	r3, r2
   81bb8:	d306      	bcc.n	81bc8 <pwm_channel_update_duty+0x18>
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
   81bba:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   81bbc:	eb00 1044 	add.w	r0, r0, r4, lsl #5
   81bc0:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
   81bc4:	2000      	movs	r0, #0
   81bc6:	e001      	b.n	81bcc <pwm_channel_update_duty+0x1c>
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
   81bc8:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   81bcc:	f85d 4b04 	ldr.w	r4, [sp], #4
   81bd0:	4770      	bx	lr
   81bd2:	bf00      	nop

00081bd4 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   81bd4:	2301      	movs	r3, #1
   81bd6:	fa03 f101 	lsl.w	r1, r3, r1
   81bda:	6041      	str	r1, [r0, #4]
   81bdc:	4770      	bx	lr
   81bde:	bf00      	nop

00081be0 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   81be0:	2301      	movs	r3, #1
   81be2:	fa03 f101 	lsl.w	r1, r3, r1
   81be6:	6081      	str	r1, [r0, #8]
   81be8:	4770      	bx	lr
   81bea:	bf00      	nop

00081bec <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   81bec:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   81bee:	23ac      	movs	r3, #172	; 0xac
   81bf0:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   81bf2:	680a      	ldr	r2, [r1, #0]
   81bf4:	684b      	ldr	r3, [r1, #4]
   81bf6:	fbb2 f3f3 	udiv	r3, r2, r3
   81bfa:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   81bfc:	1e5c      	subs	r4, r3, #1
   81bfe:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   81c02:	4294      	cmp	r4, r2
   81c04:	d80a      	bhi.n	81c1c <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   81c06:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   81c08:	688b      	ldr	r3, [r1, #8]
   81c0a:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   81c0c:	f240 2302 	movw	r3, #514	; 0x202
   81c10:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   81c14:	2350      	movs	r3, #80	; 0x50
   81c16:	6003      	str	r3, [r0, #0]

	return 0;
   81c18:	2000      	movs	r0, #0
   81c1a:	e000      	b.n	81c1e <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   81c1c:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   81c1e:	f85d 4b04 	ldr.w	r4, [sp], #4
   81c22:	4770      	bx	lr

00081c24 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   81c24:	6943      	ldr	r3, [r0, #20]
   81c26:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   81c2a:	bf1a      	itte	ne
   81c2c:	61c1      	strne	r1, [r0, #28]
	return 0;
   81c2e:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   81c30:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   81c32:	4770      	bx	lr

00081c34 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   81c34:	6943      	ldr	r3, [r0, #20]
   81c36:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   81c3a:	bf1d      	ittte	ne
   81c3c:	6983      	ldrne	r3, [r0, #24]
   81c3e:	700b      	strbne	r3, [r1, #0]
	return 0;
   81c40:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   81c42:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   81c44:	4770      	bx	lr
   81c46:	bf00      	nop

00081c48 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   81c48:	6943      	ldr	r3, [r0, #20]
   81c4a:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   81c4e:	bf1d      	ittte	ne
   81c50:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   81c54:	61c1      	strne	r1, [r0, #28]
	return 0;
   81c56:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   81c58:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   81c5a:	4770      	bx	lr

00081c5c <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   81c5c:	6943      	ldr	r3, [r0, #20]
   81c5e:	f013 0f01 	tst.w	r3, #1
   81c62:	d005      	beq.n	81c70 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   81c64:	6983      	ldr	r3, [r0, #24]
   81c66:	f3c3 0308 	ubfx	r3, r3, #0, #9
   81c6a:	600b      	str	r3, [r1, #0]

	return 0;
   81c6c:	2000      	movs	r0, #0
   81c6e:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   81c70:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   81c72:	4770      	bx	lr

00081c74 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   81c74:	e7fe      	b.n	81c74 <Dummy_Handler>
   81c76:	bf00      	nop

00081c78 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   81c78:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   81c7a:	4b1e      	ldr	r3, [pc, #120]	; (81cf4 <Reset_Handler+0x7c>)
   81c7c:	4a1e      	ldr	r2, [pc, #120]	; (81cf8 <Reset_Handler+0x80>)
   81c7e:	429a      	cmp	r2, r3
   81c80:	d003      	beq.n	81c8a <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   81c82:	4b1e      	ldr	r3, [pc, #120]	; (81cfc <Reset_Handler+0x84>)
   81c84:	4a1b      	ldr	r2, [pc, #108]	; (81cf4 <Reset_Handler+0x7c>)
   81c86:	429a      	cmp	r2, r3
   81c88:	d304      	bcc.n	81c94 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81c8a:	4b1d      	ldr	r3, [pc, #116]	; (81d00 <Reset_Handler+0x88>)
   81c8c:	4a1d      	ldr	r2, [pc, #116]	; (81d04 <Reset_Handler+0x8c>)
   81c8e:	429a      	cmp	r2, r3
   81c90:	d30f      	bcc.n	81cb2 <Reset_Handler+0x3a>
   81c92:	e01a      	b.n	81cca <Reset_Handler+0x52>
   81c94:	4b1c      	ldr	r3, [pc, #112]	; (81d08 <Reset_Handler+0x90>)
   81c96:	4c1d      	ldr	r4, [pc, #116]	; (81d0c <Reset_Handler+0x94>)
   81c98:	1ae4      	subs	r4, r4, r3
   81c9a:	f024 0403 	bic.w	r4, r4, #3
   81c9e:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   81ca0:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   81ca2:	4814      	ldr	r0, [pc, #80]	; (81cf4 <Reset_Handler+0x7c>)
   81ca4:	4914      	ldr	r1, [pc, #80]	; (81cf8 <Reset_Handler+0x80>)
   81ca6:	585a      	ldr	r2, [r3, r1]
   81ca8:	501a      	str	r2, [r3, r0]
   81caa:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   81cac:	42a3      	cmp	r3, r4
   81cae:	d1fa      	bne.n	81ca6 <Reset_Handler+0x2e>
   81cb0:	e7eb      	b.n	81c8a <Reset_Handler+0x12>
   81cb2:	4b17      	ldr	r3, [pc, #92]	; (81d10 <Reset_Handler+0x98>)
   81cb4:	4917      	ldr	r1, [pc, #92]	; (81d14 <Reset_Handler+0x9c>)
   81cb6:	1ac9      	subs	r1, r1, r3
   81cb8:	f021 0103 	bic.w	r1, r1, #3
   81cbc:	1d1a      	adds	r2, r3, #4
   81cbe:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   81cc0:	2200      	movs	r2, #0
   81cc2:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81cc6:	428b      	cmp	r3, r1
   81cc8:	d1fb      	bne.n	81cc2 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   81cca:	4a13      	ldr	r2, [pc, #76]	; (81d18 <Reset_Handler+0xa0>)
   81ccc:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   81cd0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   81cd4:	4911      	ldr	r1, [pc, #68]	; (81d1c <Reset_Handler+0xa4>)
   81cd6:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   81cd8:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   81cdc:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   81ce0:	d203      	bcs.n	81cea <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   81ce2:	688a      	ldr	r2, [r1, #8]
   81ce4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   81ce8:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   81cea:	4b0d      	ldr	r3, [pc, #52]	; (81d20 <Reset_Handler+0xa8>)
   81cec:	4798      	blx	r3

	/* Branch to main function */
	main();
   81cee:	4b0d      	ldr	r3, [pc, #52]	; (81d24 <Reset_Handler+0xac>)
   81cf0:	4798      	blx	r3
   81cf2:	e7fe      	b.n	81cf2 <Reset_Handler+0x7a>
   81cf4:	20070000 	.word	0x20070000
   81cf8:	0008711c 	.word	0x0008711c
   81cfc:	200701ec 	.word	0x200701ec
   81d00:	200785c4 	.word	0x200785c4
   81d04:	200701f0 	.word	0x200701f0
   81d08:	20070004 	.word	0x20070004
   81d0c:	200701ef 	.word	0x200701ef
   81d10:	200701ec 	.word	0x200701ec
   81d14:	200785bf 	.word	0x200785bf
   81d18:	00080000 	.word	0x00080000
   81d1c:	e000ed00 	.word	0xe000ed00
   81d20:	000837dd 	.word	0x000837dd
   81d24:	0008366d 	.word	0x0008366d

00081d28 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   81d28:	4b3e      	ldr	r3, [pc, #248]	; (81e24 <SystemCoreClockUpdate+0xfc>)
   81d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81d2c:	f003 0303 	and.w	r3, r3, #3
   81d30:	2b03      	cmp	r3, #3
   81d32:	d85f      	bhi.n	81df4 <SystemCoreClockUpdate+0xcc>
   81d34:	e8df f003 	tbb	[pc, r3]
   81d38:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   81d3c:	4b3a      	ldr	r3, [pc, #232]	; (81e28 <SystemCoreClockUpdate+0x100>)
   81d3e:	695b      	ldr	r3, [r3, #20]
   81d40:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   81d44:	bf14      	ite	ne
   81d46:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   81d4a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   81d4e:	4b37      	ldr	r3, [pc, #220]	; (81e2c <SystemCoreClockUpdate+0x104>)
   81d50:	601a      	str	r2, [r3, #0]
   81d52:	e04f      	b.n	81df4 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81d54:	4b33      	ldr	r3, [pc, #204]	; (81e24 <SystemCoreClockUpdate+0xfc>)
   81d56:	6a1b      	ldr	r3, [r3, #32]
   81d58:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81d5c:	d003      	beq.n	81d66 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81d5e:	4a34      	ldr	r2, [pc, #208]	; (81e30 <SystemCoreClockUpdate+0x108>)
   81d60:	4b32      	ldr	r3, [pc, #200]	; (81e2c <SystemCoreClockUpdate+0x104>)
   81d62:	601a      	str	r2, [r3, #0]
   81d64:	e046      	b.n	81df4 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   81d66:	4a33      	ldr	r2, [pc, #204]	; (81e34 <SystemCoreClockUpdate+0x10c>)
   81d68:	4b30      	ldr	r3, [pc, #192]	; (81e2c <SystemCoreClockUpdate+0x104>)
   81d6a:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   81d6c:	4b2d      	ldr	r3, [pc, #180]	; (81e24 <SystemCoreClockUpdate+0xfc>)
   81d6e:	6a1b      	ldr	r3, [r3, #32]
   81d70:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81d74:	2b10      	cmp	r3, #16
   81d76:	d002      	beq.n	81d7e <SystemCoreClockUpdate+0x56>
   81d78:	2b20      	cmp	r3, #32
   81d7a:	d004      	beq.n	81d86 <SystemCoreClockUpdate+0x5e>
   81d7c:	e03a      	b.n	81df4 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   81d7e:	4a2e      	ldr	r2, [pc, #184]	; (81e38 <SystemCoreClockUpdate+0x110>)
   81d80:	4b2a      	ldr	r3, [pc, #168]	; (81e2c <SystemCoreClockUpdate+0x104>)
   81d82:	601a      	str	r2, [r3, #0]
				break;
   81d84:	e036      	b.n	81df4 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   81d86:	4a2a      	ldr	r2, [pc, #168]	; (81e30 <SystemCoreClockUpdate+0x108>)
   81d88:	4b28      	ldr	r3, [pc, #160]	; (81e2c <SystemCoreClockUpdate+0x104>)
   81d8a:	601a      	str	r2, [r3, #0]
				break;
   81d8c:	e032      	b.n	81df4 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81d8e:	4b25      	ldr	r3, [pc, #148]	; (81e24 <SystemCoreClockUpdate+0xfc>)
   81d90:	6a1b      	ldr	r3, [r3, #32]
   81d92:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81d96:	d003      	beq.n	81da0 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81d98:	4a25      	ldr	r2, [pc, #148]	; (81e30 <SystemCoreClockUpdate+0x108>)
   81d9a:	4b24      	ldr	r3, [pc, #144]	; (81e2c <SystemCoreClockUpdate+0x104>)
   81d9c:	601a      	str	r2, [r3, #0]
   81d9e:	e012      	b.n	81dc6 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   81da0:	4a24      	ldr	r2, [pc, #144]	; (81e34 <SystemCoreClockUpdate+0x10c>)
   81da2:	4b22      	ldr	r3, [pc, #136]	; (81e2c <SystemCoreClockUpdate+0x104>)
   81da4:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   81da6:	4b1f      	ldr	r3, [pc, #124]	; (81e24 <SystemCoreClockUpdate+0xfc>)
   81da8:	6a1b      	ldr	r3, [r3, #32]
   81daa:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81dae:	2b10      	cmp	r3, #16
   81db0:	d002      	beq.n	81db8 <SystemCoreClockUpdate+0x90>
   81db2:	2b20      	cmp	r3, #32
   81db4:	d004      	beq.n	81dc0 <SystemCoreClockUpdate+0x98>
   81db6:	e006      	b.n	81dc6 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   81db8:	4a1f      	ldr	r2, [pc, #124]	; (81e38 <SystemCoreClockUpdate+0x110>)
   81dba:	4b1c      	ldr	r3, [pc, #112]	; (81e2c <SystemCoreClockUpdate+0x104>)
   81dbc:	601a      	str	r2, [r3, #0]
				break;
   81dbe:	e002      	b.n	81dc6 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   81dc0:	4a1b      	ldr	r2, [pc, #108]	; (81e30 <SystemCoreClockUpdate+0x108>)
   81dc2:	4b1a      	ldr	r3, [pc, #104]	; (81e2c <SystemCoreClockUpdate+0x104>)
   81dc4:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   81dc6:	4b17      	ldr	r3, [pc, #92]	; (81e24 <SystemCoreClockUpdate+0xfc>)
   81dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81dca:	f003 0303 	and.w	r3, r3, #3
   81dce:	2b02      	cmp	r3, #2
   81dd0:	d10d      	bne.n	81dee <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   81dd2:	4b14      	ldr	r3, [pc, #80]	; (81e24 <SystemCoreClockUpdate+0xfc>)
   81dd4:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   81dd6:	6a99      	ldr	r1, [r3, #40]	; 0x28
   81dd8:	4b14      	ldr	r3, [pc, #80]	; (81e2c <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   81dda:	f3c0 400a 	ubfx	r0, r0, #16, #11
   81dde:	681a      	ldr	r2, [r3, #0]
   81de0:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   81de4:	b2c9      	uxtb	r1, r1
   81de6:	fbb2 f2f1 	udiv	r2, r2, r1
   81dea:	601a      	str	r2, [r3, #0]
   81dec:	e002      	b.n	81df4 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   81dee:	4a13      	ldr	r2, [pc, #76]	; (81e3c <SystemCoreClockUpdate+0x114>)
   81df0:	4b0e      	ldr	r3, [pc, #56]	; (81e2c <SystemCoreClockUpdate+0x104>)
   81df2:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   81df4:	4b0b      	ldr	r3, [pc, #44]	; (81e24 <SystemCoreClockUpdate+0xfc>)
   81df6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81df8:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81dfc:	2b70      	cmp	r3, #112	; 0x70
   81dfe:	d107      	bne.n	81e10 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   81e00:	4b0a      	ldr	r3, [pc, #40]	; (81e2c <SystemCoreClockUpdate+0x104>)
   81e02:	681a      	ldr	r2, [r3, #0]
   81e04:	490e      	ldr	r1, [pc, #56]	; (81e40 <SystemCoreClockUpdate+0x118>)
   81e06:	fba1 0202 	umull	r0, r2, r1, r2
   81e0a:	0852      	lsrs	r2, r2, #1
   81e0c:	601a      	str	r2, [r3, #0]
   81e0e:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   81e10:	4b04      	ldr	r3, [pc, #16]	; (81e24 <SystemCoreClockUpdate+0xfc>)
   81e12:	6b19      	ldr	r1, [r3, #48]	; 0x30
   81e14:	4b05      	ldr	r3, [pc, #20]	; (81e2c <SystemCoreClockUpdate+0x104>)
   81e16:	f3c1 1102 	ubfx	r1, r1, #4, #3
   81e1a:	681a      	ldr	r2, [r3, #0]
   81e1c:	40ca      	lsrs	r2, r1
   81e1e:	601a      	str	r2, [r3, #0]
   81e20:	4770      	bx	lr
   81e22:	bf00      	nop
   81e24:	400e0600 	.word	0x400e0600
   81e28:	400e1a10 	.word	0x400e1a10
   81e2c:	20070140 	.word	0x20070140
   81e30:	00b71b00 	.word	0x00b71b00
   81e34:	003d0900 	.word	0x003d0900
   81e38:	007a1200 	.word	0x007a1200
   81e3c:	0e4e1c00 	.word	0x0e4e1c00
   81e40:	aaaaaaab 	.word	0xaaaaaaab

00081e44 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   81e44:	4b09      	ldr	r3, [pc, #36]	; (81e6c <_sbrk+0x28>)
   81e46:	681b      	ldr	r3, [r3, #0]
   81e48:	b913      	cbnz	r3, 81e50 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   81e4a:	4a09      	ldr	r2, [pc, #36]	; (81e70 <_sbrk+0x2c>)
   81e4c:	4b07      	ldr	r3, [pc, #28]	; (81e6c <_sbrk+0x28>)
   81e4e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   81e50:	4b06      	ldr	r3, [pc, #24]	; (81e6c <_sbrk+0x28>)
   81e52:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   81e54:	181a      	adds	r2, r3, r0
   81e56:	4907      	ldr	r1, [pc, #28]	; (81e74 <_sbrk+0x30>)
   81e58:	4291      	cmp	r1, r2
   81e5a:	db04      	blt.n	81e66 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   81e5c:	4610      	mov	r0, r2
   81e5e:	4a03      	ldr	r2, [pc, #12]	; (81e6c <_sbrk+0x28>)
   81e60:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   81e62:	4618      	mov	r0, r3
   81e64:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   81e66:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   81e6a:	4770      	bx	lr
   81e6c:	200702f8 	.word	0x200702f8
   81e70:	2007a5c8 	.word	0x2007a5c8
   81e74:	20087ffc 	.word	0x20087ffc

00081e78 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   81e78:	f04f 30ff 	mov.w	r0, #4294967295
   81e7c:	4770      	bx	lr
   81e7e:	bf00      	nop

00081e80 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   81e80:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   81e84:	604b      	str	r3, [r1, #4]

	return 0;
}
   81e86:	2000      	movs	r0, #0
   81e88:	4770      	bx	lr
   81e8a:	bf00      	nop

00081e8c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   81e8c:	2001      	movs	r0, #1
   81e8e:	4770      	bx	lr

00081e90 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   81e90:	2000      	movs	r0, #0
   81e92:	4770      	bx	lr

00081e94 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   81e94:	f100 0308 	add.w	r3, r0, #8
   81e98:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   81e9a:	f04f 32ff 	mov.w	r2, #4294967295
   81e9e:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   81ea0:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   81ea2:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   81ea4:	2300      	movs	r3, #0
   81ea6:	6003      	str	r3, [r0, #0]
   81ea8:	4770      	bx	lr
   81eaa:	bf00      	nop

00081eac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   81eac:	2300      	movs	r3, #0
   81eae:	6103      	str	r3, [r0, #16]
   81eb0:	4770      	bx	lr
   81eb2:	bf00      	nop

00081eb4 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   81eb4:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   81eb6:	685a      	ldr	r2, [r3, #4]
   81eb8:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   81eba:	6842      	ldr	r2, [r0, #4]
   81ebc:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   81ebe:	685a      	ldr	r2, [r3, #4]
   81ec0:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   81ec2:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   81ec4:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   81ec6:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   81ec8:	6803      	ldr	r3, [r0, #0]
   81eca:	3301      	adds	r3, #1
   81ecc:	6003      	str	r3, [r0, #0]
   81ece:	4770      	bx	lr

00081ed0 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   81ed0:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   81ed2:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   81ed4:	f1b4 3fff 	cmp.w	r4, #4294967295
   81ed8:	d101      	bne.n	81ede <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   81eda:	6903      	ldr	r3, [r0, #16]
   81edc:	e00a      	b.n	81ef4 <vListInsert+0x24>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   81ede:	f100 0308 	add.w	r3, r0, #8
   81ee2:	68c2      	ldr	r2, [r0, #12]
   81ee4:	6812      	ldr	r2, [r2, #0]
   81ee6:	4294      	cmp	r4, r2
   81ee8:	d304      	bcc.n	81ef4 <vListInsert+0x24>
   81eea:	685b      	ldr	r3, [r3, #4]
   81eec:	685a      	ldr	r2, [r3, #4]
   81eee:	6812      	ldr	r2, [r2, #0]
   81ef0:	4294      	cmp	r4, r2
   81ef2:	d2fa      	bcs.n	81eea <vListInsert+0x1a>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   81ef4:	685a      	ldr	r2, [r3, #4]
   81ef6:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   81ef8:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
   81efa:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   81efc:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   81efe:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   81f00:	6803      	ldr	r3, [r0, #0]
   81f02:	3301      	adds	r3, #1
   81f04:	6003      	str	r3, [r0, #0]
}
   81f06:	f85d 4b04 	ldr.w	r4, [sp], #4
   81f0a:	4770      	bx	lr

00081f0c <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   81f0c:	6843      	ldr	r3, [r0, #4]
   81f0e:	6882      	ldr	r2, [r0, #8]
   81f10:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   81f12:	6883      	ldr	r3, [r0, #8]
   81f14:	6842      	ldr	r2, [r0, #4]
   81f16:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   81f18:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   81f1a:	685a      	ldr	r2, [r3, #4]
   81f1c:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   81f1e:	bf04      	itt	eq
   81f20:	6882      	ldreq	r2, [r0, #8]
   81f22:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   81f24:	2200      	movs	r2, #0
   81f26:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   81f28:	681a      	ldr	r2, [r3, #0]
   81f2a:	3a01      	subs	r2, #1
   81f2c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   81f2e:	6818      	ldr	r0, [r3, #0]
}
   81f30:	4770      	bx	lr
   81f32:	bf00      	nop

00081f34 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   81f34:	4803      	ldr	r0, [pc, #12]	; (81f44 <prvPortStartFirstTask+0x10>)
   81f36:	6800      	ldr	r0, [r0, #0]
   81f38:	6800      	ldr	r0, [r0, #0]
   81f3a:	f380 8808 	msr	MSP, r0
   81f3e:	b662      	cpsie	i
   81f40:	df00      	svc	0
   81f42:	bf00      	nop
   81f44:	e000ed08 	.word	0xe000ed08

00081f48 <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   81f48:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   81f4c:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   81f50:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   81f54:	2300      	movs	r3, #0
   81f56:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   81f5a:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
   81f5e:	3840      	subs	r0, #64	; 0x40
   81f60:	4770      	bx	lr
   81f62:	bf00      	nop

00081f64 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   81f64:	4b06      	ldr	r3, [pc, #24]	; (81f80 <pxCurrentTCBConst2>)
   81f66:	6819      	ldr	r1, [r3, #0]
   81f68:	6808      	ldr	r0, [r1, #0]
   81f6a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81f6e:	f380 8809 	msr	PSP, r0
   81f72:	f04f 0000 	mov.w	r0, #0
   81f76:	f380 8811 	msr	BASEPRI, r0
   81f7a:	f04e 0e0d 	orr.w	lr, lr, #13
   81f7e:	4770      	bx	lr

00081f80 <pxCurrentTCBConst2>:
   81f80:	20078414 	.word	0x20078414

00081f84 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   81f84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81f88:	4b01      	ldr	r3, [pc, #4]	; (81f90 <vPortYieldFromISR+0xc>)
   81f8a:	601a      	str	r2, [r3, #0]
   81f8c:	4770      	bx	lr
   81f8e:	bf00      	nop
   81f90:	e000ed04 	.word	0xe000ed04

00081f94 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   81f94:	f3ef 8011 	mrs	r0, BASEPRI
   81f98:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   81f9c:	f381 8811 	msr	BASEPRI, r1
   81fa0:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   81fa2:	2000      	movs	r0, #0

00081fa4 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   81fa4:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   81fa6:	4b03      	ldr	r3, [pc, #12]	; (81fb4 <vPortEnterCritical+0x10>)
   81fa8:	4798      	blx	r3
	uxCriticalNesting++;
   81faa:	4b03      	ldr	r3, [pc, #12]	; (81fb8 <vPortEnterCritical+0x14>)
   81fac:	681a      	ldr	r2, [r3, #0]
   81fae:	3201      	adds	r2, #1
   81fb0:	601a      	str	r2, [r3, #0]
   81fb2:	bd08      	pop	{r3, pc}
   81fb4:	00081f95 	.word	0x00081f95
   81fb8:	20070144 	.word	0x20070144

00081fbc <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   81fbc:	f380 8811 	msr	BASEPRI, r0
   81fc0:	4770      	bx	lr
   81fc2:	bf00      	nop

00081fc4 <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   81fc4:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   81fc6:	4a04      	ldr	r2, [pc, #16]	; (81fd8 <vPortExitCritical+0x14>)
   81fc8:	6813      	ldr	r3, [r2, #0]
   81fca:	3b01      	subs	r3, #1
   81fcc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   81fce:	b913      	cbnz	r3, 81fd6 <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   81fd0:	2000      	movs	r0, #0
   81fd2:	4b02      	ldr	r3, [pc, #8]	; (81fdc <vPortExitCritical+0x18>)
   81fd4:	4798      	blx	r3
   81fd6:	bd08      	pop	{r3, pc}
   81fd8:	20070144 	.word	0x20070144
   81fdc:	00081fbd 	.word	0x00081fbd

00081fe0 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   81fe0:	f3ef 8009 	mrs	r0, PSP
   81fe4:	4b0c      	ldr	r3, [pc, #48]	; (82018 <pxCurrentTCBConst>)
   81fe6:	681a      	ldr	r2, [r3, #0]
   81fe8:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81fec:	6010      	str	r0, [r2, #0]
   81fee:	e92d 4008 	stmdb	sp!, {r3, lr}
   81ff2:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   81ff6:	f380 8811 	msr	BASEPRI, r0
   81ffa:	f000 feaf 	bl	82d5c <vTaskSwitchContext>
   81ffe:	f04f 0000 	mov.w	r0, #0
   82002:	f380 8811 	msr	BASEPRI, r0
   82006:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   8200a:	6819      	ldr	r1, [r3, #0]
   8200c:	6808      	ldr	r0, [r1, #0]
   8200e:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   82012:	f380 8809 	msr	PSP, r0
   82016:	4770      	bx	lr

00082018 <pxCurrentTCBConst>:
   82018:	20078414 	.word	0x20078414

0008201c <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   8201c:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   8201e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   82022:	4b05      	ldr	r3, [pc, #20]	; (82038 <SysTick_Handler+0x1c>)
   82024:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   82026:	4b05      	ldr	r3, [pc, #20]	; (8203c <SysTick_Handler+0x20>)
   82028:	4798      	blx	r3
	{
		vTaskIncrementTick();
   8202a:	4b05      	ldr	r3, [pc, #20]	; (82040 <SysTick_Handler+0x24>)
   8202c:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   8202e:	2000      	movs	r0, #0
   82030:	4b04      	ldr	r3, [pc, #16]	; (82044 <SysTick_Handler+0x28>)
   82032:	4798      	blx	r3
   82034:	bd08      	pop	{r3, pc}
   82036:	bf00      	nop
   82038:	e000ed04 	.word	0xe000ed04
   8203c:	00081f95 	.word	0x00081f95
   82040:	00082a21 	.word	0x00082a21
   82044:	00081fbd 	.word	0x00081fbd

00082048 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
   82048:	4a03      	ldr	r2, [pc, #12]	; (82058 <vPortSetupTimerInterrupt+0x10>)
   8204a:	4b04      	ldr	r3, [pc, #16]	; (8205c <vPortSetupTimerInterrupt+0x14>)
   8204c:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   8204e:	2207      	movs	r2, #7
   82050:	3b04      	subs	r3, #4
   82052:	601a      	str	r2, [r3, #0]
   82054:	4770      	bx	lr
   82056:	bf00      	nop
   82058:	0001481f 	.word	0x0001481f
   8205c:	e000e014 	.word	0xe000e014

00082060 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
   82060:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   82062:	4b09      	ldr	r3, [pc, #36]	; (82088 <xPortStartScheduler+0x28>)
   82064:	681a      	ldr	r2, [r3, #0]
   82066:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   8206a:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   8206c:	681a      	ldr	r2, [r3, #0]
   8206e:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   82072:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   82074:	4b05      	ldr	r3, [pc, #20]	; (8208c <xPortStartScheduler+0x2c>)
   82076:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   82078:	2400      	movs	r4, #0
   8207a:	4b05      	ldr	r3, [pc, #20]	; (82090 <xPortStartScheduler+0x30>)
   8207c:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   8207e:	4b05      	ldr	r3, [pc, #20]	; (82094 <xPortStartScheduler+0x34>)
   82080:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
   82082:	4620      	mov	r0, r4
   82084:	bd10      	pop	{r4, pc}
   82086:	bf00      	nop
   82088:	e000ed20 	.word	0xe000ed20
   8208c:	00082049 	.word	0x00082049
   82090:	20070144 	.word	0x20070144
   82094:	00081f35 	.word	0x00081f35

00082098 <prvInsertBlockIntoFreeList>:
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   82098:	b430      	push	{r4, r5}
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   8209a:	4a13      	ldr	r2, [pc, #76]	; (820e8 <prvInsertBlockIntoFreeList+0x50>)
   8209c:	6813      	ldr	r3, [r2, #0]
   8209e:	4283      	cmp	r3, r0
   820a0:	d201      	bcs.n	820a6 <prvInsertBlockIntoFreeList+0xe>
   820a2:	461a      	mov	r2, r3
   820a4:	e7fa      	b.n	8209c <prvInsertBlockIntoFreeList+0x4>
   820a6:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   820a8:	6854      	ldr	r4, [r2, #4]
   820aa:	1915      	adds	r5, r2, r4
   820ac:	4285      	cmp	r5, r0
   820ae:	d103      	bne.n	820b8 <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   820b0:	6868      	ldr	r0, [r5, #4]
   820b2:	4404      	add	r4, r0
   820b4:	6054      	str	r4, [r2, #4]
   820b6:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   820b8:	6842      	ldr	r2, [r0, #4]
   820ba:	1884      	adds	r4, r0, r2
   820bc:	42a3      	cmp	r3, r4
   820be:	d10c      	bne.n	820da <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   820c0:	4c0a      	ldr	r4, [pc, #40]	; (820ec <prvInsertBlockIntoFreeList+0x54>)
   820c2:	6824      	ldr	r4, [r4, #0]
   820c4:	429c      	cmp	r4, r3
   820c6:	d006      	beq.n	820d6 <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   820c8:	685b      	ldr	r3, [r3, #4]
   820ca:	441a      	add	r2, r3
   820cc:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   820ce:	680b      	ldr	r3, [r1, #0]
   820d0:	681b      	ldr	r3, [r3, #0]
   820d2:	6003      	str	r3, [r0, #0]
   820d4:	e002      	b.n	820dc <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   820d6:	6003      	str	r3, [r0, #0]
   820d8:	e000      	b.n	820dc <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   820da:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   820dc:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   820de:	bf18      	it	ne
   820e0:	6008      	strne	r0, [r1, #0]
	}
}
   820e2:	bc30      	pop	{r4, r5}
   820e4:	4770      	bx	lr
   820e6:	bf00      	nop
   820e8:	20078304 	.word	0x20078304
   820ec:	20078300 	.word	0x20078300

000820f0 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   820f0:	b538      	push	{r3, r4, r5, lr}
   820f2:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   820f4:	4b28      	ldr	r3, [pc, #160]	; (82198 <pvPortMalloc+0xa8>)
   820f6:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   820f8:	4b28      	ldr	r3, [pc, #160]	; (8219c <pvPortMalloc+0xac>)
   820fa:	681b      	ldr	r3, [r3, #0]
   820fc:	b99b      	cbnz	r3, 82126 <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   820fe:	4a28      	ldr	r2, [pc, #160]	; (821a0 <pvPortMalloc+0xb0>)
   82100:	4b28      	ldr	r3, [pc, #160]	; (821a4 <pvPortMalloc+0xb4>)
   82102:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   82104:	2100      	movs	r1, #0
   82106:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   82108:	f647 72f0 	movw	r2, #32752	; 0x7ff0
   8210c:	1898      	adds	r0, r3, r2
   8210e:	4d23      	ldr	r5, [pc, #140]	; (8219c <pvPortMalloc+0xac>)
   82110:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   82112:	f647 75f4 	movw	r5, #32756	; 0x7ff4
   82116:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   82118:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   8211a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   8211c:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   8211e:	4b22      	ldr	r3, [pc, #136]	; (821a8 <pvPortMalloc+0xb8>)
   82120:	681a      	ldr	r2, [r3, #0]
   82122:	3a10      	subs	r2, #16
   82124:	601a      	str	r2, [r3, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   82126:	2c00      	cmp	r4, #0
   82128:	d02d      	beq.n	82186 <pvPortMalloc+0x96>
		{
			xWantedSize += heapSTRUCT_SIZE;
   8212a:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   8212e:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   82132:	bf1c      	itt	ne
   82134:	f022 0207 	bicne.w	r2, r2, #7
   82138:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   8213a:	1e51      	subs	r1, r2, #1
   8213c:	f647 73fe 	movw	r3, #32766	; 0x7ffe
   82140:	4299      	cmp	r1, r3
   82142:	d822      	bhi.n	8218a <pvPortMalloc+0x9a>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   82144:	4916      	ldr	r1, [pc, #88]	; (821a0 <pvPortMalloc+0xb0>)
   82146:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   82148:	6863      	ldr	r3, [r4, #4]
   8214a:	429a      	cmp	r2, r3
   8214c:	d904      	bls.n	82158 <pvPortMalloc+0x68>
   8214e:	6823      	ldr	r3, [r4, #0]
   82150:	b113      	cbz	r3, 82158 <pvPortMalloc+0x68>
   82152:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   82154:	461c      	mov	r4, r3
   82156:	e7f7      	b.n	82148 <pvPortMalloc+0x58>
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   82158:	4b10      	ldr	r3, [pc, #64]	; (8219c <pvPortMalloc+0xac>)
   8215a:	681b      	ldr	r3, [r3, #0]
   8215c:	429c      	cmp	r4, r3
   8215e:	d016      	beq.n	8218e <pvPortMalloc+0x9e>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   82160:	680d      	ldr	r5, [r1, #0]
   82162:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   82164:	6823      	ldr	r3, [r4, #0]
   82166:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   82168:	6863      	ldr	r3, [r4, #4]
   8216a:	1a9b      	subs	r3, r3, r2
   8216c:	2b20      	cmp	r3, #32
   8216e:	d904      	bls.n	8217a <pvPortMalloc+0x8a>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   82170:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   82172:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   82174:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   82176:	4b0d      	ldr	r3, [pc, #52]	; (821ac <pvPortMalloc+0xbc>)
   82178:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   8217a:	4b0b      	ldr	r3, [pc, #44]	; (821a8 <pvPortMalloc+0xb8>)
   8217c:	681a      	ldr	r2, [r3, #0]
   8217e:	6861      	ldr	r1, [r4, #4]
   82180:	1a52      	subs	r2, r2, r1
   82182:	601a      	str	r2, [r3, #0]
   82184:	e004      	b.n	82190 <pvPortMalloc+0xa0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   82186:	2500      	movs	r5, #0
   82188:	e002      	b.n	82190 <pvPortMalloc+0xa0>
   8218a:	2500      	movs	r5, #0
   8218c:	e000      	b.n	82190 <pvPortMalloc+0xa0>
   8218e:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   82190:	4b07      	ldr	r3, [pc, #28]	; (821b0 <pvPortMalloc+0xc0>)
   82192:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
   82194:	4628      	mov	r0, r5
   82196:	bd38      	pop	{r3, r4, r5, pc}
   82198:	000829f1 	.word	0x000829f1
   8219c:	20078300 	.word	0x20078300
   821a0:	20078304 	.word	0x20078304
   821a4:	20070300 	.word	0x20070300
   821a8:	20070148 	.word	0x20070148
   821ac:	00082099 	.word	0x00082099
   821b0:	00082b41 	.word	0x00082b41

000821b4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   821b4:	b510      	push	{r4, lr}
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   821b6:	4604      	mov	r4, r0
   821b8:	b168      	cbz	r0, 821d6 <vPortFree+0x22>
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   821ba:	4b07      	ldr	r3, [pc, #28]	; (821d8 <vPortFree+0x24>)
   821bc:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   821be:	4b07      	ldr	r3, [pc, #28]	; (821dc <vPortFree+0x28>)
   821c0:	6819      	ldr	r1, [r3, #0]
   821c2:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   821c6:	440a      	add	r2, r1
   821c8:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   821ca:	f1a4 0010 	sub.w	r0, r4, #16
   821ce:	4b04      	ldr	r3, [pc, #16]	; (821e0 <vPortFree+0x2c>)
   821d0:	4798      	blx	r3
		}
		xTaskResumeAll();
   821d2:	4b04      	ldr	r3, [pc, #16]	; (821e4 <vPortFree+0x30>)
   821d4:	4798      	blx	r3
   821d6:	bd10      	pop	{r4, pc}
   821d8:	000829f1 	.word	0x000829f1
   821dc:	20070148 	.word	0x20070148
   821e0:	00082099 	.word	0x00082099
   821e4:	00082b41 	.word	0x00082b41

000821e8 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
   821e8:	b510      	push	{r4, lr}
   821ea:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   821ec:	6c03      	ldr	r3, [r0, #64]	; 0x40
   821ee:	b93b      	cbnz	r3, 82200 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   821f0:	6803      	ldr	r3, [r0, #0]
   821f2:	bb1b      	cbnz	r3, 8223c <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   821f4:	6840      	ldr	r0, [r0, #4]
   821f6:	4b13      	ldr	r3, [pc, #76]	; (82244 <prvCopyDataToQueue+0x5c>)
   821f8:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   821fa:	2300      	movs	r3, #0
   821fc:	6063      	str	r3, [r4, #4]
   821fe:	e01d      	b.n	8223c <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
   82200:	b96a      	cbnz	r2, 8221e <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   82202:	6880      	ldr	r0, [r0, #8]
   82204:	461a      	mov	r2, r3
   82206:	4b10      	ldr	r3, [pc, #64]	; (82248 <prvCopyDataToQueue+0x60>)
   82208:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   8220a:	68a2      	ldr	r2, [r4, #8]
   8220c:	6c23      	ldr	r3, [r4, #64]	; 0x40
   8220e:	4413      	add	r3, r2
   82210:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   82212:	6862      	ldr	r2, [r4, #4]
   82214:	4293      	cmp	r3, r2
   82216:	d311      	bcc.n	8223c <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   82218:	6823      	ldr	r3, [r4, #0]
   8221a:	60a3      	str	r3, [r4, #8]
   8221c:	e00e      	b.n	8223c <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   8221e:	68c0      	ldr	r0, [r0, #12]
   82220:	461a      	mov	r2, r3
   82222:	4b09      	ldr	r3, [pc, #36]	; (82248 <prvCopyDataToQueue+0x60>)
   82224:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   82226:	6c22      	ldr	r2, [r4, #64]	; 0x40
   82228:	4252      	negs	r2, r2
   8222a:	68e3      	ldr	r3, [r4, #12]
   8222c:	4413      	add	r3, r2
   8222e:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   82230:	6821      	ldr	r1, [r4, #0]
   82232:	428b      	cmp	r3, r1
   82234:	d202      	bcs.n	8223c <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   82236:	6863      	ldr	r3, [r4, #4]
   82238:	441a      	add	r2, r3
   8223a:	60e2      	str	r2, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
   8223c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   8223e:	3301      	adds	r3, #1
   82240:	63a3      	str	r3, [r4, #56]	; 0x38
   82242:	bd10      	pop	{r4, pc}
   82244:	00083075 	.word	0x00083075
   82248:	00083829 	.word	0x00083829

0008224c <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
   8224c:	b538      	push	{r3, r4, r5, lr}
   8224e:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   82250:	6805      	ldr	r5, [r0, #0]
   82252:	b15d      	cbz	r5, 8226c <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   82254:	6c02      	ldr	r2, [r0, #64]	; 0x40
   82256:	68c4      	ldr	r4, [r0, #12]
   82258:	4414      	add	r4, r2
   8225a:	60c4      	str	r4, [r0, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   8225c:	6840      	ldr	r0, [r0, #4]
   8225e:	4284      	cmp	r4, r0
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   82260:	bf28      	it	cs
   82262:	60dd      	strcs	r5, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   82264:	4608      	mov	r0, r1
   82266:	68d9      	ldr	r1, [r3, #12]
   82268:	4b01      	ldr	r3, [pc, #4]	; (82270 <prvCopyDataFromQueue+0x24>)
   8226a:	4798      	blx	r3
   8226c:	bd38      	pop	{r3, r4, r5, pc}
   8226e:	bf00      	nop
   82270:	00083829 	.word	0x00083829

00082274 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
   82274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82276:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   82278:	4b1d      	ldr	r3, [pc, #116]	; (822f0 <prvUnlockQueue+0x7c>)
   8227a:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   8227c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8227e:	2b00      	cmp	r3, #0
   82280:	dd12      	ble.n	822a8 <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   82282:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82284:	b183      	cbz	r3, 822a8 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   82286:	f104 0624 	add.w	r6, r4, #36	; 0x24
   8228a:	4d1a      	ldr	r5, [pc, #104]	; (822f4 <prvUnlockQueue+0x80>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   8228c:	4f1a      	ldr	r7, [pc, #104]	; (822f8 <prvUnlockQueue+0x84>)
   8228e:	e001      	b.n	82294 <prvUnlockQueue+0x20>
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   82290:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82292:	b14b      	cbz	r3, 822a8 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   82294:	4630      	mov	r0, r6
   82296:	47a8      	blx	r5
   82298:	b100      	cbz	r0, 8229c <prvUnlockQueue+0x28>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   8229a:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   8229c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8229e:	3b01      	subs	r3, #1
   822a0:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   822a2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   822a4:	2b00      	cmp	r3, #0
   822a6:	dcf3      	bgt.n	82290 <prvUnlockQueue+0x1c>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
   822a8:	f04f 33ff 	mov.w	r3, #4294967295
   822ac:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   822ae:	4b13      	ldr	r3, [pc, #76]	; (822fc <prvUnlockQueue+0x88>)
   822b0:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   822b2:	4b0f      	ldr	r3, [pc, #60]	; (822f0 <prvUnlockQueue+0x7c>)
   822b4:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   822b6:	6c63      	ldr	r3, [r4, #68]	; 0x44
   822b8:	2b00      	cmp	r3, #0
   822ba:	dd12      	ble.n	822e2 <prvUnlockQueue+0x6e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   822bc:	6923      	ldr	r3, [r4, #16]
   822be:	b183      	cbz	r3, 822e2 <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   822c0:	f104 0610 	add.w	r6, r4, #16
   822c4:	4d0b      	ldr	r5, [pc, #44]	; (822f4 <prvUnlockQueue+0x80>)
				{
					vTaskMissedYield();
   822c6:	4f0c      	ldr	r7, [pc, #48]	; (822f8 <prvUnlockQueue+0x84>)
   822c8:	e001      	b.n	822ce <prvUnlockQueue+0x5a>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   822ca:	6923      	ldr	r3, [r4, #16]
   822cc:	b14b      	cbz	r3, 822e2 <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   822ce:	4630      	mov	r0, r6
   822d0:	47a8      	blx	r5
   822d2:	b100      	cbz	r0, 822d6 <prvUnlockQueue+0x62>
				{
					vTaskMissedYield();
   822d4:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   822d6:	6c63      	ldr	r3, [r4, #68]	; 0x44
   822d8:	3b01      	subs	r3, #1
   822da:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   822dc:	6c63      	ldr	r3, [r4, #68]	; 0x44
   822de:	2b00      	cmp	r3, #0
   822e0:	dcf3      	bgt.n	822ca <prvUnlockQueue+0x56>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   822e2:	f04f 33ff 	mov.w	r3, #4294967295
   822e6:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   822e8:	4b04      	ldr	r3, [pc, #16]	; (822fc <prvUnlockQueue+0x88>)
   822ea:	4798      	blx	r3
   822ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   822ee:	bf00      	nop
   822f0:	00081fa5 	.word	0x00081fa5
   822f4:	00082e91 	.word	0x00082e91
   822f8:	00082fc1 	.word	0x00082fc1
   822fc:	00081fc5 	.word	0x00081fc5

00082300 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
   82300:	b538      	push	{r3, r4, r5, lr}
   82302:	460d      	mov	r5, r1
	configASSERT( pxQueue );
   82304:	4604      	mov	r4, r0
   82306:	b918      	cbnz	r0, 82310 <xQueueGenericReset+0x10>
   82308:	4b16      	ldr	r3, [pc, #88]	; (82364 <xQueueGenericReset+0x64>)
   8230a:	4798      	blx	r3
   8230c:	bf00      	nop
   8230e:	e7fd      	b.n	8230c <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
   82310:	4b15      	ldr	r3, [pc, #84]	; (82368 <xQueueGenericReset+0x68>)
   82312:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   82314:	6823      	ldr	r3, [r4, #0]
   82316:	6c22      	ldr	r2, [r4, #64]	; 0x40
   82318:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   8231a:	fb00 f002 	mul.w	r0, r0, r2
   8231e:	1819      	adds	r1, r3, r0
   82320:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   82322:	2100      	movs	r1, #0
   82324:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   82326:	60a3      	str	r3, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   82328:	1a82      	subs	r2, r0, r2
   8232a:	4413      	add	r3, r2
   8232c:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   8232e:	f04f 33ff 	mov.w	r3, #4294967295
   82332:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   82334:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   82336:	b955      	cbnz	r5, 8234e <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   82338:	6923      	ldr	r3, [r4, #16]
   8233a:	b17b      	cbz	r3, 8235c <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   8233c:	f104 0010 	add.w	r0, r4, #16
   82340:	4b0a      	ldr	r3, [pc, #40]	; (8236c <xQueueGenericReset+0x6c>)
   82342:	4798      	blx	r3
   82344:	2801      	cmp	r0, #1
   82346:	d109      	bne.n	8235c <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
   82348:	4b09      	ldr	r3, [pc, #36]	; (82370 <xQueueGenericReset+0x70>)
   8234a:	4798      	blx	r3
   8234c:	e006      	b.n	8235c <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   8234e:	f104 0010 	add.w	r0, r4, #16
   82352:	4d08      	ldr	r5, [pc, #32]	; (82374 <xQueueGenericReset+0x74>)
   82354:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   82356:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8235a:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   8235c:	4b06      	ldr	r3, [pc, #24]	; (82378 <xQueueGenericReset+0x78>)
   8235e:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
   82360:	2001      	movs	r0, #1
   82362:	bd38      	pop	{r3, r4, r5, pc}
   82364:	00081f95 	.word	0x00081f95
   82368:	00081fa5 	.word	0x00081fa5
   8236c:	00082e91 	.word	0x00082e91
   82370:	00081f85 	.word	0x00081f85
   82374:	00081e95 	.word	0x00081e95
   82378:	00081fc5 	.word	0x00081fc5

0008237c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
   8237c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8237e:	460d      	mov	r5, r1
   82380:	4617      	mov	r7, r2
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
   82382:	4606      	mov	r6, r0
   82384:	b188      	cbz	r0, 823aa <xQueueGenericCreate+0x2e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   82386:	2050      	movs	r0, #80	; 0x50
   82388:	4b0e      	ldr	r3, [pc, #56]	; (823c4 <xQueueGenericCreate+0x48>)
   8238a:	4798      	blx	r3
		if( pxNewQueue != NULL )
   8238c:	4604      	mov	r4, r0
   8238e:	b160      	cbz	r0, 823aa <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
   82390:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   82394:	3001      	adds	r0, #1
   82396:	4b0b      	ldr	r3, [pc, #44]	; (823c4 <xQueueGenericCreate+0x48>)
   82398:	4798      	blx	r3
   8239a:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   8239c:	b940      	cbnz	r0, 823b0 <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   8239e:	4620      	mov	r0, r4
   823a0:	4b09      	ldr	r3, [pc, #36]	; (823c8 <xQueueGenericCreate+0x4c>)
   823a2:	4798      	blx	r3
   823a4:	e001      	b.n	823aa <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
   823a6:	bf00      	nop
   823a8:	e7fd      	b.n	823a6 <xQueueGenericCreate+0x2a>
   823aa:	4b08      	ldr	r3, [pc, #32]	; (823cc <xQueueGenericCreate+0x50>)
   823ac:	4798      	blx	r3
   823ae:	e7fa      	b.n	823a6 <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   823b0:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   823b2:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   823b4:	4620      	mov	r0, r4
   823b6:	2101      	movs	r1, #1
   823b8:	4b05      	ldr	r3, [pc, #20]	; (823d0 <xQueueGenericCreate+0x54>)
   823ba:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   823bc:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
   823c0:	4620      	mov	r0, r4
   823c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   823c4:	000820f1 	.word	0x000820f1
   823c8:	000821b5 	.word	0x000821b5
   823cc:	00081f95 	.word	0x00081f95
   823d0:	00082301 	.word	0x00082301

000823d4 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   823d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   823d8:	b085      	sub	sp, #20
   823da:	468a      	mov	sl, r1
   823dc:	9201      	str	r2, [sp, #4]
   823de:	469b      	mov	fp, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
   823e0:	4604      	mov	r4, r0
   823e2:	b918      	cbnz	r0, 823ec <xQueueGenericSend+0x18>
   823e4:	4b36      	ldr	r3, [pc, #216]	; (824c0 <xQueueGenericSend+0xec>)
   823e6:	4798      	blx	r3
   823e8:	bf00      	nop
   823ea:	e7fd      	b.n	823e8 <xQueueGenericSend+0x14>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   823ec:	b909      	cbnz	r1, 823f2 <xQueueGenericSend+0x1e>
   823ee:	6c03      	ldr	r3, [r0, #64]	; 0x40
   823f0:	b91b      	cbnz	r3, 823fa <xQueueGenericSend+0x26>

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   823f2:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   823f4:	4e33      	ldr	r6, [pc, #204]	; (824c4 <xQueueGenericSend+0xf0>)
					vTaskSetTimeOutState( &xTimeOut );
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   823f6:	4d34      	ldr	r5, [pc, #208]	; (824c8 <xQueueGenericSend+0xf4>)
   823f8:	e003      	b.n	82402 <xQueueGenericSend+0x2e>
{
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   823fa:	4b31      	ldr	r3, [pc, #196]	; (824c0 <xQueueGenericSend+0xec>)
   823fc:	4798      	blx	r3
   823fe:	bf00      	nop
   82400:	e7fd      	b.n	823fe <xQueueGenericSend+0x2a>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   82402:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   82404:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   82406:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   82408:	429a      	cmp	r2, r3
   8240a:	d212      	bcs.n	82432 <xQueueGenericSend+0x5e>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   8240c:	4620      	mov	r0, r4
   8240e:	4651      	mov	r1, sl
   82410:	465a      	mov	r2, fp
   82412:	4b2e      	ldr	r3, [pc, #184]	; (824cc <xQueueGenericSend+0xf8>)
   82414:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   82416:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82418:	b13b      	cbz	r3, 8242a <xQueueGenericSend+0x56>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   8241a:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8241e:	4b2c      	ldr	r3, [pc, #176]	; (824d0 <xQueueGenericSend+0xfc>)
   82420:	4798      	blx	r3
   82422:	2801      	cmp	r0, #1
   82424:	d101      	bne.n	8242a <xQueueGenericSend+0x56>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
   82426:	4b2b      	ldr	r3, [pc, #172]	; (824d4 <xQueueGenericSend+0x100>)
   82428:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
   8242a:	4b27      	ldr	r3, [pc, #156]	; (824c8 <xQueueGenericSend+0xf4>)
   8242c:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
   8242e:	2001      	movs	r0, #1
   82430:	e043      	b.n	824ba <xQueueGenericSend+0xe6>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   82432:	9b01      	ldr	r3, [sp, #4]
   82434:	b91b      	cbnz	r3, 8243e <xQueueGenericSend+0x6a>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   82436:	4b24      	ldr	r3, [pc, #144]	; (824c8 <xQueueGenericSend+0xf4>)
   82438:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   8243a:	2000      	movs	r0, #0
   8243c:	e03d      	b.n	824ba <xQueueGenericSend+0xe6>
				}
				else if( xEntryTimeSet == pdFALSE )
   8243e:	b91f      	cbnz	r7, 82448 <xQueueGenericSend+0x74>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   82440:	a802      	add	r0, sp, #8
   82442:	4b25      	ldr	r3, [pc, #148]	; (824d8 <xQueueGenericSend+0x104>)
   82444:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   82446:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   82448:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   8244a:	4b24      	ldr	r3, [pc, #144]	; (824dc <xQueueGenericSend+0x108>)
   8244c:	4798      	blx	r3
		prvLockQueue( pxQueue );
   8244e:	47b0      	blx	r6
   82450:	6c63      	ldr	r3, [r4, #68]	; 0x44
   82452:	f1b3 3fff 	cmp.w	r3, #4294967295
   82456:	bf04      	itt	eq
   82458:	2300      	moveq	r3, #0
   8245a:	6463      	streq	r3, [r4, #68]	; 0x44
   8245c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8245e:	f1b3 3fff 	cmp.w	r3, #4294967295
   82462:	bf04      	itt	eq
   82464:	2300      	moveq	r3, #0
   82466:	64a3      	streq	r3, [r4, #72]	; 0x48
   82468:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   8246a:	a802      	add	r0, sp, #8
   8246c:	a901      	add	r1, sp, #4
   8246e:	4b1c      	ldr	r3, [pc, #112]	; (824e0 <xQueueGenericSend+0x10c>)
   82470:	4798      	blx	r3
   82472:	b9e0      	cbnz	r0, 824ae <xQueueGenericSend+0xda>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   82474:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   82476:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   8247a:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   8247e:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   82480:	45c1      	cmp	r9, r8
   82482:	d10e      	bne.n	824a2 <xQueueGenericSend+0xce>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   82484:	f104 0010 	add.w	r0, r4, #16
   82488:	9901      	ldr	r1, [sp, #4]
   8248a:	4b16      	ldr	r3, [pc, #88]	; (824e4 <xQueueGenericSend+0x110>)
   8248c:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   8248e:	4620      	mov	r0, r4
   82490:	4b15      	ldr	r3, [pc, #84]	; (824e8 <xQueueGenericSend+0x114>)
   82492:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   82494:	4b15      	ldr	r3, [pc, #84]	; (824ec <xQueueGenericSend+0x118>)
   82496:	4798      	blx	r3
   82498:	2800      	cmp	r0, #0
   8249a:	d1b2      	bne.n	82402 <xQueueGenericSend+0x2e>
				{
					portYIELD_WITHIN_API();
   8249c:	4b0d      	ldr	r3, [pc, #52]	; (824d4 <xQueueGenericSend+0x100>)
   8249e:	4798      	blx	r3
   824a0:	e7af      	b.n	82402 <xQueueGenericSend+0x2e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   824a2:	4620      	mov	r0, r4
   824a4:	4b10      	ldr	r3, [pc, #64]	; (824e8 <xQueueGenericSend+0x114>)
   824a6:	4798      	blx	r3
				( void ) xTaskResumeAll();
   824a8:	4b10      	ldr	r3, [pc, #64]	; (824ec <xQueueGenericSend+0x118>)
   824aa:	4798      	blx	r3
   824ac:	e7a9      	b.n	82402 <xQueueGenericSend+0x2e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   824ae:	4620      	mov	r0, r4
   824b0:	4b0d      	ldr	r3, [pc, #52]	; (824e8 <xQueueGenericSend+0x114>)
   824b2:	4798      	blx	r3
			( void ) xTaskResumeAll();
   824b4:	4b0d      	ldr	r3, [pc, #52]	; (824ec <xQueueGenericSend+0x118>)
   824b6:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   824b8:	2000      	movs	r0, #0
		}
	}
}
   824ba:	b005      	add	sp, #20
   824bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   824c0:	00081f95 	.word	0x00081f95
   824c4:	00081fa5 	.word	0x00081fa5
   824c8:	00081fc5 	.word	0x00081fc5
   824cc:	000821e9 	.word	0x000821e9
   824d0:	00082e91 	.word	0x00082e91
   824d4:	00081f85 	.word	0x00081f85
   824d8:	00082f15 	.word	0x00082f15
   824dc:	000829f1 	.word	0x000829f1
   824e0:	00082f3d 	.word	0x00082f3d
   824e4:	00082ded 	.word	0x00082ded
   824e8:	00082275 	.word	0x00082275
   824ec:	00082b41 	.word	0x00082b41

000824f0 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
   824f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   824f4:	460e      	mov	r6, r1
   824f6:	4615      	mov	r5, r2
   824f8:	4698      	mov	r8, r3
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
   824fa:	4604      	mov	r4, r0
   824fc:	b918      	cbnz	r0, 82506 <xQueueGenericSendFromISR+0x16>
   824fe:	4b1c      	ldr	r3, [pc, #112]	; (82570 <xQueueGenericSendFromISR+0x80>)
   82500:	4798      	blx	r3
   82502:	bf00      	nop
   82504:	e7fd      	b.n	82502 <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   82506:	b929      	cbnz	r1, 82514 <xQueueGenericSendFromISR+0x24>
   82508:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8250a:	b11b      	cbz	r3, 82514 <xQueueGenericSendFromISR+0x24>
   8250c:	4b18      	ldr	r3, [pc, #96]	; (82570 <xQueueGenericSendFromISR+0x80>)
   8250e:	4798      	blx	r3
   82510:	bf00      	nop
   82512:	e7fd      	b.n	82510 <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   82514:	4b16      	ldr	r3, [pc, #88]	; (82570 <xQueueGenericSendFromISR+0x80>)
   82516:	4798      	blx	r3
   82518:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   8251a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   8251c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   8251e:	429a      	cmp	r2, r3
   82520:	d218      	bcs.n	82554 <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   82522:	4620      	mov	r0, r4
   82524:	4631      	mov	r1, r6
   82526:	4642      	mov	r2, r8
   82528:	4b12      	ldr	r3, [pc, #72]	; (82574 <xQueueGenericSendFromISR+0x84>)
   8252a:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   8252c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8252e:	f1b3 3fff 	cmp.w	r3, #4294967295
   82532:	d10a      	bne.n	8254a <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   82534:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82536:	b17b      	cbz	r3, 82558 <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   82538:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8253c:	4b0e      	ldr	r3, [pc, #56]	; (82578 <xQueueGenericSendFromISR+0x88>)
   8253e:	4798      	blx	r3
   82540:	b160      	cbz	r0, 8255c <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
   82542:	b16d      	cbz	r5, 82560 <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   82544:	2401      	movs	r4, #1
   82546:	602c      	str	r4, [r5, #0]
   82548:	e00b      	b.n	82562 <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   8254a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8254c:	3301      	adds	r3, #1
   8254e:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   82550:	2401      	movs	r4, #1
   82552:	e006      	b.n	82562 <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   82554:	2400      	movs	r4, #0
   82556:	e004      	b.n	82562 <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
   82558:	2401      	movs	r4, #1
   8255a:	e002      	b.n	82562 <xQueueGenericSendFromISR+0x72>
   8255c:	2401      	movs	r4, #1
   8255e:	e000      	b.n	82562 <xQueueGenericSendFromISR+0x72>
   82560:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   82562:	4638      	mov	r0, r7
   82564:	4b05      	ldr	r3, [pc, #20]	; (8257c <xQueueGenericSendFromISR+0x8c>)
   82566:	4798      	blx	r3

	return xReturn;
}
   82568:	4620      	mov	r0, r4
   8256a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8256e:	bf00      	nop
   82570:	00081f95 	.word	0x00081f95
   82574:	000821e9 	.word	0x000821e9
   82578:	00082e91 	.word	0x00082e91
   8257c:	00081fbd 	.word	0x00081fbd

00082580 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   82580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82584:	b085      	sub	sp, #20
   82586:	4689      	mov	r9, r1
   82588:	9201      	str	r2, [sp, #4]
   8258a:	469a      	mov	sl, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
   8258c:	4604      	mov	r4, r0
   8258e:	b918      	cbnz	r0, 82598 <xQueueGenericReceive+0x18>
   82590:	4b44      	ldr	r3, [pc, #272]	; (826a4 <xQueueGenericReceive+0x124>)
   82592:	4798      	blx	r3
   82594:	bf00      	nop
   82596:	e7fd      	b.n	82594 <xQueueGenericReceive+0x14>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   82598:	b909      	cbnz	r1, 8259e <xQueueGenericReceive+0x1e>
   8259a:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8259c:	b92b      	cbnz	r3, 825aa <xQueueGenericReceive+0x2a>
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   8259e:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   825a0:	4e41      	ldr	r6, [pc, #260]	; (826a8 <xQueueGenericReceive+0x128>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   825a2:	f8df b134 	ldr.w	fp, [pc, #308]	; 826d8 <xQueueGenericReceive+0x158>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   825a6:	4d41      	ldr	r5, [pc, #260]	; (826ac <xQueueGenericReceive+0x12c>)
   825a8:	e003      	b.n	825b2 <xQueueGenericReceive+0x32>
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   825aa:	4b3e      	ldr	r3, [pc, #248]	; (826a4 <xQueueGenericReceive+0x124>)
   825ac:	4798      	blx	r3
   825ae:	bf00      	nop
   825b0:	e7fd      	b.n	825ae <xQueueGenericReceive+0x2e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   825b2:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
   825b4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   825b6:	2b00      	cmp	r3, #0
   825b8:	d028      	beq.n	8260c <xQueueGenericReceive+0x8c>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   825ba:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   825bc:	4620      	mov	r0, r4
   825be:	4649      	mov	r1, r9
   825c0:	4b3b      	ldr	r3, [pc, #236]	; (826b0 <xQueueGenericReceive+0x130>)
   825c2:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   825c4:	f1ba 0f00 	cmp.w	sl, #0
   825c8:	d112      	bne.n	825f0 <xQueueGenericReceive+0x70>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
   825ca:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   825cc:	3b01      	subs	r3, #1
   825ce:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   825d0:	6823      	ldr	r3, [r4, #0]
   825d2:	b913      	cbnz	r3, 825da <xQueueGenericReceive+0x5a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
   825d4:	4b37      	ldr	r3, [pc, #220]	; (826b4 <xQueueGenericReceive+0x134>)
   825d6:	4798      	blx	r3
   825d8:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   825da:	6923      	ldr	r3, [r4, #16]
   825dc:	b193      	cbz	r3, 82604 <xQueueGenericReceive+0x84>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   825de:	f104 0010 	add.w	r0, r4, #16
   825e2:	4b35      	ldr	r3, [pc, #212]	; (826b8 <xQueueGenericReceive+0x138>)
   825e4:	4798      	blx	r3
   825e6:	2801      	cmp	r0, #1
   825e8:	d10c      	bne.n	82604 <xQueueGenericReceive+0x84>
						{
							portYIELD_WITHIN_API();
   825ea:	4b34      	ldr	r3, [pc, #208]	; (826bc <xQueueGenericReceive+0x13c>)
   825ec:	4798      	blx	r3
   825ee:	e009      	b.n	82604 <xQueueGenericReceive+0x84>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
   825f0:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   825f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
   825f4:	b133      	cbz	r3, 82604 <xQueueGenericReceive+0x84>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   825f6:	f104 0024 	add.w	r0, r4, #36	; 0x24
   825fa:	4b2f      	ldr	r3, [pc, #188]	; (826b8 <xQueueGenericReceive+0x138>)
   825fc:	4798      	blx	r3
   825fe:	b108      	cbz	r0, 82604 <xQueueGenericReceive+0x84>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   82600:	4b2e      	ldr	r3, [pc, #184]	; (826bc <xQueueGenericReceive+0x13c>)
   82602:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
   82604:	4b29      	ldr	r3, [pc, #164]	; (826ac <xQueueGenericReceive+0x12c>)
   82606:	4798      	blx	r3
				return pdPASS;
   82608:	2001      	movs	r0, #1
   8260a:	e048      	b.n	8269e <xQueueGenericReceive+0x11e>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   8260c:	9b01      	ldr	r3, [sp, #4]
   8260e:	b91b      	cbnz	r3, 82618 <xQueueGenericReceive+0x98>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   82610:	4b26      	ldr	r3, [pc, #152]	; (826ac <xQueueGenericReceive+0x12c>)
   82612:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   82614:	2000      	movs	r0, #0
   82616:	e042      	b.n	8269e <xQueueGenericReceive+0x11e>
				}
				else if( xEntryTimeSet == pdFALSE )
   82618:	b917      	cbnz	r7, 82620 <xQueueGenericReceive+0xa0>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   8261a:	a802      	add	r0, sp, #8
   8261c:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   8261e:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   82620:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   82622:	4b27      	ldr	r3, [pc, #156]	; (826c0 <xQueueGenericReceive+0x140>)
   82624:	4798      	blx	r3
		prvLockQueue( pxQueue );
   82626:	47b0      	blx	r6
   82628:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8262a:	f1b3 3fff 	cmp.w	r3, #4294967295
   8262e:	bf04      	itt	eq
   82630:	2300      	moveq	r3, #0
   82632:	6463      	streq	r3, [r4, #68]	; 0x44
   82634:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   82636:	f1b3 3fff 	cmp.w	r3, #4294967295
   8263a:	bf04      	itt	eq
   8263c:	2300      	moveq	r3, #0
   8263e:	64a3      	streq	r3, [r4, #72]	; 0x48
   82640:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   82642:	a802      	add	r0, sp, #8
   82644:	a901      	add	r1, sp, #4
   82646:	4b1f      	ldr	r3, [pc, #124]	; (826c4 <xQueueGenericReceive+0x144>)
   82648:	4798      	blx	r3
   8264a:	bb10      	cbnz	r0, 82692 <xQueueGenericReceive+0x112>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   8264c:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   8264e:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   82652:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   82654:	f1b8 0f00 	cmp.w	r8, #0
   82658:	d115      	bne.n	82686 <xQueueGenericReceive+0x106>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   8265a:	6823      	ldr	r3, [r4, #0]
   8265c:	b923      	cbnz	r3, 82668 <xQueueGenericReceive+0xe8>
					{
						portENTER_CRITICAL();
   8265e:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   82660:	6860      	ldr	r0, [r4, #4]
   82662:	4b19      	ldr	r3, [pc, #100]	; (826c8 <xQueueGenericReceive+0x148>)
   82664:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
   82666:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   82668:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8266c:	9901      	ldr	r1, [sp, #4]
   8266e:	4b17      	ldr	r3, [pc, #92]	; (826cc <xQueueGenericReceive+0x14c>)
   82670:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   82672:	4620      	mov	r0, r4
   82674:	4b16      	ldr	r3, [pc, #88]	; (826d0 <xQueueGenericReceive+0x150>)
   82676:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   82678:	4b16      	ldr	r3, [pc, #88]	; (826d4 <xQueueGenericReceive+0x154>)
   8267a:	4798      	blx	r3
   8267c:	2800      	cmp	r0, #0
   8267e:	d198      	bne.n	825b2 <xQueueGenericReceive+0x32>
				{
					portYIELD_WITHIN_API();
   82680:	4b0e      	ldr	r3, [pc, #56]	; (826bc <xQueueGenericReceive+0x13c>)
   82682:	4798      	blx	r3
   82684:	e795      	b.n	825b2 <xQueueGenericReceive+0x32>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   82686:	4620      	mov	r0, r4
   82688:	4b11      	ldr	r3, [pc, #68]	; (826d0 <xQueueGenericReceive+0x150>)
   8268a:	4798      	blx	r3
				( void ) xTaskResumeAll();
   8268c:	4b11      	ldr	r3, [pc, #68]	; (826d4 <xQueueGenericReceive+0x154>)
   8268e:	4798      	blx	r3
   82690:	e78f      	b.n	825b2 <xQueueGenericReceive+0x32>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   82692:	4620      	mov	r0, r4
   82694:	4b0e      	ldr	r3, [pc, #56]	; (826d0 <xQueueGenericReceive+0x150>)
   82696:	4798      	blx	r3
			( void ) xTaskResumeAll();
   82698:	4b0e      	ldr	r3, [pc, #56]	; (826d4 <xQueueGenericReceive+0x154>)
   8269a:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   8269c:	2000      	movs	r0, #0
		}
	}
}
   8269e:	b005      	add	sp, #20
   826a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   826a4:	00081f95 	.word	0x00081f95
   826a8:	00081fa5 	.word	0x00081fa5
   826ac:	00081fc5 	.word	0x00081fc5
   826b0:	0008224d 	.word	0x0008224d
   826b4:	00082fcd 	.word	0x00082fcd
   826b8:	00082e91 	.word	0x00082e91
   826bc:	00081f85 	.word	0x00081f85
   826c0:	000829f1 	.word	0x000829f1
   826c4:	00082f3d 	.word	0x00082f3d
   826c8:	00082ff9 	.word	0x00082ff9
   826cc:	00082ded 	.word	0x00082ded
   826d0:	00082275 	.word	0x00082275
   826d4:	00082b41 	.word	0x00082b41
   826d8:	00082f15 	.word	0x00082f15

000826dc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
   826dc:	b538      	push	{r3, r4, r5, lr}
   826de:	4604      	mov	r4, r0
   826e0:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   826e2:	4b0d      	ldr	r3, [pc, #52]	; (82718 <vQueueWaitForMessageRestricted+0x3c>)
   826e4:	4798      	blx	r3
   826e6:	6c63      	ldr	r3, [r4, #68]	; 0x44
   826e8:	f1b3 3fff 	cmp.w	r3, #4294967295
   826ec:	bf04      	itt	eq
   826ee:	2300      	moveq	r3, #0
   826f0:	6463      	streq	r3, [r4, #68]	; 0x44
   826f2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   826f4:	f1b3 3fff 	cmp.w	r3, #4294967295
   826f8:	bf04      	itt	eq
   826fa:	2300      	moveq	r3, #0
   826fc:	64a3      	streq	r3, [r4, #72]	; 0x48
   826fe:	4b07      	ldr	r3, [pc, #28]	; (8271c <vQueueWaitForMessageRestricted+0x40>)
   82700:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   82702:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   82704:	b923      	cbnz	r3, 82710 <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   82706:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8270a:	4629      	mov	r1, r5
   8270c:	4b04      	ldr	r3, [pc, #16]	; (82720 <vQueueWaitForMessageRestricted+0x44>)
   8270e:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
   82710:	4620      	mov	r0, r4
   82712:	4b04      	ldr	r3, [pc, #16]	; (82724 <vQueueWaitForMessageRestricted+0x48>)
   82714:	4798      	blx	r3
   82716:	bd38      	pop	{r3, r4, r5, pc}
   82718:	00081fa5 	.word	0x00081fa5
   8271c:	00081fc5 	.word	0x00081fc5
   82720:	00082e4d 	.word	0x00082e4d
   82724:	00082275 	.word	0x00082275

00082728 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   82728:	b510      	push	{r4, lr}
   8272a:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   8272c:	4b0e      	ldr	r3, [pc, #56]	; (82768 <prvAddCurrentTaskToDelayedList+0x40>)
   8272e:	681b      	ldr	r3, [r3, #0]
   82730:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   82732:	4b0e      	ldr	r3, [pc, #56]	; (8276c <prvAddCurrentTaskToDelayedList+0x44>)
   82734:	681b      	ldr	r3, [r3, #0]
   82736:	4298      	cmp	r0, r3
   82738:	d207      	bcs.n	8274a <prvAddCurrentTaskToDelayedList+0x22>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   8273a:	4b0d      	ldr	r3, [pc, #52]	; (82770 <prvAddCurrentTaskToDelayedList+0x48>)
   8273c:	6818      	ldr	r0, [r3, #0]
   8273e:	4b0a      	ldr	r3, [pc, #40]	; (82768 <prvAddCurrentTaskToDelayedList+0x40>)
   82740:	6819      	ldr	r1, [r3, #0]
   82742:	3104      	adds	r1, #4
   82744:	4b0b      	ldr	r3, [pc, #44]	; (82774 <prvAddCurrentTaskToDelayedList+0x4c>)
   82746:	4798      	blx	r3
   82748:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   8274a:	4b0b      	ldr	r3, [pc, #44]	; (82778 <prvAddCurrentTaskToDelayedList+0x50>)
   8274c:	6818      	ldr	r0, [r3, #0]
   8274e:	4b06      	ldr	r3, [pc, #24]	; (82768 <prvAddCurrentTaskToDelayedList+0x40>)
   82750:	6819      	ldr	r1, [r3, #0]
   82752:	3104      	adds	r1, #4
   82754:	4b07      	ldr	r3, [pc, #28]	; (82774 <prvAddCurrentTaskToDelayedList+0x4c>)
   82756:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   82758:	4b08      	ldr	r3, [pc, #32]	; (8277c <prvAddCurrentTaskToDelayedList+0x54>)
   8275a:	681b      	ldr	r3, [r3, #0]
   8275c:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   8275e:	bf3c      	itt	cc
   82760:	4b06      	ldrcc	r3, [pc, #24]	; (8277c <prvAddCurrentTaskToDelayedList+0x54>)
   82762:	601c      	strcc	r4, [r3, #0]
   82764:	bd10      	pop	{r4, pc}
   82766:	bf00      	nop
   82768:	20078414 	.word	0x20078414
   8276c:	20078430 	.word	0x20078430
   82770:	20078434 	.word	0x20078434
   82774:	00081ed1 	.word	0x00081ed1
   82778:	20078324 	.word	0x20078324
   8277c:	2007014c 	.word	0x2007014c

00082780 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
   82780:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82784:	460e      	mov	r6, r1
   82786:	4617      	mov	r7, r2
   82788:	469a      	mov	sl, r3
   8278a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   8278c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
   82790:	4681      	mov	r9, r0
   82792:	b918      	cbnz	r0, 8279c <xTaskGenericCreate+0x1c>
   82794:	4b62      	ldr	r3, [pc, #392]	; (82920 <xTaskGenericCreate+0x1a0>)
   82796:	4798      	blx	r3
   82798:	bf00      	nop
   8279a:	e7fd      	b.n	82798 <xTaskGenericCreate+0x18>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   8279c:	2d08      	cmp	r5, #8
   8279e:	d903      	bls.n	827a8 <xTaskGenericCreate+0x28>
   827a0:	4b5f      	ldr	r3, [pc, #380]	; (82920 <xTaskGenericCreate+0x1a0>)
   827a2:	4798      	blx	r3
   827a4:	bf00      	nop
   827a6:	e7fd      	b.n	827a4 <xTaskGenericCreate+0x24>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
   827a8:	204c      	movs	r0, #76	; 0x4c
   827aa:	4b5e      	ldr	r3, [pc, #376]	; (82924 <xTaskGenericCreate+0x1a4>)
   827ac:	4798      	blx	r3

	if( pxNewTCB != NULL )
   827ae:	4604      	mov	r4, r0
   827b0:	2800      	cmp	r0, #0
   827b2:	f000 80b1 	beq.w	82918 <xTaskGenericCreate+0x198>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   827b6:	f1b8 0f00 	cmp.w	r8, #0
   827ba:	f040 80a9 	bne.w	82910 <xTaskGenericCreate+0x190>
   827be:	00b8      	lsls	r0, r7, #2
   827c0:	4b58      	ldr	r3, [pc, #352]	; (82924 <xTaskGenericCreate+0x1a4>)
   827c2:	4798      	blx	r3
   827c4:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   827c6:	b918      	cbnz	r0, 827d0 <xTaskGenericCreate+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   827c8:	4620      	mov	r0, r4
   827ca:	4b57      	ldr	r3, [pc, #348]	; (82928 <xTaskGenericCreate+0x1a8>)
   827cc:	4798      	blx	r3
   827ce:	e0a3      	b.n	82918 <xTaskGenericCreate+0x198>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
   827d0:	21a5      	movs	r1, #165	; 0xa5
   827d2:	00ba      	lsls	r2, r7, #2
   827d4:	4b55      	ldr	r3, [pc, #340]	; (8292c <xTaskGenericCreate+0x1ac>)
   827d6:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
   827d8:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
   827dc:	3f01      	subs	r7, #1
   827de:	6b23      	ldr	r3, [r4, #48]	; 0x30
   827e0:	eb03 0387 	add.w	r3, r3, r7, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   827e4:	f023 0b07 	bic.w	fp, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
   827e8:	f104 0034 	add.w	r0, r4, #52	; 0x34
   827ec:	4631      	mov	r1, r6
   827ee:	220a      	movs	r2, #10
   827f0:	4b4f      	ldr	r3, [pc, #316]	; (82930 <xTaskGenericCreate+0x1b0>)
   827f2:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   827f4:	2300      	movs	r3, #0
   827f6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
   827fa:	2d08      	cmp	r5, #8
   827fc:	bf34      	ite	cc
   827fe:	462e      	movcc	r6, r5
   82800:	2608      	movcs	r6, #8
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
   82802:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   82804:	64a6      	str	r6, [r4, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   82806:	1d27      	adds	r7, r4, #4
   82808:	4638      	mov	r0, r7
   8280a:	f8df 8170 	ldr.w	r8, [pc, #368]	; 8297c <xTaskGenericCreate+0x1fc>
   8280e:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   82810:	f104 0018 	add.w	r0, r4, #24
   82814:	47c0      	blx	r8

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   82816:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   82818:	f1c6 0609 	rsb	r6, r6, #9
   8281c:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   8281e:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   82820:	4658      	mov	r0, fp
   82822:	4649      	mov	r1, r9
   82824:	4652      	mov	r2, sl
   82826:	4b43      	ldr	r3, [pc, #268]	; (82934 <xTaskGenericCreate+0x1b4>)
   82828:	4798      	blx	r3
   8282a:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   8282c:	f010 0f07 	tst.w	r0, #7
   82830:	d003      	beq.n	8283a <xTaskGenericCreate+0xba>
   82832:	4b3b      	ldr	r3, [pc, #236]	; (82920 <xTaskGenericCreate+0x1a0>)
   82834:	4798      	blx	r3
   82836:	bf00      	nop
   82838:	e7fd      	b.n	82836 <xTaskGenericCreate+0xb6>

		if( ( void * ) pxCreatedTask != NULL )
   8283a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8283c:	b103      	cbz	r3, 82840 <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
   8283e:	601c      	str	r4, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
   82840:	4b3d      	ldr	r3, [pc, #244]	; (82938 <xTaskGenericCreate+0x1b8>)
   82842:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   82844:	4b3d      	ldr	r3, [pc, #244]	; (8293c <xTaskGenericCreate+0x1bc>)
   82846:	681a      	ldr	r2, [r3, #0]
   82848:	3201      	adds	r2, #1
   8284a:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   8284c:	4b3c      	ldr	r3, [pc, #240]	; (82940 <xTaskGenericCreate+0x1c0>)
   8284e:	681b      	ldr	r3, [r3, #0]
   82850:	bb2b      	cbnz	r3, 8289e <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   82852:	4b3b      	ldr	r3, [pc, #236]	; (82940 <xTaskGenericCreate+0x1c0>)
   82854:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   82856:	4b39      	ldr	r3, [pc, #228]	; (8293c <xTaskGenericCreate+0x1bc>)
   82858:	681b      	ldr	r3, [r3, #0]
   8285a:	2b01      	cmp	r3, #1
   8285c:	d129      	bne.n	828b2 <xTaskGenericCreate+0x132>
   8285e:	4e39      	ldr	r6, [pc, #228]	; (82944 <xTaskGenericCreate+0x1c4>)
   82860:	f106 09b4 	add.w	r9, r6, #180	; 0xb4
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
   82864:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 82948 <xTaskGenericCreate+0x1c8>
   82868:	4630      	mov	r0, r6
   8286a:	47c0      	blx	r8
   8286c:	3614      	adds	r6, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
   8286e:	454e      	cmp	r6, r9
   82870:	d1fa      	bne.n	82868 <xTaskGenericCreate+0xe8>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
   82872:	f8df 910c 	ldr.w	r9, [pc, #268]	; 82980 <xTaskGenericCreate+0x200>
   82876:	4648      	mov	r0, r9
   82878:	4e33      	ldr	r6, [pc, #204]	; (82948 <xTaskGenericCreate+0x1c8>)
   8287a:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   8287c:	f8df 8104 	ldr.w	r8, [pc, #260]	; 82984 <xTaskGenericCreate+0x204>
   82880:	4640      	mov	r0, r8
   82882:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xPendingReadyList );
   82884:	4831      	ldr	r0, [pc, #196]	; (8294c <xTaskGenericCreate+0x1cc>)
   82886:	47b0      	blx	r6

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
   82888:	4831      	ldr	r0, [pc, #196]	; (82950 <xTaskGenericCreate+0x1d0>)
   8288a:	47b0      	blx	r6
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
   8288c:	4831      	ldr	r0, [pc, #196]	; (82954 <xTaskGenericCreate+0x1d4>)
   8288e:	47b0      	blx	r6
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   82890:	4b31      	ldr	r3, [pc, #196]	; (82958 <xTaskGenericCreate+0x1d8>)
   82892:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   82896:	4b31      	ldr	r3, [pc, #196]	; (8295c <xTaskGenericCreate+0x1dc>)
   82898:	f8c3 8000 	str.w	r8, [r3]
   8289c:	e009      	b.n	828b2 <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   8289e:	4b30      	ldr	r3, [pc, #192]	; (82960 <xTaskGenericCreate+0x1e0>)
   828a0:	681b      	ldr	r3, [r3, #0]
   828a2:	b933      	cbnz	r3, 828b2 <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   828a4:	4b26      	ldr	r3, [pc, #152]	; (82940 <xTaskGenericCreate+0x1c0>)
   828a6:	681b      	ldr	r3, [r3, #0]
   828a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   828aa:	429d      	cmp	r5, r3
					{
						pxCurrentTCB = pxNewTCB;
   828ac:	bf24      	itt	cs
   828ae:	4b24      	ldrcs	r3, [pc, #144]	; (82940 <xTaskGenericCreate+0x1c0>)
   828b0:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
   828b2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   828b4:	4a2b      	ldr	r2, [pc, #172]	; (82964 <xTaskGenericCreate+0x1e4>)
   828b6:	6812      	ldr	r2, [r2, #0]
   828b8:	4293      	cmp	r3, r2
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   828ba:	bf84      	itt	hi
   828bc:	4a29      	ldrhi	r2, [pc, #164]	; (82964 <xTaskGenericCreate+0x1e4>)
   828be:	6013      	strhi	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
   828c0:	4a29      	ldr	r2, [pc, #164]	; (82968 <xTaskGenericCreate+0x1e8>)
   828c2:	6811      	ldr	r1, [r2, #0]
   828c4:	6421      	str	r1, [r4, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
   828c6:	3101      	adds	r1, #1
   828c8:	6011      	str	r1, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   828ca:	4a28      	ldr	r2, [pc, #160]	; (8296c <xTaskGenericCreate+0x1ec>)
   828cc:	6812      	ldr	r2, [r2, #0]
   828ce:	4293      	cmp	r3, r2
   828d0:	bf84      	itt	hi
   828d2:	4a26      	ldrhi	r2, [pc, #152]	; (8296c <xTaskGenericCreate+0x1ec>)
   828d4:	6013      	strhi	r3, [r2, #0]
   828d6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   828da:	481a      	ldr	r0, [pc, #104]	; (82944 <xTaskGenericCreate+0x1c4>)
   828dc:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   828e0:	4639      	mov	r1, r7
   828e2:	4b23      	ldr	r3, [pc, #140]	; (82970 <xTaskGenericCreate+0x1f0>)
   828e4:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   828e6:	4b23      	ldr	r3, [pc, #140]	; (82974 <xTaskGenericCreate+0x1f4>)
   828e8:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
   828ea:	4b1d      	ldr	r3, [pc, #116]	; (82960 <xTaskGenericCreate+0x1e0>)
   828ec:	681b      	ldr	r3, [r3, #0]
   828ee:	b14b      	cbz	r3, 82904 <xTaskGenericCreate+0x184>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   828f0:	4b13      	ldr	r3, [pc, #76]	; (82940 <xTaskGenericCreate+0x1c0>)
   828f2:	681b      	ldr	r3, [r3, #0]
   828f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   828f6:	429d      	cmp	r5, r3
   828f8:	d907      	bls.n	8290a <xTaskGenericCreate+0x18a>
			{
				portYIELD_WITHIN_API();
   828fa:	4b1f      	ldr	r3, [pc, #124]	; (82978 <xTaskGenericCreate+0x1f8>)
   828fc:	4798      	blx	r3
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
   828fe:	2001      	movs	r0, #1
   82900:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82904:	2001      	movs	r0, #1
   82906:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8290a:	2001      	movs	r0, #1
   8290c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   82910:	f8c0 8030 	str.w	r8, [r0, #48]	; 0x30
   82914:	4640      	mov	r0, r8
   82916:	e75b      	b.n	827d0 <xTaskGenericCreate+0x50>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   82918:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
   8291c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82920:	00081f95 	.word	0x00081f95
   82924:	000820f1 	.word	0x000820f1
   82928:	000821b5 	.word	0x000821b5
   8292c:	0008383b 	.word	0x0008383b
   82930:	000839ad 	.word	0x000839ad
   82934:	00081f49 	.word	0x00081f49
   82938:	00081fa5 	.word	0x00081fa5
   8293c:	20078454 	.word	0x20078454
   82940:	20078414 	.word	0x20078414
   82944:	2007835c 	.word	0x2007835c
   82948:	00081e95 	.word	0x00081e95
   8294c:	20078418 	.word	0x20078418
   82950:	20078330 	.word	0x20078330
   82954:	20078310 	.word	0x20078310
   82958:	20078324 	.word	0x20078324
   8295c:	20078434 	.word	0x20078434
   82960:	20078328 	.word	0x20078328
   82964:	20078458 	.word	0x20078458
   82968:	20078438 	.word	0x20078438
   8296c:	20078358 	.word	0x20078358
   82970:	00081eb5 	.word	0x00081eb5
   82974:	00081fc5 	.word	0x00081fc5
   82978:	00081f85 	.word	0x00081f85
   8297c:	00081ead 	.word	0x00081ead
   82980:	2007843c 	.word	0x2007843c
   82984:	20078344 	.word	0x20078344

00082988 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
   82988:	b510      	push	{r4, lr}
   8298a:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
   8298c:	2300      	movs	r3, #0
   8298e:	9300      	str	r3, [sp, #0]
   82990:	9301      	str	r3, [sp, #4]
   82992:	9302      	str	r3, [sp, #8]
   82994:	9303      	str	r3, [sp, #12]
   82996:	480e      	ldr	r0, [pc, #56]	; (829d0 <vTaskStartScheduler+0x48>)
   82998:	490e      	ldr	r1, [pc, #56]	; (829d4 <vTaskStartScheduler+0x4c>)
   8299a:	2282      	movs	r2, #130	; 0x82
   8299c:	4c0e      	ldr	r4, [pc, #56]	; (829d8 <vTaskStartScheduler+0x50>)
   8299e:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   829a0:	2801      	cmp	r0, #1
   829a2:	d10e      	bne.n	829c2 <vTaskStartScheduler+0x3a>
		{
			xReturn = xTimerCreateTimerTask();
   829a4:	4b0d      	ldr	r3, [pc, #52]	; (829dc <vTaskStartScheduler+0x54>)
   829a6:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
   829a8:	2801      	cmp	r0, #1
   829aa:	d10a      	bne.n	829c2 <vTaskStartScheduler+0x3a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
   829ac:	4b0c      	ldr	r3, [pc, #48]	; (829e0 <vTaskStartScheduler+0x58>)
   829ae:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
   829b0:	2201      	movs	r2, #1
   829b2:	4b0c      	ldr	r3, [pc, #48]	; (829e4 <vTaskStartScheduler+0x5c>)
   829b4:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   829b6:	2200      	movs	r2, #0
   829b8:	4b0b      	ldr	r3, [pc, #44]	; (829e8 <vTaskStartScheduler+0x60>)
   829ba:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   829bc:	4b0b      	ldr	r3, [pc, #44]	; (829ec <vTaskStartScheduler+0x64>)
   829be:	4798      	blx	r3
   829c0:	e004      	b.n	829cc <vTaskStartScheduler+0x44>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
   829c2:	b918      	cbnz	r0, 829cc <vTaskStartScheduler+0x44>
   829c4:	4b06      	ldr	r3, [pc, #24]	; (829e0 <vTaskStartScheduler+0x58>)
   829c6:	4798      	blx	r3
   829c8:	bf00      	nop
   829ca:	e7fd      	b.n	829c8 <vTaskStartScheduler+0x40>
}
   829cc:	b004      	add	sp, #16
   829ce:	bd10      	pop	{r4, pc}
   829d0:	00082cd9 	.word	0x00082cd9
   829d4:	00086e80 	.word	0x00086e80
   829d8:	00082781 	.word	0x00082781
   829dc:	0008316d 	.word	0x0008316d
   829e0:	00081f95 	.word	0x00081f95
   829e4:	20078328 	.word	0x20078328
   829e8:	20078430 	.word	0x20078430
   829ec:	00082061 	.word	0x00082061

000829f0 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   829f0:	4b02      	ldr	r3, [pc, #8]	; (829fc <vTaskSuspendAll+0xc>)
   829f2:	681a      	ldr	r2, [r3, #0]
   829f4:	3201      	adds	r2, #1
   829f6:	601a      	str	r2, [r3, #0]
   829f8:	4770      	bx	lr
   829fa:	bf00      	nop
   829fc:	20078410 	.word	0x20078410

00082a00 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
   82a00:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   82a02:	4b04      	ldr	r3, [pc, #16]	; (82a14 <xTaskGetTickCount+0x14>)
   82a04:	4798      	blx	r3
	{
		xTicks = xTickCount;
   82a06:	4b04      	ldr	r3, [pc, #16]	; (82a18 <xTaskGetTickCount+0x18>)
   82a08:	681c      	ldr	r4, [r3, #0]
	}
	taskEXIT_CRITICAL();
   82a0a:	4b04      	ldr	r3, [pc, #16]	; (82a1c <xTaskGetTickCount+0x1c>)
   82a0c:	4798      	blx	r3

	return xTicks;
}
   82a0e:	4620      	mov	r0, r4
   82a10:	bd10      	pop	{r4, pc}
   82a12:	bf00      	nop
   82a14:	00081fa5 	.word	0x00081fa5
   82a18:	20078430 	.word	0x20078430
   82a1c:	00081fc5 	.word	0x00081fc5

00082a20 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   82a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82a24:	4b3a      	ldr	r3, [pc, #232]	; (82b10 <vTaskIncrementTick+0xf0>)
   82a26:	681b      	ldr	r3, [r3, #0]
   82a28:	2b00      	cmp	r3, #0
   82a2a:	d16b      	bne.n	82b04 <vTaskIncrementTick+0xe4>
	{
		++xTickCount;
   82a2c:	4b39      	ldr	r3, [pc, #228]	; (82b14 <vTaskIncrementTick+0xf4>)
   82a2e:	681a      	ldr	r2, [r3, #0]
   82a30:	3201      	adds	r2, #1
   82a32:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   82a34:	681b      	ldr	r3, [r3, #0]
   82a36:	bb03      	cbnz	r3, 82a7a <vTaskIncrementTick+0x5a>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   82a38:	4b37      	ldr	r3, [pc, #220]	; (82b18 <vTaskIncrementTick+0xf8>)
   82a3a:	681b      	ldr	r3, [r3, #0]
   82a3c:	681b      	ldr	r3, [r3, #0]
   82a3e:	b11b      	cbz	r3, 82a48 <vTaskIncrementTick+0x28>
   82a40:	4b36      	ldr	r3, [pc, #216]	; (82b1c <vTaskIncrementTick+0xfc>)
   82a42:	4798      	blx	r3
   82a44:	bf00      	nop
   82a46:	e7fd      	b.n	82a44 <vTaskIncrementTick+0x24>

			pxTemp = pxDelayedTaskList;
   82a48:	4b33      	ldr	r3, [pc, #204]	; (82b18 <vTaskIncrementTick+0xf8>)
   82a4a:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   82a4c:	4a34      	ldr	r2, [pc, #208]	; (82b20 <vTaskIncrementTick+0x100>)
   82a4e:	6810      	ldr	r0, [r2, #0]
   82a50:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   82a52:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   82a54:	4a33      	ldr	r2, [pc, #204]	; (82b24 <vTaskIncrementTick+0x104>)
   82a56:	6811      	ldr	r1, [r2, #0]
   82a58:	3101      	adds	r1, #1
   82a5a:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   82a5c:	681b      	ldr	r3, [r3, #0]
   82a5e:	681b      	ldr	r3, [r3, #0]
   82a60:	b923      	cbnz	r3, 82a6c <vTaskIncrementTick+0x4c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   82a62:	f04f 32ff 	mov.w	r2, #4294967295
   82a66:	4b30      	ldr	r3, [pc, #192]	; (82b28 <vTaskIncrementTick+0x108>)
   82a68:	601a      	str	r2, [r3, #0]
   82a6a:	e006      	b.n	82a7a <vTaskIncrementTick+0x5a>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   82a6c:	4b2a      	ldr	r3, [pc, #168]	; (82b18 <vTaskIncrementTick+0xf8>)
   82a6e:	681b      	ldr	r3, [r3, #0]
   82a70:	68db      	ldr	r3, [r3, #12]
   82a72:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   82a74:	685a      	ldr	r2, [r3, #4]
   82a76:	4b2c      	ldr	r3, [pc, #176]	; (82b28 <vTaskIncrementTick+0x108>)
   82a78:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   82a7a:	4b26      	ldr	r3, [pc, #152]	; (82b14 <vTaskIncrementTick+0xf4>)
   82a7c:	681a      	ldr	r2, [r3, #0]
   82a7e:	4b2a      	ldr	r3, [pc, #168]	; (82b28 <vTaskIncrementTick+0x108>)
   82a80:	681b      	ldr	r3, [r3, #0]
   82a82:	429a      	cmp	r2, r3
   82a84:	d342      	bcc.n	82b0c <vTaskIncrementTick+0xec>
   82a86:	4b24      	ldr	r3, [pc, #144]	; (82b18 <vTaskIncrementTick+0xf8>)
   82a88:	681b      	ldr	r3, [r3, #0]
   82a8a:	681b      	ldr	r3, [r3, #0]
   82a8c:	b14b      	cbz	r3, 82aa2 <vTaskIncrementTick+0x82>
   82a8e:	4b22      	ldr	r3, [pc, #136]	; (82b18 <vTaskIncrementTick+0xf8>)
   82a90:	681b      	ldr	r3, [r3, #0]
   82a92:	68db      	ldr	r3, [r3, #12]
   82a94:	68dc      	ldr	r4, [r3, #12]
   82a96:	6863      	ldr	r3, [r4, #4]
   82a98:	4a1e      	ldr	r2, [pc, #120]	; (82b14 <vTaskIncrementTick+0xf4>)
   82a9a:	6812      	ldr	r2, [r2, #0]
   82a9c:	4293      	cmp	r3, r2
   82a9e:	d913      	bls.n	82ac8 <vTaskIncrementTick+0xa8>
   82aa0:	e00e      	b.n	82ac0 <vTaskIncrementTick+0xa0>
   82aa2:	f04f 32ff 	mov.w	r2, #4294967295
   82aa6:	4b20      	ldr	r3, [pc, #128]	; (82b28 <vTaskIncrementTick+0x108>)
   82aa8:	601a      	str	r2, [r3, #0]
   82aaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82aae:	4b1a      	ldr	r3, [pc, #104]	; (82b18 <vTaskIncrementTick+0xf8>)
   82ab0:	681b      	ldr	r3, [r3, #0]
   82ab2:	68db      	ldr	r3, [r3, #12]
   82ab4:	68dc      	ldr	r4, [r3, #12]
   82ab6:	6863      	ldr	r3, [r4, #4]
   82ab8:	4a16      	ldr	r2, [pc, #88]	; (82b14 <vTaskIncrementTick+0xf4>)
   82aba:	6812      	ldr	r2, [r2, #0]
   82abc:	4293      	cmp	r3, r2
   82abe:	d907      	bls.n	82ad0 <vTaskIncrementTick+0xb0>
   82ac0:	4a19      	ldr	r2, [pc, #100]	; (82b28 <vTaskIncrementTick+0x108>)
   82ac2:	6013      	str	r3, [r2, #0]
   82ac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82ac8:	4e18      	ldr	r6, [pc, #96]	; (82b2c <vTaskIncrementTick+0x10c>)
   82aca:	4f19      	ldr	r7, [pc, #100]	; (82b30 <vTaskIncrementTick+0x110>)
   82acc:	f8df 806c 	ldr.w	r8, [pc, #108]	; 82b3c <vTaskIncrementTick+0x11c>
   82ad0:	1d25      	adds	r5, r4, #4
   82ad2:	4628      	mov	r0, r5
   82ad4:	47b0      	blx	r6
   82ad6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   82ad8:	b113      	cbz	r3, 82ae0 <vTaskIncrementTick+0xc0>
   82ada:	f104 0018 	add.w	r0, r4, #24
   82ade:	47b0      	blx	r6
   82ae0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   82ae2:	683a      	ldr	r2, [r7, #0]
   82ae4:	4293      	cmp	r3, r2
   82ae6:	bf88      	it	hi
   82ae8:	603b      	strhi	r3, [r7, #0]
   82aea:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   82aee:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   82af2:	4629      	mov	r1, r5
   82af4:	4b0f      	ldr	r3, [pc, #60]	; (82b34 <vTaskIncrementTick+0x114>)
   82af6:	4798      	blx	r3
   82af8:	4b07      	ldr	r3, [pc, #28]	; (82b18 <vTaskIncrementTick+0xf8>)
   82afa:	681b      	ldr	r3, [r3, #0]
   82afc:	681b      	ldr	r3, [r3, #0]
   82afe:	2b00      	cmp	r3, #0
   82b00:	d1d5      	bne.n	82aae <vTaskIncrementTick+0x8e>
   82b02:	e7ce      	b.n	82aa2 <vTaskIncrementTick+0x82>
	}
	else
	{
		++uxMissedTicks;
   82b04:	4b0c      	ldr	r3, [pc, #48]	; (82b38 <vTaskIncrementTick+0x118>)
   82b06:	681a      	ldr	r2, [r3, #0]
   82b08:	3201      	adds	r2, #1
   82b0a:	601a      	str	r2, [r3, #0]
   82b0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82b10:	20078410 	.word	0x20078410
   82b14:	20078430 	.word	0x20078430
   82b18:	20078324 	.word	0x20078324
   82b1c:	00081f95 	.word	0x00081f95
   82b20:	20078434 	.word	0x20078434
   82b24:	2007842c 	.word	0x2007842c
   82b28:	2007014c 	.word	0x2007014c
   82b2c:	00081f0d 	.word	0x00081f0d
   82b30:	20078358 	.word	0x20078358
   82b34:	00081eb5 	.word	0x00081eb5
   82b38:	2007830c 	.word	0x2007830c
   82b3c:	2007835c 	.word	0x2007835c

00082b40 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   82b40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   82b44:	4b31      	ldr	r3, [pc, #196]	; (82c0c <xTaskResumeAll+0xcc>)
   82b46:	681b      	ldr	r3, [r3, #0]
   82b48:	b91b      	cbnz	r3, 82b52 <xTaskResumeAll+0x12>
   82b4a:	4b31      	ldr	r3, [pc, #196]	; (82c10 <xTaskResumeAll+0xd0>)
   82b4c:	4798      	blx	r3
   82b4e:	bf00      	nop
   82b50:	e7fd      	b.n	82b4e <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   82b52:	4b30      	ldr	r3, [pc, #192]	; (82c14 <xTaskResumeAll+0xd4>)
   82b54:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   82b56:	4b2d      	ldr	r3, [pc, #180]	; (82c0c <xTaskResumeAll+0xcc>)
   82b58:	681a      	ldr	r2, [r3, #0]
   82b5a:	3a01      	subs	r2, #1
   82b5c:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82b5e:	681b      	ldr	r3, [r3, #0]
   82b60:	2b00      	cmp	r3, #0
   82b62:	d148      	bne.n	82bf6 <xTaskResumeAll+0xb6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   82b64:	4b2c      	ldr	r3, [pc, #176]	; (82c18 <xTaskResumeAll+0xd8>)
   82b66:	681b      	ldr	r3, [r3, #0]
   82b68:	2b00      	cmp	r3, #0
   82b6a:	d046      	beq.n	82bfa <xTaskResumeAll+0xba>
   82b6c:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   82b6e:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 82c44 <xTaskResumeAll+0x104>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   82b72:	4f2a      	ldr	r7, [pc, #168]	; (82c1c <xTaskResumeAll+0xdc>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   82b74:	4e2a      	ldr	r6, [pc, #168]	; (82c20 <xTaskResumeAll+0xe0>)
   82b76:	e01d      	b.n	82bb4 <xTaskResumeAll+0x74>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   82b78:	f8d8 300c 	ldr.w	r3, [r8, #12]
   82b7c:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   82b7e:	f104 0018 	add.w	r0, r4, #24
   82b82:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   82b84:	f104 0904 	add.w	r9, r4, #4
   82b88:	4648      	mov	r0, r9
   82b8a:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   82b8c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   82b8e:	6832      	ldr	r2, [r6, #0]
   82b90:	4293      	cmp	r3, r2
   82b92:	bf88      	it	hi
   82b94:	6033      	strhi	r3, [r6, #0]
   82b96:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82b9a:	4822      	ldr	r0, [pc, #136]	; (82c24 <xTaskResumeAll+0xe4>)
   82b9c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82ba0:	4649      	mov	r1, r9
   82ba2:	4b21      	ldr	r3, [pc, #132]	; (82c28 <xTaskResumeAll+0xe8>)
   82ba4:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   82ba6:	4b21      	ldr	r3, [pc, #132]	; (82c2c <xTaskResumeAll+0xec>)
   82ba8:	681b      	ldr	r3, [r3, #0]
   82baa:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   82bac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   82bae:	429a      	cmp	r2, r3
   82bb0:	bf28      	it	cs
   82bb2:	2501      	movcs	r5, #1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   82bb4:	f8d8 3000 	ldr.w	r3, [r8]
   82bb8:	2b00      	cmp	r3, #0
   82bba:	d1dd      	bne.n	82b78 <xTaskResumeAll+0x38>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   82bbc:	4b1c      	ldr	r3, [pc, #112]	; (82c30 <xTaskResumeAll+0xf0>)
   82bbe:	681b      	ldr	r3, [r3, #0]
   82bc0:	b163      	cbz	r3, 82bdc <xTaskResumeAll+0x9c>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   82bc2:	4b1b      	ldr	r3, [pc, #108]	; (82c30 <xTaskResumeAll+0xf0>)
   82bc4:	681b      	ldr	r3, [r3, #0]
   82bc6:	b17b      	cbz	r3, 82be8 <xTaskResumeAll+0xa8>
					{
						vTaskIncrementTick();
   82bc8:	4d1a      	ldr	r5, [pc, #104]	; (82c34 <xTaskResumeAll+0xf4>)
						--uxMissedTicks;
   82bca:	4c19      	ldr	r4, [pc, #100]	; (82c30 <xTaskResumeAll+0xf0>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   82bcc:	47a8      	blx	r5
						--uxMissedTicks;
   82bce:	6823      	ldr	r3, [r4, #0]
   82bd0:	3b01      	subs	r3, #1
   82bd2:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   82bd4:	6823      	ldr	r3, [r4, #0]
   82bd6:	2b00      	cmp	r3, #0
   82bd8:	d1f8      	bne.n	82bcc <xTaskResumeAll+0x8c>
   82bda:	e005      	b.n	82be8 <xTaskResumeAll+0xa8>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   82bdc:	2d01      	cmp	r5, #1
   82bde:	d003      	beq.n	82be8 <xTaskResumeAll+0xa8>
   82be0:	4b15      	ldr	r3, [pc, #84]	; (82c38 <xTaskResumeAll+0xf8>)
   82be2:	681b      	ldr	r3, [r3, #0]
   82be4:	2b01      	cmp	r3, #1
   82be6:	d10a      	bne.n	82bfe <xTaskResumeAll+0xbe>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   82be8:	2200      	movs	r2, #0
   82bea:	4b13      	ldr	r3, [pc, #76]	; (82c38 <xTaskResumeAll+0xf8>)
   82bec:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   82bee:	4b13      	ldr	r3, [pc, #76]	; (82c3c <xTaskResumeAll+0xfc>)
   82bf0:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   82bf2:	2401      	movs	r4, #1
   82bf4:	e004      	b.n	82c00 <xTaskResumeAll+0xc0>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   82bf6:	2400      	movs	r4, #0
   82bf8:	e002      	b.n	82c00 <xTaskResumeAll+0xc0>
   82bfa:	2400      	movs	r4, #0
   82bfc:	e000      	b.n	82c00 <xTaskResumeAll+0xc0>
   82bfe:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   82c00:	4b0f      	ldr	r3, [pc, #60]	; (82c40 <xTaskResumeAll+0x100>)
   82c02:	4798      	blx	r3

	return xAlreadyYielded;
}
   82c04:	4620      	mov	r0, r4
   82c06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   82c0a:	bf00      	nop
   82c0c:	20078410 	.word	0x20078410
   82c10:	00081f95 	.word	0x00081f95
   82c14:	00081fa5 	.word	0x00081fa5
   82c18:	20078454 	.word	0x20078454
   82c1c:	00081f0d 	.word	0x00081f0d
   82c20:	20078358 	.word	0x20078358
   82c24:	2007835c 	.word	0x2007835c
   82c28:	00081eb5 	.word	0x00081eb5
   82c2c:	20078414 	.word	0x20078414
   82c30:	2007830c 	.word	0x2007830c
   82c34:	00082a21 	.word	0x00082a21
   82c38:	20078450 	.word	0x20078450
   82c3c:	00081f85 	.word	0x00081f85
   82c40:	00081fc5 	.word	0x00081fc5
   82c44:	20078418 	.word	0x20078418

00082c48 <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
   82c48:	b538      	push	{r3, r4, r5, lr}
   82c4a:	460c      	mov	r4, r1
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
   82c4c:	4605      	mov	r5, r0
   82c4e:	b918      	cbnz	r0, 82c58 <vTaskDelayUntil+0x10>
   82c50:	4b19      	ldr	r3, [pc, #100]	; (82cb8 <vTaskDelayUntil+0x70>)
   82c52:	4798      	blx	r3
   82c54:	bf00      	nop
   82c56:	e7fd      	b.n	82c54 <vTaskDelayUntil+0xc>
		configASSERT( ( xTimeIncrement > 0U ) );
   82c58:	b919      	cbnz	r1, 82c62 <vTaskDelayUntil+0x1a>
   82c5a:	4b17      	ldr	r3, [pc, #92]	; (82cb8 <vTaskDelayUntil+0x70>)
   82c5c:	4798      	blx	r3
   82c5e:	bf00      	nop
   82c60:	e7fd      	b.n	82c5e <vTaskDelayUntil+0x16>

		vTaskSuspendAll();
   82c62:	4b16      	ldr	r3, [pc, #88]	; (82cbc <vTaskDelayUntil+0x74>)
   82c64:	4798      	blx	r3
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   82c66:	682b      	ldr	r3, [r5, #0]
   82c68:	441c      	add	r4, r3

			if( xTickCount < *pxPreviousWakeTime )
   82c6a:	4a15      	ldr	r2, [pc, #84]	; (82cc0 <vTaskDelayUntil+0x78>)
   82c6c:	6812      	ldr	r2, [r2, #0]
   82c6e:	4293      	cmp	r3, r2
   82c70:	d907      	bls.n	82c82 <vTaskDelayUntil+0x3a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
   82c72:	42a3      	cmp	r3, r4
   82c74:	d91c      	bls.n	82cb0 <vTaskDelayUntil+0x68>
   82c76:	4b12      	ldr	r3, [pc, #72]	; (82cc0 <vTaskDelayUntil+0x78>)
   82c78:	681b      	ldr	r3, [r3, #0]
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   82c7a:	602c      	str	r4, [r5, #0]

			if( xShouldDelay != pdFALSE )
   82c7c:	429c      	cmp	r4, r3
   82c7e:	d90f      	bls.n	82ca0 <vTaskDelayUntil+0x58>
   82c80:	e006      	b.n	82c90 <vTaskDelayUntil+0x48>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
   82c82:	42a3      	cmp	r3, r4
   82c84:	d812      	bhi.n	82cac <vTaskDelayUntil+0x64>
   82c86:	4b0e      	ldr	r3, [pc, #56]	; (82cc0 <vTaskDelayUntil+0x78>)
   82c88:	681b      	ldr	r3, [r3, #0]
   82c8a:	429c      	cmp	r4, r3
   82c8c:	d80e      	bhi.n	82cac <vTaskDelayUntil+0x64>
   82c8e:	e00f      	b.n	82cb0 <vTaskDelayUntil+0x68>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   82c90:	4b0c      	ldr	r3, [pc, #48]	; (82cc4 <vTaskDelayUntil+0x7c>)
   82c92:	6818      	ldr	r0, [r3, #0]
   82c94:	3004      	adds	r0, #4
   82c96:	4b0c      	ldr	r3, [pc, #48]	; (82cc8 <vTaskDelayUntil+0x80>)
   82c98:	4798      	blx	r3
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
   82c9a:	4620      	mov	r0, r4
   82c9c:	4b0b      	ldr	r3, [pc, #44]	; (82ccc <vTaskDelayUntil+0x84>)
   82c9e:	4798      	blx	r3
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   82ca0:	4b0b      	ldr	r3, [pc, #44]	; (82cd0 <vTaskDelayUntil+0x88>)
   82ca2:	4798      	blx	r3

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   82ca4:	b930      	cbnz	r0, 82cb4 <vTaskDelayUntil+0x6c>
		{
			portYIELD_WITHIN_API();
   82ca6:	4b0b      	ldr	r3, [pc, #44]	; (82cd4 <vTaskDelayUntil+0x8c>)
   82ca8:	4798      	blx	r3
   82caa:	bd38      	pop	{r3, r4, r5, pc}
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   82cac:	602c      	str	r4, [r5, #0]
   82cae:	e7ef      	b.n	82c90 <vTaskDelayUntil+0x48>
   82cb0:	602c      	str	r4, [r5, #0]
   82cb2:	e7f5      	b.n	82ca0 <vTaskDelayUntil+0x58>
   82cb4:	bd38      	pop	{r3, r4, r5, pc}
   82cb6:	bf00      	nop
   82cb8:	00081f95 	.word	0x00081f95
   82cbc:	000829f1 	.word	0x000829f1
   82cc0:	20078430 	.word	0x20078430
   82cc4:	20078414 	.word	0x20078414
   82cc8:	00081f0d 	.word	0x00081f0d
   82ccc:	00082729 	.word	0x00082729
   82cd0:	00082b41 	.word	0x00082b41
   82cd4:	00081f85 	.word	0x00081f85

00082cd8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   82cd8:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   82cda:	4d15      	ldr	r5, [pc, #84]	; (82d30 <prvIdleTask+0x58>)

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   82cdc:	4e15      	ldr	r6, [pc, #84]	; (82d34 <prvIdleTask+0x5c>)
			{
				taskYIELD();
   82cde:	f8df 8078 	ldr.w	r8, [pc, #120]	; 82d58 <prvIdleTask+0x80>
   82ce2:	e01c      	b.n	82d1e <prvIdleTask+0x46>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   82ce4:	4b14      	ldr	r3, [pc, #80]	; (82d38 <prvIdleTask+0x60>)
   82ce6:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   82ce8:	4b14      	ldr	r3, [pc, #80]	; (82d3c <prvIdleTask+0x64>)
   82cea:	681c      	ldr	r4, [r3, #0]
			xTaskResumeAll();
   82cec:	4b14      	ldr	r3, [pc, #80]	; (82d40 <prvIdleTask+0x68>)
   82cee:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   82cf0:	b1ac      	cbz	r4, 82d1e <prvIdleTask+0x46>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
   82cf2:	4b14      	ldr	r3, [pc, #80]	; (82d44 <prvIdleTask+0x6c>)
   82cf4:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   82cf6:	4b11      	ldr	r3, [pc, #68]	; (82d3c <prvIdleTask+0x64>)
   82cf8:	68db      	ldr	r3, [r3, #12]
   82cfa:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   82cfc:	1d20      	adds	r0, r4, #4
   82cfe:	4b12      	ldr	r3, [pc, #72]	; (82d48 <prvIdleTask+0x70>)
   82d00:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   82d02:	4b12      	ldr	r3, [pc, #72]	; (82d4c <prvIdleTask+0x74>)
   82d04:	681a      	ldr	r2, [r3, #0]
   82d06:	3a01      	subs	r2, #1
   82d08:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
   82d0a:	682b      	ldr	r3, [r5, #0]
   82d0c:	3b01      	subs	r3, #1
   82d0e:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   82d10:	4b0f      	ldr	r3, [pc, #60]	; (82d50 <prvIdleTask+0x78>)
   82d12:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
   82d14:	6b20      	ldr	r0, [r4, #48]	; 0x30
   82d16:	4f0f      	ldr	r7, [pc, #60]	; (82d54 <prvIdleTask+0x7c>)
   82d18:	47b8      	blx	r7
		vPortFree( pxTCB );
   82d1a:	4620      	mov	r0, r4
   82d1c:	47b8      	blx	r7
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   82d1e:	682b      	ldr	r3, [r5, #0]
   82d20:	2b00      	cmp	r3, #0
   82d22:	d1df      	bne.n	82ce4 <prvIdleTask+0xc>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   82d24:	6833      	ldr	r3, [r6, #0]
   82d26:	2b01      	cmp	r3, #1
   82d28:	d9f9      	bls.n	82d1e <prvIdleTask+0x46>
			{
				taskYIELD();
   82d2a:	47c0      	blx	r8
   82d2c:	e7f7      	b.n	82d1e <prvIdleTask+0x46>
   82d2e:	bf00      	nop
   82d30:	2007832c 	.word	0x2007832c
   82d34:	2007835c 	.word	0x2007835c
   82d38:	000829f1 	.word	0x000829f1
   82d3c:	20078330 	.word	0x20078330
   82d40:	00082b41 	.word	0x00082b41
   82d44:	00081fa5 	.word	0x00081fa5
   82d48:	00081f0d 	.word	0x00081f0d
   82d4c:	20078454 	.word	0x20078454
   82d50:	00081fc5 	.word	0x00081fc5
   82d54:	000821b5 	.word	0x000821b5
   82d58:	00081f85 	.word	0x00081f85

00082d5c <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   82d5c:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   82d5e:	4b1d      	ldr	r3, [pc, #116]	; (82dd4 <vTaskSwitchContext+0x78>)
   82d60:	681b      	ldr	r3, [r3, #0]
   82d62:	b95b      	cbnz	r3, 82d7c <vTaskSwitchContext+0x20>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   82d64:	4b1c      	ldr	r3, [pc, #112]	; (82dd8 <vTaskSwitchContext+0x7c>)
   82d66:	681b      	ldr	r3, [r3, #0]
   82d68:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82d6c:	009b      	lsls	r3, r3, #2
   82d6e:	4a1b      	ldr	r2, [pc, #108]	; (82ddc <vTaskSwitchContext+0x80>)
   82d70:	58d3      	ldr	r3, [r2, r3]
   82d72:	b9cb      	cbnz	r3, 82da8 <vTaskSwitchContext+0x4c>
   82d74:	4b18      	ldr	r3, [pc, #96]	; (82dd8 <vTaskSwitchContext+0x7c>)
   82d76:	681b      	ldr	r3, [r3, #0]
   82d78:	b953      	cbnz	r3, 82d90 <vTaskSwitchContext+0x34>
   82d7a:	e005      	b.n	82d88 <vTaskSwitchContext+0x2c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   82d7c:	2201      	movs	r2, #1
   82d7e:	4b18      	ldr	r3, [pc, #96]	; (82de0 <vTaskSwitchContext+0x84>)
   82d80:	601a      	str	r2, [r3, #0]
   82d82:	bd08      	pop	{r3, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   82d84:	681a      	ldr	r2, [r3, #0]
   82d86:	b92a      	cbnz	r2, 82d94 <vTaskSwitchContext+0x38>
   82d88:	4b16      	ldr	r3, [pc, #88]	; (82de4 <vTaskSwitchContext+0x88>)
   82d8a:	4798      	blx	r3
   82d8c:	bf00      	nop
   82d8e:	e7fd      	b.n	82d8c <vTaskSwitchContext+0x30>
   82d90:	4b11      	ldr	r3, [pc, #68]	; (82dd8 <vTaskSwitchContext+0x7c>)
   82d92:	4912      	ldr	r1, [pc, #72]	; (82ddc <vTaskSwitchContext+0x80>)
   82d94:	681a      	ldr	r2, [r3, #0]
   82d96:	3a01      	subs	r2, #1
   82d98:	601a      	str	r2, [r3, #0]
   82d9a:	681a      	ldr	r2, [r3, #0]
   82d9c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   82da0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   82da4:	2a00      	cmp	r2, #0
   82da6:	d0ed      	beq.n	82d84 <vTaskSwitchContext+0x28>
   82da8:	4b0b      	ldr	r3, [pc, #44]	; (82dd8 <vTaskSwitchContext+0x7c>)
   82daa:	681b      	ldr	r3, [r3, #0]
   82dac:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82db0:	4a0a      	ldr	r2, [pc, #40]	; (82ddc <vTaskSwitchContext+0x80>)
   82db2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   82db6:	685a      	ldr	r2, [r3, #4]
   82db8:	6852      	ldr	r2, [r2, #4]
   82dba:	605a      	str	r2, [r3, #4]
   82dbc:	f103 0108 	add.w	r1, r3, #8
   82dc0:	428a      	cmp	r2, r1
   82dc2:	bf04      	itt	eq
   82dc4:	6852      	ldreq	r2, [r2, #4]
   82dc6:	605a      	streq	r2, [r3, #4]
   82dc8:	685b      	ldr	r3, [r3, #4]
   82dca:	68da      	ldr	r2, [r3, #12]
   82dcc:	4b06      	ldr	r3, [pc, #24]	; (82de8 <vTaskSwitchContext+0x8c>)
   82dce:	601a      	str	r2, [r3, #0]
   82dd0:	bd08      	pop	{r3, pc}
   82dd2:	bf00      	nop
   82dd4:	20078410 	.word	0x20078410
   82dd8:	20078358 	.word	0x20078358
   82ddc:	2007835c 	.word	0x2007835c
   82de0:	20078450 	.word	0x20078450
   82de4:	00081f95 	.word	0x00081f95
   82de8:	20078414 	.word	0x20078414

00082dec <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
   82dec:	b538      	push	{r3, r4, r5, lr}
   82dee:	460c      	mov	r4, r1
portTickType xTimeToWake;

	configASSERT( pxEventList );
   82df0:	b918      	cbnz	r0, 82dfa <vTaskPlaceOnEventList+0xe>
   82df2:	4b0e      	ldr	r3, [pc, #56]	; (82e2c <vTaskPlaceOnEventList+0x40>)
   82df4:	4798      	blx	r3
   82df6:	bf00      	nop
   82df8:	e7fd      	b.n	82df6 <vTaskPlaceOnEventList+0xa>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   82dfa:	4d0d      	ldr	r5, [pc, #52]	; (82e30 <vTaskPlaceOnEventList+0x44>)
   82dfc:	6829      	ldr	r1, [r5, #0]
   82dfe:	3118      	adds	r1, #24
   82e00:	4b0c      	ldr	r3, [pc, #48]	; (82e34 <vTaskPlaceOnEventList+0x48>)
   82e02:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   82e04:	6828      	ldr	r0, [r5, #0]
   82e06:	3004      	adds	r0, #4
   82e08:	4b0b      	ldr	r3, [pc, #44]	; (82e38 <vTaskPlaceOnEventList+0x4c>)
   82e0a:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   82e0c:	f1b4 3fff 	cmp.w	r4, #4294967295
   82e10:	d105      	bne.n	82e1e <vTaskPlaceOnEventList+0x32>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   82e12:	6829      	ldr	r1, [r5, #0]
   82e14:	4809      	ldr	r0, [pc, #36]	; (82e3c <vTaskPlaceOnEventList+0x50>)
   82e16:	3104      	adds	r1, #4
   82e18:	4b09      	ldr	r3, [pc, #36]	; (82e40 <vTaskPlaceOnEventList+0x54>)
   82e1a:	4798      	blx	r3
   82e1c:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
   82e1e:	4b09      	ldr	r3, [pc, #36]	; (82e44 <vTaskPlaceOnEventList+0x58>)
   82e20:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   82e22:	4420      	add	r0, r4
   82e24:	4b08      	ldr	r3, [pc, #32]	; (82e48 <vTaskPlaceOnEventList+0x5c>)
   82e26:	4798      	blx	r3
   82e28:	bd38      	pop	{r3, r4, r5, pc}
   82e2a:	bf00      	nop
   82e2c:	00081f95 	.word	0x00081f95
   82e30:	20078414 	.word	0x20078414
   82e34:	00081ed1 	.word	0x00081ed1
   82e38:	00081f0d 	.word	0x00081f0d
   82e3c:	20078310 	.word	0x20078310
   82e40:	00081eb5 	.word	0x00081eb5
   82e44:	20078430 	.word	0x20078430
   82e48:	00082729 	.word	0x00082729

00082e4c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
   82e4c:	b538      	push	{r3, r4, r5, lr}
   82e4e:	460d      	mov	r5, r1
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   82e50:	b918      	cbnz	r0, 82e5a <vTaskPlaceOnEventListRestricted+0xe>
   82e52:	4b09      	ldr	r3, [pc, #36]	; (82e78 <vTaskPlaceOnEventListRestricted+0x2c>)
   82e54:	4798      	blx	r3
   82e56:	bf00      	nop
   82e58:	e7fd      	b.n	82e56 <vTaskPlaceOnEventListRestricted+0xa>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   82e5a:	4c08      	ldr	r4, [pc, #32]	; (82e7c <vTaskPlaceOnEventListRestricted+0x30>)
   82e5c:	6821      	ldr	r1, [r4, #0]
   82e5e:	3118      	adds	r1, #24
   82e60:	4b07      	ldr	r3, [pc, #28]	; (82e80 <vTaskPlaceOnEventListRestricted+0x34>)
   82e62:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   82e64:	6820      	ldr	r0, [r4, #0]
   82e66:	3004      	adds	r0, #4
   82e68:	4b06      	ldr	r3, [pc, #24]	; (82e84 <vTaskPlaceOnEventListRestricted+0x38>)
   82e6a:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   82e6c:	4b06      	ldr	r3, [pc, #24]	; (82e88 <vTaskPlaceOnEventListRestricted+0x3c>)
   82e6e:	6818      	ldr	r0, [r3, #0]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   82e70:	4428      	add	r0, r5
   82e72:	4b06      	ldr	r3, [pc, #24]	; (82e8c <vTaskPlaceOnEventListRestricted+0x40>)
   82e74:	4798      	blx	r3
   82e76:	bd38      	pop	{r3, r4, r5, pc}
   82e78:	00081f95 	.word	0x00081f95
   82e7c:	20078414 	.word	0x20078414
   82e80:	00081eb5 	.word	0x00081eb5
   82e84:	00081f0d 	.word	0x00081f0d
   82e88:	20078430 	.word	0x20078430
   82e8c:	00082729 	.word	0x00082729

00082e90 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
   82e90:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   82e92:	68c3      	ldr	r3, [r0, #12]
   82e94:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   82e96:	b91c      	cbnz	r4, 82ea0 <xTaskRemoveFromEventList+0x10>
   82e98:	4b16      	ldr	r3, [pc, #88]	; (82ef4 <xTaskRemoveFromEventList+0x64>)
   82e9a:	4798      	blx	r3
   82e9c:	bf00      	nop
   82e9e:	e7fd      	b.n	82e9c <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   82ea0:	f104 0518 	add.w	r5, r4, #24
   82ea4:	4628      	mov	r0, r5
   82ea6:	4b14      	ldr	r3, [pc, #80]	; (82ef8 <xTaskRemoveFromEventList+0x68>)
   82ea8:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82eaa:	4b14      	ldr	r3, [pc, #80]	; (82efc <xTaskRemoveFromEventList+0x6c>)
   82eac:	681b      	ldr	r3, [r3, #0]
   82eae:	b99b      	cbnz	r3, 82ed8 <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   82eb0:	1d25      	adds	r5, r4, #4
   82eb2:	4628      	mov	r0, r5
   82eb4:	4b10      	ldr	r3, [pc, #64]	; (82ef8 <xTaskRemoveFromEventList+0x68>)
   82eb6:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   82eb8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   82eba:	4a11      	ldr	r2, [pc, #68]	; (82f00 <xTaskRemoveFromEventList+0x70>)
   82ebc:	6812      	ldr	r2, [r2, #0]
   82ebe:	4293      	cmp	r3, r2
   82ec0:	bf84      	itt	hi
   82ec2:	4a0f      	ldrhi	r2, [pc, #60]	; (82f00 <xTaskRemoveFromEventList+0x70>)
   82ec4:	6013      	strhi	r3, [r2, #0]
   82ec6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82eca:	480e      	ldr	r0, [pc, #56]	; (82f04 <xTaskRemoveFromEventList+0x74>)
   82ecc:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82ed0:	4629      	mov	r1, r5
   82ed2:	4b0d      	ldr	r3, [pc, #52]	; (82f08 <xTaskRemoveFromEventList+0x78>)
   82ed4:	4798      	blx	r3
   82ed6:	e003      	b.n	82ee0 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   82ed8:	480c      	ldr	r0, [pc, #48]	; (82f0c <xTaskRemoveFromEventList+0x7c>)
   82eda:	4629      	mov	r1, r5
   82edc:	4b0a      	ldr	r3, [pc, #40]	; (82f08 <xTaskRemoveFromEventList+0x78>)
   82ede:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   82ee0:	4b0b      	ldr	r3, [pc, #44]	; (82f10 <xTaskRemoveFromEventList+0x80>)
   82ee2:	681b      	ldr	r3, [r3, #0]
   82ee4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   82ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
   82ee8:	4298      	cmp	r0, r3
   82eea:	bf34      	ite	cc
   82eec:	2000      	movcc	r0, #0
   82eee:	2001      	movcs	r0, #1
   82ef0:	bd38      	pop	{r3, r4, r5, pc}
   82ef2:	bf00      	nop
   82ef4:	00081f95 	.word	0x00081f95
   82ef8:	00081f0d 	.word	0x00081f0d
   82efc:	20078410 	.word	0x20078410
   82f00:	20078358 	.word	0x20078358
   82f04:	2007835c 	.word	0x2007835c
   82f08:	00081eb5 	.word	0x00081eb5
   82f0c:	20078418 	.word	0x20078418
   82f10:	20078414 	.word	0x20078414

00082f14 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
   82f14:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   82f16:	b918      	cbnz	r0, 82f20 <vTaskSetTimeOutState+0xc>
   82f18:	4b05      	ldr	r3, [pc, #20]	; (82f30 <vTaskSetTimeOutState+0x1c>)
   82f1a:	4798      	blx	r3
   82f1c:	bf00      	nop
   82f1e:	e7fd      	b.n	82f1c <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   82f20:	4a04      	ldr	r2, [pc, #16]	; (82f34 <vTaskSetTimeOutState+0x20>)
   82f22:	6812      	ldr	r2, [r2, #0]
   82f24:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   82f26:	4a04      	ldr	r2, [pc, #16]	; (82f38 <vTaskSetTimeOutState+0x24>)
   82f28:	6812      	ldr	r2, [r2, #0]
   82f2a:	6042      	str	r2, [r0, #4]
   82f2c:	bd08      	pop	{r3, pc}
   82f2e:	bf00      	nop
   82f30:	00081f95 	.word	0x00081f95
   82f34:	2007842c 	.word	0x2007842c
   82f38:	20078430 	.word	0x20078430

00082f3c <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
   82f3c:	b538      	push	{r3, r4, r5, lr}
   82f3e:	460d      	mov	r5, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   82f40:	4604      	mov	r4, r0
   82f42:	b918      	cbnz	r0, 82f4c <xTaskCheckForTimeOut+0x10>
   82f44:	4b18      	ldr	r3, [pc, #96]	; (82fa8 <xTaskCheckForTimeOut+0x6c>)
   82f46:	4798      	blx	r3
   82f48:	bf00      	nop
   82f4a:	e7fd      	b.n	82f48 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
   82f4c:	b919      	cbnz	r1, 82f56 <xTaskCheckForTimeOut+0x1a>
   82f4e:	4b16      	ldr	r3, [pc, #88]	; (82fa8 <xTaskCheckForTimeOut+0x6c>)
   82f50:	4798      	blx	r3
   82f52:	bf00      	nop
   82f54:	e7fd      	b.n	82f52 <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
   82f56:	4b15      	ldr	r3, [pc, #84]	; (82fac <xTaskCheckForTimeOut+0x70>)
   82f58:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   82f5a:	682b      	ldr	r3, [r5, #0]
   82f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
   82f60:	d019      	beq.n	82f96 <xTaskCheckForTimeOut+0x5a>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
   82f62:	4a13      	ldr	r2, [pc, #76]	; (82fb0 <xTaskCheckForTimeOut+0x74>)
   82f64:	6811      	ldr	r1, [r2, #0]
   82f66:	6822      	ldr	r2, [r4, #0]
   82f68:	428a      	cmp	r2, r1
   82f6a:	d004      	beq.n	82f76 <xTaskCheckForTimeOut+0x3a>
   82f6c:	4a11      	ldr	r2, [pc, #68]	; (82fb4 <xTaskCheckForTimeOut+0x78>)
   82f6e:	6811      	ldr	r1, [r2, #0]
   82f70:	6862      	ldr	r2, [r4, #4]
   82f72:	428a      	cmp	r2, r1
   82f74:	d911      	bls.n	82f9a <xTaskCheckForTimeOut+0x5e>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
   82f76:	4a0f      	ldr	r2, [pc, #60]	; (82fb4 <xTaskCheckForTimeOut+0x78>)
   82f78:	6811      	ldr	r1, [r2, #0]
   82f7a:	6862      	ldr	r2, [r4, #4]
   82f7c:	1a89      	subs	r1, r1, r2
   82f7e:	428b      	cmp	r3, r1
   82f80:	d90d      	bls.n	82f9e <xTaskCheckForTimeOut+0x62>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   82f82:	490c      	ldr	r1, [pc, #48]	; (82fb4 <xTaskCheckForTimeOut+0x78>)
   82f84:	6809      	ldr	r1, [r1, #0]
   82f86:	1a52      	subs	r2, r2, r1
   82f88:	4413      	add	r3, r2
   82f8a:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   82f8c:	4620      	mov	r0, r4
   82f8e:	4b0a      	ldr	r3, [pc, #40]	; (82fb8 <xTaskCheckForTimeOut+0x7c>)
   82f90:	4798      	blx	r3
			xReturn = pdFALSE;
   82f92:	2400      	movs	r4, #0
   82f94:	e004      	b.n	82fa0 <xTaskCheckForTimeOut+0x64>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
   82f96:	2400      	movs	r4, #0
   82f98:	e002      	b.n	82fa0 <xTaskCheckForTimeOut+0x64>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   82f9a:	2401      	movs	r4, #1
   82f9c:	e000      	b.n	82fa0 <xTaskCheckForTimeOut+0x64>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
   82f9e:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   82fa0:	4b06      	ldr	r3, [pc, #24]	; (82fbc <xTaskCheckForTimeOut+0x80>)
   82fa2:	4798      	blx	r3

	return xReturn;
}
   82fa4:	4620      	mov	r0, r4
   82fa6:	bd38      	pop	{r3, r4, r5, pc}
   82fa8:	00081f95 	.word	0x00081f95
   82fac:	00081fa5 	.word	0x00081fa5
   82fb0:	2007842c 	.word	0x2007842c
   82fb4:	20078430 	.word	0x20078430
   82fb8:	00082f15 	.word	0x00082f15
   82fbc:	00081fc5 	.word	0x00081fc5

00082fc0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
   82fc0:	2201      	movs	r2, #1
   82fc2:	4b01      	ldr	r3, [pc, #4]	; (82fc8 <vTaskMissedYield+0x8>)
   82fc4:	601a      	str	r2, [r3, #0]
   82fc6:	4770      	bx	lr
   82fc8:	20078450 	.word	0x20078450

00082fcc <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   82fcc:	4b01      	ldr	r3, [pc, #4]	; (82fd4 <xTaskGetCurrentTaskHandle+0x8>)
   82fce:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   82fd0:	4770      	bx	lr
   82fd2:	bf00      	nop
   82fd4:	20078414 	.word	0x20078414

00082fd8 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
   82fd8:	4b05      	ldr	r3, [pc, #20]	; (82ff0 <xTaskGetSchedulerState+0x18>)
   82fda:	681b      	ldr	r3, [r3, #0]
   82fdc:	b133      	cbz	r3, 82fec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82fde:	4b05      	ldr	r3, [pc, #20]	; (82ff4 <xTaskGetSchedulerState+0x1c>)
   82fe0:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
   82fe2:	2b00      	cmp	r3, #0
   82fe4:	bf14      	ite	ne
   82fe6:	2002      	movne	r0, #2
   82fe8:	2001      	moveq	r0, #1
   82fea:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   82fec:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
   82fee:	4770      	bx	lr
   82ff0:	20078328 	.word	0x20078328
   82ff4:	20078410 	.word	0x20078410

00082ff8 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
   82ff8:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   82ffa:	4604      	mov	r4, r0
   82ffc:	2800      	cmp	r0, #0
   82ffe:	d02e      	beq.n	8305e <vTaskPriorityInherit+0x66>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   83000:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   83002:	4a17      	ldr	r2, [pc, #92]	; (83060 <vTaskPriorityInherit+0x68>)
   83004:	6812      	ldr	r2, [r2, #0]
   83006:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   83008:	4293      	cmp	r3, r2
   8300a:	d228      	bcs.n	8305e <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   8300c:	4a14      	ldr	r2, [pc, #80]	; (83060 <vTaskPriorityInherit+0x68>)
   8300e:	6812      	ldr	r2, [r2, #0]
   83010:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   83012:	f1c2 0209 	rsb	r2, r2, #9
   83016:	6182      	str	r2, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   83018:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8301c:	4a11      	ldr	r2, [pc, #68]	; (83064 <vTaskPriorityInherit+0x6c>)
   8301e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   83022:	6942      	ldr	r2, [r0, #20]
   83024:	429a      	cmp	r2, r3
   83026:	d116      	bne.n	83056 <vTaskPriorityInherit+0x5e>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   83028:	1d05      	adds	r5, r0, #4
   8302a:	4628      	mov	r0, r5
   8302c:	4b0e      	ldr	r3, [pc, #56]	; (83068 <vTaskPriorityInherit+0x70>)
   8302e:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   83030:	4b0b      	ldr	r3, [pc, #44]	; (83060 <vTaskPriorityInherit+0x68>)
   83032:	681b      	ldr	r3, [r3, #0]
   83034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   83036:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   83038:	4a0c      	ldr	r2, [pc, #48]	; (8306c <vTaskPriorityInherit+0x74>)
   8303a:	6812      	ldr	r2, [r2, #0]
   8303c:	4293      	cmp	r3, r2
   8303e:	bf84      	itt	hi
   83040:	4a0a      	ldrhi	r2, [pc, #40]	; (8306c <vTaskPriorityInherit+0x74>)
   83042:	6013      	strhi	r3, [r2, #0]
   83044:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   83048:	4806      	ldr	r0, [pc, #24]	; (83064 <vTaskPriorityInherit+0x6c>)
   8304a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   8304e:	4629      	mov	r1, r5
   83050:	4b07      	ldr	r3, [pc, #28]	; (83070 <vTaskPriorityInherit+0x78>)
   83052:	4798      	blx	r3
   83054:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   83056:	4b02      	ldr	r3, [pc, #8]	; (83060 <vTaskPriorityInherit+0x68>)
   83058:	681b      	ldr	r3, [r3, #0]
   8305a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8305c:	62c3      	str	r3, [r0, #44]	; 0x2c
   8305e:	bd38      	pop	{r3, r4, r5, pc}
   83060:	20078414 	.word	0x20078414
   83064:	2007835c 	.word	0x2007835c
   83068:	00081f0d 	.word	0x00081f0d
   8306c:	20078358 	.word	0x20078358
   83070:	00081eb5 	.word	0x00081eb5

00083074 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
   83074:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   83076:	4604      	mov	r4, r0
   83078:	b1d0      	cbz	r0, 830b0 <vTaskPriorityDisinherit+0x3c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   8307a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   8307c:	6c83      	ldr	r3, [r0, #72]	; 0x48
   8307e:	429a      	cmp	r2, r3
   83080:	d016      	beq.n	830b0 <vTaskPriorityDisinherit+0x3c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   83082:	1d05      	adds	r5, r0, #4
   83084:	4628      	mov	r0, r5
   83086:	4b0b      	ldr	r3, [pc, #44]	; (830b4 <vTaskPriorityDisinherit+0x40>)
   83088:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
   8308a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8308c:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   8308e:	f1c3 0209 	rsb	r2, r3, #9
   83092:	61a2      	str	r2, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   83094:	4a08      	ldr	r2, [pc, #32]	; (830b8 <vTaskPriorityDisinherit+0x44>)
   83096:	6812      	ldr	r2, [r2, #0]
   83098:	4293      	cmp	r3, r2
   8309a:	bf84      	itt	hi
   8309c:	4a06      	ldrhi	r2, [pc, #24]	; (830b8 <vTaskPriorityDisinherit+0x44>)
   8309e:	6013      	strhi	r3, [r2, #0]
   830a0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   830a4:	4805      	ldr	r0, [pc, #20]	; (830bc <vTaskPriorityDisinherit+0x48>)
   830a6:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   830aa:	4629      	mov	r1, r5
   830ac:	4b04      	ldr	r3, [pc, #16]	; (830c0 <vTaskPriorityDisinherit+0x4c>)
   830ae:	4798      	blx	r3
   830b0:	bd38      	pop	{r3, r4, r5, pc}
   830b2:	bf00      	nop
   830b4:	00081f0d 	.word	0x00081f0d
   830b8:	20078358 	.word	0x20078358
   830bc:	2007835c 	.word	0x2007835c
   830c0:	00081eb5 	.word	0x00081eb5

000830c4 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
   830c4:	b510      	push	{r4, lr}
   830c6:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   830c8:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   830ca:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
   830cc:	4291      	cmp	r1, r2
   830ce:	d80a      	bhi.n	830e6 <prvInsertTimerInActiveList+0x22>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
   830d0:	1ad2      	subs	r2, r2, r3
   830d2:	6981      	ldr	r1, [r0, #24]
   830d4:	428a      	cmp	r2, r1
   830d6:	d211      	bcs.n	830fc <prvInsertTimerInActiveList+0x38>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   830d8:	4b0a      	ldr	r3, [pc, #40]	; (83104 <prvInsertTimerInActiveList+0x40>)
   830da:	6818      	ldr	r0, [r3, #0]
   830dc:	1d21      	adds	r1, r4, #4
   830de:	4b0a      	ldr	r3, [pc, #40]	; (83108 <prvInsertTimerInActiveList+0x44>)
   830e0:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   830e2:	2000      	movs	r0, #0
   830e4:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   830e6:	429a      	cmp	r2, r3
   830e8:	d201      	bcs.n	830ee <prvInsertTimerInActiveList+0x2a>
   830ea:	4299      	cmp	r1, r3
   830ec:	d208      	bcs.n	83100 <prvInsertTimerInActiveList+0x3c>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   830ee:	4b07      	ldr	r3, [pc, #28]	; (8310c <prvInsertTimerInActiveList+0x48>)
   830f0:	6818      	ldr	r0, [r3, #0]
   830f2:	1d21      	adds	r1, r4, #4
   830f4:	4b04      	ldr	r3, [pc, #16]	; (83108 <prvInsertTimerInActiveList+0x44>)
   830f6:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   830f8:	2000      	movs	r0, #0
   830fa:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   830fc:	2001      	movs	r0, #1
   830fe:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   83100:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
   83102:	bd10      	pop	{r4, pc}
   83104:	20078490 	.word	0x20078490
   83108:	00081ed1 	.word	0x00081ed1
   8310c:	2007845c 	.word	0x2007845c

00083110 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   83110:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   83112:	4b0d      	ldr	r3, [pc, #52]	; (83148 <prvCheckForValidListAndQueue+0x38>)
   83114:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   83116:	4b0d      	ldr	r3, [pc, #52]	; (8314c <prvCheckForValidListAndQueue+0x3c>)
   83118:	681b      	ldr	r3, [r3, #0]
   8311a:	b98b      	cbnz	r3, 83140 <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
   8311c:	4d0c      	ldr	r5, [pc, #48]	; (83150 <prvCheckForValidListAndQueue+0x40>)
   8311e:	4628      	mov	r0, r5
   83120:	4e0c      	ldr	r6, [pc, #48]	; (83154 <prvCheckForValidListAndQueue+0x44>)
   83122:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   83124:	4c0c      	ldr	r4, [pc, #48]	; (83158 <prvCheckForValidListAndQueue+0x48>)
   83126:	4620      	mov	r0, r4
   83128:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   8312a:	4b0c      	ldr	r3, [pc, #48]	; (8315c <prvCheckForValidListAndQueue+0x4c>)
   8312c:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   8312e:	4b0c      	ldr	r3, [pc, #48]	; (83160 <prvCheckForValidListAndQueue+0x50>)
   83130:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   83132:	2005      	movs	r0, #5
   83134:	210c      	movs	r1, #12
   83136:	2200      	movs	r2, #0
   83138:	4b0a      	ldr	r3, [pc, #40]	; (83164 <prvCheckForValidListAndQueue+0x54>)
   8313a:	4798      	blx	r3
   8313c:	4b03      	ldr	r3, [pc, #12]	; (8314c <prvCheckForValidListAndQueue+0x3c>)
   8313e:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
   83140:	4b09      	ldr	r3, [pc, #36]	; (83168 <prvCheckForValidListAndQueue+0x58>)
   83142:	4798      	blx	r3
   83144:	bd70      	pop	{r4, r5, r6, pc}
   83146:	bf00      	nop
   83148:	00081fa5 	.word	0x00081fa5
   8314c:	2007848c 	.word	0x2007848c
   83150:	20078460 	.word	0x20078460
   83154:	00081e95 	.word	0x00081e95
   83158:	20078474 	.word	0x20078474
   8315c:	2007845c 	.word	0x2007845c
   83160:	20078490 	.word	0x20078490
   83164:	0008237d 	.word	0x0008237d
   83168:	00081fc5 	.word	0x00081fc5

0008316c <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
   8316c:	b510      	push	{r4, lr}
   8316e:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   83170:	4b0b      	ldr	r3, [pc, #44]	; (831a0 <xTimerCreateTimerTask+0x34>)
   83172:	4798      	blx	r3

	if( xTimerQueue != NULL )
   83174:	4b0b      	ldr	r3, [pc, #44]	; (831a4 <xTimerCreateTimerTask+0x38>)
   83176:	681b      	ldr	r3, [r3, #0]
   83178:	b163      	cbz	r3, 83194 <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   8317a:	2308      	movs	r3, #8
   8317c:	9300      	str	r3, [sp, #0]
   8317e:	2300      	movs	r3, #0
   83180:	9301      	str	r3, [sp, #4]
   83182:	9302      	str	r3, [sp, #8]
   83184:	9303      	str	r3, [sp, #12]
   83186:	4808      	ldr	r0, [pc, #32]	; (831a8 <xTimerCreateTimerTask+0x3c>)
   83188:	4908      	ldr	r1, [pc, #32]	; (831ac <xTimerCreateTimerTask+0x40>)
   8318a:	f44f 7282 	mov.w	r2, #260	; 0x104
   8318e:	4c08      	ldr	r4, [pc, #32]	; (831b0 <xTimerCreateTimerTask+0x44>)
   83190:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
   83192:	b918      	cbnz	r0, 8319c <xTimerCreateTimerTask+0x30>
   83194:	4b07      	ldr	r3, [pc, #28]	; (831b4 <xTimerCreateTimerTask+0x48>)
   83196:	4798      	blx	r3
   83198:	bf00      	nop
   8319a:	e7fd      	b.n	83198 <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
   8319c:	b004      	add	sp, #16
   8319e:	bd10      	pop	{r4, pc}
   831a0:	00083111 	.word	0x00083111
   831a4:	2007848c 	.word	0x2007848c
   831a8:	000832c1 	.word	0x000832c1
   831ac:	00086e8c 	.word	0x00086e8c
   831b0:	00082781 	.word	0x00082781
   831b4:	00081f95 	.word	0x00081f95

000831b8 <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
   831b8:	b510      	push	{r4, lr}
   831ba:	b084      	sub	sp, #16
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   831bc:	4c0f      	ldr	r4, [pc, #60]	; (831fc <xTimerGenericCommand+0x44>)
   831be:	6824      	ldr	r4, [r4, #0]
   831c0:	b1c4      	cbz	r4, 831f4 <xTimerGenericCommand+0x3c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   831c2:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   831c4:	9202      	str	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   831c6:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   831c8:	b96b      	cbnz	r3, 831e6 <xTimerGenericCommand+0x2e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   831ca:	4b0d      	ldr	r3, [pc, #52]	; (83200 <xTimerGenericCommand+0x48>)
   831cc:	4798      	blx	r3
   831ce:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   831d0:	4b0a      	ldr	r3, [pc, #40]	; (831fc <xTimerGenericCommand+0x44>)
   831d2:	6818      	ldr	r0, [r3, #0]
   831d4:	a901      	add	r1, sp, #4
   831d6:	bf07      	ittee	eq
   831d8:	9a06      	ldreq	r2, [sp, #24]
   831da:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   831dc:	2200      	movne	r2, #0
   831de:	4613      	movne	r3, r2
   831e0:	4c08      	ldr	r4, [pc, #32]	; (83204 <xTimerGenericCommand+0x4c>)
   831e2:	47a0      	blx	r4
   831e4:	e007      	b.n	831f6 <xTimerGenericCommand+0x3e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   831e6:	4620      	mov	r0, r4
   831e8:	a901      	add	r1, sp, #4
   831ea:	461a      	mov	r2, r3
   831ec:	2300      	movs	r3, #0
   831ee:	4c06      	ldr	r4, [pc, #24]	; (83208 <xTimerGenericCommand+0x50>)
   831f0:	47a0      	blx	r4
   831f2:	e000      	b.n	831f6 <xTimerGenericCommand+0x3e>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
   831f4:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
   831f6:	b004      	add	sp, #16
   831f8:	bd10      	pop	{r4, pc}
   831fa:	bf00      	nop
   831fc:	2007848c 	.word	0x2007848c
   83200:	00082fd9 	.word	0x00082fd9
   83204:	000823d5 	.word	0x000823d5
   83208:	000824f1 	.word	0x000824f1

0008320c <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
   8320c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83210:	b082      	sub	sp, #8
   83212:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
   83214:	4b22      	ldr	r3, [pc, #136]	; (832a0 <prvSampleTimeNow+0x94>)
   83216:	4798      	blx	r3
   83218:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
   8321a:	4b22      	ldr	r3, [pc, #136]	; (832a4 <prvSampleTimeNow+0x98>)
   8321c:	681b      	ldr	r3, [r3, #0]
   8321e:	4298      	cmp	r0, r3
   83220:	d234      	bcs.n	8328c <prvSampleTimeNow+0x80>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   83222:	4e21      	ldr	r6, [pc, #132]	; (832a8 <prvSampleTimeNow+0x9c>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
   83224:	4f21      	ldr	r7, [pc, #132]	; (832ac <prvSampleTimeNow+0xa0>)
   83226:	e024      	b.n	83272 <prvSampleTimeNow+0x66>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   83228:	68da      	ldr	r2, [r3, #12]
   8322a:	f8d2 a000 	ldr.w	sl, [r2]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   8322e:	68db      	ldr	r3, [r3, #12]
   83230:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   83232:	1d25      	adds	r5, r4, #4
   83234:	4628      	mov	r0, r5
   83236:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   83238:	6a63      	ldr	r3, [r4, #36]	; 0x24
   8323a:	4620      	mov	r0, r4
   8323c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   8323e:	69e3      	ldr	r3, [r4, #28]
   83240:	2b01      	cmp	r3, #1
   83242:	d116      	bne.n	83272 <prvSampleTimeNow+0x66>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   83244:	69a3      	ldr	r3, [r4, #24]
   83246:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
   83248:	4553      	cmp	r3, sl
   8324a:	d906      	bls.n	8325a <prvSampleTimeNow+0x4e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   8324c:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   8324e:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   83250:	6830      	ldr	r0, [r6, #0]
   83252:	4629      	mov	r1, r5
   83254:	4b16      	ldr	r3, [pc, #88]	; (832b0 <prvSampleTimeNow+0xa4>)
   83256:	4798      	blx	r3
   83258:	e00b      	b.n	83272 <prvSampleTimeNow+0x66>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   8325a:	2300      	movs	r3, #0
   8325c:	9300      	str	r3, [sp, #0]
   8325e:	4620      	mov	r0, r4
   83260:	4619      	mov	r1, r3
   83262:	4652      	mov	r2, sl
   83264:	4c13      	ldr	r4, [pc, #76]	; (832b4 <prvSampleTimeNow+0xa8>)
   83266:	47a0      	blx	r4
				configASSERT( xResult );
   83268:	b918      	cbnz	r0, 83272 <prvSampleTimeNow+0x66>
   8326a:	4b13      	ldr	r3, [pc, #76]	; (832b8 <prvSampleTimeNow+0xac>)
   8326c:	4798      	blx	r3
   8326e:	bf00      	nop
   83270:	e7fd      	b.n	8326e <prvSampleTimeNow+0x62>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   83272:	6833      	ldr	r3, [r6, #0]
   83274:	681a      	ldr	r2, [r3, #0]
   83276:	2a00      	cmp	r2, #0
   83278:	d1d6      	bne.n	83228 <prvSampleTimeNow+0x1c>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
   8327a:	4a10      	ldr	r2, [pc, #64]	; (832bc <prvSampleTimeNow+0xb0>)
   8327c:	6811      	ldr	r1, [r2, #0]
   8327e:	480a      	ldr	r0, [pc, #40]	; (832a8 <prvSampleTimeNow+0x9c>)
   83280:	6001      	str	r1, [r0, #0]
	pxOverflowTimerList = pxTemp;
   83282:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
   83284:	2301      	movs	r3, #1
   83286:	f8c9 3000 	str.w	r3, [r9]
   8328a:	e002      	b.n	83292 <prvSampleTimeNow+0x86>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   8328c:	2300      	movs	r3, #0
   8328e:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
   83292:	4b04      	ldr	r3, [pc, #16]	; (832a4 <prvSampleTimeNow+0x98>)
   83294:	f8c3 8000 	str.w	r8, [r3]

	return xTimeNow;
}
   83298:	4640      	mov	r0, r8
   8329a:	b002      	add	sp, #8
   8329c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   832a0:	00082a01 	.word	0x00082a01
   832a4:	20078488 	.word	0x20078488
   832a8:	2007845c 	.word	0x2007845c
   832ac:	00081f0d 	.word	0x00081f0d
   832b0:	00081ed1 	.word	0x00081ed1
   832b4:	000831b9 	.word	0x000831b9
   832b8:	00081f95 	.word	0x00081f95
   832bc:	20078490 	.word	0x20078490

000832c0 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   832c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   832c4:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   832c6:	4d4d      	ldr	r5, [pc, #308]	; (833fc <prvTimerTask+0x13c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
   832c8:	f8df 8160 	ldr.w	r8, [pc, #352]	; 8342c <prvTimerTask+0x16c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   832cc:	4b4c      	ldr	r3, [pc, #304]	; (83400 <prvTimerTask+0x140>)
   832ce:	681b      	ldr	r3, [r3, #0]
   832d0:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   832d2:	2a00      	cmp	r2, #0
   832d4:	f000 8087 	beq.w	833e6 <prvTimerTask+0x126>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   832d8:	68db      	ldr	r3, [r3, #12]
   832da:	681e      	ldr	r6, [r3, #0]
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   832dc:	4b49      	ldr	r3, [pc, #292]	; (83404 <prvTimerTask+0x144>)
   832de:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   832e0:	a803      	add	r0, sp, #12
   832e2:	4b49      	ldr	r3, [pc, #292]	; (83408 <prvTimerTask+0x148>)
   832e4:	4798      	blx	r3
   832e6:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   832e8:	9b03      	ldr	r3, [sp, #12]
   832ea:	2b00      	cmp	r3, #0
   832ec:	d130      	bne.n	83350 <prvTimerTask+0x90>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   832ee:	4286      	cmp	r6, r0
   832f0:	d824      	bhi.n	8333c <prvTimerTask+0x7c>
			{
				xTaskResumeAll();
   832f2:	4b46      	ldr	r3, [pc, #280]	; (8340c <prvTimerTask+0x14c>)
   832f4:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   832f6:	4b42      	ldr	r3, [pc, #264]	; (83400 <prvTimerTask+0x140>)
   832f8:	681b      	ldr	r3, [r3, #0]
   832fa:	68db      	ldr	r3, [r3, #12]
   832fc:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   832fe:	1d20      	adds	r0, r4, #4
   83300:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   83302:	69e3      	ldr	r3, [r4, #28]
   83304:	2b01      	cmp	r3, #1
   83306:	d114      	bne.n	83332 <prvTimerTask+0x72>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   83308:	69a1      	ldr	r1, [r4, #24]
   8330a:	4620      	mov	r0, r4
   8330c:	4431      	add	r1, r6
   8330e:	463a      	mov	r2, r7
   83310:	4633      	mov	r3, r6
   83312:	4f3f      	ldr	r7, [pc, #252]	; (83410 <prvTimerTask+0x150>)
   83314:	47b8      	blx	r7
   83316:	2801      	cmp	r0, #1
   83318:	d10b      	bne.n	83332 <prvTimerTask+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   8331a:	2300      	movs	r3, #0
   8331c:	9300      	str	r3, [sp, #0]
   8331e:	4620      	mov	r0, r4
   83320:	4619      	mov	r1, r3
   83322:	4632      	mov	r2, r6
   83324:	4e3b      	ldr	r6, [pc, #236]	; (83414 <prvTimerTask+0x154>)
   83326:	47b0      	blx	r6
			configASSERT( xResult );
   83328:	b918      	cbnz	r0, 83332 <prvTimerTask+0x72>
   8332a:	4b3b      	ldr	r3, [pc, #236]	; (83418 <prvTimerTask+0x158>)
   8332c:	4798      	blx	r3
   8332e:	bf00      	nop
   83330:	e7fd      	b.n	8332e <prvTimerTask+0x6e>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   83332:	6a63      	ldr	r3, [r4, #36]	; 0x24
   83334:	4620      	mov	r0, r4
   83336:	4798      	blx	r3
   83338:	e00c      	b.n	83354 <prvTimerTask+0x94>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
   8333a:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   8333c:	6828      	ldr	r0, [r5, #0]
   8333e:	1bf1      	subs	r1, r6, r7
   83340:	4b36      	ldr	r3, [pc, #216]	; (8341c <prvTimerTask+0x15c>)
   83342:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   83344:	4b31      	ldr	r3, [pc, #196]	; (8340c <prvTimerTask+0x14c>)
   83346:	4798      	blx	r3
   83348:	b920      	cbnz	r0, 83354 <prvTimerTask+0x94>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   8334a:	4b35      	ldr	r3, [pc, #212]	; (83420 <prvTimerTask+0x160>)
   8334c:	4798      	blx	r3
   8334e:	e001      	b.n	83354 <prvTimerTask+0x94>
				}
			}
		}
		else
		{
			xTaskResumeAll();
   83350:	4b2e      	ldr	r3, [pc, #184]	; (8340c <prvTimerTask+0x14c>)
   83352:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   83354:	a802      	add	r0, sp, #8
   83356:	4b2c      	ldr	r3, [pc, #176]	; (83408 <prvTimerTask+0x148>)
   83358:	4798      	blx	r3
   8335a:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   8335c:	4e31      	ldr	r6, [pc, #196]	; (83424 <prvTimerTask+0x164>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   8335e:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 83410 <prvTimerTask+0x150>
   83362:	e038      	b.n	833d6 <prvTimerTask+0x116>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
   83364:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
   83366:	b11c      	cbz	r4, 83370 <prvTimerTask+0xb0>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   83368:	6961      	ldr	r1, [r4, #20]
   8336a:	b109      	cbz	r1, 83370 <prvTimerTask+0xb0>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   8336c:	1d20      	adds	r0, r4, #4
   8336e:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
   83370:	9903      	ldr	r1, [sp, #12]
   83372:	2902      	cmp	r1, #2
   83374:	d01f      	beq.n	833b6 <prvTimerTask+0xf6>
   83376:	2903      	cmp	r1, #3
   83378:	d02a      	beq.n	833d0 <prvTimerTask+0x110>
   8337a:	2900      	cmp	r1, #0
   8337c:	d12b      	bne.n	833d6 <prvTimerTask+0x116>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
   8337e:	9b04      	ldr	r3, [sp, #16]
   83380:	69a1      	ldr	r1, [r4, #24]
   83382:	4620      	mov	r0, r4
   83384:	4419      	add	r1, r3
   83386:	463a      	mov	r2, r7
   83388:	47c8      	blx	r9
   8338a:	2801      	cmp	r0, #1
   8338c:	d123      	bne.n	833d6 <prvTimerTask+0x116>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   8338e:	6a63      	ldr	r3, [r4, #36]	; 0x24
   83390:	4620      	mov	r0, r4
   83392:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   83394:	69e3      	ldr	r3, [r4, #28]
   83396:	2b01      	cmp	r3, #1
   83398:	d11d      	bne.n	833d6 <prvTimerTask+0x116>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   8339a:	69a2      	ldr	r2, [r4, #24]
   8339c:	2300      	movs	r3, #0
   8339e:	9300      	str	r3, [sp, #0]
   833a0:	4620      	mov	r0, r4
   833a2:	4619      	mov	r1, r3
   833a4:	9c04      	ldr	r4, [sp, #16]
   833a6:	4422      	add	r2, r4
   833a8:	4c1a      	ldr	r4, [pc, #104]	; (83414 <prvTimerTask+0x154>)
   833aa:	47a0      	blx	r4
						configASSERT( xResult );
   833ac:	b998      	cbnz	r0, 833d6 <prvTimerTask+0x116>
   833ae:	4b1a      	ldr	r3, [pc, #104]	; (83418 <prvTimerTask+0x158>)
   833b0:	4798      	blx	r3
   833b2:	bf00      	nop
   833b4:	e7fd      	b.n	833b2 <prvTimerTask+0xf2>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
   833b6:	9904      	ldr	r1, [sp, #16]
   833b8:	61a1      	str	r1, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   833ba:	b919      	cbnz	r1, 833c4 <prvTimerTask+0x104>
   833bc:	4b16      	ldr	r3, [pc, #88]	; (83418 <prvTimerTask+0x158>)
   833be:	4798      	blx	r3
   833c0:	bf00      	nop
   833c2:	e7fd      	b.n	833c0 <prvTimerTask+0x100>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   833c4:	4620      	mov	r0, r4
   833c6:	4439      	add	r1, r7
   833c8:	463a      	mov	r2, r7
   833ca:	463b      	mov	r3, r7
   833cc:	47c8      	blx	r9
   833ce:	e002      	b.n	833d6 <prvTimerTask+0x116>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
   833d0:	4620      	mov	r0, r4
   833d2:	4b15      	ldr	r3, [pc, #84]	; (83428 <prvTimerTask+0x168>)
   833d4:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   833d6:	6828      	ldr	r0, [r5, #0]
   833d8:	a903      	add	r1, sp, #12
   833da:	2200      	movs	r2, #0
   833dc:	4613      	mov	r3, r2
   833de:	47b0      	blx	r6
   833e0:	2800      	cmp	r0, #0
   833e2:	d1bf      	bne.n	83364 <prvTimerTask+0xa4>
   833e4:	e772      	b.n	832cc <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   833e6:	4b07      	ldr	r3, [pc, #28]	; (83404 <prvTimerTask+0x144>)
   833e8:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   833ea:	a803      	add	r0, sp, #12
   833ec:	4b06      	ldr	r3, [pc, #24]	; (83408 <prvTimerTask+0x148>)
   833ee:	4798      	blx	r3
   833f0:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   833f2:	9b03      	ldr	r3, [sp, #12]
   833f4:	2b00      	cmp	r3, #0
   833f6:	d0a0      	beq.n	8333a <prvTimerTask+0x7a>
   833f8:	e7aa      	b.n	83350 <prvTimerTask+0x90>
   833fa:	bf00      	nop
   833fc:	2007848c 	.word	0x2007848c
   83400:	2007845c 	.word	0x2007845c
   83404:	000829f1 	.word	0x000829f1
   83408:	0008320d 	.word	0x0008320d
   8340c:	00082b41 	.word	0x00082b41
   83410:	000830c5 	.word	0x000830c5
   83414:	000831b9 	.word	0x000831b9
   83418:	00081f95 	.word	0x00081f95
   8341c:	000826dd 	.word	0x000826dd
   83420:	00081f85 	.word	0x00081f85
   83424:	00082581 	.word	0x00082581
   83428:	000821b5 	.word	0x000821b5
   8342c:	00081f0d 	.word	0x00081f0d

00083430 <USART0_Handler>:
#if SAMD || SAMR21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   83430:	b500      	push	{lr}
   83432:	b083      	sub	sp, #12
	uint8_t temp;
#if SAMD || SAMR21
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
   83434:	4813      	ldr	r0, [pc, #76]	; (83484 <USART0_Handler+0x54>)
   83436:	f10d 0107 	add.w	r1, sp, #7
   8343a:	2201      	movs	r2, #1
   8343c:	4b12      	ldr	r3, [pc, #72]	; (83488 <USART0_Handler+0x58>)
   8343e:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   83440:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   83442:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   83446:	2200      	movs	r2, #0
   83448:	4b10      	ldr	r3, [pc, #64]	; (8348c <USART0_Handler+0x5c>)
   8344a:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */
	serial_rx_count++;
   8344c:	4b10      	ldr	r3, [pc, #64]	; (83490 <USART0_Handler+0x60>)
   8344e:	781a      	ldrb	r2, [r3, #0]
   83450:	3201      	adds	r2, #1
   83452:	701a      	strb	r2, [r3, #0]

	serial_rx_buf[serial_rx_buf_tail] = temp;
   83454:	4b0f      	ldr	r3, [pc, #60]	; (83494 <USART0_Handler+0x64>)
   83456:	781b      	ldrb	r3, [r3, #0]
   83458:	f89d 1007 	ldrb.w	r1, [sp, #7]
   8345c:	4a0e      	ldr	r2, [pc, #56]	; (83498 <USART0_Handler+0x68>)
   8345e:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   83460:	2b9b      	cmp	r3, #155	; 0x9b
   83462:	d103      	bne.n	8346c <USART0_Handler+0x3c>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   83464:	2200      	movs	r2, #0
   83466:	4b0b      	ldr	r3, [pc, #44]	; (83494 <USART0_Handler+0x64>)
   83468:	701a      	strb	r2, [r3, #0]
   8346a:	e002      	b.n	83472 <USART0_Handler+0x42>
	} else {
		serial_rx_buf_tail++;
   8346c:	3301      	adds	r3, #1
   8346e:	4a09      	ldr	r2, [pc, #36]	; (83494 <USART0_Handler+0x64>)
   83470:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   83472:	2201      	movs	r2, #1
   83474:	4b05      	ldr	r3, [pc, #20]	; (8348c <USART0_Handler+0x5c>)
   83476:	701a      	strb	r2, [r3, #0]
   83478:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   8347c:	b662      	cpsie	i
}
   8347e:	b003      	add	sp, #12
   83480:	f85d fb04 	ldr.w	pc, [sp], #4
   83484:	40098000 	.word	0x40098000
   83488:	00081285 	.word	0x00081285
   8348c:	2007013c 	.word	0x2007013c
   83490:	20078531 	.word	0x20078531
   83494:	20078530 	.word	0x20078530
   83498:	20078494 	.word	0x20078494

0008349c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   8349c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8349e:	b083      	sub	sp, #12
   834a0:	4604      	mov	r4, r0
   834a2:	460d      	mov	r5, r1
	uint32_t val = 0;
   834a4:	2300      	movs	r3, #0
   834a6:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   834a8:	4b1f      	ldr	r3, [pc, #124]	; (83528 <usart_serial_getchar+0x8c>)
   834aa:	4298      	cmp	r0, r3
   834ac:	d107      	bne.n	834be <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   834ae:	461f      	mov	r7, r3
   834b0:	4e1e      	ldr	r6, [pc, #120]	; (8352c <usart_serial_getchar+0x90>)
   834b2:	4638      	mov	r0, r7
   834b4:	4629      	mov	r1, r5
   834b6:	47b0      	blx	r6
   834b8:	2800      	cmp	r0, #0
   834ba:	d1fa      	bne.n	834b2 <usart_serial_getchar+0x16>
   834bc:	e019      	b.n	834f2 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   834be:	4b1c      	ldr	r3, [pc, #112]	; (83530 <usart_serial_getchar+0x94>)
   834c0:	4298      	cmp	r0, r3
   834c2:	d109      	bne.n	834d8 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   834c4:	461f      	mov	r7, r3
   834c6:	4e1b      	ldr	r6, [pc, #108]	; (83534 <usart_serial_getchar+0x98>)
   834c8:	4638      	mov	r0, r7
   834ca:	a901      	add	r1, sp, #4
   834cc:	47b0      	blx	r6
   834ce:	2800      	cmp	r0, #0
   834d0:	d1fa      	bne.n	834c8 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   834d2:	9b01      	ldr	r3, [sp, #4]
   834d4:	702b      	strb	r3, [r5, #0]
   834d6:	e019      	b.n	8350c <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   834d8:	4b17      	ldr	r3, [pc, #92]	; (83538 <usart_serial_getchar+0x9c>)
   834da:	4298      	cmp	r0, r3
   834dc:	d109      	bne.n	834f2 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   834de:	461e      	mov	r6, r3
   834e0:	4c14      	ldr	r4, [pc, #80]	; (83534 <usart_serial_getchar+0x98>)
   834e2:	4630      	mov	r0, r6
   834e4:	a901      	add	r1, sp, #4
   834e6:	47a0      	blx	r4
   834e8:	2800      	cmp	r0, #0
   834ea:	d1fa      	bne.n	834e2 <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   834ec:	9b01      	ldr	r3, [sp, #4]
   834ee:	702b      	strb	r3, [r5, #0]
   834f0:	e018      	b.n	83524 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   834f2:	4b12      	ldr	r3, [pc, #72]	; (8353c <usart_serial_getchar+0xa0>)
   834f4:	429c      	cmp	r4, r3
   834f6:	d109      	bne.n	8350c <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   834f8:	461e      	mov	r6, r3
   834fa:	4c0e      	ldr	r4, [pc, #56]	; (83534 <usart_serial_getchar+0x98>)
   834fc:	4630      	mov	r0, r6
   834fe:	a901      	add	r1, sp, #4
   83500:	47a0      	blx	r4
   83502:	2800      	cmp	r0, #0
   83504:	d1fa      	bne.n	834fc <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   83506:	9b01      	ldr	r3, [sp, #4]
   83508:	702b      	strb	r3, [r5, #0]
   8350a:	e00b      	b.n	83524 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   8350c:	4b0c      	ldr	r3, [pc, #48]	; (83540 <usart_serial_getchar+0xa4>)
   8350e:	429c      	cmp	r4, r3
   83510:	d108      	bne.n	83524 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   83512:	461e      	mov	r6, r3
   83514:	4c07      	ldr	r4, [pc, #28]	; (83534 <usart_serial_getchar+0x98>)
   83516:	4630      	mov	r0, r6
   83518:	a901      	add	r1, sp, #4
   8351a:	47a0      	blx	r4
   8351c:	2800      	cmp	r0, #0
   8351e:	d1fa      	bne.n	83516 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   83520:	9b01      	ldr	r3, [sp, #4]
   83522:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   83524:	b003      	add	sp, #12
   83526:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83528:	400e0800 	.word	0x400e0800
   8352c:	00081c35 	.word	0x00081c35
   83530:	40098000 	.word	0x40098000
   83534:	00081c5d 	.word	0x00081c5d
   83538:	4009c000 	.word	0x4009c000
   8353c:	400a0000 	.word	0x400a0000
   83540:	400a4000 	.word	0x400a4000

00083544 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   83544:	b570      	push	{r4, r5, r6, lr}
   83546:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   83548:	4b21      	ldr	r3, [pc, #132]	; (835d0 <usart_serial_putchar+0x8c>)
   8354a:	4298      	cmp	r0, r3
   8354c:	d107      	bne.n	8355e <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   8354e:	461e      	mov	r6, r3
   83550:	4d20      	ldr	r5, [pc, #128]	; (835d4 <usart_serial_putchar+0x90>)
   83552:	4630      	mov	r0, r6
   83554:	4621      	mov	r1, r4
   83556:	47a8      	blx	r5
   83558:	2800      	cmp	r0, #0
   8355a:	d1fa      	bne.n	83552 <usart_serial_putchar+0xe>
   8355c:	e02b      	b.n	835b6 <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   8355e:	4b1e      	ldr	r3, [pc, #120]	; (835d8 <usart_serial_putchar+0x94>)
   83560:	4298      	cmp	r0, r3
   83562:	d107      	bne.n	83574 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   83564:	461e      	mov	r6, r3
   83566:	4d1d      	ldr	r5, [pc, #116]	; (835dc <usart_serial_putchar+0x98>)
   83568:	4630      	mov	r0, r6
   8356a:	4621      	mov	r1, r4
   8356c:	47a8      	blx	r5
   8356e:	2800      	cmp	r0, #0
   83570:	d1fa      	bne.n	83568 <usart_serial_putchar+0x24>
   83572:	e022      	b.n	835ba <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   83574:	4b1a      	ldr	r3, [pc, #104]	; (835e0 <usart_serial_putchar+0x9c>)
   83576:	4298      	cmp	r0, r3
   83578:	d107      	bne.n	8358a <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   8357a:	461e      	mov	r6, r3
   8357c:	4d17      	ldr	r5, [pc, #92]	; (835dc <usart_serial_putchar+0x98>)
   8357e:	4630      	mov	r0, r6
   83580:	4621      	mov	r1, r4
   83582:	47a8      	blx	r5
   83584:	2800      	cmp	r0, #0
   83586:	d1fa      	bne.n	8357e <usart_serial_putchar+0x3a>
   83588:	e019      	b.n	835be <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8358a:	4b16      	ldr	r3, [pc, #88]	; (835e4 <usart_serial_putchar+0xa0>)
   8358c:	4298      	cmp	r0, r3
   8358e:	d107      	bne.n	835a0 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   83590:	461e      	mov	r6, r3
   83592:	4d12      	ldr	r5, [pc, #72]	; (835dc <usart_serial_putchar+0x98>)
   83594:	4630      	mov	r0, r6
   83596:	4621      	mov	r1, r4
   83598:	47a8      	blx	r5
   8359a:	2800      	cmp	r0, #0
   8359c:	d1fa      	bne.n	83594 <usart_serial_putchar+0x50>
   8359e:	e010      	b.n	835c2 <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   835a0:	4b11      	ldr	r3, [pc, #68]	; (835e8 <usart_serial_putchar+0xa4>)
   835a2:	4298      	cmp	r0, r3
   835a4:	d10f      	bne.n	835c6 <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   835a6:	461e      	mov	r6, r3
   835a8:	4d0c      	ldr	r5, [pc, #48]	; (835dc <usart_serial_putchar+0x98>)
   835aa:	4630      	mov	r0, r6
   835ac:	4621      	mov	r1, r4
   835ae:	47a8      	blx	r5
   835b0:	2800      	cmp	r0, #0
   835b2:	d1fa      	bne.n	835aa <usart_serial_putchar+0x66>
   835b4:	e009      	b.n	835ca <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   835b6:	2001      	movs	r0, #1
   835b8:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   835ba:	2001      	movs	r0, #1
   835bc:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   835be:	2001      	movs	r0, #1
   835c0:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   835c2:	2001      	movs	r0, #1
   835c4:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   835c6:	2000      	movs	r0, #0
   835c8:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   835ca:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   835cc:	bd70      	pop	{r4, r5, r6, pc}
   835ce:	bf00      	nop
   835d0:	400e0800 	.word	0x400e0800
   835d4:	00081c25 	.word	0x00081c25
   835d8:	40098000 	.word	0x40098000
   835dc:	00081c49 	.word	0x00081c49
   835e0:	4009c000 	.word	0x4009c000
   835e4:	400a0000 	.word	0x400a0000
   835e8:	400a4000 	.word	0x400a4000

000835ec <configureConsole>:
#include "Tasks/TaskPIDRight.h"
#include "PWMFunctions/PWMFunctions.h"

int configureConsole(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
{
   835ec:	b530      	push	{r4, r5, lr}
   835ee:	b085      	sub	sp, #20
   835f0:	2008      	movs	r0, #8
   835f2:	4d13      	ldr	r5, [pc, #76]	; (83640 <configureConsole+0x54>)
   835f4:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   835f6:	4c13      	ldr	r4, [pc, #76]	; (83644 <configureConsole+0x58>)
   835f8:	4b13      	ldr	r3, [pc, #76]	; (83648 <configureConsole+0x5c>)
   835fa:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   835fc:	4a13      	ldr	r2, [pc, #76]	; (8364c <configureConsole+0x60>)
   835fe:	4b14      	ldr	r3, [pc, #80]	; (83650 <configureConsole+0x64>)
   83600:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   83602:	4a14      	ldr	r2, [pc, #80]	; (83654 <configureConsole+0x68>)
   83604:	4b14      	ldr	r3, [pc, #80]	; (83658 <configureConsole+0x6c>)
   83606:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   83608:	4b14      	ldr	r3, [pc, #80]	; (8365c <configureConsole+0x70>)
   8360a:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   8360c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   83610:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   83612:	f44f 6300 	mov.w	r3, #2048	; 0x800
   83616:	9303      	str	r3, [sp, #12]
   83618:	2008      	movs	r0, #8
   8361a:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   8361c:	4620      	mov	r0, r4
   8361e:	a901      	add	r1, sp, #4
   83620:	4b0f      	ldr	r3, [pc, #60]	; (83660 <configureConsole+0x74>)
   83622:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   83624:	4d0f      	ldr	r5, [pc, #60]	; (83664 <configureConsole+0x78>)
   83626:	682b      	ldr	r3, [r5, #0]
   83628:	6898      	ldr	r0, [r3, #8]
   8362a:	2100      	movs	r1, #0
   8362c:	4c0e      	ldr	r4, [pc, #56]	; (83668 <configureConsole+0x7c>)
   8362e:	47a0      	blx	r4
	setbuf(stdin, NULL);
   83630:	682b      	ldr	r3, [r5, #0]
   83632:	6858      	ldr	r0, [r3, #4]
   83634:	2100      	movs	r1, #0
   83636:	47a0      	blx	r4
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);

	/* printf("Console ready\n"); */
	return 0;
}
   83638:	2000      	movs	r0, #0
   8363a:	b005      	add	sp, #20
   8363c:	bd30      	pop	{r4, r5, pc}
   8363e:	bf00      	nop
   83640:	00081999 	.word	0x00081999
   83644:	400e0800 	.word	0x400e0800
   83648:	200785bc 	.word	0x200785bc
   8364c:	00083545 	.word	0x00083545
   83650:	200785b8 	.word	0x200785b8
   83654:	0008349d 	.word	0x0008349d
   83658:	200785b4 	.word	0x200785b4
   8365c:	0501bd00 	.word	0x0501bd00
   83660:	00081bed 	.word	0x00081bed
   83664:	200701b0 	.word	0x200701b0
   83668:	0008387d 	.word	0x0008387d

0008366c <main>:

int main (void)
{
   8366c:	b510      	push	{r4, lr}
   8366e:	b084      	sub	sp, #16
	// Insert system clock initialization code here (sysclk_init()).
	sysclk_init();
   83670:	4b40      	ldr	r3, [pc, #256]	; (83774 <main+0x108>)
   83672:	4798      	blx	r3
	board_init();
   83674:	4b40      	ldr	r3, [pc, #256]	; (83778 <main+0x10c>)
   83676:	4798      	blx	r3
	analogInit();
   83678:	4b40      	ldr	r3, [pc, #256]	; (8377c <main+0x110>)
   8367a:	4798      	blx	r3
	setupUART();
   8367c:	4b40      	ldr	r3, [pc, #256]	; (83780 <main+0x114>)
   8367e:	4798      	blx	r3
	configureConsole();
   83680:	4b40      	ldr	r3, [pc, #256]	; (83784 <main+0x118>)
   83682:	4798      	blx	r3
	delayInit();	
   83684:	4b40      	ldr	r3, [pc, #256]	; (83788 <main+0x11c>)
   83686:	4798      	blx	r3
	configure_tc_LeftWheel();
   83688:	4b40      	ldr	r3, [pc, #256]	; (8378c <main+0x120>)
   8368a:	4798      	blx	r3
	configure_tc_RightWheel();
   8368c:	4b40      	ldr	r3, [pc, #256]	; (83790 <main+0x124>)
   8368e:	4798      	blx	r3
	configure_interrupt_pio_LeftWheel();
   83690:	4b40      	ldr	r3, [pc, #256]	; (83794 <main+0x128>)
   83692:	4798      	blx	r3
	configure_interrupt_pio_RightWheel();
   83694:	4b40      	ldr	r3, [pc, #256]	; (83798 <main+0x12c>)
   83696:	4798      	blx	r3
	PWMInit();
   83698:	4b40      	ldr	r3, [pc, #256]	; (8379c <main+0x130>)
   8369a:	4798      	blx	r3
	*/




	if (xTaskCreate(TaskDriveLeftRight, (const signed char * const) "TaskDriveLeftRight", 1024, NULL, 3, NULL) != pdPASS){
   8369c:	2303      	movs	r3, #3
   8369e:	9300      	str	r3, [sp, #0]
   836a0:	2300      	movs	r3, #0
   836a2:	9301      	str	r3, [sp, #4]
   836a4:	9302      	str	r3, [sp, #8]
   836a6:	9303      	str	r3, [sp, #12]
   836a8:	483d      	ldr	r0, [pc, #244]	; (837a0 <main+0x134>)
   836aa:	493e      	ldr	r1, [pc, #248]	; (837a4 <main+0x138>)
   836ac:	f44f 6280 	mov.w	r2, #1024	; 0x400
   836b0:	4c3d      	ldr	r4, [pc, #244]	; (837a8 <main+0x13c>)
   836b2:	47a0      	blx	r4
   836b4:	2801      	cmp	r0, #1
   836b6:	d002      	beq.n	836be <main+0x52>
		printf("Failed to create TaskDriveLeftRight\n");
   836b8:	483c      	ldr	r0, [pc, #240]	; (837ac <main+0x140>)
   836ba:	4b3d      	ldr	r3, [pc, #244]	; (837b0 <main+0x144>)
   836bc:	4798      	blx	r3
	}
	if (xTaskCreate(TaskMatLab, (const signed char * const) "TaskDriveForward", 1024, NULL, 1, NULL) != pdPASS){
   836be:	2301      	movs	r3, #1
   836c0:	9300      	str	r3, [sp, #0]
   836c2:	2300      	movs	r3, #0
   836c4:	9301      	str	r3, [sp, #4]
   836c6:	9302      	str	r3, [sp, #8]
   836c8:	9303      	str	r3, [sp, #12]
   836ca:	483a      	ldr	r0, [pc, #232]	; (837b4 <main+0x148>)
   836cc:	493a      	ldr	r1, [pc, #232]	; (837b8 <main+0x14c>)
   836ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
   836d2:	4c35      	ldr	r4, [pc, #212]	; (837a8 <main+0x13c>)
   836d4:	47a0      	blx	r4
   836d6:	2801      	cmp	r0, #1
   836d8:	d002      	beq.n	836e0 <main+0x74>
		printf("Failed to create TaskDriveForward\n");
   836da:	4838      	ldr	r0, [pc, #224]	; (837bc <main+0x150>)
   836dc:	4b34      	ldr	r3, [pc, #208]	; (837b0 <main+0x144>)
   836de:	4798      	blx	r3
	}
	if (xTaskCreate(TaskPIDLeft, (const signed char * const) "TaskDriveForward", 1024, NULL, 5, NULL) != pdPASS){
   836e0:	2305      	movs	r3, #5
   836e2:	9300      	str	r3, [sp, #0]
   836e4:	2300      	movs	r3, #0
   836e6:	9301      	str	r3, [sp, #4]
   836e8:	9302      	str	r3, [sp, #8]
   836ea:	9303      	str	r3, [sp, #12]
   836ec:	4834      	ldr	r0, [pc, #208]	; (837c0 <main+0x154>)
   836ee:	4932      	ldr	r1, [pc, #200]	; (837b8 <main+0x14c>)
   836f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
   836f4:	4c2c      	ldr	r4, [pc, #176]	; (837a8 <main+0x13c>)
   836f6:	47a0      	blx	r4
   836f8:	2801      	cmp	r0, #1
   836fa:	d002      	beq.n	83702 <main+0x96>
		printf("Failed to create TaskDriveForward\n");
   836fc:	482f      	ldr	r0, [pc, #188]	; (837bc <main+0x150>)
   836fe:	4b2c      	ldr	r3, [pc, #176]	; (837b0 <main+0x144>)
   83700:	4798      	blx	r3
	}
	if (xTaskCreate(TaskPIDRight, (const signed char * const) "TaskDriveForward", 1024, NULL, 2, NULL) != pdPASS){
   83702:	2302      	movs	r3, #2
   83704:	9300      	str	r3, [sp, #0]
   83706:	2300      	movs	r3, #0
   83708:	9301      	str	r3, [sp, #4]
   8370a:	9302      	str	r3, [sp, #8]
   8370c:	9303      	str	r3, [sp, #12]
   8370e:	482d      	ldr	r0, [pc, #180]	; (837c4 <main+0x158>)
   83710:	4929      	ldr	r1, [pc, #164]	; (837b8 <main+0x14c>)
   83712:	f44f 6280 	mov.w	r2, #1024	; 0x400
   83716:	4c24      	ldr	r4, [pc, #144]	; (837a8 <main+0x13c>)
   83718:	47a0      	blx	r4
   8371a:	2801      	cmp	r0, #1
   8371c:	d002      	beq.n	83724 <main+0xb8>
		printf("Failed to create TaskDriveForward\n");
   8371e:	4827      	ldr	r0, [pc, #156]	; (837bc <main+0x150>)
   83720:	4b23      	ldr	r3, [pc, #140]	; (837b0 <main+0x144>)
   83722:	4798      	blx	r3
	}
	if (xTaskCreate(TaskCalculateLeftWheel, (const signed char * const) "TaskCal", 1024, NULL, 4, NULL) != pdPASS){
   83724:	2304      	movs	r3, #4
   83726:	9300      	str	r3, [sp, #0]
   83728:	2300      	movs	r3, #0
   8372a:	9301      	str	r3, [sp, #4]
   8372c:	9302      	str	r3, [sp, #8]
   8372e:	9303      	str	r3, [sp, #12]
   83730:	4825      	ldr	r0, [pc, #148]	; (837c8 <main+0x15c>)
   83732:	4926      	ldr	r1, [pc, #152]	; (837cc <main+0x160>)
   83734:	f44f 6280 	mov.w	r2, #1024	; 0x400
   83738:	4c1b      	ldr	r4, [pc, #108]	; (837a8 <main+0x13c>)
   8373a:	47a0      	blx	r4
   8373c:	2801      	cmp	r0, #1
   8373e:	d002      	beq.n	83746 <main+0xda>
		printf("Failed to create TaskCalculateLeftWheel\n");
   83740:	4823      	ldr	r0, [pc, #140]	; (837d0 <main+0x164>)
   83742:	4b1b      	ldr	r3, [pc, #108]	; (837b0 <main+0x144>)
   83744:	4798      	blx	r3
	}
	if (xTaskCreate(TaskCalculateRightWheel, (const signed char * const) "TaskCal", 1024, NULL, 5, NULL) != pdPASS){
   83746:	2305      	movs	r3, #5
   83748:	9300      	str	r3, [sp, #0]
   8374a:	2300      	movs	r3, #0
   8374c:	9301      	str	r3, [sp, #4]
   8374e:	9302      	str	r3, [sp, #8]
   83750:	9303      	str	r3, [sp, #12]
   83752:	4820      	ldr	r0, [pc, #128]	; (837d4 <main+0x168>)
   83754:	491d      	ldr	r1, [pc, #116]	; (837cc <main+0x160>)
   83756:	f44f 6280 	mov.w	r2, #1024	; 0x400
   8375a:	4c13      	ldr	r4, [pc, #76]	; (837a8 <main+0x13c>)
   8375c:	47a0      	blx	r4
   8375e:	2801      	cmp	r0, #1
   83760:	d002      	beq.n	83768 <main+0xfc>
		printf("Failed to create TaskCalculateLeftWheel\n");
   83762:	481b      	ldr	r0, [pc, #108]	; (837d0 <main+0x164>)
   83764:	4b12      	ldr	r3, [pc, #72]	; (837b0 <main+0x144>)
   83766:	4798      	blx	r3
	}
	
	vTaskStartScheduler();
   83768:	4b1b      	ldr	r3, [pc, #108]	; (837d8 <main+0x16c>)
   8376a:	4798      	blx	r3
}
   8376c:	2000      	movs	r0, #0
   8376e:	b004      	add	sp, #16
   83770:	bd10      	pop	{r4, pc}
   83772:	bf00      	nop
   83774:	00081221 	.word	0x00081221
   83778:	000813dd 	.word	0x000813dd
   8377c:	00081171 	.word	0x00081171
   83780:	00081109 	.word	0x00081109
   83784:	000835ed 	.word	0x000835ed
   83788:	000808f1 	.word	0x000808f1
   8378c:	00080181 	.word	0x00080181
   83790:	0008024d 	.word	0x0008024d
   83794:	000801b9 	.word	0x000801b9
   83798:	00080285 	.word	0x00080285
   8379c:	0008037d 	.word	0x0008037d
   837a0:	00080b09 	.word	0x00080b09
   837a4:	00086e94 	.word	0x00086e94
   837a8:	00082781 	.word	0x00082781
   837ac:	00086ea8 	.word	0x00086ea8
   837b0:	0008384d 	.word	0x0008384d
   837b4:	00080411 	.word	0x00080411
   837b8:	00086ed0 	.word	0x00086ed0
   837bc:	00086ee4 	.word	0x00086ee4
   837c0:	00080fa9 	.word	0x00080fa9
   837c4:	00080739 	.word	0x00080739
   837c8:	00080935 	.word	0x00080935
   837cc:	00086f08 	.word	0x00086f08
   837d0:	00086f10 	.word	0x00086f10
   837d4:	00080a19 	.word	0x00080a19
   837d8:	00082989 	.word	0x00082989

000837dc <__libc_init_array>:
   837dc:	b570      	push	{r4, r5, r6, lr}
   837de:	4b0e      	ldr	r3, [pc, #56]	; (83818 <__libc_init_array+0x3c>)
   837e0:	4d0e      	ldr	r5, [pc, #56]	; (8381c <__libc_init_array+0x40>)
   837e2:	2400      	movs	r4, #0
   837e4:	1aed      	subs	r5, r5, r3
   837e6:	10ad      	asrs	r5, r5, #2
   837e8:	461e      	mov	r6, r3
   837ea:	42ac      	cmp	r4, r5
   837ec:	d004      	beq.n	837f8 <__libc_init_array+0x1c>
   837ee:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
   837f2:	4790      	blx	r2
   837f4:	3401      	adds	r4, #1
   837f6:	e7f8      	b.n	837ea <__libc_init_array+0xe>
   837f8:	f003 fc80 	bl	870fc <_init>
   837fc:	4d08      	ldr	r5, [pc, #32]	; (83820 <__libc_init_array+0x44>)
   837fe:	4b09      	ldr	r3, [pc, #36]	; (83824 <__libc_init_array+0x48>)
   83800:	2400      	movs	r4, #0
   83802:	1aed      	subs	r5, r5, r3
   83804:	10ad      	asrs	r5, r5, #2
   83806:	461e      	mov	r6, r3
   83808:	42ac      	cmp	r4, r5
   8380a:	d004      	beq.n	83816 <__libc_init_array+0x3a>
   8380c:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
   83810:	4790      	blx	r2
   83812:	3401      	adds	r4, #1
   83814:	e7f8      	b.n	83808 <__libc_init_array+0x2c>
   83816:	bd70      	pop	{r4, r5, r6, pc}
   83818:	00087108 	.word	0x00087108
   8381c:	00087108 	.word	0x00087108
   83820:	0008710c 	.word	0x0008710c
   83824:	00087108 	.word	0x00087108

00083828 <memcpy>:
   83828:	b510      	push	{r4, lr}
   8382a:	2300      	movs	r3, #0
   8382c:	4293      	cmp	r3, r2
   8382e:	d003      	beq.n	83838 <memcpy+0x10>
   83830:	5ccc      	ldrb	r4, [r1, r3]
   83832:	54c4      	strb	r4, [r0, r3]
   83834:	3301      	adds	r3, #1
   83836:	e7f9      	b.n	8382c <memcpy+0x4>
   83838:	bd10      	pop	{r4, pc}

0008383a <memset>:
   8383a:	4402      	add	r2, r0
   8383c:	4603      	mov	r3, r0
   8383e:	4293      	cmp	r3, r2
   83840:	d002      	beq.n	83848 <memset+0xe>
   83842:	f803 1b01 	strb.w	r1, [r3], #1
   83846:	e7fa      	b.n	8383e <memset+0x4>
   83848:	4770      	bx	lr
	...

0008384c <iprintf>:
   8384c:	b40f      	push	{r0, r1, r2, r3}
   8384e:	4b0a      	ldr	r3, [pc, #40]	; (83878 <iprintf+0x2c>)
   83850:	b513      	push	{r0, r1, r4, lr}
   83852:	681c      	ldr	r4, [r3, #0]
   83854:	b124      	cbz	r4, 83860 <iprintf+0x14>
   83856:	69a3      	ldr	r3, [r4, #24]
   83858:	b913      	cbnz	r3, 83860 <iprintf+0x14>
   8385a:	4620      	mov	r0, r4
   8385c:	f001 fe22 	bl	854a4 <__sinit>
   83860:	ab05      	add	r3, sp, #20
   83862:	4620      	mov	r0, r4
   83864:	68a1      	ldr	r1, [r4, #8]
   83866:	9a04      	ldr	r2, [sp, #16]
   83868:	9301      	str	r3, [sp, #4]
   8386a:	f000 f8d9 	bl	83a20 <_vfiprintf_r>
   8386e:	b002      	add	sp, #8
   83870:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   83874:	b004      	add	sp, #16
   83876:	4770      	bx	lr
   83878:	200701b0 	.word	0x200701b0

0008387c <setbuf>:
   8387c:	2900      	cmp	r1, #0
   8387e:	bf0c      	ite	eq
   83880:	2202      	moveq	r2, #2
   83882:	2200      	movne	r2, #0
   83884:	f44f 6380 	mov.w	r3, #1024	; 0x400
   83888:	f000 b800 	b.w	8388c <setvbuf>

0008388c <setvbuf>:
   8388c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83890:	461e      	mov	r6, r3
   83892:	4b3d      	ldr	r3, [pc, #244]	; (83988 <setvbuf+0xfc>)
   83894:	4604      	mov	r4, r0
   83896:	681d      	ldr	r5, [r3, #0]
   83898:	460f      	mov	r7, r1
   8389a:	4690      	mov	r8, r2
   8389c:	b125      	cbz	r5, 838a8 <setvbuf+0x1c>
   8389e:	69ab      	ldr	r3, [r5, #24]
   838a0:	b913      	cbnz	r3, 838a8 <setvbuf+0x1c>
   838a2:	4628      	mov	r0, r5
   838a4:	f001 fdfe 	bl	854a4 <__sinit>
   838a8:	4b38      	ldr	r3, [pc, #224]	; (8398c <setvbuf+0x100>)
   838aa:	429c      	cmp	r4, r3
   838ac:	d101      	bne.n	838b2 <setvbuf+0x26>
   838ae:	686c      	ldr	r4, [r5, #4]
   838b0:	e008      	b.n	838c4 <setvbuf+0x38>
   838b2:	4b37      	ldr	r3, [pc, #220]	; (83990 <setvbuf+0x104>)
   838b4:	429c      	cmp	r4, r3
   838b6:	d101      	bne.n	838bc <setvbuf+0x30>
   838b8:	68ac      	ldr	r4, [r5, #8]
   838ba:	e003      	b.n	838c4 <setvbuf+0x38>
   838bc:	4b35      	ldr	r3, [pc, #212]	; (83994 <setvbuf+0x108>)
   838be:	429c      	cmp	r4, r3
   838c0:	bf08      	it	eq
   838c2:	68ec      	ldreq	r4, [r5, #12]
   838c4:	f1b8 0f02 	cmp.w	r8, #2
   838c8:	d859      	bhi.n	8397e <setvbuf+0xf2>
   838ca:	2e00      	cmp	r6, #0
   838cc:	db57      	blt.n	8397e <setvbuf+0xf2>
   838ce:	4628      	mov	r0, r5
   838d0:	4621      	mov	r1, r4
   838d2:	f001 fd69 	bl	853a8 <_fflush_r>
   838d6:	2300      	movs	r3, #0
   838d8:	6063      	str	r3, [r4, #4]
   838da:	61a3      	str	r3, [r4, #24]
   838dc:	89a3      	ldrh	r3, [r4, #12]
   838de:	061b      	lsls	r3, r3, #24
   838e0:	d503      	bpl.n	838ea <setvbuf+0x5e>
   838e2:	4628      	mov	r0, r5
   838e4:	6921      	ldr	r1, [r4, #16]
   838e6:	f002 f99f 	bl	85c28 <_free_r>
   838ea:	89a3      	ldrh	r3, [r4, #12]
   838ec:	f1b8 0f02 	cmp.w	r8, #2
   838f0:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   838f4:	81a3      	strh	r3, [r4, #12]
   838f6:	d012      	beq.n	8391e <setvbuf+0x92>
   838f8:	bb37      	cbnz	r7, 83948 <setvbuf+0xbc>
   838fa:	2e00      	cmp	r6, #0
   838fc:	bf08      	it	eq
   838fe:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   83902:	4630      	mov	r0, r6
   83904:	f001 fe88 	bl	85618 <malloc>
   83908:	4607      	mov	r7, r0
   8390a:	b9c8      	cbnz	r0, 83940 <setvbuf+0xb4>
   8390c:	f44f 6080 	mov.w	r0, #1024	; 0x400
   83910:	f001 fe82 	bl	85618 <malloc>
   83914:	4607      	mov	r7, r0
   83916:	b988      	cbnz	r0, 8393c <setvbuf+0xb0>
   83918:	f04f 30ff 	mov.w	r0, #4294967295
   8391c:	e000      	b.n	83920 <setvbuf+0x94>
   8391e:	2000      	movs	r0, #0
   83920:	89a3      	ldrh	r3, [r4, #12]
   83922:	f043 0302 	orr.w	r3, r3, #2
   83926:	81a3      	strh	r3, [r4, #12]
   83928:	2300      	movs	r3, #0
   8392a:	60a3      	str	r3, [r4, #8]
   8392c:	f104 0347 	add.w	r3, r4, #71	; 0x47
   83930:	6023      	str	r3, [r4, #0]
   83932:	6123      	str	r3, [r4, #16]
   83934:	2301      	movs	r3, #1
   83936:	6163      	str	r3, [r4, #20]
   83938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8393c:	f44f 6680 	mov.w	r6, #1024	; 0x400
   83940:	89a3      	ldrh	r3, [r4, #12]
   83942:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   83946:	81a3      	strh	r3, [r4, #12]
   83948:	f1b8 0f01 	cmp.w	r8, #1
   8394c:	d105      	bne.n	8395a <setvbuf+0xce>
   8394e:	89a3      	ldrh	r3, [r4, #12]
   83950:	f043 0301 	orr.w	r3, r3, #1
   83954:	81a3      	strh	r3, [r4, #12]
   83956:	4273      	negs	r3, r6
   83958:	61a3      	str	r3, [r4, #24]
   8395a:	4b0f      	ldr	r3, [pc, #60]	; (83998 <setvbuf+0x10c>)
   8395c:	62ab      	str	r3, [r5, #40]	; 0x28
   8395e:	89a3      	ldrh	r3, [r4, #12]
   83960:	6027      	str	r7, [r4, #0]
   83962:	f003 0008 	and.w	r0, r3, #8
   83966:	b280      	uxth	r0, r0
   83968:	6127      	str	r7, [r4, #16]
   8396a:	6166      	str	r6, [r4, #20]
   8396c:	b148      	cbz	r0, 83982 <setvbuf+0xf6>
   8396e:	f013 0f03 	tst.w	r3, #3
   83972:	bf18      	it	ne
   83974:	2600      	movne	r6, #0
   83976:	60a6      	str	r6, [r4, #8]
   83978:	2000      	movs	r0, #0
   8397a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8397e:	f04f 30ff 	mov.w	r0, #4294967295
   83982:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83986:	bf00      	nop
   83988:	200701b0 	.word	0x200701b0
   8398c:	00086f98 	.word	0x00086f98
   83990:	00086fb8 	.word	0x00086fb8
   83994:	00086fd8 	.word	0x00086fd8
   83998:	000853fd 	.word	0x000853fd

0008399c <strlen>:
   8399c:	4603      	mov	r3, r0
   8399e:	f813 2b01 	ldrb.w	r2, [r3], #1
   839a2:	2a00      	cmp	r2, #0
   839a4:	d1fb      	bne.n	8399e <strlen+0x2>
   839a6:	1a18      	subs	r0, r3, r0
   839a8:	3801      	subs	r0, #1
   839aa:	4770      	bx	lr

000839ac <strncpy>:
   839ac:	b510      	push	{r4, lr}
   839ae:	4603      	mov	r3, r0
   839b0:	b132      	cbz	r2, 839c0 <strncpy+0x14>
   839b2:	f811 4b01 	ldrb.w	r4, [r1], #1
   839b6:	3a01      	subs	r2, #1
   839b8:	f803 4b01 	strb.w	r4, [r3], #1
   839bc:	2c00      	cmp	r4, #0
   839be:	d1f7      	bne.n	839b0 <strncpy+0x4>
   839c0:	441a      	add	r2, r3
   839c2:	4293      	cmp	r3, r2
   839c4:	d003      	beq.n	839ce <strncpy+0x22>
   839c6:	2100      	movs	r1, #0
   839c8:	f803 1b01 	strb.w	r1, [r3], #1
   839cc:	e7f9      	b.n	839c2 <strncpy+0x16>
   839ce:	bd10      	pop	{r4, pc}

000839d0 <__sfputc_r>:
   839d0:	6893      	ldr	r3, [r2, #8]
   839d2:	b510      	push	{r4, lr}
   839d4:	3b01      	subs	r3, #1
   839d6:	2b00      	cmp	r3, #0
   839d8:	6093      	str	r3, [r2, #8]
   839da:	da05      	bge.n	839e8 <__sfputc_r+0x18>
   839dc:	6994      	ldr	r4, [r2, #24]
   839de:	42a3      	cmp	r3, r4
   839e0:	db08      	blt.n	839f4 <__sfputc_r+0x24>
   839e2:	b2cb      	uxtb	r3, r1
   839e4:	2b0a      	cmp	r3, #10
   839e6:	d005      	beq.n	839f4 <__sfputc_r+0x24>
   839e8:	6813      	ldr	r3, [r2, #0]
   839ea:	1c58      	adds	r0, r3, #1
   839ec:	6010      	str	r0, [r2, #0]
   839ee:	7019      	strb	r1, [r3, #0]
   839f0:	b2c8      	uxtb	r0, r1
   839f2:	bd10      	pop	{r4, pc}
   839f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   839f8:	f000 bd3e 	b.w	84478 <__swbuf_r>

000839fc <__sfputs_r>:
   839fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   839fe:	4605      	mov	r5, r0
   83a00:	460e      	mov	r6, r1
   83a02:	4614      	mov	r4, r2
   83a04:	18d7      	adds	r7, r2, r3
   83a06:	42bc      	cmp	r4, r7
   83a08:	d008      	beq.n	83a1c <__sfputs_r+0x20>
   83a0a:	4628      	mov	r0, r5
   83a0c:	f814 1b01 	ldrb.w	r1, [r4], #1
   83a10:	4632      	mov	r2, r6
   83a12:	f7ff ffdd 	bl	839d0 <__sfputc_r>
   83a16:	1c43      	adds	r3, r0, #1
   83a18:	d1f5      	bne.n	83a06 <__sfputs_r+0xa>
   83a1a:	e000      	b.n	83a1e <__sfputs_r+0x22>
   83a1c:	2000      	movs	r0, #0
   83a1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00083a20 <_vfiprintf_r>:
   83a20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   83a24:	b09d      	sub	sp, #116	; 0x74
   83a26:	460d      	mov	r5, r1
   83a28:	4617      	mov	r7, r2
   83a2a:	9303      	str	r3, [sp, #12]
   83a2c:	4606      	mov	r6, r0
   83a2e:	b118      	cbz	r0, 83a38 <_vfiprintf_r+0x18>
   83a30:	6983      	ldr	r3, [r0, #24]
   83a32:	b90b      	cbnz	r3, 83a38 <_vfiprintf_r+0x18>
   83a34:	f001 fd36 	bl	854a4 <__sinit>
   83a38:	4b73      	ldr	r3, [pc, #460]	; (83c08 <_vfiprintf_r+0x1e8>)
   83a3a:	429d      	cmp	r5, r3
   83a3c:	d101      	bne.n	83a42 <_vfiprintf_r+0x22>
   83a3e:	6875      	ldr	r5, [r6, #4]
   83a40:	e008      	b.n	83a54 <_vfiprintf_r+0x34>
   83a42:	4b72      	ldr	r3, [pc, #456]	; (83c0c <_vfiprintf_r+0x1ec>)
   83a44:	429d      	cmp	r5, r3
   83a46:	d101      	bne.n	83a4c <_vfiprintf_r+0x2c>
   83a48:	68b5      	ldr	r5, [r6, #8]
   83a4a:	e003      	b.n	83a54 <_vfiprintf_r+0x34>
   83a4c:	4b70      	ldr	r3, [pc, #448]	; (83c10 <_vfiprintf_r+0x1f0>)
   83a4e:	429d      	cmp	r5, r3
   83a50:	bf08      	it	eq
   83a52:	68f5      	ldreq	r5, [r6, #12]
   83a54:	89ab      	ldrh	r3, [r5, #12]
   83a56:	0718      	lsls	r0, r3, #28
   83a58:	d50a      	bpl.n	83a70 <_vfiprintf_r+0x50>
   83a5a:	692b      	ldr	r3, [r5, #16]
   83a5c:	b143      	cbz	r3, 83a70 <_vfiprintf_r+0x50>
   83a5e:	2300      	movs	r3, #0
   83a60:	9309      	str	r3, [sp, #36]	; 0x24
   83a62:	2320      	movs	r3, #32
   83a64:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
   83a68:	2330      	movs	r3, #48	; 0x30
   83a6a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
   83a6e:	e038      	b.n	83ae2 <_vfiprintf_r+0xc2>
   83a70:	4630      	mov	r0, r6
   83a72:	4629      	mov	r1, r5
   83a74:	f000 fd54 	bl	84520 <__swsetup_r>
   83a78:	2800      	cmp	r0, #0
   83a7a:	d0f0      	beq.n	83a5e <_vfiprintf_r+0x3e>
   83a7c:	f04f 30ff 	mov.w	r0, #4294967295
   83a80:	e0be      	b.n	83c00 <_vfiprintf_r+0x1e0>
   83a82:	9a03      	ldr	r2, [sp, #12]
   83a84:	1d11      	adds	r1, r2, #4
   83a86:	6812      	ldr	r2, [r2, #0]
   83a88:	9103      	str	r1, [sp, #12]
   83a8a:	2a00      	cmp	r2, #0
   83a8c:	db70      	blt.n	83b70 <_vfiprintf_r+0x150>
   83a8e:	9207      	str	r2, [sp, #28]
   83a90:	3401      	adds	r4, #1
   83a92:	7823      	ldrb	r3, [r4, #0]
   83a94:	2b2e      	cmp	r3, #46	; 0x2e
   83a96:	d07d      	beq.n	83b94 <_vfiprintf_r+0x174>
   83a98:	4f5e      	ldr	r7, [pc, #376]	; (83c14 <_vfiprintf_r+0x1f4>)
   83a9a:	7821      	ldrb	r1, [r4, #0]
   83a9c:	4638      	mov	r0, r7
   83a9e:	2203      	movs	r2, #3
   83aa0:	f001 fdc2 	bl	85628 <memchr>
   83aa4:	b130      	cbz	r0, 83ab4 <_vfiprintf_r+0x94>
   83aa6:	1bc7      	subs	r7, r0, r7
   83aa8:	2040      	movs	r0, #64	; 0x40
   83aaa:	40b8      	lsls	r0, r7
   83aac:	9b04      	ldr	r3, [sp, #16]
   83aae:	3401      	adds	r4, #1
   83ab0:	4303      	orrs	r3, r0
   83ab2:	9304      	str	r3, [sp, #16]
   83ab4:	7821      	ldrb	r1, [r4, #0]
   83ab6:	4858      	ldr	r0, [pc, #352]	; (83c18 <_vfiprintf_r+0x1f8>)
   83ab8:	2206      	movs	r2, #6
   83aba:	1c67      	adds	r7, r4, #1
   83abc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
   83ac0:	f001 fdb2 	bl	85628 <memchr>
   83ac4:	2800      	cmp	r0, #0
   83ac6:	f000 8089 	beq.w	83bdc <_vfiprintf_r+0x1bc>
   83aca:	4b54      	ldr	r3, [pc, #336]	; (83c1c <_vfiprintf_r+0x1fc>)
   83acc:	2b00      	cmp	r3, #0
   83ace:	d17c      	bne.n	83bca <_vfiprintf_r+0x1aa>
   83ad0:	9b03      	ldr	r3, [sp, #12]
   83ad2:	3307      	adds	r3, #7
   83ad4:	f023 0307 	bic.w	r3, r3, #7
   83ad8:	3308      	adds	r3, #8
   83ada:	9303      	str	r3, [sp, #12]
   83adc:	9b09      	ldr	r3, [sp, #36]	; 0x24
   83ade:	4443      	add	r3, r8
   83ae0:	9309      	str	r3, [sp, #36]	; 0x24
   83ae2:	463b      	mov	r3, r7
   83ae4:	461c      	mov	r4, r3
   83ae6:	f813 2b01 	ldrb.w	r2, [r3], #1
   83aea:	b91a      	cbnz	r2, 83af4 <_vfiprintf_r+0xd4>
   83aec:	ebb4 0907 	subs.w	r9, r4, r7
   83af0:	d00e      	beq.n	83b10 <_vfiprintf_r+0xf0>
   83af2:	e002      	b.n	83afa <_vfiprintf_r+0xda>
   83af4:	2a25      	cmp	r2, #37	; 0x25
   83af6:	d1f5      	bne.n	83ae4 <_vfiprintf_r+0xc4>
   83af8:	e7f8      	b.n	83aec <_vfiprintf_r+0xcc>
   83afa:	4630      	mov	r0, r6
   83afc:	4629      	mov	r1, r5
   83afe:	463a      	mov	r2, r7
   83b00:	464b      	mov	r3, r9
   83b02:	f7ff ff7b 	bl	839fc <__sfputs_r>
   83b06:	3001      	adds	r0, #1
   83b08:	d075      	beq.n	83bf6 <_vfiprintf_r+0x1d6>
   83b0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   83b0c:	444b      	add	r3, r9
   83b0e:	9309      	str	r3, [sp, #36]	; 0x24
   83b10:	7823      	ldrb	r3, [r4, #0]
   83b12:	2b00      	cmp	r3, #0
   83b14:	d06f      	beq.n	83bf6 <_vfiprintf_r+0x1d6>
   83b16:	2300      	movs	r3, #0
   83b18:	f04f 32ff 	mov.w	r2, #4294967295
   83b1c:	9304      	str	r3, [sp, #16]
   83b1e:	9307      	str	r3, [sp, #28]
   83b20:	9205      	str	r2, [sp, #20]
   83b22:	9306      	str	r3, [sp, #24]
   83b24:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
   83b28:	931a      	str	r3, [sp, #104]	; 0x68
   83b2a:	f104 0901 	add.w	r9, r4, #1
   83b2e:	4f3c      	ldr	r7, [pc, #240]	; (83c20 <_vfiprintf_r+0x200>)
   83b30:	464c      	mov	r4, r9
   83b32:	4638      	mov	r0, r7
   83b34:	7821      	ldrb	r1, [r4, #0]
   83b36:	2205      	movs	r2, #5
   83b38:	f001 fd76 	bl	85628 <memchr>
   83b3c:	f109 0901 	add.w	r9, r9, #1
   83b40:	9b04      	ldr	r3, [sp, #16]
   83b42:	b128      	cbz	r0, 83b50 <_vfiprintf_r+0x130>
   83b44:	1bc7      	subs	r7, r0, r7
   83b46:	2001      	movs	r0, #1
   83b48:	40b8      	lsls	r0, r7
   83b4a:	4303      	orrs	r3, r0
   83b4c:	9304      	str	r3, [sp, #16]
   83b4e:	e7ee      	b.n	83b2e <_vfiprintf_r+0x10e>
   83b50:	06d9      	lsls	r1, r3, #27
   83b52:	bf44      	itt	mi
   83b54:	2220      	movmi	r2, #32
   83b56:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
   83b5a:	071a      	lsls	r2, r3, #28
   83b5c:	bf44      	itt	mi
   83b5e:	222b      	movmi	r2, #43	; 0x2b
   83b60:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
   83b64:	7822      	ldrb	r2, [r4, #0]
   83b66:	2a2a      	cmp	r2, #42	; 0x2a
   83b68:	d08b      	beq.n	83a82 <_vfiprintf_r+0x62>
   83b6a:	9b07      	ldr	r3, [sp, #28]
   83b6c:	4621      	mov	r1, r4
   83b6e:	e005      	b.n	83b7c <_vfiprintf_r+0x15c>
   83b70:	4252      	negs	r2, r2
   83b72:	f043 0302 	orr.w	r3, r3, #2
   83b76:	9207      	str	r2, [sp, #28]
   83b78:	9304      	str	r3, [sp, #16]
   83b7a:	e789      	b.n	83a90 <_vfiprintf_r+0x70>
   83b7c:	460c      	mov	r4, r1
   83b7e:	7822      	ldrb	r2, [r4, #0]
   83b80:	3101      	adds	r1, #1
   83b82:	3a30      	subs	r2, #48	; 0x30
   83b84:	2a09      	cmp	r2, #9
   83b86:	d803      	bhi.n	83b90 <_vfiprintf_r+0x170>
   83b88:	200a      	movs	r0, #10
   83b8a:	fb00 2303 	mla	r3, r0, r3, r2
   83b8e:	e7f5      	b.n	83b7c <_vfiprintf_r+0x15c>
   83b90:	9307      	str	r3, [sp, #28]
   83b92:	e77e      	b.n	83a92 <_vfiprintf_r+0x72>
   83b94:	7863      	ldrb	r3, [r4, #1]
   83b96:	2b2a      	cmp	r3, #42	; 0x2a
   83b98:	d109      	bne.n	83bae <_vfiprintf_r+0x18e>
   83b9a:	9b03      	ldr	r3, [sp, #12]
   83b9c:	3402      	adds	r4, #2
   83b9e:	1d1a      	adds	r2, r3, #4
   83ba0:	681b      	ldr	r3, [r3, #0]
   83ba2:	9203      	str	r2, [sp, #12]
   83ba4:	2b00      	cmp	r3, #0
   83ba6:	bfb8      	it	lt
   83ba8:	f04f 33ff 	movlt.w	r3, #4294967295
   83bac:	e00b      	b.n	83bc6 <_vfiprintf_r+0x1a6>
   83bae:	1c61      	adds	r1, r4, #1
   83bb0:	2300      	movs	r3, #0
   83bb2:	460c      	mov	r4, r1
   83bb4:	7822      	ldrb	r2, [r4, #0]
   83bb6:	3101      	adds	r1, #1
   83bb8:	3a30      	subs	r2, #48	; 0x30
   83bba:	2a09      	cmp	r2, #9
   83bbc:	d803      	bhi.n	83bc6 <_vfiprintf_r+0x1a6>
   83bbe:	200a      	movs	r0, #10
   83bc0:	fb00 2303 	mla	r3, r0, r3, r2
   83bc4:	e7f5      	b.n	83bb2 <_vfiprintf_r+0x192>
   83bc6:	9305      	str	r3, [sp, #20]
   83bc8:	e766      	b.n	83a98 <_vfiprintf_r+0x78>
   83bca:	ab03      	add	r3, sp, #12
   83bcc:	9300      	str	r3, [sp, #0]
   83bce:	4630      	mov	r0, r6
   83bd0:	a904      	add	r1, sp, #16
   83bd2:	462a      	mov	r2, r5
   83bd4:	4b13      	ldr	r3, [pc, #76]	; (83c24 <_vfiprintf_r+0x204>)
   83bd6:	f000 f8bb 	bl	83d50 <_printf_float>
   83bda:	e007      	b.n	83bec <_vfiprintf_r+0x1cc>
   83bdc:	ab03      	add	r3, sp, #12
   83bde:	9300      	str	r3, [sp, #0]
   83be0:	4630      	mov	r0, r6
   83be2:	a904      	add	r1, sp, #16
   83be4:	462a      	mov	r2, r5
   83be6:	4b0f      	ldr	r3, [pc, #60]	; (83c24 <_vfiprintf_r+0x204>)
   83be8:	f000 fb32 	bl	84250 <_printf_i>
   83bec:	f1b0 3fff 	cmp.w	r0, #4294967295
   83bf0:	4680      	mov	r8, r0
   83bf2:	f47f af73 	bne.w	83adc <_vfiprintf_r+0xbc>
   83bf6:	89ab      	ldrh	r3, [r5, #12]
   83bf8:	065b      	lsls	r3, r3, #25
   83bfa:	f53f af3f 	bmi.w	83a7c <_vfiprintf_r+0x5c>
   83bfe:	9809      	ldr	r0, [sp, #36]	; 0x24
   83c00:	b01d      	add	sp, #116	; 0x74
   83c02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   83c06:	bf00      	nop
   83c08:	00086f98 	.word	0x00086f98
   83c0c:	00086fb8 	.word	0x00086fb8
   83c10:	00086fd8 	.word	0x00086fd8
   83c14:	00086f4a 	.word	0x00086f4a
   83c18:	00086f4e 	.word	0x00086f4e
   83c1c:	00083d51 	.word	0x00083d51
   83c20:	00086f44 	.word	0x00086f44
   83c24:	000839fd 	.word	0x000839fd

00083c28 <__cvt>:
   83c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83c2c:	2b00      	cmp	r3, #0
   83c2e:	b088      	sub	sp, #32
   83c30:	4614      	mov	r4, r2
   83c32:	461d      	mov	r5, r3
   83c34:	9e10      	ldr	r6, [sp, #64]	; 0x40
   83c36:	9912      	ldr	r1, [sp, #72]	; 0x48
   83c38:	9f13      	ldr	r7, [sp, #76]	; 0x4c
   83c3a:	da05      	bge.n	83c48 <__cvt+0x20>
   83c3c:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
   83c40:	461d      	mov	r5, r3
   83c42:	4614      	mov	r4, r2
   83c44:	232d      	movs	r3, #45	; 0x2d
   83c46:	e000      	b.n	83c4a <__cvt+0x22>
   83c48:	2300      	movs	r3, #0
   83c4a:	700b      	strb	r3, [r1, #0]
   83c4c:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83c4e:	f023 0a20 	bic.w	sl, r3, #32
   83c52:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
   83c56:	d004      	beq.n	83c62 <__cvt+0x3a>
   83c58:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
   83c5c:	d103      	bne.n	83c66 <__cvt+0x3e>
   83c5e:	3601      	adds	r6, #1
   83c60:	e001      	b.n	83c66 <__cvt+0x3e>
   83c62:	2303      	movs	r3, #3
   83c64:	e000      	b.n	83c68 <__cvt+0x40>
   83c66:	2302      	movs	r3, #2
   83c68:	e88d 00c8 	stmia.w	sp, {r3, r6, r7}
   83c6c:	ab06      	add	r3, sp, #24
   83c6e:	9303      	str	r3, [sp, #12]
   83c70:	ab07      	add	r3, sp, #28
   83c72:	9304      	str	r3, [sp, #16]
   83c74:	4622      	mov	r2, r4
   83c76:	462b      	mov	r3, r5
   83c78:	f000 fd52 	bl	84720 <_dtoa_r>
   83c7c:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
   83c80:	4680      	mov	r8, r0
   83c82:	d102      	bne.n	83c8a <__cvt+0x62>
   83c84:	9b11      	ldr	r3, [sp, #68]	; 0x44
   83c86:	07db      	lsls	r3, r3, #31
   83c88:	d525      	bpl.n	83cd6 <__cvt+0xae>
   83c8a:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
   83c8e:	eb08 0906 	add.w	r9, r8, r6
   83c92:	d10f      	bne.n	83cb4 <__cvt+0x8c>
   83c94:	f898 3000 	ldrb.w	r3, [r8]
   83c98:	2b30      	cmp	r3, #48	; 0x30
   83c9a:	d109      	bne.n	83cb0 <__cvt+0x88>
   83c9c:	4620      	mov	r0, r4
   83c9e:	4629      	mov	r1, r5
   83ca0:	2200      	movs	r2, #0
   83ca2:	2300      	movs	r3, #0
   83ca4:	f002 fd56 	bl	86754 <__aeabi_dcmpeq>
   83ca8:	b910      	cbnz	r0, 83cb0 <__cvt+0x88>
   83caa:	f1c6 0601 	rsb	r6, r6, #1
   83cae:	603e      	str	r6, [r7, #0]
   83cb0:	683b      	ldr	r3, [r7, #0]
   83cb2:	4499      	add	r9, r3
   83cb4:	4620      	mov	r0, r4
   83cb6:	4629      	mov	r1, r5
   83cb8:	2200      	movs	r2, #0
   83cba:	2300      	movs	r3, #0
   83cbc:	f002 fd4a 	bl	86754 <__aeabi_dcmpeq>
   83cc0:	b108      	cbz	r0, 83cc6 <__cvt+0x9e>
   83cc2:	f8cd 901c 	str.w	r9, [sp, #28]
   83cc6:	9b07      	ldr	r3, [sp, #28]
   83cc8:	454b      	cmp	r3, r9
   83cca:	d204      	bcs.n	83cd6 <__cvt+0xae>
   83ccc:	1c5a      	adds	r2, r3, #1
   83cce:	9207      	str	r2, [sp, #28]
   83cd0:	2230      	movs	r2, #48	; 0x30
   83cd2:	701a      	strb	r2, [r3, #0]
   83cd4:	e7f7      	b.n	83cc6 <__cvt+0x9e>
   83cd6:	9b07      	ldr	r3, [sp, #28]
   83cd8:	4640      	mov	r0, r8
   83cda:	ebc8 0203 	rsb	r2, r8, r3
   83cde:	9b15      	ldr	r3, [sp, #84]	; 0x54
   83ce0:	601a      	str	r2, [r3, #0]
   83ce2:	b008      	add	sp, #32
   83ce4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00083ce8 <__exponent>:
   83ce8:	b573      	push	{r0, r1, r4, r5, r6, lr}
   83cea:	4603      	mov	r3, r0
   83cec:	2900      	cmp	r1, #0
   83cee:	f803 2b02 	strb.w	r2, [r3], #2
   83cf2:	da03      	bge.n	83cfc <__exponent+0x14>
   83cf4:	4249      	negs	r1, r1
   83cf6:	461a      	mov	r2, r3
   83cf8:	242d      	movs	r4, #45	; 0x2d
   83cfa:	e001      	b.n	83d00 <__exponent+0x18>
   83cfc:	461a      	mov	r2, r3
   83cfe:	242b      	movs	r4, #43	; 0x2b
   83d00:	2909      	cmp	r1, #9
   83d02:	7044      	strb	r4, [r0, #1]
   83d04:	dd1b      	ble.n	83d3e <__exponent+0x56>
   83d06:	f10d 0406 	add.w	r4, sp, #6
   83d0a:	260a      	movs	r6, #10
   83d0c:	fb91 f5f6 	sdiv	r5, r1, r6
   83d10:	fb06 1115 	mls	r1, r6, r5, r1
   83d14:	2d09      	cmp	r5, #9
   83d16:	f101 0130 	add.w	r1, r1, #48	; 0x30
   83d1a:	4623      	mov	r3, r4
   83d1c:	f804 1901 	strb.w	r1, [r4], #-1
   83d20:	4629      	mov	r1, r5
   83d22:	dcf2      	bgt.n	83d0a <__exponent+0x22>
   83d24:	f105 0130 	add.w	r1, r5, #48	; 0x30
   83d28:	f803 1d01 	strb.w	r1, [r3, #-1]!
   83d2c:	f10d 0107 	add.w	r1, sp, #7
   83d30:	428b      	cmp	r3, r1
   83d32:	d20a      	bcs.n	83d4a <__exponent+0x62>
   83d34:	f813 1b01 	ldrb.w	r1, [r3], #1
   83d38:	f802 1b01 	strb.w	r1, [r2], #1
   83d3c:	e7f6      	b.n	83d2c <__exponent+0x44>
   83d3e:	2430      	movs	r4, #48	; 0x30
   83d40:	461a      	mov	r2, r3
   83d42:	4421      	add	r1, r4
   83d44:	f802 4b02 	strb.w	r4, [r2], #2
   83d48:	7059      	strb	r1, [r3, #1]
   83d4a:	1a10      	subs	r0, r2, r0
   83d4c:	b002      	add	sp, #8
   83d4e:	bd70      	pop	{r4, r5, r6, pc}

00083d50 <_printf_float>:
   83d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83d54:	b08f      	sub	sp, #60	; 0x3c
   83d56:	460c      	mov	r4, r1
   83d58:	4616      	mov	r6, r2
   83d5a:	461f      	mov	r7, r3
   83d5c:	f8dd 9060 	ldr.w	r9, [sp, #96]	; 0x60
   83d60:	4605      	mov	r5, r0
   83d62:	f001 fc09 	bl	85578 <_localeconv_r>
   83d66:	f8d0 a000 	ldr.w	sl, [r0]
   83d6a:	4650      	mov	r0, sl
   83d6c:	f7ff fe16 	bl	8399c <strlen>
   83d70:	2300      	movs	r3, #0
   83d72:	930c      	str	r3, [sp, #48]	; 0x30
   83d74:	f8d9 3000 	ldr.w	r3, [r9]
   83d78:	9009      	str	r0, [sp, #36]	; 0x24
   83d7a:	3307      	adds	r3, #7
   83d7c:	f023 0307 	bic.w	r3, r3, #7
   83d80:	f103 0208 	add.w	r2, r3, #8
   83d84:	e9d3 0100 	ldrd	r0, r1, [r3]
   83d88:	f894 8018 	ldrb.w	r8, [r4, #24]
   83d8c:	f8c9 2000 	str.w	r2, [r9]
   83d90:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
   83d94:	f001 ffe0 	bl	85d58 <__fpclassifyd>
   83d98:	2801      	cmp	r0, #1
   83d9a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
   83d9e:	d117      	bne.n	83dd0 <_printf_float+0x80>
   83da0:	2200      	movs	r2, #0
   83da2:	2300      	movs	r3, #0
   83da4:	f002 fce0 	bl	86768 <__aeabi_dcmplt>
   83da8:	b110      	cbz	r0, 83db0 <_printf_float+0x60>
   83daa:	232d      	movs	r3, #45	; 0x2d
   83dac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   83db0:	4b90      	ldr	r3, [pc, #576]	; (83ff4 <_printf_float+0x2a4>)
   83db2:	4a91      	ldr	r2, [pc, #580]	; (83ff8 <_printf_float+0x2a8>)
   83db4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
   83db8:	bf8c      	ite	hi
   83dba:	4691      	movhi	r9, r2
   83dbc:	4699      	movls	r9, r3
   83dbe:	2303      	movs	r3, #3
   83dc0:	6123      	str	r3, [r4, #16]
   83dc2:	6823      	ldr	r3, [r4, #0]
   83dc4:	f023 0304 	bic.w	r3, r3, #4
   83dc8:	6023      	str	r3, [r4, #0]
   83dca:	f04f 0b00 	mov.w	fp, #0
   83dce:	e086      	b.n	83ede <_printf_float+0x18e>
   83dd0:	f001 ffc2 	bl	85d58 <__fpclassifyd>
   83dd4:	6823      	ldr	r3, [r4, #0]
   83dd6:	b948      	cbnz	r0, 83dec <_printf_float+0x9c>
   83dd8:	4a88      	ldr	r2, [pc, #544]	; (83ffc <_printf_float+0x2ac>)
   83dda:	4989      	ldr	r1, [pc, #548]	; (84000 <_printf_float+0x2b0>)
   83ddc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
   83de0:	bf8c      	ite	hi
   83de2:	4689      	movhi	r9, r1
   83de4:	4691      	movls	r9, r2
   83de6:	2203      	movs	r2, #3
   83de8:	6122      	str	r2, [r4, #16]
   83dea:	e7eb      	b.n	83dc4 <_printf_float+0x74>
   83dec:	6862      	ldr	r2, [r4, #4]
   83dee:	f028 0b20 	bic.w	fp, r8, #32
   83df2:	1c51      	adds	r1, r2, #1
   83df4:	d101      	bne.n	83dfa <_printf_float+0xaa>
   83df6:	2206      	movs	r2, #6
   83df8:	e004      	b.n	83e04 <_printf_float+0xb4>
   83dfa:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
   83dfe:	d102      	bne.n	83e06 <_printf_float+0xb6>
   83e00:	b90a      	cbnz	r2, 83e06 <_printf_float+0xb6>
   83e02:	2201      	movs	r2, #1
   83e04:	6062      	str	r2, [r4, #4]
   83e06:	6860      	ldr	r0, [r4, #4]
   83e08:	f443 6180 	orr.w	r1, r3, #1024	; 0x400
   83e0c:	e88d 0003 	stmia.w	sp, {r0, r1}
   83e10:	e9d4 2312 	ldrd	r2, r3, [r4, #72]	; 0x48
   83e14:	f10d 002b 	add.w	r0, sp, #43	; 0x2b
   83e18:	9002      	str	r0, [sp, #8]
   83e1a:	a80b      	add	r0, sp, #44	; 0x2c
   83e1c:	9003      	str	r0, [sp, #12]
   83e1e:	a80c      	add	r0, sp, #48	; 0x30
   83e20:	9005      	str	r0, [sp, #20]
   83e22:	2000      	movs	r0, #0
   83e24:	6021      	str	r1, [r4, #0]
   83e26:	9006      	str	r0, [sp, #24]
   83e28:	f8cd 8010 	str.w	r8, [sp, #16]
   83e2c:	4628      	mov	r0, r5
   83e2e:	f7ff fefb 	bl	83c28 <__cvt>
   83e32:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
   83e36:	4681      	mov	r9, r0
   83e38:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83e3a:	d109      	bne.n	83e50 <_printf_float+0x100>
   83e3c:	1cc8      	adds	r0, r1, #3
   83e3e:	db02      	blt.n	83e46 <_printf_float+0xf6>
   83e40:	6863      	ldr	r3, [r4, #4]
   83e42:	4299      	cmp	r1, r3
   83e44:	dd30      	ble.n	83ea8 <_printf_float+0x158>
   83e46:	f1a8 0802 	sub.w	r8, r8, #2
   83e4a:	fa5f f888 	uxtb.w	r8, r8
   83e4e:	e002      	b.n	83e56 <_printf_float+0x106>
   83e50:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
   83e54:	d812      	bhi.n	83e7c <_printf_float+0x12c>
   83e56:	3901      	subs	r1, #1
   83e58:	4642      	mov	r2, r8
   83e5a:	f104 0050 	add.w	r0, r4, #80	; 0x50
   83e5e:	910b      	str	r1, [sp, #44]	; 0x2c
   83e60:	f7ff ff42 	bl	83ce8 <__exponent>
   83e64:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   83e66:	4683      	mov	fp, r0
   83e68:	1883      	adds	r3, r0, r2
   83e6a:	2a01      	cmp	r2, #1
   83e6c:	6123      	str	r3, [r4, #16]
   83e6e:	dc02      	bgt.n	83e76 <_printf_float+0x126>
   83e70:	6822      	ldr	r2, [r4, #0]
   83e72:	07d2      	lsls	r2, r2, #31
   83e74:	d52d      	bpl.n	83ed2 <_printf_float+0x182>
   83e76:	3301      	adds	r3, #1
   83e78:	6123      	str	r3, [r4, #16]
   83e7a:	e02a      	b.n	83ed2 <_printf_float+0x182>
   83e7c:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
   83e80:	d114      	bne.n	83eac <_printf_float+0x15c>
   83e82:	2900      	cmp	r1, #0
   83e84:	6863      	ldr	r3, [r4, #4]
   83e86:	dd07      	ble.n	83e98 <_printf_float+0x148>
   83e88:	6121      	str	r1, [r4, #16]
   83e8a:	b913      	cbnz	r3, 83e92 <_printf_float+0x142>
   83e8c:	6822      	ldr	r2, [r4, #0]
   83e8e:	07d0      	lsls	r0, r2, #31
   83e90:	d51c      	bpl.n	83ecc <_printf_float+0x17c>
   83e92:	3301      	adds	r3, #1
   83e94:	440b      	add	r3, r1
   83e96:	e018      	b.n	83eca <_printf_float+0x17a>
   83e98:	b913      	cbnz	r3, 83ea0 <_printf_float+0x150>
   83e9a:	6822      	ldr	r2, [r4, #0]
   83e9c:	07d2      	lsls	r2, r2, #31
   83e9e:	d501      	bpl.n	83ea4 <_printf_float+0x154>
   83ea0:	3302      	adds	r3, #2
   83ea2:	e012      	b.n	83eca <_printf_float+0x17a>
   83ea4:	2301      	movs	r3, #1
   83ea6:	e010      	b.n	83eca <_printf_float+0x17a>
   83ea8:	f04f 0867 	mov.w	r8, #103	; 0x67
   83eac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   83eae:	4291      	cmp	r1, r2
   83eb0:	db05      	blt.n	83ebe <_printf_float+0x16e>
   83eb2:	6823      	ldr	r3, [r4, #0]
   83eb4:	6121      	str	r1, [r4, #16]
   83eb6:	07d8      	lsls	r0, r3, #31
   83eb8:	d508      	bpl.n	83ecc <_printf_float+0x17c>
   83eba:	1c4b      	adds	r3, r1, #1
   83ebc:	e005      	b.n	83eca <_printf_float+0x17a>
   83ebe:	2900      	cmp	r1, #0
   83ec0:	bfd4      	ite	le
   83ec2:	f1c1 0302 	rsble	r3, r1, #2
   83ec6:	2301      	movgt	r3, #1
   83ec8:	4413      	add	r3, r2
   83eca:	6123      	str	r3, [r4, #16]
   83ecc:	65a1      	str	r1, [r4, #88]	; 0x58
   83ece:	f04f 0b00 	mov.w	fp, #0
   83ed2:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
   83ed6:	b113      	cbz	r3, 83ede <_printf_float+0x18e>
   83ed8:	232d      	movs	r3, #45	; 0x2d
   83eda:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   83ede:	9700      	str	r7, [sp, #0]
   83ee0:	4628      	mov	r0, r5
   83ee2:	4621      	mov	r1, r4
   83ee4:	aa0d      	add	r2, sp, #52	; 0x34
   83ee6:	4633      	mov	r3, r6
   83ee8:	f000 f940 	bl	8416c <_printf_common>
   83eec:	3001      	adds	r0, #1
   83eee:	d102      	bne.n	83ef6 <_printf_float+0x1a6>
   83ef0:	f04f 30ff 	mov.w	r0, #4294967295
   83ef4:	e136      	b.n	84164 <_printf_float+0x414>
   83ef6:	6823      	ldr	r3, [r4, #0]
   83ef8:	055a      	lsls	r2, r3, #21
   83efa:	d404      	bmi.n	83f06 <_printf_float+0x1b6>
   83efc:	4628      	mov	r0, r5
   83efe:	4631      	mov	r1, r6
   83f00:	464a      	mov	r2, r9
   83f02:	6923      	ldr	r3, [r4, #16]
   83f04:	e108      	b.n	84118 <_printf_float+0x3c8>
   83f06:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
   83f0a:	f240 80cb 	bls.w	840a4 <_printf_float+0x354>
   83f0e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
   83f12:	2200      	movs	r2, #0
   83f14:	2300      	movs	r3, #0
   83f16:	f002 fc1d 	bl	86754 <__aeabi_dcmpeq>
   83f1a:	2800      	cmp	r0, #0
   83f1c:	d02a      	beq.n	83f74 <_printf_float+0x224>
   83f1e:	4628      	mov	r0, r5
   83f20:	4631      	mov	r1, r6
   83f22:	4a38      	ldr	r2, [pc, #224]	; (84004 <_printf_float+0x2b4>)
   83f24:	2301      	movs	r3, #1
   83f26:	47b8      	blx	r7
   83f28:	3001      	adds	r0, #1
   83f2a:	d0e1      	beq.n	83ef0 <_printf_float+0x1a0>
   83f2c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   83f2e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   83f30:	429a      	cmp	r2, r3
   83f32:	db07      	blt.n	83f44 <_printf_float+0x1f4>
   83f34:	6823      	ldr	r3, [r4, #0]
   83f36:	07d8      	lsls	r0, r3, #31
   83f38:	d404      	bmi.n	83f44 <_printf_float+0x1f4>
   83f3a:	6823      	ldr	r3, [r4, #0]
   83f3c:	079b      	lsls	r3, r3, #30
   83f3e:	f100 80f8 	bmi.w	84132 <_printf_float+0x3e2>
   83f42:	e0fd      	b.n	84140 <_printf_float+0x3f0>
   83f44:	4628      	mov	r0, r5
   83f46:	4631      	mov	r1, r6
   83f48:	4652      	mov	r2, sl
   83f4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   83f4c:	47b8      	blx	r7
   83f4e:	3001      	adds	r0, #1
   83f50:	d0ce      	beq.n	83ef0 <_printf_float+0x1a0>
   83f52:	f04f 0800 	mov.w	r8, #0
   83f56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   83f58:	3b01      	subs	r3, #1
   83f5a:	4598      	cmp	r8, r3
   83f5c:	daed      	bge.n	83f3a <_printf_float+0x1ea>
   83f5e:	4628      	mov	r0, r5
   83f60:	4631      	mov	r1, r6
   83f62:	f104 021a 	add.w	r2, r4, #26
   83f66:	2301      	movs	r3, #1
   83f68:	47b8      	blx	r7
   83f6a:	3001      	adds	r0, #1
   83f6c:	d0c0      	beq.n	83ef0 <_printf_float+0x1a0>
   83f6e:	f108 0801 	add.w	r8, r8, #1
   83f72:	e7f0      	b.n	83f56 <_printf_float+0x206>
   83f74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   83f76:	2b00      	cmp	r3, #0
   83f78:	dc28      	bgt.n	83fcc <_printf_float+0x27c>
   83f7a:	4628      	mov	r0, r5
   83f7c:	4631      	mov	r1, r6
   83f7e:	4a21      	ldr	r2, [pc, #132]	; (84004 <_printf_float+0x2b4>)
   83f80:	2301      	movs	r3, #1
   83f82:	47b8      	blx	r7
   83f84:	3001      	adds	r0, #1
   83f86:	d0b3      	beq.n	83ef0 <_printf_float+0x1a0>
   83f88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   83f8a:	b923      	cbnz	r3, 83f96 <_printf_float+0x246>
   83f8c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   83f8e:	b913      	cbnz	r3, 83f96 <_printf_float+0x246>
   83f90:	6823      	ldr	r3, [r4, #0]
   83f92:	07d9      	lsls	r1, r3, #31
   83f94:	d5d1      	bpl.n	83f3a <_printf_float+0x1ea>
   83f96:	4628      	mov	r0, r5
   83f98:	4631      	mov	r1, r6
   83f9a:	4652      	mov	r2, sl
   83f9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   83f9e:	47b8      	blx	r7
   83fa0:	3001      	adds	r0, #1
   83fa2:	d0a5      	beq.n	83ef0 <_printf_float+0x1a0>
   83fa4:	f04f 0800 	mov.w	r8, #0
   83fa8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   83faa:	4628      	mov	r0, r5
   83fac:	425b      	negs	r3, r3
   83fae:	4598      	cmp	r8, r3
   83fb0:	4631      	mov	r1, r6
   83fb2:	da08      	bge.n	83fc6 <_printf_float+0x276>
   83fb4:	f104 021a 	add.w	r2, r4, #26
   83fb8:	2301      	movs	r3, #1
   83fba:	47b8      	blx	r7
   83fbc:	3001      	adds	r0, #1
   83fbe:	d097      	beq.n	83ef0 <_printf_float+0x1a0>
   83fc0:	f108 0801 	add.w	r8, r8, #1
   83fc4:	e7f0      	b.n	83fa8 <_printf_float+0x258>
   83fc6:	464a      	mov	r2, r9
   83fc8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   83fca:	e0a5      	b.n	84118 <_printf_float+0x3c8>
   83fcc:	6da3      	ldr	r3, [r4, #88]	; 0x58
   83fce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   83fd0:	429a      	cmp	r2, r3
   83fd2:	bfb4      	ite	lt
   83fd4:	4693      	movlt	fp, r2
   83fd6:	469b      	movge	fp, r3
   83fd8:	f1bb 0f00 	cmp.w	fp, #0
   83fdc:	dc02      	bgt.n	83fe4 <_printf_float+0x294>
   83fde:	f04f 0800 	mov.w	r8, #0
   83fe2:	e01c      	b.n	8401e <_printf_float+0x2ce>
   83fe4:	4628      	mov	r0, r5
   83fe6:	4631      	mov	r1, r6
   83fe8:	464a      	mov	r2, r9
   83fea:	465b      	mov	r3, fp
   83fec:	47b8      	blx	r7
   83fee:	3001      	adds	r0, #1
   83ff0:	d1f5      	bne.n	83fde <_printf_float+0x28e>
   83ff2:	e77d      	b.n	83ef0 <_printf_float+0x1a0>
   83ff4:	00086f55 	.word	0x00086f55
   83ff8:	00086f59 	.word	0x00086f59
   83ffc:	00086f5d 	.word	0x00086f5d
   84000:	00086f61 	.word	0x00086f61
   84004:	00086f65 	.word	0x00086f65
   84008:	4628      	mov	r0, r5
   8400a:	4631      	mov	r1, r6
   8400c:	f104 021a 	add.w	r2, r4, #26
   84010:	2301      	movs	r3, #1
   84012:	47b8      	blx	r7
   84014:	3001      	adds	r0, #1
   84016:	f43f af6b 	beq.w	83ef0 <_printf_float+0x1a0>
   8401a:	f108 0801 	add.w	r8, r8, #1
   8401e:	6da3      	ldr	r3, [r4, #88]	; 0x58
   84020:	ea2b 72eb 	bic.w	r2, fp, fp, asr #31
   84024:	1a9a      	subs	r2, r3, r2
   84026:	4590      	cmp	r8, r2
   84028:	dbee      	blt.n	84008 <_printf_float+0x2b8>
   8402a:	eb09 0803 	add.w	r8, r9, r3
   8402e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   84030:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   84032:	429a      	cmp	r2, r3
   84034:	db0f      	blt.n	84056 <_printf_float+0x306>
   84036:	6823      	ldr	r3, [r4, #0]
   84038:	07da      	lsls	r2, r3, #31
   8403a:	d40c      	bmi.n	84056 <_printf_float+0x306>
   8403c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   8403e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   84040:	4499      	add	r9, r3
   84042:	ebc8 0909 	rsb	r9, r8, r9
   84046:	1a9b      	subs	r3, r3, r2
   84048:	4599      	cmp	r9, r3
   8404a:	bfa8      	it	ge
   8404c:	4699      	movge	r9, r3
   8404e:	f1b9 0f00 	cmp.w	r9, #0
   84052:	dc08      	bgt.n	84066 <_printf_float+0x316>
   84054:	e00f      	b.n	84076 <_printf_float+0x326>
   84056:	4628      	mov	r0, r5
   84058:	4631      	mov	r1, r6
   8405a:	4652      	mov	r2, sl
   8405c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   8405e:	47b8      	blx	r7
   84060:	3001      	adds	r0, #1
   84062:	d1eb      	bne.n	8403c <_printf_float+0x2ec>
   84064:	e744      	b.n	83ef0 <_printf_float+0x1a0>
   84066:	4628      	mov	r0, r5
   84068:	4631      	mov	r1, r6
   8406a:	4642      	mov	r2, r8
   8406c:	464b      	mov	r3, r9
   8406e:	47b8      	blx	r7
   84070:	3001      	adds	r0, #1
   84072:	f43f af3d 	beq.w	83ef0 <_printf_float+0x1a0>
   84076:	f04f 0800 	mov.w	r8, #0
   8407a:	e00a      	b.n	84092 <_printf_float+0x342>
   8407c:	4628      	mov	r0, r5
   8407e:	4631      	mov	r1, r6
   84080:	f104 021a 	add.w	r2, r4, #26
   84084:	2301      	movs	r3, #1
   84086:	47b8      	blx	r7
   84088:	3001      	adds	r0, #1
   8408a:	f43f af31 	beq.w	83ef0 <_printf_float+0x1a0>
   8408e:	f108 0801 	add.w	r8, r8, #1
   84092:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   84094:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   84096:	ea29 71e9 	bic.w	r1, r9, r9, asr #31
   8409a:	1ad3      	subs	r3, r2, r3
   8409c:	1a5b      	subs	r3, r3, r1
   8409e:	4598      	cmp	r8, r3
   840a0:	dbec      	blt.n	8407c <_printf_float+0x32c>
   840a2:	e74a      	b.n	83f3a <_printf_float+0x1ea>
   840a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   840a6:	2a01      	cmp	r2, #1
   840a8:	dc01      	bgt.n	840ae <_printf_float+0x35e>
   840aa:	07db      	lsls	r3, r3, #31
   840ac:	d539      	bpl.n	84122 <_printf_float+0x3d2>
   840ae:	4628      	mov	r0, r5
   840b0:	4631      	mov	r1, r6
   840b2:	464a      	mov	r2, r9
   840b4:	2301      	movs	r3, #1
   840b6:	47b8      	blx	r7
   840b8:	3001      	adds	r0, #1
   840ba:	f43f af19 	beq.w	83ef0 <_printf_float+0x1a0>
   840be:	4628      	mov	r0, r5
   840c0:	4631      	mov	r1, r6
   840c2:	4652      	mov	r2, sl
   840c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
   840c6:	47b8      	blx	r7
   840c8:	3001      	adds	r0, #1
   840ca:	f43f af11 	beq.w	83ef0 <_printf_float+0x1a0>
   840ce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
   840d2:	2200      	movs	r2, #0
   840d4:	2300      	movs	r3, #0
   840d6:	f002 fb3d 	bl	86754 <__aeabi_dcmpeq>
   840da:	b110      	cbz	r0, 840e2 <_printf_float+0x392>
   840dc:	f04f 0800 	mov.w	r8, #0
   840e0:	e011      	b.n	84106 <_printf_float+0x3b6>
   840e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   840e4:	4628      	mov	r0, r5
   840e6:	4631      	mov	r1, r6
   840e8:	f109 0201 	add.w	r2, r9, #1
   840ec:	3b01      	subs	r3, #1
   840ee:	e01c      	b.n	8412a <_printf_float+0x3da>
   840f0:	4628      	mov	r0, r5
   840f2:	4631      	mov	r1, r6
   840f4:	f104 021a 	add.w	r2, r4, #26
   840f8:	2301      	movs	r3, #1
   840fa:	47b8      	blx	r7
   840fc:	3001      	adds	r0, #1
   840fe:	f43f aef7 	beq.w	83ef0 <_printf_float+0x1a0>
   84102:	f108 0801 	add.w	r8, r8, #1
   84106:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   84108:	3b01      	subs	r3, #1
   8410a:	4598      	cmp	r8, r3
   8410c:	dbf0      	blt.n	840f0 <_printf_float+0x3a0>
   8410e:	4628      	mov	r0, r5
   84110:	4631      	mov	r1, r6
   84112:	f104 0250 	add.w	r2, r4, #80	; 0x50
   84116:	465b      	mov	r3, fp
   84118:	47b8      	blx	r7
   8411a:	3001      	adds	r0, #1
   8411c:	f47f af0d 	bne.w	83f3a <_printf_float+0x1ea>
   84120:	e6e6      	b.n	83ef0 <_printf_float+0x1a0>
   84122:	4628      	mov	r0, r5
   84124:	4631      	mov	r1, r6
   84126:	464a      	mov	r2, r9
   84128:	2301      	movs	r3, #1
   8412a:	47b8      	blx	r7
   8412c:	3001      	adds	r0, #1
   8412e:	d1ee      	bne.n	8410e <_printf_float+0x3be>
   84130:	e6de      	b.n	83ef0 <_printf_float+0x1a0>
   84132:	f04f 0800 	mov.w	r8, #0
   84136:	68e2      	ldr	r2, [r4, #12]
   84138:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   8413a:	1ad3      	subs	r3, r2, r3
   8413c:	4598      	cmp	r8, r3
   8413e:	db05      	blt.n	8414c <_printf_float+0x3fc>
   84140:	68e0      	ldr	r0, [r4, #12]
   84142:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   84144:	4298      	cmp	r0, r3
   84146:	bfb8      	it	lt
   84148:	4618      	movlt	r0, r3
   8414a:	e00b      	b.n	84164 <_printf_float+0x414>
   8414c:	4628      	mov	r0, r5
   8414e:	4631      	mov	r1, r6
   84150:	f104 0219 	add.w	r2, r4, #25
   84154:	2301      	movs	r3, #1
   84156:	47b8      	blx	r7
   84158:	3001      	adds	r0, #1
   8415a:	f43f aec9 	beq.w	83ef0 <_printf_float+0x1a0>
   8415e:	f108 0801 	add.w	r8, r8, #1
   84162:	e7e8      	b.n	84136 <_printf_float+0x3e6>
   84164:	b00f      	add	sp, #60	; 0x3c
   84166:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8416a:	bf00      	nop

0008416c <_printf_common>:
   8416c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   84170:	4615      	mov	r5, r2
   84172:	461f      	mov	r7, r3
   84174:	688a      	ldr	r2, [r1, #8]
   84176:	690b      	ldr	r3, [r1, #16]
   84178:	4606      	mov	r6, r0
   8417a:	429a      	cmp	r2, r3
   8417c:	bfa8      	it	ge
   8417e:	4613      	movge	r3, r2
   84180:	602b      	str	r3, [r5, #0]
   84182:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
   84186:	460c      	mov	r4, r1
   84188:	f8dd 8020 	ldr.w	r8, [sp, #32]
   8418c:	b10a      	cbz	r2, 84192 <_printf_common+0x26>
   8418e:	3301      	adds	r3, #1
   84190:	602b      	str	r3, [r5, #0]
   84192:	6823      	ldr	r3, [r4, #0]
   84194:	0699      	lsls	r1, r3, #26
   84196:	d502      	bpl.n	8419e <_printf_common+0x32>
   84198:	682b      	ldr	r3, [r5, #0]
   8419a:	3302      	adds	r3, #2
   8419c:	602b      	str	r3, [r5, #0]
   8419e:	6823      	ldr	r3, [r4, #0]
   841a0:	f013 0906 	ands.w	r9, r3, #6
   841a4:	d01d      	beq.n	841e2 <_printf_common+0x76>
   841a6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
   841aa:	6822      	ldr	r2, [r4, #0]
   841ac:	3300      	adds	r3, #0
   841ae:	bf18      	it	ne
   841b0:	2301      	movne	r3, #1
   841b2:	0692      	lsls	r2, r2, #26
   841b4:	d51f      	bpl.n	841f6 <_printf_common+0x8a>
   841b6:	18e1      	adds	r1, r4, r3
   841b8:	2030      	movs	r0, #48	; 0x30
   841ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
   841be:	1c5a      	adds	r2, r3, #1
   841c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
   841c4:	4422      	add	r2, r4
   841c6:	3302      	adds	r3, #2
   841c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
   841cc:	e013      	b.n	841f6 <_printf_common+0x8a>
   841ce:	4630      	mov	r0, r6
   841d0:	4639      	mov	r1, r7
   841d2:	f104 0219 	add.w	r2, r4, #25
   841d6:	2301      	movs	r3, #1
   841d8:	47c0      	blx	r8
   841da:	3001      	adds	r0, #1
   841dc:	d007      	beq.n	841ee <_printf_common+0x82>
   841de:	f109 0901 	add.w	r9, r9, #1
   841e2:	68e2      	ldr	r2, [r4, #12]
   841e4:	682b      	ldr	r3, [r5, #0]
   841e6:	1ad3      	subs	r3, r2, r3
   841e8:	4599      	cmp	r9, r3
   841ea:	dbf0      	blt.n	841ce <_printf_common+0x62>
   841ec:	e7db      	b.n	841a6 <_printf_common+0x3a>
   841ee:	f04f 30ff 	mov.w	r0, #4294967295
   841f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   841f6:	4630      	mov	r0, r6
   841f8:	4639      	mov	r1, r7
   841fa:	f104 0243 	add.w	r2, r4, #67	; 0x43
   841fe:	47c0      	blx	r8
   84200:	3001      	adds	r0, #1
   84202:	d0f4      	beq.n	841ee <_printf_common+0x82>
   84204:	6823      	ldr	r3, [r4, #0]
   84206:	682a      	ldr	r2, [r5, #0]
   84208:	f003 0306 	and.w	r3, r3, #6
   8420c:	68e1      	ldr	r1, [r4, #12]
   8420e:	2b04      	cmp	r3, #4
   84210:	bf08      	it	eq
   84212:	ebc2 0501 	rsbeq	r5, r2, r1
   84216:	6923      	ldr	r3, [r4, #16]
   84218:	68a2      	ldr	r2, [r4, #8]
   8421a:	bf0c      	ite	eq
   8421c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
   84220:	2500      	movne	r5, #0
   84222:	429a      	cmp	r2, r3
   84224:	bfc4      	itt	gt
   84226:	ebc3 0302 	rsbgt	r3, r3, r2
   8422a:	18ed      	addgt	r5, r5, r3
   8422c:	f04f 0900 	mov.w	r9, #0
   84230:	45a9      	cmp	r9, r5
   84232:	da0a      	bge.n	8424a <_printf_common+0xde>
   84234:	4630      	mov	r0, r6
   84236:	4639      	mov	r1, r7
   84238:	f104 021a 	add.w	r2, r4, #26
   8423c:	2301      	movs	r3, #1
   8423e:	47c0      	blx	r8
   84240:	3001      	adds	r0, #1
   84242:	d0d4      	beq.n	841ee <_printf_common+0x82>
   84244:	f109 0901 	add.w	r9, r9, #1
   84248:	e7f2      	b.n	84230 <_printf_common+0xc4>
   8424a:	2000      	movs	r0, #0
   8424c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00084250 <_printf_i>:
   84250:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   84254:	7e0e      	ldrb	r6, [r1, #24]
   84256:	4680      	mov	r8, r0
   84258:	2e6e      	cmp	r6, #110	; 0x6e
   8425a:	460c      	mov	r4, r1
   8425c:	4691      	mov	r9, r2
   8425e:	469a      	mov	sl, r3
   84260:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   84262:	f101 0043 	add.w	r0, r1, #67	; 0x43
   84266:	f000 80a5 	beq.w	843b4 <_printf_i+0x164>
   8426a:	d811      	bhi.n	84290 <_printf_i+0x40>
   8426c:	2e63      	cmp	r6, #99	; 0x63
   8426e:	d022      	beq.n	842b6 <_printf_i+0x66>
   84270:	d809      	bhi.n	84286 <_printf_i+0x36>
   84272:	2e00      	cmp	r6, #0
   84274:	f000 80af 	beq.w	843d6 <_printf_i+0x186>
   84278:	2e58      	cmp	r6, #88	; 0x58
   8427a:	f040 80bf 	bne.w	843fc <_printf_i+0x1ac>
   8427e:	f881 6045 	strb.w	r6, [r1, #69]	; 0x45
   84282:	4a7b      	ldr	r2, [pc, #492]	; (84470 <_printf_i+0x220>)
   84284:	e04f      	b.n	84326 <_printf_i+0xd6>
   84286:	2e64      	cmp	r6, #100	; 0x64
   84288:	d01e      	beq.n	842c8 <_printf_i+0x78>
   8428a:	2e69      	cmp	r6, #105	; 0x69
   8428c:	d01c      	beq.n	842c8 <_printf_i+0x78>
   8428e:	e0b5      	b.n	843fc <_printf_i+0x1ac>
   84290:	2e73      	cmp	r6, #115	; 0x73
   84292:	f000 80a4 	beq.w	843de <_printf_i+0x18e>
   84296:	d809      	bhi.n	842ac <_printf_i+0x5c>
   84298:	2e6f      	cmp	r6, #111	; 0x6f
   8429a:	d02b      	beq.n	842f4 <_printf_i+0xa4>
   8429c:	2e70      	cmp	r6, #112	; 0x70
   8429e:	f040 80ad 	bne.w	843fc <_printf_i+0x1ac>
   842a2:	680b      	ldr	r3, [r1, #0]
   842a4:	f043 0320 	orr.w	r3, r3, #32
   842a8:	600b      	str	r3, [r1, #0]
   842aa:	e038      	b.n	8431e <_printf_i+0xce>
   842ac:	2e75      	cmp	r6, #117	; 0x75
   842ae:	d021      	beq.n	842f4 <_printf_i+0xa4>
   842b0:	2e78      	cmp	r6, #120	; 0x78
   842b2:	d034      	beq.n	8431e <_printf_i+0xce>
   842b4:	e0a2      	b.n	843fc <_printf_i+0x1ac>
   842b6:	682b      	ldr	r3, [r5, #0]
   842b8:	f101 0742 	add.w	r7, r1, #66	; 0x42
   842bc:	1d1a      	adds	r2, r3, #4
   842be:	681b      	ldr	r3, [r3, #0]
   842c0:	602a      	str	r2, [r5, #0]
   842c2:	f881 3042 	strb.w	r3, [r1, #66]	; 0x42
   842c6:	e09d      	b.n	84404 <_printf_i+0x1b4>
   842c8:	6822      	ldr	r2, [r4, #0]
   842ca:	682b      	ldr	r3, [r5, #0]
   842cc:	f012 0f80 	tst.w	r2, #128	; 0x80
   842d0:	d003      	beq.n	842da <_printf_i+0x8a>
   842d2:	1d1a      	adds	r2, r3, #4
   842d4:	602a      	str	r2, [r5, #0]
   842d6:	681d      	ldr	r5, [r3, #0]
   842d8:	e005      	b.n	842e6 <_printf_i+0x96>
   842da:	0651      	lsls	r1, r2, #25
   842dc:	d5f9      	bpl.n	842d2 <_printf_i+0x82>
   842de:	1d1a      	adds	r2, r3, #4
   842e0:	602a      	str	r2, [r5, #0]
   842e2:	f9b3 5000 	ldrsh.w	r5, [r3]
   842e6:	2d00      	cmp	r5, #0
   842e8:	da39      	bge.n	8435e <_printf_i+0x10e>
   842ea:	232d      	movs	r3, #45	; 0x2d
   842ec:	426d      	negs	r5, r5
   842ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   842f2:	e034      	b.n	8435e <_printf_i+0x10e>
   842f4:	6822      	ldr	r2, [r4, #0]
   842f6:	682b      	ldr	r3, [r5, #0]
   842f8:	f012 0f80 	tst.w	r2, #128	; 0x80
   842fc:	d003      	beq.n	84306 <_printf_i+0xb6>
   842fe:	1d1a      	adds	r2, r3, #4
   84300:	602a      	str	r2, [r5, #0]
   84302:	681d      	ldr	r5, [r3, #0]
   84304:	e004      	b.n	84310 <_printf_i+0xc0>
   84306:	0652      	lsls	r2, r2, #25
   84308:	d5f9      	bpl.n	842fe <_printf_i+0xae>
   8430a:	1d1a      	adds	r2, r3, #4
   8430c:	602a      	str	r2, [r5, #0]
   8430e:	881d      	ldrh	r5, [r3, #0]
   84310:	7e23      	ldrb	r3, [r4, #24]
   84312:	4a57      	ldr	r2, [pc, #348]	; (84470 <_printf_i+0x220>)
   84314:	2b6f      	cmp	r3, #111	; 0x6f
   84316:	bf14      	ite	ne
   84318:	230a      	movne	r3, #10
   8431a:	2308      	moveq	r3, #8
   8431c:	e01b      	b.n	84356 <_printf_i+0x106>
   8431e:	2378      	movs	r3, #120	; 0x78
   84320:	4a54      	ldr	r2, [pc, #336]	; (84474 <_printf_i+0x224>)
   84322:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
   84326:	6823      	ldr	r3, [r4, #0]
   84328:	6829      	ldr	r1, [r5, #0]
   8432a:	f013 0f80 	tst.w	r3, #128	; 0x80
   8432e:	f101 0604 	add.w	r6, r1, #4
   84332:	602e      	str	r6, [r5, #0]
   84334:	d001      	beq.n	8433a <_printf_i+0xea>
   84336:	680d      	ldr	r5, [r1, #0]
   84338:	e002      	b.n	84340 <_printf_i+0xf0>
   8433a:	065f      	lsls	r7, r3, #25
   8433c:	d5fb      	bpl.n	84336 <_printf_i+0xe6>
   8433e:	880d      	ldrh	r5, [r1, #0]
   84340:	07de      	lsls	r6, r3, #31
   84342:	bf44      	itt	mi
   84344:	f043 0320 	orrmi.w	r3, r3, #32
   84348:	6023      	strmi	r3, [r4, #0]
   8434a:	b91d      	cbnz	r5, 84354 <_printf_i+0x104>
   8434c:	6823      	ldr	r3, [r4, #0]
   8434e:	f023 0320 	bic.w	r3, r3, #32
   84352:	6023      	str	r3, [r4, #0]
   84354:	2310      	movs	r3, #16
   84356:	2100      	movs	r1, #0
   84358:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
   8435c:	e001      	b.n	84362 <_printf_i+0x112>
   8435e:	4a44      	ldr	r2, [pc, #272]	; (84470 <_printf_i+0x220>)
   84360:	230a      	movs	r3, #10
   84362:	6866      	ldr	r6, [r4, #4]
   84364:	2e00      	cmp	r6, #0
   84366:	60a6      	str	r6, [r4, #8]
   84368:	db03      	blt.n	84372 <_printf_i+0x122>
   8436a:	6821      	ldr	r1, [r4, #0]
   8436c:	f021 0104 	bic.w	r1, r1, #4
   84370:	6021      	str	r1, [r4, #0]
   84372:	b905      	cbnz	r5, 84376 <_printf_i+0x126>
   84374:	b16e      	cbz	r6, 84392 <_printf_i+0x142>
   84376:	f104 0142 	add.w	r1, r4, #66	; 0x42
   8437a:	fbb5 f6f3 	udiv	r6, r5, r3
   8437e:	fb03 5516 	mls	r5, r3, r6, r5
   84382:	5d55      	ldrb	r5, [r2, r5]
   84384:	460f      	mov	r7, r1
   84386:	f801 5901 	strb.w	r5, [r1], #-1
   8438a:	4635      	mov	r5, r6
   8438c:	2e00      	cmp	r6, #0
   8438e:	d1f4      	bne.n	8437a <_printf_i+0x12a>
   84390:	e000      	b.n	84394 <_printf_i+0x144>
   84392:	4607      	mov	r7, r0
   84394:	2b08      	cmp	r3, #8
   84396:	d10a      	bne.n	843ae <_printf_i+0x15e>
   84398:	6823      	ldr	r3, [r4, #0]
   8439a:	07dd      	lsls	r5, r3, #31
   8439c:	d507      	bpl.n	843ae <_printf_i+0x15e>
   8439e:	6862      	ldr	r2, [r4, #4]
   843a0:	6923      	ldr	r3, [r4, #16]
   843a2:	429a      	cmp	r2, r3
   843a4:	dc03      	bgt.n	843ae <_printf_i+0x15e>
   843a6:	2330      	movs	r3, #48	; 0x30
   843a8:	f807 3c01 	strb.w	r3, [r7, #-1]
   843ac:	3f01      	subs	r7, #1
   843ae:	1bc0      	subs	r0, r0, r7
   843b0:	6120      	str	r0, [r4, #16]
   843b2:	e02c      	b.n	8440e <_printf_i+0x1be>
   843b4:	6809      	ldr	r1, [r1, #0]
   843b6:	682b      	ldr	r3, [r5, #0]
   843b8:	f011 0f80 	tst.w	r1, #128	; 0x80
   843bc:	6962      	ldr	r2, [r4, #20]
   843be:	d004      	beq.n	843ca <_printf_i+0x17a>
   843c0:	1d19      	adds	r1, r3, #4
   843c2:	6029      	str	r1, [r5, #0]
   843c4:	681b      	ldr	r3, [r3, #0]
   843c6:	601a      	str	r2, [r3, #0]
   843c8:	e005      	b.n	843d6 <_printf_i+0x186>
   843ca:	0649      	lsls	r1, r1, #25
   843cc:	d5f8      	bpl.n	843c0 <_printf_i+0x170>
   843ce:	1d19      	adds	r1, r3, #4
   843d0:	6029      	str	r1, [r5, #0]
   843d2:	681b      	ldr	r3, [r3, #0]
   843d4:	801a      	strh	r2, [r3, #0]
   843d6:	2300      	movs	r3, #0
   843d8:	6123      	str	r3, [r4, #16]
   843da:	4607      	mov	r7, r0
   843dc:	e017      	b.n	8440e <_printf_i+0x1be>
   843de:	682b      	ldr	r3, [r5, #0]
   843e0:	1d1a      	adds	r2, r3, #4
   843e2:	602a      	str	r2, [r5, #0]
   843e4:	681f      	ldr	r7, [r3, #0]
   843e6:	4638      	mov	r0, r7
   843e8:	f7ff fad8 	bl	8399c <strlen>
   843ec:	6863      	ldr	r3, [r4, #4]
   843ee:	6120      	str	r0, [r4, #16]
   843f0:	4298      	cmp	r0, r3
   843f2:	bf88      	it	hi
   843f4:	6123      	strhi	r3, [r4, #16]
   843f6:	6923      	ldr	r3, [r4, #16]
   843f8:	6063      	str	r3, [r4, #4]
   843fa:	e005      	b.n	84408 <_printf_i+0x1b8>
   843fc:	f104 0742 	add.w	r7, r4, #66	; 0x42
   84400:	f884 6042 	strb.w	r6, [r4, #66]	; 0x42
   84404:	2301      	movs	r3, #1
   84406:	6123      	str	r3, [r4, #16]
   84408:	2300      	movs	r3, #0
   8440a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   8440e:	f8cd a000 	str.w	sl, [sp]
   84412:	4640      	mov	r0, r8
   84414:	4621      	mov	r1, r4
   84416:	aa03      	add	r2, sp, #12
   84418:	464b      	mov	r3, r9
   8441a:	f7ff fea7 	bl	8416c <_printf_common>
   8441e:	3001      	adds	r0, #1
   84420:	d102      	bne.n	84428 <_printf_i+0x1d8>
   84422:	f04f 30ff 	mov.w	r0, #4294967295
   84426:	e01f      	b.n	84468 <_printf_i+0x218>
   84428:	4640      	mov	r0, r8
   8442a:	4649      	mov	r1, r9
   8442c:	463a      	mov	r2, r7
   8442e:	6923      	ldr	r3, [r4, #16]
   84430:	47d0      	blx	sl
   84432:	3001      	adds	r0, #1
   84434:	d0f5      	beq.n	84422 <_printf_i+0x1d2>
   84436:	6823      	ldr	r3, [r4, #0]
   84438:	079b      	lsls	r3, r3, #30
   8443a:	d405      	bmi.n	84448 <_printf_i+0x1f8>
   8443c:	68e0      	ldr	r0, [r4, #12]
   8443e:	9b03      	ldr	r3, [sp, #12]
   84440:	4298      	cmp	r0, r3
   84442:	bfb8      	it	lt
   84444:	4618      	movlt	r0, r3
   84446:	e00f      	b.n	84468 <_printf_i+0x218>
   84448:	2500      	movs	r5, #0
   8444a:	68e2      	ldr	r2, [r4, #12]
   8444c:	9b03      	ldr	r3, [sp, #12]
   8444e:	1ad3      	subs	r3, r2, r3
   84450:	429d      	cmp	r5, r3
   84452:	daf3      	bge.n	8443c <_printf_i+0x1ec>
   84454:	4640      	mov	r0, r8
   84456:	4649      	mov	r1, r9
   84458:	f104 0219 	add.w	r2, r4, #25
   8445c:	2301      	movs	r3, #1
   8445e:	47d0      	blx	sl
   84460:	3001      	adds	r0, #1
   84462:	d0de      	beq.n	84422 <_printf_i+0x1d2>
   84464:	3501      	adds	r5, #1
   84466:	e7f0      	b.n	8444a <_printf_i+0x1fa>
   84468:	b004      	add	sp, #16
   8446a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8446e:	bf00      	nop
   84470:	00086f67 	.word	0x00086f67
   84474:	00086f78 	.word	0x00086f78

00084478 <__swbuf_r>:
   84478:	b570      	push	{r4, r5, r6, lr}
   8447a:	460e      	mov	r6, r1
   8447c:	4614      	mov	r4, r2
   8447e:	4605      	mov	r5, r0
   84480:	b118      	cbz	r0, 8448a <__swbuf_r+0x12>
   84482:	6983      	ldr	r3, [r0, #24]
   84484:	b90b      	cbnz	r3, 8448a <__swbuf_r+0x12>
   84486:	f001 f80d 	bl	854a4 <__sinit>
   8448a:	4b22      	ldr	r3, [pc, #136]	; (84514 <__swbuf_r+0x9c>)
   8448c:	429c      	cmp	r4, r3
   8448e:	d101      	bne.n	84494 <__swbuf_r+0x1c>
   84490:	686c      	ldr	r4, [r5, #4]
   84492:	e008      	b.n	844a6 <__swbuf_r+0x2e>
   84494:	4b20      	ldr	r3, [pc, #128]	; (84518 <__swbuf_r+0xa0>)
   84496:	429c      	cmp	r4, r3
   84498:	d101      	bne.n	8449e <__swbuf_r+0x26>
   8449a:	68ac      	ldr	r4, [r5, #8]
   8449c:	e003      	b.n	844a6 <__swbuf_r+0x2e>
   8449e:	4b1f      	ldr	r3, [pc, #124]	; (8451c <__swbuf_r+0xa4>)
   844a0:	429c      	cmp	r4, r3
   844a2:	bf08      	it	eq
   844a4:	68ec      	ldreq	r4, [r5, #12]
   844a6:	69a3      	ldr	r3, [r4, #24]
   844a8:	60a3      	str	r3, [r4, #8]
   844aa:	89a3      	ldrh	r3, [r4, #12]
   844ac:	071a      	lsls	r2, r3, #28
   844ae:	d509      	bpl.n	844c4 <__swbuf_r+0x4c>
   844b0:	6923      	ldr	r3, [r4, #16]
   844b2:	b13b      	cbz	r3, 844c4 <__swbuf_r+0x4c>
   844b4:	6923      	ldr	r3, [r4, #16]
   844b6:	6820      	ldr	r0, [r4, #0]
   844b8:	b2f6      	uxtb	r6, r6
   844ba:	1ac0      	subs	r0, r0, r3
   844bc:	6963      	ldr	r3, [r4, #20]
   844be:	4298      	cmp	r0, r3
   844c0:	db0f      	blt.n	844e2 <__swbuf_r+0x6a>
   844c2:	e008      	b.n	844d6 <__swbuf_r+0x5e>
   844c4:	4628      	mov	r0, r5
   844c6:	4621      	mov	r1, r4
   844c8:	f000 f82a 	bl	84520 <__swsetup_r>
   844cc:	2800      	cmp	r0, #0
   844ce:	d0f1      	beq.n	844b4 <__swbuf_r+0x3c>
   844d0:	f04f 30ff 	mov.w	r0, #4294967295
   844d4:	bd70      	pop	{r4, r5, r6, pc}
   844d6:	4628      	mov	r0, r5
   844d8:	4621      	mov	r1, r4
   844da:	f000 ff65 	bl	853a8 <_fflush_r>
   844de:	2800      	cmp	r0, #0
   844e0:	d1f6      	bne.n	844d0 <__swbuf_r+0x58>
   844e2:	68a3      	ldr	r3, [r4, #8]
   844e4:	3001      	adds	r0, #1
   844e6:	3b01      	subs	r3, #1
   844e8:	60a3      	str	r3, [r4, #8]
   844ea:	6823      	ldr	r3, [r4, #0]
   844ec:	1c5a      	adds	r2, r3, #1
   844ee:	6022      	str	r2, [r4, #0]
   844f0:	701e      	strb	r6, [r3, #0]
   844f2:	6963      	ldr	r3, [r4, #20]
   844f4:	4298      	cmp	r0, r3
   844f6:	d004      	beq.n	84502 <__swbuf_r+0x8a>
   844f8:	89a3      	ldrh	r3, [r4, #12]
   844fa:	07db      	lsls	r3, r3, #31
   844fc:	d507      	bpl.n	8450e <__swbuf_r+0x96>
   844fe:	2e0a      	cmp	r6, #10
   84500:	d105      	bne.n	8450e <__swbuf_r+0x96>
   84502:	4628      	mov	r0, r5
   84504:	4621      	mov	r1, r4
   84506:	f000 ff4f 	bl	853a8 <_fflush_r>
   8450a:	2800      	cmp	r0, #0
   8450c:	d1e0      	bne.n	844d0 <__swbuf_r+0x58>
   8450e:	4630      	mov	r0, r6
   84510:	bd70      	pop	{r4, r5, r6, pc}
   84512:	bf00      	nop
   84514:	00086f98 	.word	0x00086f98
   84518:	00086fb8 	.word	0x00086fb8
   8451c:	00086fd8 	.word	0x00086fd8

00084520 <__swsetup_r>:
   84520:	4b32      	ldr	r3, [pc, #200]	; (845ec <__swsetup_r+0xcc>)
   84522:	b570      	push	{r4, r5, r6, lr}
   84524:	681d      	ldr	r5, [r3, #0]
   84526:	4606      	mov	r6, r0
   84528:	460c      	mov	r4, r1
   8452a:	b125      	cbz	r5, 84536 <__swsetup_r+0x16>
   8452c:	69ab      	ldr	r3, [r5, #24]
   8452e:	b913      	cbnz	r3, 84536 <__swsetup_r+0x16>
   84530:	4628      	mov	r0, r5
   84532:	f000 ffb7 	bl	854a4 <__sinit>
   84536:	4b2e      	ldr	r3, [pc, #184]	; (845f0 <__swsetup_r+0xd0>)
   84538:	429c      	cmp	r4, r3
   8453a:	d101      	bne.n	84540 <__swsetup_r+0x20>
   8453c:	686c      	ldr	r4, [r5, #4]
   8453e:	e008      	b.n	84552 <__swsetup_r+0x32>
   84540:	4b2c      	ldr	r3, [pc, #176]	; (845f4 <__swsetup_r+0xd4>)
   84542:	429c      	cmp	r4, r3
   84544:	d101      	bne.n	8454a <__swsetup_r+0x2a>
   84546:	68ac      	ldr	r4, [r5, #8]
   84548:	e003      	b.n	84552 <__swsetup_r+0x32>
   8454a:	4b2b      	ldr	r3, [pc, #172]	; (845f8 <__swsetup_r+0xd8>)
   8454c:	429c      	cmp	r4, r3
   8454e:	bf08      	it	eq
   84550:	68ec      	ldreq	r4, [r5, #12]
   84552:	89a2      	ldrh	r2, [r4, #12]
   84554:	b293      	uxth	r3, r2
   84556:	0719      	lsls	r1, r3, #28
   84558:	d420      	bmi.n	8459c <__swsetup_r+0x7c>
   8455a:	06dd      	lsls	r5, r3, #27
   8455c:	d405      	bmi.n	8456a <__swsetup_r+0x4a>
   8455e:	2309      	movs	r3, #9
   84560:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   84564:	6033      	str	r3, [r6, #0]
   84566:	81a2      	strh	r2, [r4, #12]
   84568:	e03b      	b.n	845e2 <__swsetup_r+0xc2>
   8456a:	0758      	lsls	r0, r3, #29
   8456c:	d512      	bpl.n	84594 <__swsetup_r+0x74>
   8456e:	6b61      	ldr	r1, [r4, #52]	; 0x34
   84570:	b141      	cbz	r1, 84584 <__swsetup_r+0x64>
   84572:	f104 0344 	add.w	r3, r4, #68	; 0x44
   84576:	4299      	cmp	r1, r3
   84578:	d002      	beq.n	84580 <__swsetup_r+0x60>
   8457a:	4630      	mov	r0, r6
   8457c:	f001 fb54 	bl	85c28 <_free_r>
   84580:	2300      	movs	r3, #0
   84582:	6363      	str	r3, [r4, #52]	; 0x34
   84584:	89a3      	ldrh	r3, [r4, #12]
   84586:	f023 0324 	bic.w	r3, r3, #36	; 0x24
   8458a:	81a3      	strh	r3, [r4, #12]
   8458c:	2300      	movs	r3, #0
   8458e:	6063      	str	r3, [r4, #4]
   84590:	6923      	ldr	r3, [r4, #16]
   84592:	6023      	str	r3, [r4, #0]
   84594:	89a3      	ldrh	r3, [r4, #12]
   84596:	f043 0308 	orr.w	r3, r3, #8
   8459a:	81a3      	strh	r3, [r4, #12]
   8459c:	6923      	ldr	r3, [r4, #16]
   8459e:	b94b      	cbnz	r3, 845b4 <__swsetup_r+0x94>
   845a0:	89a3      	ldrh	r3, [r4, #12]
   845a2:	f403 7320 	and.w	r3, r3, #640	; 0x280
   845a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   845aa:	d003      	beq.n	845b4 <__swsetup_r+0x94>
   845ac:	4630      	mov	r0, r6
   845ae:	4621      	mov	r1, r4
   845b0:	f000 ffe6 	bl	85580 <__smakebuf_r>
   845b4:	89a3      	ldrh	r3, [r4, #12]
   845b6:	f013 0201 	ands.w	r2, r3, #1
   845ba:	d005      	beq.n	845c8 <__swsetup_r+0xa8>
   845bc:	2200      	movs	r2, #0
   845be:	60a2      	str	r2, [r4, #8]
   845c0:	6962      	ldr	r2, [r4, #20]
   845c2:	4252      	negs	r2, r2
   845c4:	61a2      	str	r2, [r4, #24]
   845c6:	e003      	b.n	845d0 <__swsetup_r+0xb0>
   845c8:	0799      	lsls	r1, r3, #30
   845ca:	bf58      	it	pl
   845cc:	6962      	ldrpl	r2, [r4, #20]
   845ce:	60a2      	str	r2, [r4, #8]
   845d0:	6922      	ldr	r2, [r4, #16]
   845d2:	b94a      	cbnz	r2, 845e8 <__swsetup_r+0xc8>
   845d4:	f003 0080 	and.w	r0, r3, #128	; 0x80
   845d8:	b280      	uxth	r0, r0
   845da:	b130      	cbz	r0, 845ea <__swsetup_r+0xca>
   845dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   845e0:	81a3      	strh	r3, [r4, #12]
   845e2:	f04f 30ff 	mov.w	r0, #4294967295
   845e6:	bd70      	pop	{r4, r5, r6, pc}
   845e8:	2000      	movs	r0, #0
   845ea:	bd70      	pop	{r4, r5, r6, pc}
   845ec:	200701b0 	.word	0x200701b0
   845f0:	00086f98 	.word	0x00086f98
   845f4:	00086fb8 	.word	0x00086fb8
   845f8:	00086fd8 	.word	0x00086fd8

000845fc <quorem>:
   845fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84600:	6903      	ldr	r3, [r0, #16]
   84602:	690c      	ldr	r4, [r1, #16]
   84604:	4680      	mov	r8, r0
   84606:	42a3      	cmp	r3, r4
   84608:	f2c0 8083 	blt.w	84712 <quorem+0x116>
   8460c:	3c01      	subs	r4, #1
   8460e:	00a2      	lsls	r2, r4, #2
   84610:	f101 0714 	add.w	r7, r1, #20
   84614:	f100 0514 	add.w	r5, r0, #20
   84618:	4691      	mov	r9, r2
   8461a:	9200      	str	r2, [sp, #0]
   8461c:	f857 6024 	ldr.w	r6, [r7, r4, lsl #2]
   84620:	442a      	add	r2, r5
   84622:	9201      	str	r2, [sp, #4]
   84624:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
   84628:	3601      	adds	r6, #1
   8462a:	fbb2 f6f6 	udiv	r6, r2, r6
   8462e:	44b9      	add	r9, r7
   84630:	2e00      	cmp	r6, #0
   84632:	d03b      	beq.n	846ac <quorem+0xb0>
   84634:	f04f 0e00 	mov.w	lr, #0
   84638:	463a      	mov	r2, r7
   8463a:	4628      	mov	r0, r5
   8463c:	46f3      	mov	fp, lr
   8463e:	f852 cb04 	ldr.w	ip, [r2], #4
   84642:	6803      	ldr	r3, [r0, #0]
   84644:	fa1f fa8c 	uxth.w	sl, ip
   84648:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
   8464c:	fb0a ea06 	mla	sl, sl, r6, lr
   84650:	fb0c fc06 	mul.w	ip, ip, r6
   84654:	eb0c 4c1a 	add.w	ip, ip, sl, lsr #16
   84658:	fa1f fa8a 	uxth.w	sl, sl
   8465c:	ebca 0b0b 	rsb	fp, sl, fp
   84660:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
   84664:	fa1f fa83 	uxth.w	sl, r3
   84668:	fa1f fc8c 	uxth.w	ip, ip
   8466c:	44da      	add	sl, fp
   8466e:	ebcc 4c13 	rsb	ip, ip, r3, lsr #16
   84672:	eb0c 4c2a 	add.w	ip, ip, sl, asr #16
   84676:	fa1f fa8a 	uxth.w	sl, sl
   8467a:	ea4a 4a0c 	orr.w	sl, sl, ip, lsl #16
   8467e:	454a      	cmp	r2, r9
   84680:	ea4f 4b2c 	mov.w	fp, ip, asr #16
   84684:	f840 ab04 	str.w	sl, [r0], #4
   84688:	d9d9      	bls.n	8463e <quorem+0x42>
   8468a:	9a00      	ldr	r2, [sp, #0]
   8468c:	58ab      	ldr	r3, [r5, r2]
   8468e:	b96b      	cbnz	r3, 846ac <quorem+0xb0>
   84690:	9a01      	ldr	r2, [sp, #4]
   84692:	1f13      	subs	r3, r2, #4
   84694:	42ab      	cmp	r3, r5
   84696:	461a      	mov	r2, r3
   84698:	d802      	bhi.n	846a0 <quorem+0xa4>
   8469a:	f8c8 4010 	str.w	r4, [r8, #16]
   8469e:	e005      	b.n	846ac <quorem+0xb0>
   846a0:	6812      	ldr	r2, [r2, #0]
   846a2:	3b04      	subs	r3, #4
   846a4:	2a00      	cmp	r2, #0
   846a6:	d1f8      	bne.n	8469a <quorem+0x9e>
   846a8:	3c01      	subs	r4, #1
   846aa:	e7f3      	b.n	84694 <quorem+0x98>
   846ac:	4640      	mov	r0, r8
   846ae:	f001 f9de 	bl	85a6e <__mcmp>
   846b2:	2800      	cmp	r0, #0
   846b4:	db2b      	blt.n	8470e <quorem+0x112>
   846b6:	3601      	adds	r6, #1
   846b8:	462b      	mov	r3, r5
   846ba:	2000      	movs	r0, #0
   846bc:	f857 cb04 	ldr.w	ip, [r7], #4
   846c0:	681a      	ldr	r2, [r3, #0]
   846c2:	fa1f f18c 	uxth.w	r1, ip
   846c6:	1a41      	subs	r1, r0, r1
   846c8:	fa1f fa82 	uxth.w	sl, r2
   846cc:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
   846d0:	4451      	add	r1, sl
   846d2:	ebcc 4212 	rsb	r2, ip, r2, lsr #16
   846d6:	eb02 4221 	add.w	r2, r2, r1, asr #16
   846da:	b289      	uxth	r1, r1
   846dc:	1410      	asrs	r0, r2, #16
   846de:	454f      	cmp	r7, r9
   846e0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
   846e4:	f843 2b04 	str.w	r2, [r3], #4
   846e8:	d9e8      	bls.n	846bc <quorem+0xc0>
   846ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
   846ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
   846f2:	b962      	cbnz	r2, 8470e <quorem+0x112>
   846f4:	3b04      	subs	r3, #4
   846f6:	42ab      	cmp	r3, r5
   846f8:	461a      	mov	r2, r3
   846fa:	d802      	bhi.n	84702 <quorem+0x106>
   846fc:	f8c8 4010 	str.w	r4, [r8, #16]
   84700:	e005      	b.n	8470e <quorem+0x112>
   84702:	6812      	ldr	r2, [r2, #0]
   84704:	3b04      	subs	r3, #4
   84706:	2a00      	cmp	r2, #0
   84708:	d1f8      	bne.n	846fc <quorem+0x100>
   8470a:	3c01      	subs	r4, #1
   8470c:	e7f3      	b.n	846f6 <quorem+0xfa>
   8470e:	4630      	mov	r0, r6
   84710:	e000      	b.n	84714 <quorem+0x118>
   84712:	2000      	movs	r0, #0
   84714:	b003      	add	sp, #12
   84716:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8471a:	0000      	movs	r0, r0
   8471c:	0000      	movs	r0, r0
	...

00084720 <_dtoa_r>:
   84720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84724:	6a45      	ldr	r5, [r0, #36]	; 0x24
   84726:	b09b      	sub	sp, #108	; 0x6c
   84728:	4682      	mov	sl, r0
   8472a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   8472c:	e9cd 2304 	strd	r2, r3, [sp, #16]
   84730:	b945      	cbnz	r5, 84744 <_dtoa_r+0x24>
   84732:	2010      	movs	r0, #16
   84734:	f000 ff70 	bl	85618 <malloc>
   84738:	f8ca 0024 	str.w	r0, [sl, #36]	; 0x24
   8473c:	6045      	str	r5, [r0, #4]
   8473e:	6085      	str	r5, [r0, #8]
   84740:	6005      	str	r5, [r0, #0]
   84742:	60c5      	str	r5, [r0, #12]
   84744:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
   84748:	6819      	ldr	r1, [r3, #0]
   8474a:	b161      	cbz	r1, 84766 <_dtoa_r+0x46>
   8474c:	685b      	ldr	r3, [r3, #4]
   8474e:	2201      	movs	r2, #1
   84750:	604b      	str	r3, [r1, #4]
   84752:	fa02 f303 	lsl.w	r3, r2, r3
   84756:	4650      	mov	r0, sl
   84758:	608b      	str	r3, [r1, #8]
   8475a:	f000 ffa8 	bl	856ae <_Bfree>
   8475e:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
   84762:	2200      	movs	r2, #0
   84764:	601a      	str	r2, [r3, #0]
   84766:	9805      	ldr	r0, [sp, #20]
   84768:	2800      	cmp	r0, #0
   8476a:	da05      	bge.n	84778 <_dtoa_r+0x58>
   8476c:	2301      	movs	r3, #1
   8476e:	f020 4100 	bic.w	r1, r0, #2147483648	; 0x80000000
   84772:	6023      	str	r3, [r4, #0]
   84774:	9105      	str	r1, [sp, #20]
   84776:	e001      	b.n	8477c <_dtoa_r+0x5c>
   84778:	2300      	movs	r3, #0
   8477a:	6023      	str	r3, [r4, #0]
   8477c:	9f05      	ldr	r7, [sp, #20]
   8477e:	4a9c      	ldr	r2, [pc, #624]	; (849f0 <_dtoa_r+0x2d0>)
   84780:	f027 4300 	bic.w	r3, r7, #2147483648	; 0x80000000
   84784:	0d1b      	lsrs	r3, r3, #20
   84786:	051b      	lsls	r3, r3, #20
   84788:	4293      	cmp	r3, r2
   8478a:	d11d      	bne.n	847c8 <_dtoa_r+0xa8>
   8478c:	9a26      	ldr	r2, [sp, #152]	; 0x98
   8478e:	f242 730f 	movw	r3, #9999	; 0x270f
   84792:	6013      	str	r3, [r2, #0]
   84794:	9b04      	ldr	r3, [sp, #16]
   84796:	b943      	cbnz	r3, 847aa <_dtoa_r+0x8a>
   84798:	4b96      	ldr	r3, [pc, #600]	; (849f4 <_dtoa_r+0x2d4>)
   8479a:	4a97      	ldr	r2, [pc, #604]	; (849f8 <_dtoa_r+0x2d8>)
   8479c:	f3c7 0013 	ubfx	r0, r7, #0, #20
   847a0:	2800      	cmp	r0, #0
   847a2:	bf0c      	ite	eq
   847a4:	4610      	moveq	r0, r2
   847a6:	4618      	movne	r0, r3
   847a8:	e000      	b.n	847ac <_dtoa_r+0x8c>
   847aa:	4892      	ldr	r0, [pc, #584]	; (849f4 <_dtoa_r+0x2d4>)
   847ac:	9f28      	ldr	r7, [sp, #160]	; 0xa0
   847ae:	2f00      	cmp	r7, #0
   847b0:	f000 8571 	beq.w	85296 <_dtoa_r+0xb76>
   847b4:	78c3      	ldrb	r3, [r0, #3]
   847b6:	b113      	cbz	r3, 847be <_dtoa_r+0x9e>
   847b8:	f100 0308 	add.w	r3, r0, #8
   847bc:	e000      	b.n	847c0 <_dtoa_r+0xa0>
   847be:	1cc3      	adds	r3, r0, #3
   847c0:	9f28      	ldr	r7, [sp, #160]	; 0xa0
   847c2:	603b      	str	r3, [r7, #0]
   847c4:	f000 bd67 	b.w	85296 <_dtoa_r+0xb76>
   847c8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
   847cc:	2200      	movs	r2, #0
   847ce:	4620      	mov	r0, r4
   847d0:	4629      	mov	r1, r5
   847d2:	2300      	movs	r3, #0
   847d4:	f001 ffbe 	bl	86754 <__aeabi_dcmpeq>
   847d8:	4680      	mov	r8, r0
   847da:	b158      	cbz	r0, 847f4 <_dtoa_r+0xd4>
   847dc:	9f26      	ldr	r7, [sp, #152]	; 0x98
   847de:	2301      	movs	r3, #1
   847e0:	603b      	str	r3, [r7, #0]
   847e2:	9f28      	ldr	r7, [sp, #160]	; 0xa0
   847e4:	2f00      	cmp	r7, #0
   847e6:	f000 8553 	beq.w	85290 <_dtoa_r+0xb70>
   847ea:	4884      	ldr	r0, [pc, #528]	; (849fc <_dtoa_r+0x2dc>)
   847ec:	6038      	str	r0, [r7, #0]
   847ee:	3801      	subs	r0, #1
   847f0:	f000 bd51 	b.w	85296 <_dtoa_r+0xb76>
   847f4:	ab19      	add	r3, sp, #100	; 0x64
   847f6:	9300      	str	r3, [sp, #0]
   847f8:	ab18      	add	r3, sp, #96	; 0x60
   847fa:	9301      	str	r3, [sp, #4]
   847fc:	4650      	mov	r0, sl
   847fe:	4622      	mov	r2, r4
   84800:	462b      	mov	r3, r5
   84802:	f001 f9b0 	bl	85b66 <__d2b>
   84806:	f3c7 560a 	ubfx	r6, r7, #20, #11
   8480a:	4683      	mov	fp, r0
   8480c:	b15e      	cbz	r6, 84826 <_dtoa_r+0x106>
   8480e:	f3c5 0313 	ubfx	r3, r5, #0, #20
   84812:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
   84816:	4620      	mov	r0, r4
   84818:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
   8481c:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
   84820:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
   84824:	e01c      	b.n	84860 <_dtoa_r+0x140>
   84826:	9b19      	ldr	r3, [sp, #100]	; 0x64
   84828:	9e18      	ldr	r6, [sp, #96]	; 0x60
   8482a:	441e      	add	r6, r3
   8482c:	f46f 6382 	mvn.w	r3, #1040	; 0x410
   84830:	429e      	cmp	r6, r3
   84832:	db09      	blt.n	84848 <_dtoa_r+0x128>
   84834:	9904      	ldr	r1, [sp, #16]
   84836:	331f      	adds	r3, #31
   84838:	f206 4012 	addw	r0, r6, #1042	; 0x412
   8483c:	1b9b      	subs	r3, r3, r6
   8483e:	fa21 f000 	lsr.w	r0, r1, r0
   84842:	409f      	lsls	r7, r3
   84844:	4338      	orrs	r0, r7
   84846:	e004      	b.n	84852 <_dtoa_r+0x132>
   84848:	486d      	ldr	r0, [pc, #436]	; (84a00 <_dtoa_r+0x2e0>)
   8484a:	9a04      	ldr	r2, [sp, #16]
   8484c:	1b80      	subs	r0, r0, r6
   8484e:	fa02 f000 	lsl.w	r0, r2, r0
   84852:	f001 fca1 	bl	86198 <__aeabi_ui2d>
   84856:	2701      	movs	r7, #1
   84858:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
   8485c:	3e01      	subs	r6, #1
   8485e:	9715      	str	r7, [sp, #84]	; 0x54
   84860:	2200      	movs	r2, #0
   84862:	4b68      	ldr	r3, [pc, #416]	; (84a04 <_dtoa_r+0x2e4>)
   84864:	f001 fb5a 	bl	85f1c <__aeabi_dsub>
   84868:	a35b      	add	r3, pc, #364	; (adr r3, 849d8 <_dtoa_r+0x2b8>)
   8486a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8486e:	f001 fd09 	bl	86284 <__aeabi_dmul>
   84872:	a35b      	add	r3, pc, #364	; (adr r3, 849e0 <_dtoa_r+0x2c0>)
   84874:	e9d3 2300 	ldrd	r2, r3, [r3]
   84878:	f001 fb52 	bl	85f20 <__adddf3>
   8487c:	4604      	mov	r4, r0
   8487e:	4630      	mov	r0, r6
   84880:	460d      	mov	r5, r1
   84882:	f001 fc99 	bl	861b8 <__aeabi_i2d>
   84886:	a358      	add	r3, pc, #352	; (adr r3, 849e8 <_dtoa_r+0x2c8>)
   84888:	e9d3 2300 	ldrd	r2, r3, [r3]
   8488c:	f001 fcfa 	bl	86284 <__aeabi_dmul>
   84890:	4602      	mov	r2, r0
   84892:	460b      	mov	r3, r1
   84894:	4620      	mov	r0, r4
   84896:	4629      	mov	r1, r5
   84898:	f001 fb42 	bl	85f20 <__adddf3>
   8489c:	4604      	mov	r4, r0
   8489e:	460d      	mov	r5, r1
   848a0:	f001 ff8a 	bl	867b8 <__aeabi_d2iz>
   848a4:	4629      	mov	r1, r5
   848a6:	4681      	mov	r9, r0
   848a8:	2200      	movs	r2, #0
   848aa:	4620      	mov	r0, r4
   848ac:	2300      	movs	r3, #0
   848ae:	f001 ff5b 	bl	86768 <__aeabi_dcmplt>
   848b2:	b158      	cbz	r0, 848cc <_dtoa_r+0x1ac>
   848b4:	4648      	mov	r0, r9
   848b6:	f001 fc7f 	bl	861b8 <__aeabi_i2d>
   848ba:	4602      	mov	r2, r0
   848bc:	460b      	mov	r3, r1
   848be:	4620      	mov	r0, r4
   848c0:	4629      	mov	r1, r5
   848c2:	f001 ff47 	bl	86754 <__aeabi_dcmpeq>
   848c6:	b908      	cbnz	r0, 848cc <_dtoa_r+0x1ac>
   848c8:	f109 39ff 	add.w	r9, r9, #4294967295
   848cc:	f1b9 0f16 	cmp.w	r9, #22
   848d0:	d80d      	bhi.n	848ee <_dtoa_r+0x1ce>
   848d2:	4b4d      	ldr	r3, [pc, #308]	; (84a08 <_dtoa_r+0x2e8>)
   848d4:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
   848d8:	e9d3 0100 	ldrd	r0, r1, [r3]
   848dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   848e0:	f001 ff60 	bl	867a4 <__aeabi_dcmpgt>
   848e4:	b130      	cbz	r0, 848f4 <_dtoa_r+0x1d4>
   848e6:	f109 39ff 	add.w	r9, r9, #4294967295
   848ea:	2700      	movs	r7, #0
   848ec:	e000      	b.n	848f0 <_dtoa_r+0x1d0>
   848ee:	2701      	movs	r7, #1
   848f0:	9714      	str	r7, [sp, #80]	; 0x50
   848f2:	e000      	b.n	848f6 <_dtoa_r+0x1d6>
   848f4:	9014      	str	r0, [sp, #80]	; 0x50
   848f6:	9b18      	ldr	r3, [sp, #96]	; 0x60
   848f8:	1b9e      	subs	r6, r3, r6
   848fa:	3e01      	subs	r6, #1
   848fc:	9609      	str	r6, [sp, #36]	; 0x24
   848fe:	d504      	bpl.n	8490a <_dtoa_r+0x1ea>
   84900:	4277      	negs	r7, r6
   84902:	9708      	str	r7, [sp, #32]
   84904:	2700      	movs	r7, #0
   84906:	9709      	str	r7, [sp, #36]	; 0x24
   84908:	e001      	b.n	8490e <_dtoa_r+0x1ee>
   8490a:	2700      	movs	r7, #0
   8490c:	9708      	str	r7, [sp, #32]
   8490e:	f1b9 0f00 	cmp.w	r9, #0
   84912:	db07      	blt.n	84924 <_dtoa_r+0x204>
   84914:	9f09      	ldr	r7, [sp, #36]	; 0x24
   84916:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
   8491a:	444f      	add	r7, r9
   8491c:	9709      	str	r7, [sp, #36]	; 0x24
   8491e:	2700      	movs	r7, #0
   84920:	970e      	str	r7, [sp, #56]	; 0x38
   84922:	e008      	b.n	84936 <_dtoa_r+0x216>
   84924:	9f08      	ldr	r7, [sp, #32]
   84926:	ebc9 0707 	rsb	r7, r9, r7
   8492a:	9708      	str	r7, [sp, #32]
   8492c:	f1c9 0700 	rsb	r7, r9, #0
   84930:	970e      	str	r7, [sp, #56]	; 0x38
   84932:	2700      	movs	r7, #0
   84934:	9711      	str	r7, [sp, #68]	; 0x44
   84936:	9f24      	ldr	r7, [sp, #144]	; 0x90
   84938:	2f09      	cmp	r7, #9
   8493a:	d829      	bhi.n	84990 <_dtoa_r+0x270>
   8493c:	2f05      	cmp	r7, #5
   8493e:	bfc4      	itt	gt
   84940:	3f04      	subgt	r7, #4
   84942:	9724      	strgt	r7, [sp, #144]	; 0x90
   84944:	9f24      	ldr	r7, [sp, #144]	; 0x90
   84946:	bfc8      	it	gt
   84948:	2500      	movgt	r5, #0
   8494a:	f1a7 0302 	sub.w	r3, r7, #2
   8494e:	bfd8      	it	le
   84950:	2501      	movle	r5, #1
   84952:	2b03      	cmp	r3, #3
   84954:	d821      	bhi.n	8499a <_dtoa_r+0x27a>
   84956:	e8df f003 	tbb	[pc, r3]
   8495a:	0f06      	.short	0x0f06
   8495c:	0402      	.short	0x0402
   8495e:	2701      	movs	r7, #1
   84960:	e002      	b.n	84968 <_dtoa_r+0x248>
   84962:	2701      	movs	r7, #1
   84964:	e009      	b.n	8497a <_dtoa_r+0x25a>
   84966:	2700      	movs	r7, #0
   84968:	970f      	str	r7, [sp, #60]	; 0x3c
   8496a:	9f25      	ldr	r7, [sp, #148]	; 0x94
   8496c:	2f00      	cmp	r7, #0
   8496e:	dd1e      	ble.n	849ae <_dtoa_r+0x28e>
   84970:	970b      	str	r7, [sp, #44]	; 0x2c
   84972:	9707      	str	r7, [sp, #28]
   84974:	463b      	mov	r3, r7
   84976:	e01f      	b.n	849b8 <_dtoa_r+0x298>
   84978:	2700      	movs	r7, #0
   8497a:	970f      	str	r7, [sp, #60]	; 0x3c
   8497c:	9f25      	ldr	r7, [sp, #148]	; 0x94
   8497e:	444f      	add	r7, r9
   84980:	970b      	str	r7, [sp, #44]	; 0x2c
   84982:	3701      	adds	r7, #1
   84984:	463b      	mov	r3, r7
   84986:	9707      	str	r7, [sp, #28]
   84988:	2b01      	cmp	r3, #1
   8498a:	bfb8      	it	lt
   8498c:	2301      	movlt	r3, #1
   8498e:	e013      	b.n	849b8 <_dtoa_r+0x298>
   84990:	2501      	movs	r5, #1
   84992:	2700      	movs	r7, #0
   84994:	9724      	str	r7, [sp, #144]	; 0x90
   84996:	950f      	str	r5, [sp, #60]	; 0x3c
   84998:	e001      	b.n	8499e <_dtoa_r+0x27e>
   8499a:	2701      	movs	r7, #1
   8499c:	970f      	str	r7, [sp, #60]	; 0x3c
   8499e:	f04f 37ff 	mov.w	r7, #4294967295
   849a2:	970b      	str	r7, [sp, #44]	; 0x2c
   849a4:	9707      	str	r7, [sp, #28]
   849a6:	2700      	movs	r7, #0
   849a8:	2312      	movs	r3, #18
   849aa:	9725      	str	r7, [sp, #148]	; 0x94
   849ac:	e004      	b.n	849b8 <_dtoa_r+0x298>
   849ae:	2701      	movs	r7, #1
   849b0:	970b      	str	r7, [sp, #44]	; 0x2c
   849b2:	9707      	str	r7, [sp, #28]
   849b4:	463b      	mov	r3, r7
   849b6:	9725      	str	r7, [sp, #148]	; 0x94
   849b8:	f8da 4024 	ldr.w	r4, [sl, #36]	; 0x24
   849bc:	2200      	movs	r2, #0
   849be:	6062      	str	r2, [r4, #4]
   849c0:	2104      	movs	r1, #4
   849c2:	f101 0214 	add.w	r2, r1, #20
   849c6:	429a      	cmp	r2, r3
   849c8:	d820      	bhi.n	84a0c <_dtoa_r+0x2ec>
   849ca:	6862      	ldr	r2, [r4, #4]
   849cc:	0049      	lsls	r1, r1, #1
   849ce:	3201      	adds	r2, #1
   849d0:	6062      	str	r2, [r4, #4]
   849d2:	e7f6      	b.n	849c2 <_dtoa_r+0x2a2>
   849d4:	f3af 8000 	nop.w
   849d8:	636f4361 	.word	0x636f4361
   849dc:	3fd287a7 	.word	0x3fd287a7
   849e0:	8b60c8b3 	.word	0x8b60c8b3
   849e4:	3fc68a28 	.word	0x3fc68a28
   849e8:	509f79fb 	.word	0x509f79fb
   849ec:	3fd34413 	.word	0x3fd34413
   849f0:	7ff00000 	.word	0x7ff00000
   849f4:	00086f92 	.word	0x00086f92
   849f8:	00086f89 	.word	0x00086f89
   849fc:	00086f66 	.word	0x00086f66
   84a00:	fffffbee 	.word	0xfffffbee
   84a04:	3ff80000 	.word	0x3ff80000
   84a08:	00087000 	.word	0x00087000
   84a0c:	4650      	mov	r0, sl
   84a0e:	6861      	ldr	r1, [r4, #4]
   84a10:	f000 fe18 	bl	85644 <_Balloc>
   84a14:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
   84a18:	6020      	str	r0, [r4, #0]
   84a1a:	9f07      	ldr	r7, [sp, #28]
   84a1c:	681b      	ldr	r3, [r3, #0]
   84a1e:	2f0e      	cmp	r7, #14
   84a20:	930a      	str	r3, [sp, #40]	; 0x28
   84a22:	f200 816b 	bhi.w	84cfc <_dtoa_r+0x5dc>
   84a26:	2d00      	cmp	r5, #0
   84a28:	f000 8168 	beq.w	84cfc <_dtoa_r+0x5dc>
   84a2c:	f1b9 0f00 	cmp.w	r9, #0
   84a30:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   84a34:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
   84a38:	dd31      	ble.n	84a9e <_dtoa_r+0x37e>
   84a3a:	4a81      	ldr	r2, [pc, #516]	; (84c40 <_dtoa_r+0x520>)
   84a3c:	f009 030f 	and.w	r3, r9, #15
   84a40:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   84a44:	ea4f 1429 	mov.w	r4, r9, asr #4
   84a48:	e9d3 0100 	ldrd	r0, r1, [r3]
   84a4c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   84a50:	06e0      	lsls	r0, r4, #27
   84a52:	d50c      	bpl.n	84a6e <_dtoa_r+0x34e>
   84a54:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   84a58:	4b7a      	ldr	r3, [pc, #488]	; (84c44 <_dtoa_r+0x524>)
   84a5a:	f004 040f 	and.w	r4, r4, #15
   84a5e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
   84a62:	f001 fd39 	bl	864d8 <__aeabi_ddiv>
   84a66:	2703      	movs	r7, #3
   84a68:	e9cd 0104 	strd	r0, r1, [sp, #16]
   84a6c:	e000      	b.n	84a70 <_dtoa_r+0x350>
   84a6e:	2702      	movs	r7, #2
   84a70:	4d74      	ldr	r5, [pc, #464]	; (84c44 <_dtoa_r+0x524>)
   84a72:	b16c      	cbz	r4, 84a90 <_dtoa_r+0x370>
   84a74:	07e1      	lsls	r1, r4, #31
   84a76:	d508      	bpl.n	84a8a <_dtoa_r+0x36a>
   84a78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   84a7c:	e9d5 2300 	ldrd	r2, r3, [r5]
   84a80:	f001 fc00 	bl	86284 <__aeabi_dmul>
   84a84:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   84a88:	3701      	adds	r7, #1
   84a8a:	1064      	asrs	r4, r4, #1
   84a8c:	3508      	adds	r5, #8
   84a8e:	e7f0      	b.n	84a72 <_dtoa_r+0x352>
   84a90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   84a94:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   84a98:	f001 fd1e 	bl	864d8 <__aeabi_ddiv>
   84a9c:	e01b      	b.n	84ad6 <_dtoa_r+0x3b6>
   84a9e:	f1c9 0400 	rsb	r4, r9, #0
   84aa2:	b1dc      	cbz	r4, 84adc <_dtoa_r+0x3bc>
   84aa4:	4b66      	ldr	r3, [pc, #408]	; (84c40 <_dtoa_r+0x520>)
   84aa6:	f004 020f 	and.w	r2, r4, #15
   84aaa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   84aae:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   84ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
   84ab6:	f001 fbe5 	bl	86284 <__aeabi_dmul>
   84aba:	4d62      	ldr	r5, [pc, #392]	; (84c44 <_dtoa_r+0x524>)
   84abc:	1124      	asrs	r4, r4, #4
   84abe:	2702      	movs	r7, #2
   84ac0:	b14c      	cbz	r4, 84ad6 <_dtoa_r+0x3b6>
   84ac2:	07e2      	lsls	r2, r4, #31
   84ac4:	d504      	bpl.n	84ad0 <_dtoa_r+0x3b0>
   84ac6:	e9d5 2300 	ldrd	r2, r3, [r5]
   84aca:	3701      	adds	r7, #1
   84acc:	f001 fbda 	bl	86284 <__aeabi_dmul>
   84ad0:	1064      	asrs	r4, r4, #1
   84ad2:	3508      	adds	r5, #8
   84ad4:	e7f4      	b.n	84ac0 <_dtoa_r+0x3a0>
   84ad6:	e9cd 0104 	strd	r0, r1, [sp, #16]
   84ada:	e000      	b.n	84ade <_dtoa_r+0x3be>
   84adc:	2702      	movs	r7, #2
   84ade:	9914      	ldr	r1, [sp, #80]	; 0x50
   84ae0:	b1e9      	cbz	r1, 84b1e <_dtoa_r+0x3fe>
   84ae2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
   84ae6:	2200      	movs	r2, #0
   84ae8:	4620      	mov	r0, r4
   84aea:	4629      	mov	r1, r5
   84aec:	4b56      	ldr	r3, [pc, #344]	; (84c48 <_dtoa_r+0x528>)
   84aee:	f001 fe3b 	bl	86768 <__aeabi_dcmplt>
   84af2:	b1c8      	cbz	r0, 84b28 <_dtoa_r+0x408>
   84af4:	9a07      	ldr	r2, [sp, #28]
   84af6:	b1e2      	cbz	r2, 84b32 <_dtoa_r+0x412>
   84af8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   84afa:	2b00      	cmp	r3, #0
   84afc:	f340 80fa 	ble.w	84cf4 <_dtoa_r+0x5d4>
   84b00:	f109 30ff 	add.w	r0, r9, #4294967295
   84b04:	9010      	str	r0, [sp, #64]	; 0x40
   84b06:	4629      	mov	r1, r5
   84b08:	4620      	mov	r0, r4
   84b0a:	2200      	movs	r2, #0
   84b0c:	4b4f      	ldr	r3, [pc, #316]	; (84c4c <_dtoa_r+0x52c>)
   84b0e:	f001 fbb9 	bl	86284 <__aeabi_dmul>
   84b12:	e9cd 0104 	strd	r0, r1, [sp, #16]
   84b16:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84b18:	3701      	adds	r7, #1
   84b1a:	910c      	str	r1, [sp, #48]	; 0x30
   84b1c:	e00d      	b.n	84b3a <_dtoa_r+0x41a>
   84b1e:	9a07      	ldr	r2, [sp, #28]
   84b20:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
   84b24:	920c      	str	r2, [sp, #48]	; 0x30
   84b26:	e008      	b.n	84b3a <_dtoa_r+0x41a>
   84b28:	9b07      	ldr	r3, [sp, #28]
   84b2a:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
   84b2e:	930c      	str	r3, [sp, #48]	; 0x30
   84b30:	e003      	b.n	84b3a <_dtoa_r+0x41a>
   84b32:	9807      	ldr	r0, [sp, #28]
   84b34:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
   84b38:	900c      	str	r0, [sp, #48]	; 0x30
   84b3a:	4638      	mov	r0, r7
   84b3c:	f001 fb3c 	bl	861b8 <__aeabi_i2d>
   84b40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   84b44:	f001 fb9e 	bl	86284 <__aeabi_dmul>
   84b48:	2200      	movs	r2, #0
   84b4a:	4b41      	ldr	r3, [pc, #260]	; (84c50 <_dtoa_r+0x530>)
   84b4c:	f001 f9e8 	bl	85f20 <__adddf3>
   84b50:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   84b52:	4604      	mov	r4, r0
   84b54:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
   84b58:	b9cf      	cbnz	r7, 84b8e <_dtoa_r+0x46e>
   84b5a:	2200      	movs	r2, #0
   84b5c:	4b3d      	ldr	r3, [pc, #244]	; (84c54 <_dtoa_r+0x534>)
   84b5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   84b62:	f001 f9db 	bl	85f1c <__aeabi_dsub>
   84b66:	4622      	mov	r2, r4
   84b68:	462b      	mov	r3, r5
   84b6a:	4606      	mov	r6, r0
   84b6c:	460f      	mov	r7, r1
   84b6e:	f001 fe19 	bl	867a4 <__aeabi_dcmpgt>
   84b72:	2800      	cmp	r0, #0
   84b74:	f040 8253 	bne.w	8501e <_dtoa_r+0x8fe>
   84b78:	4622      	mov	r2, r4
   84b7a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
   84b7e:	4630      	mov	r0, r6
   84b80:	4639      	mov	r1, r7
   84b82:	f001 fdf1 	bl	86768 <__aeabi_dcmplt>
   84b86:	2800      	cmp	r0, #0
   84b88:	f040 823f 	bne.w	8500a <_dtoa_r+0x8ea>
   84b8c:	e0b2      	b.n	84cf4 <_dtoa_r+0x5d4>
   84b8e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   84b90:	4b2b      	ldr	r3, [pc, #172]	; (84c40 <_dtoa_r+0x520>)
   84b92:	1e7a      	subs	r2, r7, #1
   84b94:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
   84b96:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   84b9a:	2f00      	cmp	r7, #0
   84b9c:	d05e      	beq.n	84c5c <_dtoa_r+0x53c>
   84b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
   84ba2:	2000      	movs	r0, #0
   84ba4:	492c      	ldr	r1, [pc, #176]	; (84c58 <_dtoa_r+0x538>)
   84ba6:	f001 fc97 	bl	864d8 <__aeabi_ddiv>
   84baa:	4622      	mov	r2, r4
   84bac:	462b      	mov	r3, r5
   84bae:	f001 f9b5 	bl	85f1c <__aeabi_dsub>
   84bb2:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
   84bb6:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
   84bba:	4604      	mov	r4, r0
   84bbc:	460d      	mov	r5, r1
   84bbe:	4639      	mov	r1, r7
   84bc0:	4630      	mov	r0, r6
   84bc2:	f001 fdf9 	bl	867b8 <__aeabi_d2iz>
   84bc6:	9002      	str	r0, [sp, #8]
   84bc8:	f001 faf6 	bl	861b8 <__aeabi_i2d>
   84bcc:	4602      	mov	r2, r0
   84bce:	460b      	mov	r3, r1
   84bd0:	4630      	mov	r0, r6
   84bd2:	4639      	mov	r1, r7
   84bd4:	f001 f9a2 	bl	85f1c <__aeabi_dsub>
   84bd8:	f8dd c008 	ldr.w	ip, [sp, #8]
   84bdc:	4622      	mov	r2, r4
   84bde:	f10c 0330 	add.w	r3, ip, #48	; 0x30
   84be2:	f808 3b01 	strb.w	r3, [r8], #1
   84be6:	462b      	mov	r3, r5
   84be8:	4606      	mov	r6, r0
   84bea:	460f      	mov	r7, r1
   84bec:	f001 fdbc 	bl	86768 <__aeabi_dcmplt>
   84bf0:	2800      	cmp	r0, #0
   84bf2:	f040 833b 	bne.w	8526c <_dtoa_r+0xb4c>
   84bf6:	4632      	mov	r2, r6
   84bf8:	463b      	mov	r3, r7
   84bfa:	2000      	movs	r0, #0
   84bfc:	4912      	ldr	r1, [pc, #72]	; (84c48 <_dtoa_r+0x528>)
   84bfe:	f001 f98d 	bl	85f1c <__aeabi_dsub>
   84c02:	4622      	mov	r2, r4
   84c04:	462b      	mov	r3, r5
   84c06:	f001 fdaf 	bl	86768 <__aeabi_dcmplt>
   84c0a:	2800      	cmp	r0, #0
   84c0c:	f040 80d5 	bne.w	84dba <_dtoa_r+0x69a>
   84c10:	980a      	ldr	r0, [sp, #40]	; 0x28
   84c12:	990c      	ldr	r1, [sp, #48]	; 0x30
   84c14:	ebc0 0308 	rsb	r3, r0, r8
   84c18:	428b      	cmp	r3, r1
   84c1a:	da6b      	bge.n	84cf4 <_dtoa_r+0x5d4>
   84c1c:	4620      	mov	r0, r4
   84c1e:	4629      	mov	r1, r5
   84c20:	2200      	movs	r2, #0
   84c22:	4b0a      	ldr	r3, [pc, #40]	; (84c4c <_dtoa_r+0x52c>)
   84c24:	f001 fb2e 	bl	86284 <__aeabi_dmul>
   84c28:	2200      	movs	r2, #0
   84c2a:	4604      	mov	r4, r0
   84c2c:	460d      	mov	r5, r1
   84c2e:	4630      	mov	r0, r6
   84c30:	4639      	mov	r1, r7
   84c32:	4b06      	ldr	r3, [pc, #24]	; (84c4c <_dtoa_r+0x52c>)
   84c34:	f001 fb26 	bl	86284 <__aeabi_dmul>
   84c38:	4606      	mov	r6, r0
   84c3a:	460f      	mov	r7, r1
   84c3c:	e7bf      	b.n	84bbe <_dtoa_r+0x49e>
   84c3e:	bf00      	nop
   84c40:	00087000 	.word	0x00087000
   84c44:	000870c8 	.word	0x000870c8
   84c48:	3ff00000 	.word	0x3ff00000
   84c4c:	40240000 	.word	0x40240000
   84c50:	401c0000 	.word	0x401c0000
   84c54:	40140000 	.word	0x40140000
   84c58:	3fe00000 	.word	0x3fe00000
   84c5c:	4622      	mov	r2, r4
   84c5e:	e9d3 0100 	ldrd	r0, r1, [r3]
   84c62:	462b      	mov	r3, r5
   84c64:	f001 fb0e 	bl	86284 <__aeabi_dmul>
   84c68:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
   84c6c:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
   84c70:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   84c72:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
   84c76:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   84c78:	4490      	add	r8, r2
   84c7a:	4639      	mov	r1, r7
   84c7c:	4630      	mov	r0, r6
   84c7e:	f001 fd9b 	bl	867b8 <__aeabi_d2iz>
   84c82:	4605      	mov	r5, r0
   84c84:	f001 fa98 	bl	861b8 <__aeabi_i2d>
   84c88:	4602      	mov	r2, r0
   84c8a:	460b      	mov	r3, r1
   84c8c:	4630      	mov	r0, r6
   84c8e:	4639      	mov	r1, r7
   84c90:	f001 f944 	bl	85f1c <__aeabi_dsub>
   84c94:	3530      	adds	r5, #48	; 0x30
   84c96:	f804 5b01 	strb.w	r5, [r4], #1
   84c9a:	4544      	cmp	r4, r8
   84c9c:	4606      	mov	r6, r0
   84c9e:	460f      	mov	r7, r1
   84ca0:	d121      	bne.n	84ce6 <_dtoa_r+0x5c6>
   84ca2:	2200      	movs	r2, #0
   84ca4:	4b87      	ldr	r3, [pc, #540]	; (84ec4 <_dtoa_r+0x7a4>)
   84ca6:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
   84caa:	f001 f939 	bl	85f20 <__adddf3>
   84cae:	4602      	mov	r2, r0
   84cb0:	460b      	mov	r3, r1
   84cb2:	4630      	mov	r0, r6
   84cb4:	4639      	mov	r1, r7
   84cb6:	f001 fd75 	bl	867a4 <__aeabi_dcmpgt>
   84cba:	2800      	cmp	r0, #0
   84cbc:	d17d      	bne.n	84dba <_dtoa_r+0x69a>
   84cbe:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
   84cc2:	2000      	movs	r0, #0
   84cc4:	497f      	ldr	r1, [pc, #508]	; (84ec4 <_dtoa_r+0x7a4>)
   84cc6:	f001 f929 	bl	85f1c <__aeabi_dsub>
   84cca:	4602      	mov	r2, r0
   84ccc:	460b      	mov	r3, r1
   84cce:	4630      	mov	r0, r6
   84cd0:	4639      	mov	r1, r7
   84cd2:	f001 fd49 	bl	86768 <__aeabi_dcmplt>
   84cd6:	b168      	cbz	r0, 84cf4 <_dtoa_r+0x5d4>
   84cd8:	46a0      	mov	r8, r4
   84cda:	f818 3c01 	ldrb.w	r3, [r8, #-1]
   84cde:	3c01      	subs	r4, #1
   84ce0:	2b30      	cmp	r3, #48	; 0x30
   84ce2:	d0f9      	beq.n	84cd8 <_dtoa_r+0x5b8>
   84ce4:	e2c2      	b.n	8526c <_dtoa_r+0xb4c>
   84ce6:	2200      	movs	r2, #0
   84ce8:	4b77      	ldr	r3, [pc, #476]	; (84ec8 <_dtoa_r+0x7a8>)
   84cea:	f001 facb 	bl	86284 <__aeabi_dmul>
   84cee:	4606      	mov	r6, r0
   84cf0:	460f      	mov	r7, r1
   84cf2:	e7c2      	b.n	84c7a <_dtoa_r+0x55a>
   84cf4:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   84cf8:	e9cd 0104 	strd	r0, r1, [sp, #16]
   84cfc:	9b19      	ldr	r3, [sp, #100]	; 0x64
   84cfe:	2b00      	cmp	r3, #0
   84d00:	db7c      	blt.n	84dfc <_dtoa_r+0x6dc>
   84d02:	f1b9 0f0e 	cmp.w	r9, #14
   84d06:	dc79      	bgt.n	84dfc <_dtoa_r+0x6dc>
   84d08:	4b70      	ldr	r3, [pc, #448]	; (84ecc <_dtoa_r+0x7ac>)
   84d0a:	9f25      	ldr	r7, [sp, #148]	; 0x94
   84d0c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
   84d10:	2f00      	cmp	r7, #0
   84d12:	e9d3 4500 	ldrd	r4, r5, [r3]
   84d16:	da14      	bge.n	84d42 <_dtoa_r+0x622>
   84d18:	9f07      	ldr	r7, [sp, #28]
   84d1a:	2f00      	cmp	r7, #0
   84d1c:	dc11      	bgt.n	84d42 <_dtoa_r+0x622>
   84d1e:	f040 8176 	bne.w	8500e <_dtoa_r+0x8ee>
   84d22:	4620      	mov	r0, r4
   84d24:	4629      	mov	r1, r5
   84d26:	2200      	movs	r2, #0
   84d28:	4b69      	ldr	r3, [pc, #420]	; (84ed0 <_dtoa_r+0x7b0>)
   84d2a:	f001 faab 	bl	86284 <__aeabi_dmul>
   84d2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   84d32:	f001 fd2d 	bl	86790 <__aeabi_dcmpge>
   84d36:	9d07      	ldr	r5, [sp, #28]
   84d38:	462c      	mov	r4, r5
   84d3a:	2800      	cmp	r0, #0
   84d3c:	f040 8169 	bne.w	85012 <_dtoa_r+0x8f2>
   84d40:	e171      	b.n	85026 <_dtoa_r+0x906>
   84d42:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
   84d46:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
   84d4a:	4622      	mov	r2, r4
   84d4c:	462b      	mov	r3, r5
   84d4e:	4630      	mov	r0, r6
   84d50:	4639      	mov	r1, r7
   84d52:	f001 fbc1 	bl	864d8 <__aeabi_ddiv>
   84d56:	f001 fd2f 	bl	867b8 <__aeabi_d2iz>
   84d5a:	9004      	str	r0, [sp, #16]
   84d5c:	f001 fa2c 	bl	861b8 <__aeabi_i2d>
   84d60:	4622      	mov	r2, r4
   84d62:	462b      	mov	r3, r5
   84d64:	f001 fa8e 	bl	86284 <__aeabi_dmul>
   84d68:	4602      	mov	r2, r0
   84d6a:	460b      	mov	r3, r1
   84d6c:	4630      	mov	r0, r6
   84d6e:	4639      	mov	r1, r7
   84d70:	f001 f8d4 	bl	85f1c <__aeabi_dsub>
   84d74:	9f04      	ldr	r7, [sp, #16]
   84d76:	4602      	mov	r2, r0
   84d78:	f107 0630 	add.w	r6, r7, #48	; 0x30
   84d7c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
   84d7e:	f808 6b01 	strb.w	r6, [r8], #1
   84d82:	ebc7 0608 	rsb	r6, r7, r8
   84d86:	9f07      	ldr	r7, [sp, #28]
   84d88:	460b      	mov	r3, r1
   84d8a:	42be      	cmp	r6, r7
   84d8c:	d129      	bne.n	84de2 <_dtoa_r+0x6c2>
   84d8e:	f001 f8c7 	bl	85f20 <__adddf3>
   84d92:	4622      	mov	r2, r4
   84d94:	462b      	mov	r3, r5
   84d96:	4606      	mov	r6, r0
   84d98:	460f      	mov	r7, r1
   84d9a:	f001 fd03 	bl	867a4 <__aeabi_dcmpgt>
   84d9e:	b970      	cbnz	r0, 84dbe <_dtoa_r+0x69e>
   84da0:	4630      	mov	r0, r6
   84da2:	4639      	mov	r1, r7
   84da4:	4622      	mov	r2, r4
   84da6:	462b      	mov	r3, r5
   84da8:	f001 fcd4 	bl	86754 <__aeabi_dcmpeq>
   84dac:	2800      	cmp	r0, #0
   84dae:	f000 825f 	beq.w	85270 <_dtoa_r+0xb50>
   84db2:	9f04      	ldr	r7, [sp, #16]
   84db4:	07fb      	lsls	r3, r7, #31
   84db6:	d402      	bmi.n	84dbe <_dtoa_r+0x69e>
   84db8:	e25a      	b.n	85270 <_dtoa_r+0xb50>
   84dba:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
   84dbe:	4643      	mov	r3, r8
   84dc0:	4698      	mov	r8, r3
   84dc2:	f818 2c01 	ldrb.w	r2, [r8, #-1]
   84dc6:	3b01      	subs	r3, #1
   84dc8:	2a39      	cmp	r2, #57	; 0x39
   84dca:	d106      	bne.n	84dda <_dtoa_r+0x6ba>
   84dcc:	9f0a      	ldr	r7, [sp, #40]	; 0x28
   84dce:	429f      	cmp	r7, r3
   84dd0:	d1f6      	bne.n	84dc0 <_dtoa_r+0x6a0>
   84dd2:	2230      	movs	r2, #48	; 0x30
   84dd4:	f109 0901 	add.w	r9, r9, #1
   84dd8:	703a      	strb	r2, [r7, #0]
   84dda:	781a      	ldrb	r2, [r3, #0]
   84ddc:	3201      	adds	r2, #1
   84dde:	701a      	strb	r2, [r3, #0]
   84de0:	e246      	b.n	85270 <_dtoa_r+0xb50>
   84de2:	2200      	movs	r2, #0
   84de4:	4b38      	ldr	r3, [pc, #224]	; (84ec8 <_dtoa_r+0x7a8>)
   84de6:	f001 fa4d 	bl	86284 <__aeabi_dmul>
   84dea:	2200      	movs	r2, #0
   84dec:	2300      	movs	r3, #0
   84dee:	4606      	mov	r6, r0
   84df0:	460f      	mov	r7, r1
   84df2:	f001 fcaf 	bl	86754 <__aeabi_dcmpeq>
   84df6:	2800      	cmp	r0, #0
   84df8:	d0a7      	beq.n	84d4a <_dtoa_r+0x62a>
   84dfa:	e239      	b.n	85270 <_dtoa_r+0xb50>
   84dfc:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
   84dfe:	2f00      	cmp	r7, #0
   84e00:	d030      	beq.n	84e64 <_dtoa_r+0x744>
   84e02:	9f24      	ldr	r7, [sp, #144]	; 0x90
   84e04:	2f01      	cmp	r7, #1
   84e06:	dc0a      	bgt.n	84e1e <_dtoa_r+0x6fe>
   84e08:	9f15      	ldr	r7, [sp, #84]	; 0x54
   84e0a:	b117      	cbz	r7, 84e12 <_dtoa_r+0x6f2>
   84e0c:	f203 4333 	addw	r3, r3, #1075	; 0x433
   84e10:	e002      	b.n	84e18 <_dtoa_r+0x6f8>
   84e12:	9b18      	ldr	r3, [sp, #96]	; 0x60
   84e14:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
   84e18:	9d0e      	ldr	r5, [sp, #56]	; 0x38
   84e1a:	9e08      	ldr	r6, [sp, #32]
   84e1c:	e016      	b.n	84e4c <_dtoa_r+0x72c>
   84e1e:	9f07      	ldr	r7, [sp, #28]
   84e20:	1e7d      	subs	r5, r7, #1
   84e22:	9f0e      	ldr	r7, [sp, #56]	; 0x38
   84e24:	42af      	cmp	r7, r5
   84e26:	db01      	blt.n	84e2c <_dtoa_r+0x70c>
   84e28:	1b7d      	subs	r5, r7, r5
   84e2a:	e006      	b.n	84e3a <_dtoa_r+0x71a>
   84e2c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
   84e2e:	950e      	str	r5, [sp, #56]	; 0x38
   84e30:	1beb      	subs	r3, r5, r7
   84e32:	9f11      	ldr	r7, [sp, #68]	; 0x44
   84e34:	2500      	movs	r5, #0
   84e36:	441f      	add	r7, r3
   84e38:	9711      	str	r7, [sp, #68]	; 0x44
   84e3a:	9f07      	ldr	r7, [sp, #28]
   84e3c:	2f00      	cmp	r7, #0
   84e3e:	da03      	bge.n	84e48 <_dtoa_r+0x728>
   84e40:	9808      	ldr	r0, [sp, #32]
   84e42:	2300      	movs	r3, #0
   84e44:	1bc6      	subs	r6, r0, r7
   84e46:	e001      	b.n	84e4c <_dtoa_r+0x72c>
   84e48:	9e08      	ldr	r6, [sp, #32]
   84e4a:	9b07      	ldr	r3, [sp, #28]
   84e4c:	9f08      	ldr	r7, [sp, #32]
   84e4e:	4650      	mov	r0, sl
   84e50:	441f      	add	r7, r3
   84e52:	9708      	str	r7, [sp, #32]
   84e54:	9f09      	ldr	r7, [sp, #36]	; 0x24
   84e56:	2101      	movs	r1, #1
   84e58:	441f      	add	r7, r3
   84e5a:	9709      	str	r7, [sp, #36]	; 0x24
   84e5c:	f000 fcc5 	bl	857ea <__i2b>
   84e60:	4604      	mov	r4, r0
   84e62:	e002      	b.n	84e6a <_dtoa_r+0x74a>
   84e64:	9d0e      	ldr	r5, [sp, #56]	; 0x38
   84e66:	9e08      	ldr	r6, [sp, #32]
   84e68:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   84e6a:	b16e      	cbz	r6, 84e88 <_dtoa_r+0x768>
   84e6c:	9f09      	ldr	r7, [sp, #36]	; 0x24
   84e6e:	2f00      	cmp	r7, #0
   84e70:	dd0a      	ble.n	84e88 <_dtoa_r+0x768>
   84e72:	463b      	mov	r3, r7
   84e74:	9f08      	ldr	r7, [sp, #32]
   84e76:	42b3      	cmp	r3, r6
   84e78:	bfa8      	it	ge
   84e7a:	4633      	movge	r3, r6
   84e7c:	1aff      	subs	r7, r7, r3
   84e7e:	9708      	str	r7, [sp, #32]
   84e80:	9f09      	ldr	r7, [sp, #36]	; 0x24
   84e82:	1af6      	subs	r6, r6, r3
   84e84:	1aff      	subs	r7, r7, r3
   84e86:	9709      	str	r7, [sp, #36]	; 0x24
   84e88:	9f0e      	ldr	r7, [sp, #56]	; 0x38
   84e8a:	2f00      	cmp	r7, #0
   84e8c:	dd28      	ble.n	84ee0 <_dtoa_r+0x7c0>
   84e8e:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
   84e90:	b307      	cbz	r7, 84ed4 <_dtoa_r+0x7b4>
   84e92:	2d00      	cmp	r5, #0
   84e94:	dd10      	ble.n	84eb8 <_dtoa_r+0x798>
   84e96:	4621      	mov	r1, r4
   84e98:	462a      	mov	r2, r5
   84e9a:	4650      	mov	r0, sl
   84e9c:	f000 fd46 	bl	8592c <__pow5mult>
   84ea0:	4604      	mov	r4, r0
   84ea2:	465a      	mov	r2, fp
   84ea4:	4621      	mov	r1, r4
   84ea6:	4650      	mov	r0, sl
   84ea8:	f000 fca8 	bl	857fc <__multiply>
   84eac:	4659      	mov	r1, fp
   84eae:	4607      	mov	r7, r0
   84eb0:	4650      	mov	r0, sl
   84eb2:	f000 fbfc 	bl	856ae <_Bfree>
   84eb6:	46bb      	mov	fp, r7
   84eb8:	9f0e      	ldr	r7, [sp, #56]	; 0x38
   84eba:	1b7a      	subs	r2, r7, r5
   84ebc:	d010      	beq.n	84ee0 <_dtoa_r+0x7c0>
   84ebe:	4650      	mov	r0, sl
   84ec0:	4659      	mov	r1, fp
   84ec2:	e00a      	b.n	84eda <_dtoa_r+0x7ba>
   84ec4:	3fe00000 	.word	0x3fe00000
   84ec8:	40240000 	.word	0x40240000
   84ecc:	00087000 	.word	0x00087000
   84ed0:	40140000 	.word	0x40140000
   84ed4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   84ed6:	4650      	mov	r0, sl
   84ed8:	4659      	mov	r1, fp
   84eda:	f000 fd27 	bl	8592c <__pow5mult>
   84ede:	4683      	mov	fp, r0
   84ee0:	4650      	mov	r0, sl
   84ee2:	2101      	movs	r1, #1
   84ee4:	f000 fc81 	bl	857ea <__i2b>
   84ee8:	9f11      	ldr	r7, [sp, #68]	; 0x44
   84eea:	4605      	mov	r5, r0
   84eec:	2f00      	cmp	r7, #0
   84eee:	dd05      	ble.n	84efc <_dtoa_r+0x7dc>
   84ef0:	4629      	mov	r1, r5
   84ef2:	4650      	mov	r0, sl
   84ef4:	463a      	mov	r2, r7
   84ef6:	f000 fd19 	bl	8592c <__pow5mult>
   84efa:	4605      	mov	r5, r0
   84efc:	9f24      	ldr	r7, [sp, #144]	; 0x90
   84efe:	2f01      	cmp	r7, #1
   84f00:	dc12      	bgt.n	84f28 <_dtoa_r+0x808>
   84f02:	9804      	ldr	r0, [sp, #16]
   84f04:	b980      	cbnz	r0, 84f28 <_dtoa_r+0x808>
   84f06:	9905      	ldr	r1, [sp, #20]
   84f08:	f3c1 0313 	ubfx	r3, r1, #0, #20
   84f0c:	b973      	cbnz	r3, 84f2c <_dtoa_r+0x80c>
   84f0e:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
   84f12:	0d3f      	lsrs	r7, r7, #20
   84f14:	053f      	lsls	r7, r7, #20
   84f16:	b157      	cbz	r7, 84f2e <_dtoa_r+0x80e>
   84f18:	9f08      	ldr	r7, [sp, #32]
   84f1a:	3701      	adds	r7, #1
   84f1c:	9708      	str	r7, [sp, #32]
   84f1e:	9f09      	ldr	r7, [sp, #36]	; 0x24
   84f20:	3701      	adds	r7, #1
   84f22:	9709      	str	r7, [sp, #36]	; 0x24
   84f24:	2701      	movs	r7, #1
   84f26:	e002      	b.n	84f2e <_dtoa_r+0x80e>
   84f28:	2700      	movs	r7, #0
   84f2a:	e000      	b.n	84f2e <_dtoa_r+0x80e>
   84f2c:	9f04      	ldr	r7, [sp, #16]
   84f2e:	9811      	ldr	r0, [sp, #68]	; 0x44
   84f30:	b140      	cbz	r0, 84f44 <_dtoa_r+0x824>
   84f32:	692b      	ldr	r3, [r5, #16]
   84f34:	eb05 0383 	add.w	r3, r5, r3, lsl #2
   84f38:	6918      	ldr	r0, [r3, #16]
   84f3a:	f000 fc09 	bl	85750 <__hi0bits>
   84f3e:	f1c0 0020 	rsb	r0, r0, #32
   84f42:	e000      	b.n	84f46 <_dtoa_r+0x826>
   84f44:	2001      	movs	r0, #1
   84f46:	9b09      	ldr	r3, [sp, #36]	; 0x24
   84f48:	4403      	add	r3, r0
   84f4a:	f013 031f 	ands.w	r3, r3, #31
   84f4e:	d00f      	beq.n	84f70 <_dtoa_r+0x850>
   84f50:	f1c3 0220 	rsb	r2, r3, #32
   84f54:	2a04      	cmp	r2, #4
   84f56:	dd09      	ble.n	84f6c <_dtoa_r+0x84c>
   84f58:	9908      	ldr	r1, [sp, #32]
   84f5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
   84f5c:	f1c3 031c 	rsb	r3, r3, #28
   84f60:	4419      	add	r1, r3
   84f62:	441a      	add	r2, r3
   84f64:	9108      	str	r1, [sp, #32]
   84f66:	441e      	add	r6, r3
   84f68:	9209      	str	r2, [sp, #36]	; 0x24
   84f6a:	e009      	b.n	84f80 <_dtoa_r+0x860>
   84f6c:	d008      	beq.n	84f80 <_dtoa_r+0x860>
   84f6e:	4613      	mov	r3, r2
   84f70:	9808      	ldr	r0, [sp, #32]
   84f72:	9909      	ldr	r1, [sp, #36]	; 0x24
   84f74:	331c      	adds	r3, #28
   84f76:	4418      	add	r0, r3
   84f78:	4419      	add	r1, r3
   84f7a:	9008      	str	r0, [sp, #32]
   84f7c:	441e      	add	r6, r3
   84f7e:	9109      	str	r1, [sp, #36]	; 0x24
   84f80:	9a08      	ldr	r2, [sp, #32]
   84f82:	2a00      	cmp	r2, #0
   84f84:	dd04      	ble.n	84f90 <_dtoa_r+0x870>
   84f86:	4659      	mov	r1, fp
   84f88:	4650      	mov	r0, sl
   84f8a:	f000 fd1d 	bl	859c8 <__lshift>
   84f8e:	4683      	mov	fp, r0
   84f90:	9b09      	ldr	r3, [sp, #36]	; 0x24
   84f92:	2b00      	cmp	r3, #0
   84f94:	dd05      	ble.n	84fa2 <_dtoa_r+0x882>
   84f96:	4629      	mov	r1, r5
   84f98:	4650      	mov	r0, sl
   84f9a:	461a      	mov	r2, r3
   84f9c:	f000 fd14 	bl	859c8 <__lshift>
   84fa0:	4605      	mov	r5, r0
   84fa2:	9814      	ldr	r0, [sp, #80]	; 0x50
   84fa4:	b1e0      	cbz	r0, 84fe0 <_dtoa_r+0x8c0>
   84fa6:	4658      	mov	r0, fp
   84fa8:	4629      	mov	r1, r5
   84faa:	f000 fd60 	bl	85a6e <__mcmp>
   84fae:	2800      	cmp	r0, #0
   84fb0:	da16      	bge.n	84fe0 <_dtoa_r+0x8c0>
   84fb2:	4659      	mov	r1, fp
   84fb4:	4650      	mov	r0, sl
   84fb6:	220a      	movs	r2, #10
   84fb8:	2300      	movs	r3, #0
   84fba:	f000 fb8f 	bl	856dc <__multadd>
   84fbe:	990f      	ldr	r1, [sp, #60]	; 0x3c
   84fc0:	f109 39ff 	add.w	r9, r9, #4294967295
   84fc4:	4683      	mov	fp, r0
   84fc6:	b149      	cbz	r1, 84fdc <_dtoa_r+0x8bc>
   84fc8:	4621      	mov	r1, r4
   84fca:	220a      	movs	r2, #10
   84fcc:	4650      	mov	r0, sl
   84fce:	2300      	movs	r3, #0
   84fd0:	f000 fb84 	bl	856dc <__multadd>
   84fd4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   84fd6:	4604      	mov	r4, r0
   84fd8:	9207      	str	r2, [sp, #28]
   84fda:	e001      	b.n	84fe0 <_dtoa_r+0x8c0>
   84fdc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   84fde:	9307      	str	r3, [sp, #28]
   84fe0:	9807      	ldr	r0, [sp, #28]
   84fe2:	2800      	cmp	r0, #0
   84fe4:	dc29      	bgt.n	8503a <_dtoa_r+0x91a>
   84fe6:	9924      	ldr	r1, [sp, #144]	; 0x90
   84fe8:	2902      	cmp	r1, #2
   84fea:	dd26      	ble.n	8503a <_dtoa_r+0x91a>
   84fec:	b988      	cbnz	r0, 85012 <_dtoa_r+0x8f2>
   84fee:	4629      	mov	r1, r5
   84ff0:	2205      	movs	r2, #5
   84ff2:	9b07      	ldr	r3, [sp, #28]
   84ff4:	4650      	mov	r0, sl
   84ff6:	f000 fb71 	bl	856dc <__multadd>
   84ffa:	4605      	mov	r5, r0
   84ffc:	4629      	mov	r1, r5
   84ffe:	4658      	mov	r0, fp
   85000:	f000 fd35 	bl	85a6e <__mcmp>
   85004:	2800      	cmp	r0, #0
   85006:	dc0e      	bgt.n	85026 <_dtoa_r+0x906>
   85008:	e003      	b.n	85012 <_dtoa_r+0x8f2>
   8500a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   8500c:	e000      	b.n	85010 <_dtoa_r+0x8f0>
   8500e:	2500      	movs	r5, #0
   85010:	462c      	mov	r4, r5
   85012:	9f25      	ldr	r7, [sp, #148]	; 0x94
   85014:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
   85018:	ea6f 0907 	mvn.w	r9, r7
   8501c:	e00a      	b.n	85034 <_dtoa_r+0x914>
   8501e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   85020:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
   85024:	462c      	mov	r4, r5
   85026:	9f0a      	ldr	r7, [sp, #40]	; 0x28
   85028:	2331      	movs	r3, #49	; 0x31
   8502a:	f107 0801 	add.w	r8, r7, #1
   8502e:	703b      	strb	r3, [r7, #0]
   85030:	f109 0901 	add.w	r9, r9, #1
   85034:	4627      	mov	r7, r4
   85036:	2400      	movs	r4, #0
   85038:	e107      	b.n	8524a <_dtoa_r+0xb2a>
   8503a:	980f      	ldr	r0, [sp, #60]	; 0x3c
   8503c:	2800      	cmp	r0, #0
   8503e:	f000 80bb 	beq.w	851b8 <_dtoa_r+0xa98>
   85042:	2e00      	cmp	r6, #0
   85044:	dd05      	ble.n	85052 <_dtoa_r+0x932>
   85046:	4621      	mov	r1, r4
   85048:	4650      	mov	r0, sl
   8504a:	4632      	mov	r2, r6
   8504c:	f000 fcbc 	bl	859c8 <__lshift>
   85050:	4604      	mov	r4, r0
   85052:	b19f      	cbz	r7, 8507c <_dtoa_r+0x95c>
   85054:	6861      	ldr	r1, [r4, #4]
   85056:	4650      	mov	r0, sl
   85058:	f000 faf4 	bl	85644 <_Balloc>
   8505c:	6922      	ldr	r2, [r4, #16]
   8505e:	4606      	mov	r6, r0
   85060:	3202      	adds	r2, #2
   85062:	f104 010c 	add.w	r1, r4, #12
   85066:	0092      	lsls	r2, r2, #2
   85068:	300c      	adds	r0, #12
   8506a:	f7fe fbdd 	bl	83828 <memcpy>
   8506e:	4650      	mov	r0, sl
   85070:	4631      	mov	r1, r6
   85072:	2201      	movs	r2, #1
   85074:	f000 fca8 	bl	859c8 <__lshift>
   85078:	4607      	mov	r7, r0
   8507a:	e000      	b.n	8507e <_dtoa_r+0x95e>
   8507c:	4627      	mov	r7, r4
   8507e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   85080:	4629      	mov	r1, r5
   85082:	4658      	mov	r0, fp
   85084:	f7ff faba 	bl	845fc <quorem>
   85088:	4621      	mov	r1, r4
   8508a:	f100 0c30 	add.w	ip, r0, #48	; 0x30
   8508e:	4680      	mov	r8, r0
   85090:	4658      	mov	r0, fp
   85092:	f8cd c008 	str.w	ip, [sp, #8]
   85096:	f000 fcea 	bl	85a6e <__mcmp>
   8509a:	463a      	mov	r2, r7
   8509c:	9008      	str	r0, [sp, #32]
   8509e:	4629      	mov	r1, r5
   850a0:	4650      	mov	r0, sl
   850a2:	f000 fd01 	bl	85aa8 <__mdiff>
   850a6:	68c3      	ldr	r3, [r0, #12]
   850a8:	4602      	mov	r2, r0
   850aa:	f8dd c008 	ldr.w	ip, [sp, #8]
   850ae:	b94b      	cbnz	r3, 850c4 <_dtoa_r+0x9a4>
   850b0:	4611      	mov	r1, r2
   850b2:	4658      	mov	r0, fp
   850b4:	9203      	str	r2, [sp, #12]
   850b6:	f000 fcda 	bl	85a6e <__mcmp>
   850ba:	9a03      	ldr	r2, [sp, #12]
   850bc:	4603      	mov	r3, r0
   850be:	f8dd c008 	ldr.w	ip, [sp, #8]
   850c2:	e000      	b.n	850c6 <_dtoa_r+0x9a6>
   850c4:	2301      	movs	r3, #1
   850c6:	4650      	mov	r0, sl
   850c8:	4611      	mov	r1, r2
   850ca:	9303      	str	r3, [sp, #12]
   850cc:	f8cd c008 	str.w	ip, [sp, #8]
   850d0:	f000 faed 	bl	856ae <_Bfree>
   850d4:	9b03      	ldr	r3, [sp, #12]
   850d6:	f8dd c008 	ldr.w	ip, [sp, #8]
   850da:	b963      	cbnz	r3, 850f6 <_dtoa_r+0x9d6>
   850dc:	9924      	ldr	r1, [sp, #144]	; 0x90
   850de:	b951      	cbnz	r1, 850f6 <_dtoa_r+0x9d6>
   850e0:	9804      	ldr	r0, [sp, #16]
   850e2:	f000 0201 	and.w	r2, r0, #1
   850e6:	b932      	cbnz	r2, 850f6 <_dtoa_r+0x9d6>
   850e8:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
   850ec:	d035      	beq.n	8515a <_dtoa_r+0xa3a>
   850ee:	9b08      	ldr	r3, [sp, #32]
   850f0:	2b00      	cmp	r3, #0
   850f2:	dc24      	bgt.n	8513e <_dtoa_r+0xa1e>
   850f4:	e025      	b.n	85142 <_dtoa_r+0xa22>
   850f6:	9808      	ldr	r0, [sp, #32]
   850f8:	2800      	cmp	r0, #0
   850fa:	da02      	bge.n	85102 <_dtoa_r+0x9e2>
   850fc:	2b00      	cmp	r3, #0
   850fe:	dc08      	bgt.n	85112 <_dtoa_r+0x9f2>
   85100:	e01f      	b.n	85142 <_dtoa_r+0xa22>
   85102:	d123      	bne.n	8514c <_dtoa_r+0xa2c>
   85104:	9924      	ldr	r1, [sp, #144]	; 0x90
   85106:	bb09      	cbnz	r1, 8514c <_dtoa_r+0xa2c>
   85108:	9804      	ldr	r0, [sp, #16]
   8510a:	f000 0201 	and.w	r2, r0, #1
   8510e:	b9ea      	cbnz	r2, 8514c <_dtoa_r+0xa2c>
   85110:	e7f4      	b.n	850fc <_dtoa_r+0x9dc>
   85112:	4659      	mov	r1, fp
   85114:	2201      	movs	r2, #1
   85116:	4650      	mov	r0, sl
   85118:	f8cd c008 	str.w	ip, [sp, #8]
   8511c:	f000 fc54 	bl	859c8 <__lshift>
   85120:	4629      	mov	r1, r5
   85122:	4683      	mov	fp, r0
   85124:	f000 fca3 	bl	85a6e <__mcmp>
   85128:	2800      	cmp	r0, #0
   8512a:	f8dd c008 	ldr.w	ip, [sp, #8]
   8512e:	dc03      	bgt.n	85138 <_dtoa_r+0xa18>
   85130:	d107      	bne.n	85142 <_dtoa_r+0xa22>
   85132:	f01c 0f01 	tst.w	ip, #1
   85136:	d004      	beq.n	85142 <_dtoa_r+0xa22>
   85138:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
   8513c:	d00d      	beq.n	8515a <_dtoa_r+0xa3a>
   8513e:	f108 0c31 	add.w	ip, r8, #49	; 0x31
   85142:	f106 0801 	add.w	r8, r6, #1
   85146:	f886 c000 	strb.w	ip, [r6]
   8514a:	e07e      	b.n	8524a <_dtoa_r+0xb2a>
   8514c:	2b00      	cmp	r3, #0
   8514e:	f106 0801 	add.w	r8, r6, #1
   85152:	dd09      	ble.n	85168 <_dtoa_r+0xa48>
   85154:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
   85158:	d103      	bne.n	85162 <_dtoa_r+0xa42>
   8515a:	2339      	movs	r3, #57	; 0x39
   8515c:	7033      	strb	r3, [r6, #0]
   8515e:	3601      	adds	r6, #1
   85160:	e05b      	b.n	8521a <_dtoa_r+0xafa>
   85162:	f10c 0301 	add.w	r3, ip, #1
   85166:	e068      	b.n	8523a <_dtoa_r+0xb1a>
   85168:	990a      	ldr	r1, [sp, #40]	; 0x28
   8516a:	9a07      	ldr	r2, [sp, #28]
   8516c:	ebc1 0308 	rsb	r3, r1, r8
   85170:	4646      	mov	r6, r8
   85172:	4293      	cmp	r3, r2
   85174:	f806 cc01 	strb.w	ip, [r6, #-1]
   85178:	d03c      	beq.n	851f4 <_dtoa_r+0xad4>
   8517a:	4659      	mov	r1, fp
   8517c:	220a      	movs	r2, #10
   8517e:	2300      	movs	r3, #0
   85180:	4650      	mov	r0, sl
   85182:	f000 faab 	bl	856dc <__multadd>
   85186:	42bc      	cmp	r4, r7
   85188:	4683      	mov	fp, r0
   8518a:	4621      	mov	r1, r4
   8518c:	4650      	mov	r0, sl
   8518e:	f04f 020a 	mov.w	r2, #10
   85192:	f04f 0300 	mov.w	r3, #0
   85196:	d104      	bne.n	851a2 <_dtoa_r+0xa82>
   85198:	f000 faa0 	bl	856dc <__multadd>
   8519c:	4604      	mov	r4, r0
   8519e:	4607      	mov	r7, r0
   851a0:	e76e      	b.n	85080 <_dtoa_r+0x960>
   851a2:	f000 fa9b 	bl	856dc <__multadd>
   851a6:	4639      	mov	r1, r7
   851a8:	4604      	mov	r4, r0
   851aa:	220a      	movs	r2, #10
   851ac:	4650      	mov	r0, sl
   851ae:	2300      	movs	r3, #0
   851b0:	f000 fa94 	bl	856dc <__multadd>
   851b4:	4607      	mov	r7, r0
   851b6:	e763      	b.n	85080 <_dtoa_r+0x960>
   851b8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
   851ba:	4658      	mov	r0, fp
   851bc:	4629      	mov	r1, r5
   851be:	f7ff fa1d 	bl	845fc <quorem>
   851c2:	9f0a      	ldr	r7, [sp, #40]	; 0x28
   851c4:	f100 0c30 	add.w	ip, r0, #48	; 0x30
   851c8:	f807 c006 	strb.w	ip, [r7, r6]
   851cc:	9f07      	ldr	r7, [sp, #28]
   851ce:	3601      	adds	r6, #1
   851d0:	42be      	cmp	r6, r7
   851d2:	db07      	blt.n	851e4 <_dtoa_r+0xac4>
   851d4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   851d6:	2f01      	cmp	r7, #1
   851d8:	bfac      	ite	ge
   851da:	19f6      	addge	r6, r6, r7
   851dc:	3601      	addlt	r6, #1
   851de:	4627      	mov	r7, r4
   851e0:	2400      	movs	r4, #0
   851e2:	e007      	b.n	851f4 <_dtoa_r+0xad4>
   851e4:	4659      	mov	r1, fp
   851e6:	4650      	mov	r0, sl
   851e8:	220a      	movs	r2, #10
   851ea:	2300      	movs	r3, #0
   851ec:	f000 fa76 	bl	856dc <__multadd>
   851f0:	4683      	mov	fp, r0
   851f2:	e7e2      	b.n	851ba <_dtoa_r+0xa9a>
   851f4:	4659      	mov	r1, fp
   851f6:	2201      	movs	r2, #1
   851f8:	4650      	mov	r0, sl
   851fa:	f8cd c008 	str.w	ip, [sp, #8]
   851fe:	f000 fbe3 	bl	859c8 <__lshift>
   85202:	4629      	mov	r1, r5
   85204:	4683      	mov	fp, r0
   85206:	f000 fc32 	bl	85a6e <__mcmp>
   8520a:	2800      	cmp	r0, #0
   8520c:	f8dd c008 	ldr.w	ip, [sp, #8]
   85210:	dc03      	bgt.n	8521a <_dtoa_r+0xafa>
   85212:	d114      	bne.n	8523e <_dtoa_r+0xb1e>
   85214:	f01c 0f01 	tst.w	ip, #1
   85218:	d011      	beq.n	8523e <_dtoa_r+0xb1e>
   8521a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
   8521e:	46b0      	mov	r8, r6
   85220:	2b39      	cmp	r3, #57	; 0x39
   85222:	f106 36ff 	add.w	r6, r6, #4294967295
   85226:	d107      	bne.n	85238 <_dtoa_r+0xb18>
   85228:	980a      	ldr	r0, [sp, #40]	; 0x28
   8522a:	42b0      	cmp	r0, r6
   8522c:	d1f5      	bne.n	8521a <_dtoa_r+0xafa>
   8522e:	2331      	movs	r3, #49	; 0x31
   85230:	f109 0901 	add.w	r9, r9, #1
   85234:	7003      	strb	r3, [r0, #0]
   85236:	e008      	b.n	8524a <_dtoa_r+0xb2a>
   85238:	3301      	adds	r3, #1
   8523a:	7033      	strb	r3, [r6, #0]
   8523c:	e005      	b.n	8524a <_dtoa_r+0xb2a>
   8523e:	46b0      	mov	r8, r6
   85240:	f818 3c01 	ldrb.w	r3, [r8, #-1]
   85244:	3e01      	subs	r6, #1
   85246:	2b30      	cmp	r3, #48	; 0x30
   85248:	d0f9      	beq.n	8523e <_dtoa_r+0xb1e>
   8524a:	4650      	mov	r0, sl
   8524c:	4629      	mov	r1, r5
   8524e:	f000 fa2e 	bl	856ae <_Bfree>
   85252:	b16f      	cbz	r7, 85270 <_dtoa_r+0xb50>
   85254:	b12c      	cbz	r4, 85262 <_dtoa_r+0xb42>
   85256:	42bc      	cmp	r4, r7
   85258:	d003      	beq.n	85262 <_dtoa_r+0xb42>
   8525a:	4650      	mov	r0, sl
   8525c:	4621      	mov	r1, r4
   8525e:	f000 fa26 	bl	856ae <_Bfree>
   85262:	4650      	mov	r0, sl
   85264:	4639      	mov	r1, r7
   85266:	f000 fa22 	bl	856ae <_Bfree>
   8526a:	e001      	b.n	85270 <_dtoa_r+0xb50>
   8526c:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
   85270:	4650      	mov	r0, sl
   85272:	4659      	mov	r1, fp
   85274:	f000 fa1b 	bl	856ae <_Bfree>
   85278:	2300      	movs	r3, #0
   8527a:	9f26      	ldr	r7, [sp, #152]	; 0x98
   8527c:	f888 3000 	strb.w	r3, [r8]
   85280:	f109 0301 	add.w	r3, r9, #1
   85284:	603b      	str	r3, [r7, #0]
   85286:	9f28      	ldr	r7, [sp, #160]	; 0xa0
   85288:	b127      	cbz	r7, 85294 <_dtoa_r+0xb74>
   8528a:	f8c7 8000 	str.w	r8, [r7]
   8528e:	e001      	b.n	85294 <_dtoa_r+0xb74>
   85290:	4802      	ldr	r0, [pc, #8]	; (8529c <_dtoa_r+0xb7c>)
   85292:	e000      	b.n	85296 <_dtoa_r+0xb76>
   85294:	980a      	ldr	r0, [sp, #40]	; 0x28
   85296:	b01b      	add	sp, #108	; 0x6c
   85298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8529c:	00086f65 	.word	0x00086f65

000852a0 <__sflush_r>:
   852a0:	898a      	ldrh	r2, [r1, #12]
   852a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   852a6:	4605      	mov	r5, r0
   852a8:	0710      	lsls	r0, r2, #28
   852aa:	460c      	mov	r4, r1
   852ac:	d457      	bmi.n	8535e <__sflush_r+0xbe>
   852ae:	684b      	ldr	r3, [r1, #4]
   852b0:	2b00      	cmp	r3, #0
   852b2:	dc02      	bgt.n	852ba <__sflush_r+0x1a>
   852b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
   852b6:	2b00      	cmp	r3, #0
   852b8:	dd18      	ble.n	852ec <__sflush_r+0x4c>
   852ba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
   852bc:	b1b6      	cbz	r6, 852ec <__sflush_r+0x4c>
   852be:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
   852c2:	2300      	movs	r3, #0
   852c4:	b292      	uxth	r2, r2
   852c6:	682f      	ldr	r7, [r5, #0]
   852c8:	602b      	str	r3, [r5, #0]
   852ca:	b10a      	cbz	r2, 852d0 <__sflush_r+0x30>
   852cc:	6d62      	ldr	r2, [r4, #84]	; 0x54
   852ce:	e010      	b.n	852f2 <__sflush_r+0x52>
   852d0:	6a21      	ldr	r1, [r4, #32]
   852d2:	4628      	mov	r0, r5
   852d4:	2301      	movs	r3, #1
   852d6:	47b0      	blx	r6
   852d8:	1c41      	adds	r1, r0, #1
   852da:	4602      	mov	r2, r0
   852dc:	d109      	bne.n	852f2 <__sflush_r+0x52>
   852de:	682b      	ldr	r3, [r5, #0]
   852e0:	b13b      	cbz	r3, 852f2 <__sflush_r+0x52>
   852e2:	2b1d      	cmp	r3, #29
   852e4:	d001      	beq.n	852ea <__sflush_r+0x4a>
   852e6:	2b16      	cmp	r3, #22
   852e8:	d146      	bne.n	85378 <__sflush_r+0xd8>
   852ea:	602f      	str	r7, [r5, #0]
   852ec:	2000      	movs	r0, #0
   852ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   852f2:	89a3      	ldrh	r3, [r4, #12]
   852f4:	075b      	lsls	r3, r3, #29
   852f6:	d505      	bpl.n	85304 <__sflush_r+0x64>
   852f8:	6863      	ldr	r3, [r4, #4]
   852fa:	1ad2      	subs	r2, r2, r3
   852fc:	6b63      	ldr	r3, [r4, #52]	; 0x34
   852fe:	b10b      	cbz	r3, 85304 <__sflush_r+0x64>
   85300:	6c23      	ldr	r3, [r4, #64]	; 0x40
   85302:	1ad2      	subs	r2, r2, r3
   85304:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
   85306:	4628      	mov	r0, r5
   85308:	6a21      	ldr	r1, [r4, #32]
   8530a:	2300      	movs	r3, #0
   8530c:	47b0      	blx	r6
   8530e:	1c46      	adds	r6, r0, #1
   85310:	89a2      	ldrh	r2, [r4, #12]
   85312:	d105      	bne.n	85320 <__sflush_r+0x80>
   85314:	682b      	ldr	r3, [r5, #0]
   85316:	b11b      	cbz	r3, 85320 <__sflush_r+0x80>
   85318:	2b1d      	cmp	r3, #29
   8531a:	d001      	beq.n	85320 <__sflush_r+0x80>
   8531c:	2b16      	cmp	r3, #22
   8531e:	d119      	bne.n	85354 <__sflush_r+0xb4>
   85320:	2300      	movs	r3, #0
   85322:	6063      	str	r3, [r4, #4]
   85324:	6923      	ldr	r3, [r4, #16]
   85326:	04d1      	lsls	r1, r2, #19
   85328:	6023      	str	r3, [r4, #0]
   8532a:	d504      	bpl.n	85336 <__sflush_r+0x96>
   8532c:	1c42      	adds	r2, r0, #1
   8532e:	d101      	bne.n	85334 <__sflush_r+0x94>
   85330:	682b      	ldr	r3, [r5, #0]
   85332:	b903      	cbnz	r3, 85336 <__sflush_r+0x96>
   85334:	6560      	str	r0, [r4, #84]	; 0x54
   85336:	6b61      	ldr	r1, [r4, #52]	; 0x34
   85338:	602f      	str	r7, [r5, #0]
   8533a:	2900      	cmp	r1, #0
   8533c:	d0d6      	beq.n	852ec <__sflush_r+0x4c>
   8533e:	f104 0344 	add.w	r3, r4, #68	; 0x44
   85342:	4299      	cmp	r1, r3
   85344:	d002      	beq.n	8534c <__sflush_r+0xac>
   85346:	4628      	mov	r0, r5
   85348:	f000 fc6e 	bl	85c28 <_free_r>
   8534c:	2000      	movs	r0, #0
   8534e:	6360      	str	r0, [r4, #52]	; 0x34
   85350:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85354:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   85358:	81a2      	strh	r2, [r4, #12]
   8535a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8535e:	690e      	ldr	r6, [r1, #16]
   85360:	2e00      	cmp	r6, #0
   85362:	d0c3      	beq.n	852ec <__sflush_r+0x4c>
   85364:	680b      	ldr	r3, [r1, #0]
   85366:	600e      	str	r6, [r1, #0]
   85368:	ebc6 0803 	rsb	r8, r6, r3
   8536c:	0793      	lsls	r3, r2, #30
   8536e:	bf0c      	ite	eq
   85370:	694b      	ldreq	r3, [r1, #20]
   85372:	2300      	movne	r3, #0
   85374:	608b      	str	r3, [r1, #8]
   85376:	e012      	b.n	8539e <__sflush_r+0xfe>
   85378:	89a3      	ldrh	r3, [r4, #12]
   8537a:	f04f 30ff 	mov.w	r0, #4294967295
   8537e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85382:	81a3      	strh	r3, [r4, #12]
   85384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85388:	6aa7      	ldr	r7, [r4, #40]	; 0x28
   8538a:	4628      	mov	r0, r5
   8538c:	6a21      	ldr	r1, [r4, #32]
   8538e:	4632      	mov	r2, r6
   85390:	4643      	mov	r3, r8
   85392:	47b8      	blx	r7
   85394:	2800      	cmp	r0, #0
   85396:	ddef      	ble.n	85378 <__sflush_r+0xd8>
   85398:	4406      	add	r6, r0
   8539a:	ebc0 0808 	rsb	r8, r0, r8
   8539e:	f1b8 0f00 	cmp.w	r8, #0
   853a2:	dcf1      	bgt.n	85388 <__sflush_r+0xe8>
   853a4:	e7a2      	b.n	852ec <__sflush_r+0x4c>
	...

000853a8 <_fflush_r>:
   853a8:	b538      	push	{r3, r4, r5, lr}
   853aa:	690b      	ldr	r3, [r1, #16]
   853ac:	4605      	mov	r5, r0
   853ae:	460c      	mov	r4, r1
   853b0:	b1db      	cbz	r3, 853ea <_fflush_r+0x42>
   853b2:	b118      	cbz	r0, 853bc <_fflush_r+0x14>
   853b4:	6983      	ldr	r3, [r0, #24]
   853b6:	b90b      	cbnz	r3, 853bc <_fflush_r+0x14>
   853b8:	f000 f874 	bl	854a4 <__sinit>
   853bc:	4b0c      	ldr	r3, [pc, #48]	; (853f0 <_fflush_r+0x48>)
   853be:	429c      	cmp	r4, r3
   853c0:	d101      	bne.n	853c6 <_fflush_r+0x1e>
   853c2:	686c      	ldr	r4, [r5, #4]
   853c4:	e008      	b.n	853d8 <_fflush_r+0x30>
   853c6:	4b0b      	ldr	r3, [pc, #44]	; (853f4 <_fflush_r+0x4c>)
   853c8:	429c      	cmp	r4, r3
   853ca:	d101      	bne.n	853d0 <_fflush_r+0x28>
   853cc:	68ac      	ldr	r4, [r5, #8]
   853ce:	e003      	b.n	853d8 <_fflush_r+0x30>
   853d0:	4b09      	ldr	r3, [pc, #36]	; (853f8 <_fflush_r+0x50>)
   853d2:	429c      	cmp	r4, r3
   853d4:	bf08      	it	eq
   853d6:	68ec      	ldreq	r4, [r5, #12]
   853d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   853dc:	b12b      	cbz	r3, 853ea <_fflush_r+0x42>
   853de:	4628      	mov	r0, r5
   853e0:	4621      	mov	r1, r4
   853e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   853e6:	f7ff bf5b 	b.w	852a0 <__sflush_r>
   853ea:	2000      	movs	r0, #0
   853ec:	bd38      	pop	{r3, r4, r5, pc}
   853ee:	bf00      	nop
   853f0:	00086f98 	.word	0x00086f98
   853f4:	00086fb8 	.word	0x00086fb8
   853f8:	00086fd8 	.word	0x00086fd8

000853fc <_cleanup_r>:
   853fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   853fe:	4607      	mov	r7, r0
   85400:	f100 0448 	add.w	r4, r0, #72	; 0x48
   85404:	b194      	cbz	r4, 8542c <_cleanup_r+0x30>
   85406:	68a5      	ldr	r5, [r4, #8]
   85408:	6866      	ldr	r6, [r4, #4]
   8540a:	3e01      	subs	r6, #1
   8540c:	d40c      	bmi.n	85428 <_cleanup_r+0x2c>
   8540e:	89ab      	ldrh	r3, [r5, #12]
   85410:	2b01      	cmp	r3, #1
   85412:	d907      	bls.n	85424 <_cleanup_r+0x28>
   85414:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
   85418:	3301      	adds	r3, #1
   8541a:	d003      	beq.n	85424 <_cleanup_r+0x28>
   8541c:	4638      	mov	r0, r7
   8541e:	4629      	mov	r1, r5
   85420:	f7ff ffc2 	bl	853a8 <_fflush_r>
   85424:	3568      	adds	r5, #104	; 0x68
   85426:	e7f0      	b.n	8540a <_cleanup_r+0xe>
   85428:	6824      	ldr	r4, [r4, #0]
   8542a:	e7eb      	b.n	85404 <_cleanup_r+0x8>
   8542c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00085430 <std.isra.0>:
   85430:	2300      	movs	r3, #0
   85432:	b510      	push	{r4, lr}
   85434:	4604      	mov	r4, r0
   85436:	6003      	str	r3, [r0, #0]
   85438:	6043      	str	r3, [r0, #4]
   8543a:	6083      	str	r3, [r0, #8]
   8543c:	8181      	strh	r1, [r0, #12]
   8543e:	6643      	str	r3, [r0, #100]	; 0x64
   85440:	81c2      	strh	r2, [r0, #14]
   85442:	6103      	str	r3, [r0, #16]
   85444:	6143      	str	r3, [r0, #20]
   85446:	6183      	str	r3, [r0, #24]
   85448:	4619      	mov	r1, r3
   8544a:	305c      	adds	r0, #92	; 0x5c
   8544c:	2208      	movs	r2, #8
   8544e:	f7fe f9f4 	bl	8383a <memset>
   85452:	4b05      	ldr	r3, [pc, #20]	; (85468 <std.isra.0+0x38>)
   85454:	6224      	str	r4, [r4, #32]
   85456:	6263      	str	r3, [r4, #36]	; 0x24
   85458:	4b04      	ldr	r3, [pc, #16]	; (8546c <std.isra.0+0x3c>)
   8545a:	62a3      	str	r3, [r4, #40]	; 0x28
   8545c:	4b04      	ldr	r3, [pc, #16]	; (85470 <std.isra.0+0x40>)
   8545e:	62e3      	str	r3, [r4, #44]	; 0x2c
   85460:	4b04      	ldr	r3, [pc, #16]	; (85474 <std.isra.0+0x44>)
   85462:	6323      	str	r3, [r4, #48]	; 0x30
   85464:	bd10      	pop	{r4, pc}
   85466:	bf00      	nop
   85468:	00085dbd 	.word	0x00085dbd
   8546c:	00085ddf 	.word	0x00085ddf
   85470:	00085e17 	.word	0x00085e17
   85474:	00085e3b 	.word	0x00085e3b

00085478 <__sfmoreglue>:
   85478:	b570      	push	{r4, r5, r6, lr}
   8547a:	1e4b      	subs	r3, r1, #1
   8547c:	2568      	movs	r5, #104	; 0x68
   8547e:	435d      	muls	r5, r3
   85480:	460e      	mov	r6, r1
   85482:	f105 0174 	add.w	r1, r5, #116	; 0x74
   85486:	f000 fc13 	bl	85cb0 <_malloc_r>
   8548a:	4604      	mov	r4, r0
   8548c:	b140      	cbz	r0, 854a0 <__sfmoreglue+0x28>
   8548e:	2100      	movs	r1, #0
   85490:	e880 0042 	stmia.w	r0, {r1, r6}
   85494:	300c      	adds	r0, #12
   85496:	60a0      	str	r0, [r4, #8]
   85498:	f105 0268 	add.w	r2, r5, #104	; 0x68
   8549c:	f7fe f9cd 	bl	8383a <memset>
   854a0:	4620      	mov	r0, r4
   854a2:	bd70      	pop	{r4, r5, r6, pc}

000854a4 <__sinit>:
   854a4:	6983      	ldr	r3, [r0, #24]
   854a6:	b510      	push	{r4, lr}
   854a8:	4604      	mov	r4, r0
   854aa:	bb33      	cbnz	r3, 854fa <__sinit+0x56>
   854ac:	6483      	str	r3, [r0, #72]	; 0x48
   854ae:	64c3      	str	r3, [r0, #76]	; 0x4c
   854b0:	6503      	str	r3, [r0, #80]	; 0x50
   854b2:	4b12      	ldr	r3, [pc, #72]	; (854fc <__sinit+0x58>)
   854b4:	4a12      	ldr	r2, [pc, #72]	; (85500 <__sinit+0x5c>)
   854b6:	681b      	ldr	r3, [r3, #0]
   854b8:	6282      	str	r2, [r0, #40]	; 0x28
   854ba:	4298      	cmp	r0, r3
   854bc:	bf04      	itt	eq
   854be:	2301      	moveq	r3, #1
   854c0:	6183      	streq	r3, [r0, #24]
   854c2:	f000 f81f 	bl	85504 <__sfp>
   854c6:	6060      	str	r0, [r4, #4]
   854c8:	4620      	mov	r0, r4
   854ca:	f000 f81b 	bl	85504 <__sfp>
   854ce:	60a0      	str	r0, [r4, #8]
   854d0:	4620      	mov	r0, r4
   854d2:	f000 f817 	bl	85504 <__sfp>
   854d6:	2104      	movs	r1, #4
   854d8:	60e0      	str	r0, [r4, #12]
   854da:	2200      	movs	r2, #0
   854dc:	6860      	ldr	r0, [r4, #4]
   854de:	f7ff ffa7 	bl	85430 <std.isra.0>
   854e2:	68a0      	ldr	r0, [r4, #8]
   854e4:	2109      	movs	r1, #9
   854e6:	2201      	movs	r2, #1
   854e8:	f7ff ffa2 	bl	85430 <std.isra.0>
   854ec:	68e0      	ldr	r0, [r4, #12]
   854ee:	2112      	movs	r1, #18
   854f0:	2202      	movs	r2, #2
   854f2:	f7ff ff9d 	bl	85430 <std.isra.0>
   854f6:	2301      	movs	r3, #1
   854f8:	61a3      	str	r3, [r4, #24]
   854fa:	bd10      	pop	{r4, pc}
   854fc:	00086f40 	.word	0x00086f40
   85500:	000853fd 	.word	0x000853fd

00085504 <__sfp>:
   85504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   85506:	4b1b      	ldr	r3, [pc, #108]	; (85574 <__sfp+0x70>)
   85508:	4607      	mov	r7, r0
   8550a:	681e      	ldr	r6, [r3, #0]
   8550c:	69b3      	ldr	r3, [r6, #24]
   8550e:	b913      	cbnz	r3, 85516 <__sfp+0x12>
   85510:	4630      	mov	r0, r6
   85512:	f7ff ffc7 	bl	854a4 <__sinit>
   85516:	3648      	adds	r6, #72	; 0x48
   85518:	68b4      	ldr	r4, [r6, #8]
   8551a:	6873      	ldr	r3, [r6, #4]
   8551c:	3b01      	subs	r3, #1
   8551e:	d404      	bmi.n	8552a <__sfp+0x26>
   85520:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
   85524:	b175      	cbz	r5, 85544 <__sfp+0x40>
   85526:	3468      	adds	r4, #104	; 0x68
   85528:	e7f8      	b.n	8551c <__sfp+0x18>
   8552a:	6833      	ldr	r3, [r6, #0]
   8552c:	b92b      	cbnz	r3, 8553a <__sfp+0x36>
   8552e:	4638      	mov	r0, r7
   85530:	2104      	movs	r1, #4
   85532:	f7ff ffa1 	bl	85478 <__sfmoreglue>
   85536:	6030      	str	r0, [r6, #0]
   85538:	b108      	cbz	r0, 8553e <__sfp+0x3a>
   8553a:	6836      	ldr	r6, [r6, #0]
   8553c:	e7ec      	b.n	85518 <__sfp+0x14>
   8553e:	230c      	movs	r3, #12
   85540:	603b      	str	r3, [r7, #0]
   85542:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85544:	f64f 73ff 	movw	r3, #65535	; 0xffff
   85548:	81e3      	strh	r3, [r4, #14]
   8554a:	2301      	movs	r3, #1
   8554c:	81a3      	strh	r3, [r4, #12]
   8554e:	6665      	str	r5, [r4, #100]	; 0x64
   85550:	6025      	str	r5, [r4, #0]
   85552:	60a5      	str	r5, [r4, #8]
   85554:	6065      	str	r5, [r4, #4]
   85556:	6125      	str	r5, [r4, #16]
   85558:	6165      	str	r5, [r4, #20]
   8555a:	61a5      	str	r5, [r4, #24]
   8555c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
   85560:	4629      	mov	r1, r5
   85562:	2208      	movs	r2, #8
   85564:	f7fe f969 	bl	8383a <memset>
   85568:	6365      	str	r5, [r4, #52]	; 0x34
   8556a:	63a5      	str	r5, [r4, #56]	; 0x38
   8556c:	64a5      	str	r5, [r4, #72]	; 0x48
   8556e:	64e5      	str	r5, [r4, #76]	; 0x4c
   85570:	4620      	mov	r0, r4
   85572:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85574:	00086f40 	.word	0x00086f40

00085578 <_localeconv_r>:
   85578:	4800      	ldr	r0, [pc, #0]	; (8557c <_localeconv_r+0x4>)
   8557a:	4770      	bx	lr
   8557c:	200701b4 	.word	0x200701b4

00085580 <__smakebuf_r>:
   85580:	b5f0      	push	{r4, r5, r6, r7, lr}
   85582:	898b      	ldrh	r3, [r1, #12]
   85584:	b091      	sub	sp, #68	; 0x44
   85586:	079e      	lsls	r6, r3, #30
   85588:	4605      	mov	r5, r0
   8558a:	460c      	mov	r4, r1
   8558c:	d425      	bmi.n	855da <__smakebuf_r+0x5a>
   8558e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85592:	2900      	cmp	r1, #0
   85594:	da08      	bge.n	855a8 <__smakebuf_r+0x28>
   85596:	89a3      	ldrh	r3, [r4, #12]
   85598:	2700      	movs	r7, #0
   8559a:	f013 0f80 	tst.w	r3, #128	; 0x80
   8559e:	bf14      	ite	ne
   855a0:	2640      	movne	r6, #64	; 0x40
   855a2:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   855a6:	e00d      	b.n	855c4 <__smakebuf_r+0x44>
   855a8:	aa01      	add	r2, sp, #4
   855aa:	f000 fc6d 	bl	85e88 <_fstat_r>
   855ae:	2800      	cmp	r0, #0
   855b0:	dbf1      	blt.n	85596 <__smakebuf_r+0x16>
   855b2:	9f02      	ldr	r7, [sp, #8]
   855b4:	f44f 6680 	mov.w	r6, #1024	; 0x400
   855b8:	f407 4770 	and.w	r7, r7, #61440	; 0xf000
   855bc:	f5b7 5100 	subs.w	r1, r7, #8192	; 0x2000
   855c0:	424f      	negs	r7, r1
   855c2:	414f      	adcs	r7, r1
   855c4:	4628      	mov	r0, r5
   855c6:	4631      	mov	r1, r6
   855c8:	f000 fb72 	bl	85cb0 <_malloc_r>
   855cc:	b960      	cbnz	r0, 855e8 <__smakebuf_r+0x68>
   855ce:	89a3      	ldrh	r3, [r4, #12]
   855d0:	059a      	lsls	r2, r3, #22
   855d2:	d41d      	bmi.n	85610 <__smakebuf_r+0x90>
   855d4:	f043 0302 	orr.w	r3, r3, #2
   855d8:	81a3      	strh	r3, [r4, #12]
   855da:	f104 0347 	add.w	r3, r4, #71	; 0x47
   855de:	6023      	str	r3, [r4, #0]
   855e0:	6123      	str	r3, [r4, #16]
   855e2:	2301      	movs	r3, #1
   855e4:	6163      	str	r3, [r4, #20]
   855e6:	e013      	b.n	85610 <__smakebuf_r+0x90>
   855e8:	4b0a      	ldr	r3, [pc, #40]	; (85614 <__smakebuf_r+0x94>)
   855ea:	62ab      	str	r3, [r5, #40]	; 0x28
   855ec:	89a3      	ldrh	r3, [r4, #12]
   855ee:	6020      	str	r0, [r4, #0]
   855f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   855f4:	81a3      	strh	r3, [r4, #12]
   855f6:	6120      	str	r0, [r4, #16]
   855f8:	6166      	str	r6, [r4, #20]
   855fa:	b14f      	cbz	r7, 85610 <__smakebuf_r+0x90>
   855fc:	4628      	mov	r0, r5
   855fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   85602:	f000 fc53 	bl	85eac <_isatty_r>
   85606:	b118      	cbz	r0, 85610 <__smakebuf_r+0x90>
   85608:	89a3      	ldrh	r3, [r4, #12]
   8560a:	f043 0301 	orr.w	r3, r3, #1
   8560e:	81a3      	strh	r3, [r4, #12]
   85610:	b011      	add	sp, #68	; 0x44
   85612:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85614:	000853fd 	.word	0x000853fd

00085618 <malloc>:
   85618:	4b02      	ldr	r3, [pc, #8]	; (85624 <malloc+0xc>)
   8561a:	4601      	mov	r1, r0
   8561c:	6818      	ldr	r0, [r3, #0]
   8561e:	f000 bb47 	b.w	85cb0 <_malloc_r>
   85622:	bf00      	nop
   85624:	200701b0 	.word	0x200701b0

00085628 <memchr>:
   85628:	b510      	push	{r4, lr}
   8562a:	b2c9      	uxtb	r1, r1
   8562c:	4402      	add	r2, r0
   8562e:	4290      	cmp	r0, r2
   85630:	4603      	mov	r3, r0
   85632:	d005      	beq.n	85640 <memchr+0x18>
   85634:	781c      	ldrb	r4, [r3, #0]
   85636:	3001      	adds	r0, #1
   85638:	428c      	cmp	r4, r1
   8563a:	d1f8      	bne.n	8562e <memchr+0x6>
   8563c:	4618      	mov	r0, r3
   8563e:	bd10      	pop	{r4, pc}
   85640:	2000      	movs	r0, #0
   85642:	bd10      	pop	{r4, pc}

00085644 <_Balloc>:
   85644:	b570      	push	{r4, r5, r6, lr}
   85646:	6a45      	ldr	r5, [r0, #36]	; 0x24
   85648:	4604      	mov	r4, r0
   8564a:	460e      	mov	r6, r1
   8564c:	b93d      	cbnz	r5, 8565e <_Balloc+0x1a>
   8564e:	2010      	movs	r0, #16
   85650:	f7ff ffe2 	bl	85618 <malloc>
   85654:	6260      	str	r0, [r4, #36]	; 0x24
   85656:	6045      	str	r5, [r0, #4]
   85658:	6085      	str	r5, [r0, #8]
   8565a:	6005      	str	r5, [r0, #0]
   8565c:	60c5      	str	r5, [r0, #12]
   8565e:	6a65      	ldr	r5, [r4, #36]	; 0x24
   85660:	68eb      	ldr	r3, [r5, #12]
   85662:	b143      	cbz	r3, 85676 <_Balloc+0x32>
   85664:	6a63      	ldr	r3, [r4, #36]	; 0x24
   85666:	68da      	ldr	r2, [r3, #12]
   85668:	f852 0026 	ldr.w	r0, [r2, r6, lsl #2]
   8566c:	b178      	cbz	r0, 8568e <_Balloc+0x4a>
   8566e:	6801      	ldr	r1, [r0, #0]
   85670:	f842 1026 	str.w	r1, [r2, r6, lsl #2]
   85674:	e017      	b.n	856a6 <_Balloc+0x62>
   85676:	4620      	mov	r0, r4
   85678:	2104      	movs	r1, #4
   8567a:	2221      	movs	r2, #33	; 0x21
   8567c:	f000 fac5 	bl	85c0a <_calloc_r>
   85680:	6a63      	ldr	r3, [r4, #36]	; 0x24
   85682:	60e8      	str	r0, [r5, #12]
   85684:	68db      	ldr	r3, [r3, #12]
   85686:	2b00      	cmp	r3, #0
   85688:	d1ec      	bne.n	85664 <_Balloc+0x20>
   8568a:	2000      	movs	r0, #0
   8568c:	bd70      	pop	{r4, r5, r6, pc}
   8568e:	2101      	movs	r1, #1
   85690:	fa01 f506 	lsl.w	r5, r1, r6
   85694:	1d6a      	adds	r2, r5, #5
   85696:	4620      	mov	r0, r4
   85698:	0092      	lsls	r2, r2, #2
   8569a:	f000 fab6 	bl	85c0a <_calloc_r>
   8569e:	2800      	cmp	r0, #0
   856a0:	d0f3      	beq.n	8568a <_Balloc+0x46>
   856a2:	6046      	str	r6, [r0, #4]
   856a4:	6085      	str	r5, [r0, #8]
   856a6:	2200      	movs	r2, #0
   856a8:	6102      	str	r2, [r0, #16]
   856aa:	60c2      	str	r2, [r0, #12]
   856ac:	bd70      	pop	{r4, r5, r6, pc}

000856ae <_Bfree>:
   856ae:	b570      	push	{r4, r5, r6, lr}
   856b0:	6a44      	ldr	r4, [r0, #36]	; 0x24
   856b2:	4606      	mov	r6, r0
   856b4:	460d      	mov	r5, r1
   856b6:	b93c      	cbnz	r4, 856c8 <_Bfree+0x1a>
   856b8:	2010      	movs	r0, #16
   856ba:	f7ff ffad 	bl	85618 <malloc>
   856be:	6270      	str	r0, [r6, #36]	; 0x24
   856c0:	6044      	str	r4, [r0, #4]
   856c2:	6084      	str	r4, [r0, #8]
   856c4:	6004      	str	r4, [r0, #0]
   856c6:	60c4      	str	r4, [r0, #12]
   856c8:	b13d      	cbz	r5, 856da <_Bfree+0x2c>
   856ca:	6a73      	ldr	r3, [r6, #36]	; 0x24
   856cc:	686a      	ldr	r2, [r5, #4]
   856ce:	68db      	ldr	r3, [r3, #12]
   856d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   856d4:	6029      	str	r1, [r5, #0]
   856d6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
   856da:	bd70      	pop	{r4, r5, r6, pc}

000856dc <__multadd>:
   856dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   856e0:	460c      	mov	r4, r1
   856e2:	461e      	mov	r6, r3
   856e4:	690d      	ldr	r5, [r1, #16]
   856e6:	4607      	mov	r7, r0
   856e8:	3114      	adds	r1, #20
   856ea:	2300      	movs	r3, #0
   856ec:	6808      	ldr	r0, [r1, #0]
   856ee:	3301      	adds	r3, #1
   856f0:	fa1f fc80 	uxth.w	ip, r0
   856f4:	0c00      	lsrs	r0, r0, #16
   856f6:	fb02 6c0c 	mla	ip, r2, ip, r6
   856fa:	4350      	muls	r0, r2
   856fc:	eb00 401c 	add.w	r0, r0, ip, lsr #16
   85700:	fa1f fc8c 	uxth.w	ip, ip
   85704:	0c06      	lsrs	r6, r0, #16
   85706:	42ab      	cmp	r3, r5
   85708:	eb0c 4000 	add.w	r0, ip, r0, lsl #16
   8570c:	f841 0b04 	str.w	r0, [r1], #4
   85710:	dbec      	blt.n	856ec <__multadd+0x10>
   85712:	b1d6      	cbz	r6, 8574a <__multadd+0x6e>
   85714:	68a3      	ldr	r3, [r4, #8]
   85716:	429d      	cmp	r5, r3
   85718:	db12      	blt.n	85740 <__multadd+0x64>
   8571a:	6861      	ldr	r1, [r4, #4]
   8571c:	4638      	mov	r0, r7
   8571e:	3101      	adds	r1, #1
   85720:	f7ff ff90 	bl	85644 <_Balloc>
   85724:	6922      	ldr	r2, [r4, #16]
   85726:	f104 010c 	add.w	r1, r4, #12
   8572a:	3202      	adds	r2, #2
   8572c:	4680      	mov	r8, r0
   8572e:	0092      	lsls	r2, r2, #2
   85730:	300c      	adds	r0, #12
   85732:	f7fe f879 	bl	83828 <memcpy>
   85736:	4621      	mov	r1, r4
   85738:	4638      	mov	r0, r7
   8573a:	f7ff ffb8 	bl	856ae <_Bfree>
   8573e:	4644      	mov	r4, r8
   85740:	eb04 0385 	add.w	r3, r4, r5, lsl #2
   85744:	3501      	adds	r5, #1
   85746:	615e      	str	r6, [r3, #20]
   85748:	6125      	str	r5, [r4, #16]
   8574a:	4620      	mov	r0, r4
   8574c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00085750 <__hi0bits>:
   85750:	0c03      	lsrs	r3, r0, #16
   85752:	041b      	lsls	r3, r3, #16
   85754:	b913      	cbnz	r3, 8575c <__hi0bits+0xc>
   85756:	0400      	lsls	r0, r0, #16
   85758:	2310      	movs	r3, #16
   8575a:	e000      	b.n	8575e <__hi0bits+0xe>
   8575c:	2300      	movs	r3, #0
   8575e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
   85762:	bf04      	itt	eq
   85764:	0200      	lsleq	r0, r0, #8
   85766:	3308      	addeq	r3, #8
   85768:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
   8576c:	bf04      	itt	eq
   8576e:	0100      	lsleq	r0, r0, #4
   85770:	3304      	addeq	r3, #4
   85772:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
   85776:	bf04      	itt	eq
   85778:	0080      	lsleq	r0, r0, #2
   8577a:	3302      	addeq	r3, #2
   8577c:	2800      	cmp	r0, #0
   8577e:	db03      	blt.n	85788 <__hi0bits+0x38>
   85780:	0042      	lsls	r2, r0, #1
   85782:	d503      	bpl.n	8578c <__hi0bits+0x3c>
   85784:	1c58      	adds	r0, r3, #1
   85786:	4770      	bx	lr
   85788:	4618      	mov	r0, r3
   8578a:	4770      	bx	lr
   8578c:	2020      	movs	r0, #32
   8578e:	4770      	bx	lr

00085790 <__lo0bits>:
   85790:	6803      	ldr	r3, [r0, #0]
   85792:	f013 0207 	ands.w	r2, r3, #7
   85796:	d00b      	beq.n	857b0 <__lo0bits+0x20>
   85798:	07d9      	lsls	r1, r3, #31
   8579a:	d422      	bmi.n	857e2 <__lo0bits+0x52>
   8579c:	079a      	lsls	r2, r3, #30
   8579e:	d503      	bpl.n	857a8 <__lo0bits+0x18>
   857a0:	085b      	lsrs	r3, r3, #1
   857a2:	6003      	str	r3, [r0, #0]
   857a4:	2001      	movs	r0, #1
   857a6:	4770      	bx	lr
   857a8:	089b      	lsrs	r3, r3, #2
   857aa:	6003      	str	r3, [r0, #0]
   857ac:	2002      	movs	r0, #2
   857ae:	4770      	bx	lr
   857b0:	b299      	uxth	r1, r3
   857b2:	b909      	cbnz	r1, 857b8 <__lo0bits+0x28>
   857b4:	0c1b      	lsrs	r3, r3, #16
   857b6:	2210      	movs	r2, #16
   857b8:	f013 0fff 	tst.w	r3, #255	; 0xff
   857bc:	bf04      	itt	eq
   857be:	0a1b      	lsreq	r3, r3, #8
   857c0:	3208      	addeq	r2, #8
   857c2:	0719      	lsls	r1, r3, #28
   857c4:	bf04      	itt	eq
   857c6:	091b      	lsreq	r3, r3, #4
   857c8:	3204      	addeq	r2, #4
   857ca:	0799      	lsls	r1, r3, #30
   857cc:	bf04      	itt	eq
   857ce:	089b      	lsreq	r3, r3, #2
   857d0:	3202      	addeq	r2, #2
   857d2:	07d9      	lsls	r1, r3, #31
   857d4:	d402      	bmi.n	857dc <__lo0bits+0x4c>
   857d6:	085b      	lsrs	r3, r3, #1
   857d8:	d005      	beq.n	857e6 <__lo0bits+0x56>
   857da:	3201      	adds	r2, #1
   857dc:	6003      	str	r3, [r0, #0]
   857de:	4610      	mov	r0, r2
   857e0:	4770      	bx	lr
   857e2:	2000      	movs	r0, #0
   857e4:	4770      	bx	lr
   857e6:	2020      	movs	r0, #32
   857e8:	4770      	bx	lr

000857ea <__i2b>:
   857ea:	b510      	push	{r4, lr}
   857ec:	460c      	mov	r4, r1
   857ee:	2101      	movs	r1, #1
   857f0:	f7ff ff28 	bl	85644 <_Balloc>
   857f4:	2201      	movs	r2, #1
   857f6:	6144      	str	r4, [r0, #20]
   857f8:	6102      	str	r2, [r0, #16]
   857fa:	bd10      	pop	{r4, pc}

000857fc <__multiply>:
   857fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85800:	4616      	mov	r6, r2
   85802:	6933      	ldr	r3, [r6, #16]
   85804:	690a      	ldr	r2, [r1, #16]
   85806:	b085      	sub	sp, #20
   85808:	429a      	cmp	r2, r3
   8580a:	460d      	mov	r5, r1
   8580c:	da01      	bge.n	85812 <__multiply+0x16>
   8580e:	4635      	mov	r5, r6
   85810:	460e      	mov	r6, r1
   85812:	f8d5 8010 	ldr.w	r8, [r5, #16]
   85816:	6937      	ldr	r7, [r6, #16]
   85818:	68ab      	ldr	r3, [r5, #8]
   8581a:	6869      	ldr	r1, [r5, #4]
   8581c:	eb08 0407 	add.w	r4, r8, r7
   85820:	429c      	cmp	r4, r3
   85822:	bfc8      	it	gt
   85824:	3101      	addgt	r1, #1
   85826:	f7ff ff0d 	bl	85644 <_Balloc>
   8582a:	f100 0314 	add.w	r3, r0, #20
   8582e:	eb03 0184 	add.w	r1, r3, r4, lsl #2
   85832:	9101      	str	r1, [sp, #4]
   85834:	461a      	mov	r2, r3
   85836:	f8dd a004 	ldr.w	sl, [sp, #4]
   8583a:	4552      	cmp	r2, sl
   8583c:	d203      	bcs.n	85846 <__multiply+0x4a>
   8583e:	2100      	movs	r1, #0
   85840:	f842 1b04 	str.w	r1, [r2], #4
   85844:	e7f7      	b.n	85836 <__multiply+0x3a>
   85846:	f105 0114 	add.w	r1, r5, #20
   8584a:	f106 0214 	add.w	r2, r6, #20
   8584e:	eb01 0888 	add.w	r8, r1, r8, lsl #2
   85852:	eb02 0787 	add.w	r7, r2, r7, lsl #2
   85856:	f8cd 8008 	str.w	r8, [sp, #8]
   8585a:	9703      	str	r7, [sp, #12]
   8585c:	9e03      	ldr	r6, [sp, #12]
   8585e:	4615      	mov	r5, r2
   85860:	42b2      	cmp	r2, r6
   85862:	d256      	bcs.n	85912 <__multiply+0x116>
   85864:	f8b5 c000 	ldrh.w	ip, [r5]
   85868:	3204      	adds	r2, #4
   8586a:	f1bc 0f00 	cmp.w	ip, #0
   8586e:	d025      	beq.n	858bc <__multiply+0xc0>
   85870:	460f      	mov	r7, r1
   85872:	461d      	mov	r5, r3
   85874:	2600      	movs	r6, #0
   85876:	f857 9b04 	ldr.w	r9, [r7], #4
   8587a:	f8d5 8000 	ldr.w	r8, [r5]
   8587e:	fa1f fb89 	uxth.w	fp, r9
   85882:	fa1f fa88 	uxth.w	sl, r8
   85886:	fb0c aa0b 	mla	sl, ip, fp, sl
   8588a:	ea4f 4919 	mov.w	r9, r9, lsr #16
   8588e:	ea4f 4818 	mov.w	r8, r8, lsr #16
   85892:	fb0c 8809 	mla	r8, ip, r9, r8
   85896:	44b2      	add	sl, r6
   85898:	eb08 481a 	add.w	r8, r8, sl, lsr #16
   8589c:	fa1f fa8a 	uxth.w	sl, sl
   858a0:	ea4a 4a08 	orr.w	sl, sl, r8, lsl #16
   858a4:	ea4f 4618 	mov.w	r6, r8, lsr #16
   858a8:	f8dd 8008 	ldr.w	r8, [sp, #8]
   858ac:	46ab      	mov	fp, r5
   858ae:	45b8      	cmp	r8, r7
   858b0:	f84b ab04 	str.w	sl, [fp], #4
   858b4:	d901      	bls.n	858ba <__multiply+0xbe>
   858b6:	465d      	mov	r5, fp
   858b8:	e7dd      	b.n	85876 <__multiply+0x7a>
   858ba:	606e      	str	r6, [r5, #4]
   858bc:	f832 8c02 	ldrh.w	r8, [r2, #-2]
   858c0:	f1b8 0f00 	cmp.w	r8, #0
   858c4:	d023      	beq.n	8590e <__multiply+0x112>
   858c6:	681e      	ldr	r6, [r3, #0]
   858c8:	460f      	mov	r7, r1
   858ca:	461d      	mov	r5, r3
   858cc:	f04f 0900 	mov.w	r9, #0
   858d0:	f8b7 a000 	ldrh.w	sl, [r7]
   858d4:	f8b5 c002 	ldrh.w	ip, [r5, #2]
   858d8:	b2b6      	uxth	r6, r6
   858da:	fb08 cc0a 	mla	ip, r8, sl, ip
   858de:	44e1      	add	r9, ip
   858e0:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
   858e4:	46ac      	mov	ip, r5
   858e6:	f84c 6b04 	str.w	r6, [ip], #4
   858ea:	f857 6b04 	ldr.w	r6, [r7], #4
   858ee:	f8b5 a004 	ldrh.w	sl, [r5, #4]
   858f2:	0c36      	lsrs	r6, r6, #16
   858f4:	fb08 a606 	mla	r6, r8, r6, sl
   858f8:	f8dd a008 	ldr.w	sl, [sp, #8]
   858fc:	eb06 4619 	add.w	r6, r6, r9, lsr #16
   85900:	4557      	cmp	r7, sl
   85902:	ea4f 4916 	mov.w	r9, r6, lsr #16
   85906:	d201      	bcs.n	8590c <__multiply+0x110>
   85908:	4665      	mov	r5, ip
   8590a:	e7e1      	b.n	858d0 <__multiply+0xd4>
   8590c:	606e      	str	r6, [r5, #4]
   8590e:	3304      	adds	r3, #4
   85910:	e7a4      	b.n	8585c <__multiply+0x60>
   85912:	9b01      	ldr	r3, [sp, #4]
   85914:	2c00      	cmp	r4, #0
   85916:	dc03      	bgt.n	85920 <__multiply+0x124>
   85918:	6104      	str	r4, [r0, #16]
   8591a:	b005      	add	sp, #20
   8591c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85920:	f853 2d04 	ldr.w	r2, [r3, #-4]!
   85924:	2a00      	cmp	r2, #0
   85926:	d1f7      	bne.n	85918 <__multiply+0x11c>
   85928:	3c01      	subs	r4, #1
   8592a:	e7f3      	b.n	85914 <__multiply+0x118>

0008592c <__pow5mult>:
   8592c:	f012 0303 	ands.w	r3, r2, #3
   85930:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85934:	4605      	mov	r5, r0
   85936:	460e      	mov	r6, r1
   85938:	4617      	mov	r7, r2
   8593a:	d007      	beq.n	8594c <__pow5mult+0x20>
   8593c:	4a21      	ldr	r2, [pc, #132]	; (859c4 <__pow5mult+0x98>)
   8593e:	3b01      	subs	r3, #1
   85940:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
   85944:	2300      	movs	r3, #0
   85946:	f7ff fec9 	bl	856dc <__multadd>
   8594a:	4606      	mov	r6, r0
   8594c:	10bf      	asrs	r7, r7, #2
   8594e:	d035      	beq.n	859bc <__pow5mult+0x90>
   85950:	6a6c      	ldr	r4, [r5, #36]	; 0x24
   85952:	b93c      	cbnz	r4, 85964 <__pow5mult+0x38>
   85954:	2010      	movs	r0, #16
   85956:	f7ff fe5f 	bl	85618 <malloc>
   8595a:	6268      	str	r0, [r5, #36]	; 0x24
   8595c:	6044      	str	r4, [r0, #4]
   8595e:	6084      	str	r4, [r0, #8]
   85960:	6004      	str	r4, [r0, #0]
   85962:	60c4      	str	r4, [r0, #12]
   85964:	f8d5 8024 	ldr.w	r8, [r5, #36]	; 0x24
   85968:	f8d8 4008 	ldr.w	r4, [r8, #8]
   8596c:	b97c      	cbnz	r4, 8598e <__pow5mult+0x62>
   8596e:	4628      	mov	r0, r5
   85970:	f240 2171 	movw	r1, #625	; 0x271
   85974:	f7ff ff39 	bl	857ea <__i2b>
   85978:	2300      	movs	r3, #0
   8597a:	f8c8 0008 	str.w	r0, [r8, #8]
   8597e:	4604      	mov	r4, r0
   85980:	6003      	str	r3, [r0, #0]
   85982:	e004      	b.n	8598e <__pow5mult+0x62>
   85984:	107f      	asrs	r7, r7, #1
   85986:	d019      	beq.n	859bc <__pow5mult+0x90>
   85988:	6820      	ldr	r0, [r4, #0]
   8598a:	b170      	cbz	r0, 859aa <__pow5mult+0x7e>
   8598c:	4604      	mov	r4, r0
   8598e:	07fb      	lsls	r3, r7, #31
   85990:	d5f8      	bpl.n	85984 <__pow5mult+0x58>
   85992:	4631      	mov	r1, r6
   85994:	4622      	mov	r2, r4
   85996:	4628      	mov	r0, r5
   85998:	f7ff ff30 	bl	857fc <__multiply>
   8599c:	4631      	mov	r1, r6
   8599e:	4680      	mov	r8, r0
   859a0:	4628      	mov	r0, r5
   859a2:	f7ff fe84 	bl	856ae <_Bfree>
   859a6:	4646      	mov	r6, r8
   859a8:	e7ec      	b.n	85984 <__pow5mult+0x58>
   859aa:	4628      	mov	r0, r5
   859ac:	4621      	mov	r1, r4
   859ae:	4622      	mov	r2, r4
   859b0:	f7ff ff24 	bl	857fc <__multiply>
   859b4:	2300      	movs	r3, #0
   859b6:	6020      	str	r0, [r4, #0]
   859b8:	6003      	str	r3, [r0, #0]
   859ba:	e7e7      	b.n	8598c <__pow5mult+0x60>
   859bc:	4630      	mov	r0, r6
   859be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   859c2:	bf00      	nop
   859c4:	000870f0 	.word	0x000870f0

000859c8 <__lshift>:
   859c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   859cc:	460c      	mov	r4, r1
   859ce:	6923      	ldr	r3, [r4, #16]
   859d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
   859d4:	eb0a 0903 	add.w	r9, sl, r3
   859d8:	6849      	ldr	r1, [r1, #4]
   859da:	68a3      	ldr	r3, [r4, #8]
   859dc:	4680      	mov	r8, r0
   859de:	4615      	mov	r5, r2
   859e0:	f109 0701 	add.w	r7, r9, #1
   859e4:	429f      	cmp	r7, r3
   859e6:	dd02      	ble.n	859ee <__lshift+0x26>
   859e8:	3101      	adds	r1, #1
   859ea:	005b      	lsls	r3, r3, #1
   859ec:	e7fa      	b.n	859e4 <__lshift+0x1c>
   859ee:	4640      	mov	r0, r8
   859f0:	f7ff fe28 	bl	85644 <_Balloc>
   859f4:	2300      	movs	r3, #0
   859f6:	4606      	mov	r6, r0
   859f8:	f100 0214 	add.w	r2, r0, #20
   859fc:	4553      	cmp	r3, sl
   859fe:	da04      	bge.n	85a0a <__lshift+0x42>
   85a00:	2100      	movs	r1, #0
   85a02:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
   85a06:	3301      	adds	r3, #1
   85a08:	e7f8      	b.n	859fc <__lshift+0x34>
   85a0a:	6920      	ldr	r0, [r4, #16]
   85a0c:	ea2a 71ea 	bic.w	r1, sl, sl, asr #31
   85a10:	f104 0314 	add.w	r3, r4, #20
   85a14:	f015 0c1f 	ands.w	ip, r5, #31
   85a18:	eb02 0181 	add.w	r1, r2, r1, lsl #2
   85a1c:	eb03 0e80 	add.w	lr, r3, r0, lsl #2
   85a20:	d016      	beq.n	85a50 <__lshift+0x88>
   85a22:	f1cc 0a20 	rsb	sl, ip, #32
   85a26:	2500      	movs	r5, #0
   85a28:	6818      	ldr	r0, [r3, #0]
   85a2a:	460a      	mov	r2, r1
   85a2c:	fa00 f00c 	lsl.w	r0, r0, ip
   85a30:	4305      	orrs	r5, r0
   85a32:	f842 5b04 	str.w	r5, [r2], #4
   85a36:	f853 5b04 	ldr.w	r5, [r3], #4
   85a3a:	4573      	cmp	r3, lr
   85a3c:	fa25 f50a 	lsr.w	r5, r5, sl
   85a40:	d201      	bcs.n	85a46 <__lshift+0x7e>
   85a42:	4611      	mov	r1, r2
   85a44:	e7f0      	b.n	85a28 <__lshift+0x60>
   85a46:	604d      	str	r5, [r1, #4]
   85a48:	b145      	cbz	r5, 85a5c <__lshift+0x94>
   85a4a:	f109 0702 	add.w	r7, r9, #2
   85a4e:	e005      	b.n	85a5c <__lshift+0x94>
   85a50:	f853 2b04 	ldr.w	r2, [r3], #4
   85a54:	4573      	cmp	r3, lr
   85a56:	f841 2b04 	str.w	r2, [r1], #4
   85a5a:	d3f9      	bcc.n	85a50 <__lshift+0x88>
   85a5c:	3f01      	subs	r7, #1
   85a5e:	4640      	mov	r0, r8
   85a60:	6137      	str	r7, [r6, #16]
   85a62:	4621      	mov	r1, r4
   85a64:	f7ff fe23 	bl	856ae <_Bfree>
   85a68:	4630      	mov	r0, r6
   85a6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00085a6e <__mcmp>:
   85a6e:	6902      	ldr	r2, [r0, #16]
   85a70:	690b      	ldr	r3, [r1, #16]
   85a72:	b510      	push	{r4, lr}
   85a74:	1ad2      	subs	r2, r2, r3
   85a76:	d113      	bne.n	85aa0 <__mcmp+0x32>
   85a78:	009c      	lsls	r4, r3, #2
   85a7a:	3014      	adds	r0, #20
   85a7c:	f101 0214 	add.w	r2, r1, #20
   85a80:	1903      	adds	r3, r0, r4
   85a82:	4422      	add	r2, r4
   85a84:	f853 4d04 	ldr.w	r4, [r3, #-4]!
   85a88:	f852 1d04 	ldr.w	r1, [r2, #-4]!
   85a8c:	428c      	cmp	r4, r1
   85a8e:	d003      	beq.n	85a98 <__mcmp+0x2a>
   85a90:	d208      	bcs.n	85aa4 <__mcmp+0x36>
   85a92:	f04f 30ff 	mov.w	r0, #4294967295
   85a96:	bd10      	pop	{r4, pc}
   85a98:	4298      	cmp	r0, r3
   85a9a:	d3f3      	bcc.n	85a84 <__mcmp+0x16>
   85a9c:	2000      	movs	r0, #0
   85a9e:	bd10      	pop	{r4, pc}
   85aa0:	4610      	mov	r0, r2
   85aa2:	bd10      	pop	{r4, pc}
   85aa4:	2001      	movs	r0, #1
   85aa6:	bd10      	pop	{r4, pc}

00085aa8 <__mdiff>:
   85aa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   85aac:	4606      	mov	r6, r0
   85aae:	460c      	mov	r4, r1
   85ab0:	4608      	mov	r0, r1
   85ab2:	4611      	mov	r1, r2
   85ab4:	4615      	mov	r5, r2
   85ab6:	f7ff ffda 	bl	85a6e <__mcmp>
   85aba:	1e07      	subs	r7, r0, #0
   85abc:	d108      	bne.n	85ad0 <__mdiff+0x28>
   85abe:	4630      	mov	r0, r6
   85ac0:	4639      	mov	r1, r7
   85ac2:	f7ff fdbf 	bl	85644 <_Balloc>
   85ac6:	2301      	movs	r3, #1
   85ac8:	6103      	str	r3, [r0, #16]
   85aca:	6147      	str	r7, [r0, #20]
   85acc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   85ad0:	db01      	blt.n	85ad6 <__mdiff+0x2e>
   85ad2:	2700      	movs	r7, #0
   85ad4:	e003      	b.n	85ade <__mdiff+0x36>
   85ad6:	4623      	mov	r3, r4
   85ad8:	2701      	movs	r7, #1
   85ada:	462c      	mov	r4, r5
   85adc:	461d      	mov	r5, r3
   85ade:	6861      	ldr	r1, [r4, #4]
   85ae0:	4630      	mov	r0, r6
   85ae2:	f7ff fdaf 	bl	85644 <_Balloc>
   85ae6:	6922      	ldr	r2, [r4, #16]
   85ae8:	692b      	ldr	r3, [r5, #16]
   85aea:	3414      	adds	r4, #20
   85aec:	f105 0614 	add.w	r6, r5, #20
   85af0:	eb06 0a83 	add.w	sl, r6, r3, lsl #2
   85af4:	60c7      	str	r7, [r0, #12]
   85af6:	eb04 0c82 	add.w	ip, r4, r2, lsl #2
   85afa:	f100 0314 	add.w	r3, r0, #20
   85afe:	2100      	movs	r1, #0
   85b00:	f854 7b04 	ldr.w	r7, [r4], #4
   85b04:	f856 9b04 	ldr.w	r9, [r6], #4
   85b08:	fa1f f887 	uxth.w	r8, r7
   85b0c:	fa1f f589 	uxth.w	r5, r9
   85b10:	4441      	add	r1, r8
   85b12:	ea4f 4919 	mov.w	r9, r9, lsr #16
   85b16:	ebc5 0801 	rsb	r8, r5, r1
   85b1a:	ebc9 4717 	rsb	r7, r9, r7, lsr #16
   85b1e:	eb07 4728 	add.w	r7, r7, r8, asr #16
   85b22:	fa1f f888 	uxth.w	r8, r8
   85b26:	1439      	asrs	r1, r7, #16
   85b28:	45b2      	cmp	sl, r6
   85b2a:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   85b2e:	4625      	mov	r5, r4
   85b30:	f843 7b04 	str.w	r7, [r3], #4
   85b34:	d8e4      	bhi.n	85b00 <__mdiff+0x58>
   85b36:	4565      	cmp	r5, ip
   85b38:	d20d      	bcs.n	85b56 <__mdiff+0xae>
   85b3a:	f855 4b04 	ldr.w	r4, [r5], #4
   85b3e:	b2a6      	uxth	r6, r4
   85b40:	440e      	add	r6, r1
   85b42:	0c24      	lsrs	r4, r4, #16
   85b44:	eb04 4426 	add.w	r4, r4, r6, asr #16
   85b48:	b2b6      	uxth	r6, r6
   85b4a:	1421      	asrs	r1, r4, #16
   85b4c:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
   85b50:	f843 4b04 	str.w	r4, [r3], #4
   85b54:	e7ef      	b.n	85b36 <__mdiff+0x8e>
   85b56:	f853 1d04 	ldr.w	r1, [r3, #-4]!
   85b5a:	b909      	cbnz	r1, 85b60 <__mdiff+0xb8>
   85b5c:	3a01      	subs	r2, #1
   85b5e:	e7fa      	b.n	85b56 <__mdiff+0xae>
   85b60:	6102      	str	r2, [r0, #16]
   85b62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00085b66 <__d2b>:
   85b66:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   85b6a:	2101      	movs	r1, #1
   85b6c:	461d      	mov	r5, r3
   85b6e:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
   85b72:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
   85b76:	4614      	mov	r4, r2
   85b78:	f7ff fd64 	bl	85644 <_Balloc>
   85b7c:	f3c5 570a 	ubfx	r7, r5, #20, #11
   85b80:	4606      	mov	r6, r0
   85b82:	f3c5 0313 	ubfx	r3, r5, #0, #20
   85b86:	b10f      	cbz	r7, 85b8c <__d2b+0x26>
   85b88:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   85b8c:	9301      	str	r3, [sp, #4]
   85b8e:	b1d4      	cbz	r4, 85bc6 <__d2b+0x60>
   85b90:	a802      	add	r0, sp, #8
   85b92:	f840 4d08 	str.w	r4, [r0, #-8]!
   85b96:	4668      	mov	r0, sp
   85b98:	f7ff fdfa 	bl	85790 <__lo0bits>
   85b9c:	9b00      	ldr	r3, [sp, #0]
   85b9e:	b148      	cbz	r0, 85bb4 <__d2b+0x4e>
   85ba0:	9a01      	ldr	r2, [sp, #4]
   85ba2:	f1c0 0120 	rsb	r1, r0, #32
   85ba6:	fa02 f101 	lsl.w	r1, r2, r1
   85baa:	40c2      	lsrs	r2, r0
   85bac:	430b      	orrs	r3, r1
   85bae:	6173      	str	r3, [r6, #20]
   85bb0:	9201      	str	r2, [sp, #4]
   85bb2:	e000      	b.n	85bb6 <__d2b+0x50>
   85bb4:	6173      	str	r3, [r6, #20]
   85bb6:	9b01      	ldr	r3, [sp, #4]
   85bb8:	2b00      	cmp	r3, #0
   85bba:	bf0c      	ite	eq
   85bbc:	2401      	moveq	r4, #1
   85bbe:	2402      	movne	r4, #2
   85bc0:	61b3      	str	r3, [r6, #24]
   85bc2:	6134      	str	r4, [r6, #16]
   85bc4:	e007      	b.n	85bd6 <__d2b+0x70>
   85bc6:	a801      	add	r0, sp, #4
   85bc8:	f7ff fde2 	bl	85790 <__lo0bits>
   85bcc:	9b01      	ldr	r3, [sp, #4]
   85bce:	2401      	movs	r4, #1
   85bd0:	6173      	str	r3, [r6, #20]
   85bd2:	6134      	str	r4, [r6, #16]
   85bd4:	3020      	adds	r0, #32
   85bd6:	b13f      	cbz	r7, 85be8 <__d2b+0x82>
   85bd8:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
   85bdc:	4407      	add	r7, r0
   85bde:	f8c9 7000 	str.w	r7, [r9]
   85be2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
   85be6:	e00a      	b.n	85bfe <__d2b+0x98>
   85be8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
   85bec:	eb06 0384 	add.w	r3, r6, r4, lsl #2
   85bf0:	f8c9 0000 	str.w	r0, [r9]
   85bf4:	6918      	ldr	r0, [r3, #16]
   85bf6:	f7ff fdab 	bl	85750 <__hi0bits>
   85bfa:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
   85bfe:	f8c8 0000 	str.w	r0, [r8]
   85c02:	4630      	mov	r0, r6
   85c04:	b003      	add	sp, #12
   85c06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00085c0a <_calloc_r>:
   85c0a:	b538      	push	{r3, r4, r5, lr}
   85c0c:	fb02 f401 	mul.w	r4, r2, r1
   85c10:	4621      	mov	r1, r4
   85c12:	f000 f84d 	bl	85cb0 <_malloc_r>
   85c16:	4605      	mov	r5, r0
   85c18:	b118      	cbz	r0, 85c22 <_calloc_r+0x18>
   85c1a:	2100      	movs	r1, #0
   85c1c:	4622      	mov	r2, r4
   85c1e:	f7fd fe0c 	bl	8383a <memset>
   85c22:	4628      	mov	r0, r5
   85c24:	bd38      	pop	{r3, r4, r5, pc}
	...

00085c28 <_free_r>:
   85c28:	b530      	push	{r4, r5, lr}
   85c2a:	2900      	cmp	r1, #0
   85c2c:	d03c      	beq.n	85ca8 <_free_r+0x80>
   85c2e:	f851 2c04 	ldr.w	r2, [r1, #-4]
   85c32:	1f0b      	subs	r3, r1, #4
   85c34:	491d      	ldr	r1, [pc, #116]	; (85cac <_free_r+0x84>)
   85c36:	2a00      	cmp	r2, #0
   85c38:	bfb8      	it	lt
   85c3a:	189b      	addlt	r3, r3, r2
   85c3c:	680a      	ldr	r2, [r1, #0]
   85c3e:	460c      	mov	r4, r1
   85c40:	b912      	cbnz	r2, 85c48 <_free_r+0x20>
   85c42:	605a      	str	r2, [r3, #4]
   85c44:	600b      	str	r3, [r1, #0]
   85c46:	bd30      	pop	{r4, r5, pc}
   85c48:	4293      	cmp	r3, r2
   85c4a:	d20d      	bcs.n	85c68 <_free_r+0x40>
   85c4c:	6819      	ldr	r1, [r3, #0]
   85c4e:	1858      	adds	r0, r3, r1
   85c50:	4290      	cmp	r0, r2
   85c52:	d103      	bne.n	85c5c <_free_r+0x34>
   85c54:	585a      	ldr	r2, [r3, r1]
   85c56:	4411      	add	r1, r2
   85c58:	6842      	ldr	r2, [r0, #4]
   85c5a:	6019      	str	r1, [r3, #0]
   85c5c:	605a      	str	r2, [r3, #4]
   85c5e:	6023      	str	r3, [r4, #0]
   85c60:	bd30      	pop	{r4, r5, pc}
   85c62:	4299      	cmp	r1, r3
   85c64:	d803      	bhi.n	85c6e <_free_r+0x46>
   85c66:	460a      	mov	r2, r1
   85c68:	6851      	ldr	r1, [r2, #4]
   85c6a:	2900      	cmp	r1, #0
   85c6c:	d1f9      	bne.n	85c62 <_free_r+0x3a>
   85c6e:	6814      	ldr	r4, [r2, #0]
   85c70:	1915      	adds	r5, r2, r4
   85c72:	429d      	cmp	r5, r3
   85c74:	d10a      	bne.n	85c8c <_free_r+0x64>
   85c76:	681b      	ldr	r3, [r3, #0]
   85c78:	4423      	add	r3, r4
   85c7a:	18d0      	adds	r0, r2, r3
   85c7c:	4288      	cmp	r0, r1
   85c7e:	6013      	str	r3, [r2, #0]
   85c80:	d112      	bne.n	85ca8 <_free_r+0x80>
   85c82:	6808      	ldr	r0, [r1, #0]
   85c84:	4403      	add	r3, r0
   85c86:	6013      	str	r3, [r2, #0]
   85c88:	684b      	ldr	r3, [r1, #4]
   85c8a:	e00c      	b.n	85ca6 <_free_r+0x7e>
   85c8c:	d902      	bls.n	85c94 <_free_r+0x6c>
   85c8e:	230c      	movs	r3, #12
   85c90:	6003      	str	r3, [r0, #0]
   85c92:	bd30      	pop	{r4, r5, pc}
   85c94:	6818      	ldr	r0, [r3, #0]
   85c96:	181c      	adds	r4, r3, r0
   85c98:	428c      	cmp	r4, r1
   85c9a:	d103      	bne.n	85ca4 <_free_r+0x7c>
   85c9c:	680c      	ldr	r4, [r1, #0]
   85c9e:	6849      	ldr	r1, [r1, #4]
   85ca0:	4420      	add	r0, r4
   85ca2:	6018      	str	r0, [r3, #0]
   85ca4:	6059      	str	r1, [r3, #4]
   85ca6:	6053      	str	r3, [r2, #4]
   85ca8:	bd30      	pop	{r4, r5, pc}
   85caa:	bf00      	nop
   85cac:	20078538 	.word	0x20078538

00085cb0 <_malloc_r>:
   85cb0:	b570      	push	{r4, r5, r6, lr}
   85cb2:	1ccd      	adds	r5, r1, #3
   85cb4:	f025 0503 	bic.w	r5, r5, #3
   85cb8:	3508      	adds	r5, #8
   85cba:	2d0c      	cmp	r5, #12
   85cbc:	bf38      	it	cc
   85cbe:	250c      	movcc	r5, #12
   85cc0:	2d00      	cmp	r5, #0
   85cc2:	4606      	mov	r6, r0
   85cc4:	db3f      	blt.n	85d46 <_malloc_r+0x96>
   85cc6:	428d      	cmp	r5, r1
   85cc8:	d33d      	bcc.n	85d46 <_malloc_r+0x96>
   85cca:	4b21      	ldr	r3, [pc, #132]	; (85d50 <_malloc_r+0xa0>)
   85ccc:	681c      	ldr	r4, [r3, #0]
   85cce:	4618      	mov	r0, r3
   85cd0:	4621      	mov	r1, r4
   85cd2:	b1a1      	cbz	r1, 85cfe <_malloc_r+0x4e>
   85cd4:	680b      	ldr	r3, [r1, #0]
   85cd6:	1b5b      	subs	r3, r3, r5
   85cd8:	d40e      	bmi.n	85cf8 <_malloc_r+0x48>
   85cda:	2b0b      	cmp	r3, #11
   85cdc:	d903      	bls.n	85ce6 <_malloc_r+0x36>
   85cde:	600b      	str	r3, [r1, #0]
   85ce0:	18cc      	adds	r4, r1, r3
   85ce2:	50cd      	str	r5, [r1, r3]
   85ce4:	e01f      	b.n	85d26 <_malloc_r+0x76>
   85ce6:	428c      	cmp	r4, r1
   85ce8:	d102      	bne.n	85cf0 <_malloc_r+0x40>
   85cea:	6862      	ldr	r2, [r4, #4]
   85cec:	6002      	str	r2, [r0, #0]
   85cee:	e01a      	b.n	85d26 <_malloc_r+0x76>
   85cf0:	684b      	ldr	r3, [r1, #4]
   85cf2:	6063      	str	r3, [r4, #4]
   85cf4:	460c      	mov	r4, r1
   85cf6:	e016      	b.n	85d26 <_malloc_r+0x76>
   85cf8:	460c      	mov	r4, r1
   85cfa:	6849      	ldr	r1, [r1, #4]
   85cfc:	e7e9      	b.n	85cd2 <_malloc_r+0x22>
   85cfe:	4c15      	ldr	r4, [pc, #84]	; (85d54 <_malloc_r+0xa4>)
   85d00:	6823      	ldr	r3, [r4, #0]
   85d02:	b91b      	cbnz	r3, 85d0c <_malloc_r+0x5c>
   85d04:	4630      	mov	r0, r6
   85d06:	f000 f849 	bl	85d9c <_sbrk_r>
   85d0a:	6020      	str	r0, [r4, #0]
   85d0c:	4629      	mov	r1, r5
   85d0e:	4630      	mov	r0, r6
   85d10:	f000 f844 	bl	85d9c <_sbrk_r>
   85d14:	1c43      	adds	r3, r0, #1
   85d16:	4601      	mov	r1, r0
   85d18:	d015      	beq.n	85d46 <_malloc_r+0x96>
   85d1a:	1cc4      	adds	r4, r0, #3
   85d1c:	f024 0403 	bic.w	r4, r4, #3
   85d20:	4284      	cmp	r4, r0
   85d22:	d10a      	bne.n	85d3a <_malloc_r+0x8a>
   85d24:	6025      	str	r5, [r4, #0]
   85d26:	f104 000b 	add.w	r0, r4, #11
   85d2a:	1d23      	adds	r3, r4, #4
   85d2c:	f020 0007 	bic.w	r0, r0, #7
   85d30:	1ac3      	subs	r3, r0, r3
   85d32:	d00b      	beq.n	85d4c <_malloc_r+0x9c>
   85d34:	425a      	negs	r2, r3
   85d36:	50e2      	str	r2, [r4, r3]
   85d38:	bd70      	pop	{r4, r5, r6, pc}
   85d3a:	4630      	mov	r0, r6
   85d3c:	1a61      	subs	r1, r4, r1
   85d3e:	f000 f82d 	bl	85d9c <_sbrk_r>
   85d42:	3001      	adds	r0, #1
   85d44:	d1ee      	bne.n	85d24 <_malloc_r+0x74>
   85d46:	230c      	movs	r3, #12
   85d48:	6033      	str	r3, [r6, #0]
   85d4a:	2000      	movs	r0, #0
   85d4c:	bd70      	pop	{r4, r5, r6, pc}
   85d4e:	bf00      	nop
   85d50:	20078538 	.word	0x20078538
   85d54:	20078534 	.word	0x20078534

00085d58 <__fpclassifyd>:
   85d58:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   85d5c:	b510      	push	{r4, lr}
   85d5e:	d100      	bne.n	85d62 <__fpclassifyd+0xa>
   85d60:	b178      	cbz	r0, 85d82 <__fpclassifyd+0x2a>
   85d62:	4a0c      	ldr	r2, [pc, #48]	; (85d94 <__fpclassifyd+0x3c>)
   85d64:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
   85d68:	4294      	cmp	r4, r2
   85d6a:	d90c      	bls.n	85d86 <__fpclassifyd+0x2e>
   85d6c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   85d70:	d30b      	bcc.n	85d8a <__fpclassifyd+0x32>
   85d72:	4a09      	ldr	r2, [pc, #36]	; (85d98 <__fpclassifyd+0x40>)
   85d74:	4293      	cmp	r3, r2
   85d76:	d10a      	bne.n	85d8e <__fpclassifyd+0x36>
   85d78:	f1d0 0001 	rsbs	r0, r0, #1
   85d7c:	bf38      	it	cc
   85d7e:	2000      	movcc	r0, #0
   85d80:	bd10      	pop	{r4, pc}
   85d82:	2002      	movs	r0, #2
   85d84:	bd10      	pop	{r4, pc}
   85d86:	2004      	movs	r0, #4
   85d88:	bd10      	pop	{r4, pc}
   85d8a:	2003      	movs	r0, #3
   85d8c:	bd10      	pop	{r4, pc}
   85d8e:	2000      	movs	r0, #0
   85d90:	bd10      	pop	{r4, pc}
   85d92:	bf00      	nop
   85d94:	7fdfffff 	.word	0x7fdfffff
   85d98:	7ff00000 	.word	0x7ff00000

00085d9c <_sbrk_r>:
   85d9c:	b538      	push	{r3, r4, r5, lr}
   85d9e:	4c06      	ldr	r4, [pc, #24]	; (85db8 <_sbrk_r+0x1c>)
   85da0:	2300      	movs	r3, #0
   85da2:	4605      	mov	r5, r0
   85da4:	4608      	mov	r0, r1
   85da6:	6023      	str	r3, [r4, #0]
   85da8:	f7fc f84c 	bl	81e44 <_sbrk>
   85dac:	1c43      	adds	r3, r0, #1
   85dae:	d102      	bne.n	85db6 <_sbrk_r+0x1a>
   85db0:	6823      	ldr	r3, [r4, #0]
   85db2:	b103      	cbz	r3, 85db6 <_sbrk_r+0x1a>
   85db4:	602b      	str	r3, [r5, #0]
   85db6:	bd38      	pop	{r3, r4, r5, pc}
   85db8:	200785c0 	.word	0x200785c0

00085dbc <__sread>:
   85dbc:	b510      	push	{r4, lr}
   85dbe:	460c      	mov	r4, r1
   85dc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85dc4:	f000 f894 	bl	85ef0 <_read_r>
   85dc8:	2800      	cmp	r0, #0
   85dca:	db03      	blt.n	85dd4 <__sread+0x18>
   85dcc:	6d63      	ldr	r3, [r4, #84]	; 0x54
   85dce:	4403      	add	r3, r0
   85dd0:	6563      	str	r3, [r4, #84]	; 0x54
   85dd2:	bd10      	pop	{r4, pc}
   85dd4:	89a3      	ldrh	r3, [r4, #12]
   85dd6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   85dda:	81a3      	strh	r3, [r4, #12]
   85ddc:	bd10      	pop	{r4, pc}

00085dde <__swrite>:
   85dde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85de2:	461d      	mov	r5, r3
   85de4:	898b      	ldrh	r3, [r1, #12]
   85de6:	4607      	mov	r7, r0
   85de8:	05db      	lsls	r3, r3, #23
   85dea:	460c      	mov	r4, r1
   85dec:	4616      	mov	r6, r2
   85dee:	d505      	bpl.n	85dfc <__swrite+0x1e>
   85df0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85df4:	2200      	movs	r2, #0
   85df6:	2302      	movs	r3, #2
   85df8:	f000 f868 	bl	85ecc <_lseek_r>
   85dfc:	89a3      	ldrh	r3, [r4, #12]
   85dfe:	4638      	mov	r0, r7
   85e00:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   85e04:	81a3      	strh	r3, [r4, #12]
   85e06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   85e0a:	4632      	mov	r2, r6
   85e0c:	462b      	mov	r3, r5
   85e0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   85e12:	f000 b817 	b.w	85e44 <_write_r>

00085e16 <__sseek>:
   85e16:	b510      	push	{r4, lr}
   85e18:	460c      	mov	r4, r1
   85e1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85e1e:	f000 f855 	bl	85ecc <_lseek_r>
   85e22:	1c43      	adds	r3, r0, #1
   85e24:	89a3      	ldrh	r3, [r4, #12]
   85e26:	d103      	bne.n	85e30 <__sseek+0x1a>
   85e28:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   85e2c:	81a3      	strh	r3, [r4, #12]
   85e2e:	bd10      	pop	{r4, pc}
   85e30:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
   85e34:	81a3      	strh	r3, [r4, #12]
   85e36:	6560      	str	r0, [r4, #84]	; 0x54
   85e38:	bd10      	pop	{r4, pc}

00085e3a <__sclose>:
   85e3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85e3e:	f000 b813 	b.w	85e68 <_close_r>
	...

00085e44 <_write_r>:
   85e44:	b538      	push	{r3, r4, r5, lr}
   85e46:	4c07      	ldr	r4, [pc, #28]	; (85e64 <_write_r+0x20>)
   85e48:	4605      	mov	r5, r0
   85e4a:	2000      	movs	r0, #0
   85e4c:	6020      	str	r0, [r4, #0]
   85e4e:	4608      	mov	r0, r1
   85e50:	4611      	mov	r1, r2
   85e52:	461a      	mov	r2, r3
   85e54:	f7fb fa98 	bl	81388 <_write>
   85e58:	1c43      	adds	r3, r0, #1
   85e5a:	d102      	bne.n	85e62 <_write_r+0x1e>
   85e5c:	6823      	ldr	r3, [r4, #0]
   85e5e:	b103      	cbz	r3, 85e62 <_write_r+0x1e>
   85e60:	602b      	str	r3, [r5, #0]
   85e62:	bd38      	pop	{r3, r4, r5, pc}
   85e64:	200785c0 	.word	0x200785c0

00085e68 <_close_r>:
   85e68:	b538      	push	{r3, r4, r5, lr}
   85e6a:	4c06      	ldr	r4, [pc, #24]	; (85e84 <_close_r+0x1c>)
   85e6c:	2300      	movs	r3, #0
   85e6e:	4605      	mov	r5, r0
   85e70:	4608      	mov	r0, r1
   85e72:	6023      	str	r3, [r4, #0]
   85e74:	f7fc f800 	bl	81e78 <_close>
   85e78:	1c43      	adds	r3, r0, #1
   85e7a:	d102      	bne.n	85e82 <_close_r+0x1a>
   85e7c:	6823      	ldr	r3, [r4, #0]
   85e7e:	b103      	cbz	r3, 85e82 <_close_r+0x1a>
   85e80:	602b      	str	r3, [r5, #0]
   85e82:	bd38      	pop	{r3, r4, r5, pc}
   85e84:	200785c0 	.word	0x200785c0

00085e88 <_fstat_r>:
   85e88:	b538      	push	{r3, r4, r5, lr}
   85e8a:	4c07      	ldr	r4, [pc, #28]	; (85ea8 <_fstat_r+0x20>)
   85e8c:	2300      	movs	r3, #0
   85e8e:	4605      	mov	r5, r0
   85e90:	4608      	mov	r0, r1
   85e92:	4611      	mov	r1, r2
   85e94:	6023      	str	r3, [r4, #0]
   85e96:	f7fb fff3 	bl	81e80 <_fstat>
   85e9a:	1c43      	adds	r3, r0, #1
   85e9c:	d102      	bne.n	85ea4 <_fstat_r+0x1c>
   85e9e:	6823      	ldr	r3, [r4, #0]
   85ea0:	b103      	cbz	r3, 85ea4 <_fstat_r+0x1c>
   85ea2:	602b      	str	r3, [r5, #0]
   85ea4:	bd38      	pop	{r3, r4, r5, pc}
   85ea6:	bf00      	nop
   85ea8:	200785c0 	.word	0x200785c0

00085eac <_isatty_r>:
   85eac:	b538      	push	{r3, r4, r5, lr}
   85eae:	4c06      	ldr	r4, [pc, #24]	; (85ec8 <_isatty_r+0x1c>)
   85eb0:	2300      	movs	r3, #0
   85eb2:	4605      	mov	r5, r0
   85eb4:	4608      	mov	r0, r1
   85eb6:	6023      	str	r3, [r4, #0]
   85eb8:	f7fb ffe8 	bl	81e8c <_isatty>
   85ebc:	1c43      	adds	r3, r0, #1
   85ebe:	d102      	bne.n	85ec6 <_isatty_r+0x1a>
   85ec0:	6823      	ldr	r3, [r4, #0]
   85ec2:	b103      	cbz	r3, 85ec6 <_isatty_r+0x1a>
   85ec4:	602b      	str	r3, [r5, #0]
   85ec6:	bd38      	pop	{r3, r4, r5, pc}
   85ec8:	200785c0 	.word	0x200785c0

00085ecc <_lseek_r>:
   85ecc:	b538      	push	{r3, r4, r5, lr}
   85ece:	4c07      	ldr	r4, [pc, #28]	; (85eec <_lseek_r+0x20>)
   85ed0:	4605      	mov	r5, r0
   85ed2:	2000      	movs	r0, #0
   85ed4:	6020      	str	r0, [r4, #0]
   85ed6:	4608      	mov	r0, r1
   85ed8:	4611      	mov	r1, r2
   85eda:	461a      	mov	r2, r3
   85edc:	f7fb ffd8 	bl	81e90 <_lseek>
   85ee0:	1c43      	adds	r3, r0, #1
   85ee2:	d102      	bne.n	85eea <_lseek_r+0x1e>
   85ee4:	6823      	ldr	r3, [r4, #0]
   85ee6:	b103      	cbz	r3, 85eea <_lseek_r+0x1e>
   85ee8:	602b      	str	r3, [r5, #0]
   85eea:	bd38      	pop	{r3, r4, r5, pc}
   85eec:	200785c0 	.word	0x200785c0

00085ef0 <_read_r>:
   85ef0:	b538      	push	{r3, r4, r5, lr}
   85ef2:	4c07      	ldr	r4, [pc, #28]	; (85f10 <_read_r+0x20>)
   85ef4:	4605      	mov	r5, r0
   85ef6:	2000      	movs	r0, #0
   85ef8:	6020      	str	r0, [r4, #0]
   85efa:	4608      	mov	r0, r1
   85efc:	4611      	mov	r1, r2
   85efe:	461a      	mov	r2, r3
   85f00:	f7fb fa22 	bl	81348 <_read>
   85f04:	1c43      	adds	r3, r0, #1
   85f06:	d102      	bne.n	85f0e <_read_r+0x1e>
   85f08:	6823      	ldr	r3, [r4, #0]
   85f0a:	b103      	cbz	r3, 85f0e <_read_r+0x1e>
   85f0c:	602b      	str	r3, [r5, #0]
   85f0e:	bd38      	pop	{r3, r4, r5, pc}
   85f10:	200785c0 	.word	0x200785c0

00085f14 <__aeabi_drsub>:
   85f14:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   85f18:	e002      	b.n	85f20 <__adddf3>
   85f1a:	bf00      	nop

00085f1c <__aeabi_dsub>:
   85f1c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00085f20 <__adddf3>:
   85f20:	b530      	push	{r4, r5, lr}
   85f22:	ea4f 0441 	mov.w	r4, r1, lsl #1
   85f26:	ea4f 0543 	mov.w	r5, r3, lsl #1
   85f2a:	ea94 0f05 	teq	r4, r5
   85f2e:	bf08      	it	eq
   85f30:	ea90 0f02 	teqeq	r0, r2
   85f34:	bf1f      	itttt	ne
   85f36:	ea54 0c00 	orrsne.w	ip, r4, r0
   85f3a:	ea55 0c02 	orrsne.w	ip, r5, r2
   85f3e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   85f42:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   85f46:	f000 80e2 	beq.w	8610e <__adddf3+0x1ee>
   85f4a:	ea4f 5454 	mov.w	r4, r4, lsr #21
   85f4e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   85f52:	bfb8      	it	lt
   85f54:	426d      	neglt	r5, r5
   85f56:	dd0c      	ble.n	85f72 <__adddf3+0x52>
   85f58:	442c      	add	r4, r5
   85f5a:	ea80 0202 	eor.w	r2, r0, r2
   85f5e:	ea81 0303 	eor.w	r3, r1, r3
   85f62:	ea82 0000 	eor.w	r0, r2, r0
   85f66:	ea83 0101 	eor.w	r1, r3, r1
   85f6a:	ea80 0202 	eor.w	r2, r0, r2
   85f6e:	ea81 0303 	eor.w	r3, r1, r3
   85f72:	2d36      	cmp	r5, #54	; 0x36
   85f74:	bf88      	it	hi
   85f76:	bd30      	pophi	{r4, r5, pc}
   85f78:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   85f7c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   85f80:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   85f84:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   85f88:	d002      	beq.n	85f90 <__adddf3+0x70>
   85f8a:	4240      	negs	r0, r0
   85f8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   85f90:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   85f94:	ea4f 3303 	mov.w	r3, r3, lsl #12
   85f98:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   85f9c:	d002      	beq.n	85fa4 <__adddf3+0x84>
   85f9e:	4252      	negs	r2, r2
   85fa0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   85fa4:	ea94 0f05 	teq	r4, r5
   85fa8:	f000 80a7 	beq.w	860fa <__adddf3+0x1da>
   85fac:	f1a4 0401 	sub.w	r4, r4, #1
   85fb0:	f1d5 0e20 	rsbs	lr, r5, #32
   85fb4:	db0d      	blt.n	85fd2 <__adddf3+0xb2>
   85fb6:	fa02 fc0e 	lsl.w	ip, r2, lr
   85fba:	fa22 f205 	lsr.w	r2, r2, r5
   85fbe:	1880      	adds	r0, r0, r2
   85fc0:	f141 0100 	adc.w	r1, r1, #0
   85fc4:	fa03 f20e 	lsl.w	r2, r3, lr
   85fc8:	1880      	adds	r0, r0, r2
   85fca:	fa43 f305 	asr.w	r3, r3, r5
   85fce:	4159      	adcs	r1, r3
   85fd0:	e00e      	b.n	85ff0 <__adddf3+0xd0>
   85fd2:	f1a5 0520 	sub.w	r5, r5, #32
   85fd6:	f10e 0e20 	add.w	lr, lr, #32
   85fda:	2a01      	cmp	r2, #1
   85fdc:	fa03 fc0e 	lsl.w	ip, r3, lr
   85fe0:	bf28      	it	cs
   85fe2:	f04c 0c02 	orrcs.w	ip, ip, #2
   85fe6:	fa43 f305 	asr.w	r3, r3, r5
   85fea:	18c0      	adds	r0, r0, r3
   85fec:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   85ff0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   85ff4:	d507      	bpl.n	86006 <__adddf3+0xe6>
   85ff6:	f04f 0e00 	mov.w	lr, #0
   85ffa:	f1dc 0c00 	rsbs	ip, ip, #0
   85ffe:	eb7e 0000 	sbcs.w	r0, lr, r0
   86002:	eb6e 0101 	sbc.w	r1, lr, r1
   86006:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   8600a:	d31b      	bcc.n	86044 <__adddf3+0x124>
   8600c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   86010:	d30c      	bcc.n	8602c <__adddf3+0x10c>
   86012:	0849      	lsrs	r1, r1, #1
   86014:	ea5f 0030 	movs.w	r0, r0, rrx
   86018:	ea4f 0c3c 	mov.w	ip, ip, rrx
   8601c:	f104 0401 	add.w	r4, r4, #1
   86020:	ea4f 5244 	mov.w	r2, r4, lsl #21
   86024:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   86028:	f080 809a 	bcs.w	86160 <__adddf3+0x240>
   8602c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   86030:	bf08      	it	eq
   86032:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   86036:	f150 0000 	adcs.w	r0, r0, #0
   8603a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8603e:	ea41 0105 	orr.w	r1, r1, r5
   86042:	bd30      	pop	{r4, r5, pc}
   86044:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   86048:	4140      	adcs	r0, r0
   8604a:	eb41 0101 	adc.w	r1, r1, r1
   8604e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   86052:	f1a4 0401 	sub.w	r4, r4, #1
   86056:	d1e9      	bne.n	8602c <__adddf3+0x10c>
   86058:	f091 0f00 	teq	r1, #0
   8605c:	bf04      	itt	eq
   8605e:	4601      	moveq	r1, r0
   86060:	2000      	moveq	r0, #0
   86062:	fab1 f381 	clz	r3, r1
   86066:	bf08      	it	eq
   86068:	3320      	addeq	r3, #32
   8606a:	f1a3 030b 	sub.w	r3, r3, #11
   8606e:	f1b3 0220 	subs.w	r2, r3, #32
   86072:	da0c      	bge.n	8608e <__adddf3+0x16e>
   86074:	320c      	adds	r2, #12
   86076:	dd08      	ble.n	8608a <__adddf3+0x16a>
   86078:	f102 0c14 	add.w	ip, r2, #20
   8607c:	f1c2 020c 	rsb	r2, r2, #12
   86080:	fa01 f00c 	lsl.w	r0, r1, ip
   86084:	fa21 f102 	lsr.w	r1, r1, r2
   86088:	e00c      	b.n	860a4 <__adddf3+0x184>
   8608a:	f102 0214 	add.w	r2, r2, #20
   8608e:	bfd8      	it	le
   86090:	f1c2 0c20 	rsble	ip, r2, #32
   86094:	fa01 f102 	lsl.w	r1, r1, r2
   86098:	fa20 fc0c 	lsr.w	ip, r0, ip
   8609c:	bfdc      	itt	le
   8609e:	ea41 010c 	orrle.w	r1, r1, ip
   860a2:	4090      	lslle	r0, r2
   860a4:	1ae4      	subs	r4, r4, r3
   860a6:	bfa2      	ittt	ge
   860a8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   860ac:	4329      	orrge	r1, r5
   860ae:	bd30      	popge	{r4, r5, pc}
   860b0:	ea6f 0404 	mvn.w	r4, r4
   860b4:	3c1f      	subs	r4, #31
   860b6:	da1c      	bge.n	860f2 <__adddf3+0x1d2>
   860b8:	340c      	adds	r4, #12
   860ba:	dc0e      	bgt.n	860da <__adddf3+0x1ba>
   860bc:	f104 0414 	add.w	r4, r4, #20
   860c0:	f1c4 0220 	rsb	r2, r4, #32
   860c4:	fa20 f004 	lsr.w	r0, r0, r4
   860c8:	fa01 f302 	lsl.w	r3, r1, r2
   860cc:	ea40 0003 	orr.w	r0, r0, r3
   860d0:	fa21 f304 	lsr.w	r3, r1, r4
   860d4:	ea45 0103 	orr.w	r1, r5, r3
   860d8:	bd30      	pop	{r4, r5, pc}
   860da:	f1c4 040c 	rsb	r4, r4, #12
   860de:	f1c4 0220 	rsb	r2, r4, #32
   860e2:	fa20 f002 	lsr.w	r0, r0, r2
   860e6:	fa01 f304 	lsl.w	r3, r1, r4
   860ea:	ea40 0003 	orr.w	r0, r0, r3
   860ee:	4629      	mov	r1, r5
   860f0:	bd30      	pop	{r4, r5, pc}
   860f2:	fa21 f004 	lsr.w	r0, r1, r4
   860f6:	4629      	mov	r1, r5
   860f8:	bd30      	pop	{r4, r5, pc}
   860fa:	f094 0f00 	teq	r4, #0
   860fe:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   86102:	bf06      	itte	eq
   86104:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   86108:	3401      	addeq	r4, #1
   8610a:	3d01      	subne	r5, #1
   8610c:	e74e      	b.n	85fac <__adddf3+0x8c>
   8610e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   86112:	bf18      	it	ne
   86114:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   86118:	d029      	beq.n	8616e <__adddf3+0x24e>
   8611a:	ea94 0f05 	teq	r4, r5
   8611e:	bf08      	it	eq
   86120:	ea90 0f02 	teqeq	r0, r2
   86124:	d005      	beq.n	86132 <__adddf3+0x212>
   86126:	ea54 0c00 	orrs.w	ip, r4, r0
   8612a:	bf04      	itt	eq
   8612c:	4619      	moveq	r1, r3
   8612e:	4610      	moveq	r0, r2
   86130:	bd30      	pop	{r4, r5, pc}
   86132:	ea91 0f03 	teq	r1, r3
   86136:	bf1e      	ittt	ne
   86138:	2100      	movne	r1, #0
   8613a:	2000      	movne	r0, #0
   8613c:	bd30      	popne	{r4, r5, pc}
   8613e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   86142:	d105      	bne.n	86150 <__adddf3+0x230>
   86144:	0040      	lsls	r0, r0, #1
   86146:	4149      	adcs	r1, r1
   86148:	bf28      	it	cs
   8614a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   8614e:	bd30      	pop	{r4, r5, pc}
   86150:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   86154:	bf3c      	itt	cc
   86156:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   8615a:	bd30      	popcc	{r4, r5, pc}
   8615c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   86160:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   86164:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   86168:	f04f 0000 	mov.w	r0, #0
   8616c:	bd30      	pop	{r4, r5, pc}
   8616e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   86172:	bf1a      	itte	ne
   86174:	4619      	movne	r1, r3
   86176:	4610      	movne	r0, r2
   86178:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   8617c:	bf1c      	itt	ne
   8617e:	460b      	movne	r3, r1
   86180:	4602      	movne	r2, r0
   86182:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   86186:	bf06      	itte	eq
   86188:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   8618c:	ea91 0f03 	teqeq	r1, r3
   86190:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   86194:	bd30      	pop	{r4, r5, pc}
   86196:	bf00      	nop

00086198 <__aeabi_ui2d>:
   86198:	f090 0f00 	teq	r0, #0
   8619c:	bf04      	itt	eq
   8619e:	2100      	moveq	r1, #0
   861a0:	4770      	bxeq	lr
   861a2:	b530      	push	{r4, r5, lr}
   861a4:	f44f 6480 	mov.w	r4, #1024	; 0x400
   861a8:	f104 0432 	add.w	r4, r4, #50	; 0x32
   861ac:	f04f 0500 	mov.w	r5, #0
   861b0:	f04f 0100 	mov.w	r1, #0
   861b4:	e750      	b.n	86058 <__adddf3+0x138>
   861b6:	bf00      	nop

000861b8 <__aeabi_i2d>:
   861b8:	f090 0f00 	teq	r0, #0
   861bc:	bf04      	itt	eq
   861be:	2100      	moveq	r1, #0
   861c0:	4770      	bxeq	lr
   861c2:	b530      	push	{r4, r5, lr}
   861c4:	f44f 6480 	mov.w	r4, #1024	; 0x400
   861c8:	f104 0432 	add.w	r4, r4, #50	; 0x32
   861cc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   861d0:	bf48      	it	mi
   861d2:	4240      	negmi	r0, r0
   861d4:	f04f 0100 	mov.w	r1, #0
   861d8:	e73e      	b.n	86058 <__adddf3+0x138>
   861da:	bf00      	nop

000861dc <__aeabi_f2d>:
   861dc:	0042      	lsls	r2, r0, #1
   861de:	ea4f 01e2 	mov.w	r1, r2, asr #3
   861e2:	ea4f 0131 	mov.w	r1, r1, rrx
   861e6:	ea4f 7002 	mov.w	r0, r2, lsl #28
   861ea:	bf1f      	itttt	ne
   861ec:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   861f0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   861f4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   861f8:	4770      	bxne	lr
   861fa:	f092 0f00 	teq	r2, #0
   861fe:	bf14      	ite	ne
   86200:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   86204:	4770      	bxeq	lr
   86206:	b530      	push	{r4, r5, lr}
   86208:	f44f 7460 	mov.w	r4, #896	; 0x380
   8620c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   86210:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   86214:	e720      	b.n	86058 <__adddf3+0x138>
   86216:	bf00      	nop

00086218 <__aeabi_ul2d>:
   86218:	ea50 0201 	orrs.w	r2, r0, r1
   8621c:	bf08      	it	eq
   8621e:	4770      	bxeq	lr
   86220:	b530      	push	{r4, r5, lr}
   86222:	f04f 0500 	mov.w	r5, #0
   86226:	e00a      	b.n	8623e <__aeabi_l2d+0x16>

00086228 <__aeabi_l2d>:
   86228:	ea50 0201 	orrs.w	r2, r0, r1
   8622c:	bf08      	it	eq
   8622e:	4770      	bxeq	lr
   86230:	b530      	push	{r4, r5, lr}
   86232:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   86236:	d502      	bpl.n	8623e <__aeabi_l2d+0x16>
   86238:	4240      	negs	r0, r0
   8623a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8623e:	f44f 6480 	mov.w	r4, #1024	; 0x400
   86242:	f104 0432 	add.w	r4, r4, #50	; 0x32
   86246:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   8624a:	f43f aedc 	beq.w	86006 <__adddf3+0xe6>
   8624e:	f04f 0203 	mov.w	r2, #3
   86252:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   86256:	bf18      	it	ne
   86258:	3203      	addne	r2, #3
   8625a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8625e:	bf18      	it	ne
   86260:	3203      	addne	r2, #3
   86262:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   86266:	f1c2 0320 	rsb	r3, r2, #32
   8626a:	fa00 fc03 	lsl.w	ip, r0, r3
   8626e:	fa20 f002 	lsr.w	r0, r0, r2
   86272:	fa01 fe03 	lsl.w	lr, r1, r3
   86276:	ea40 000e 	orr.w	r0, r0, lr
   8627a:	fa21 f102 	lsr.w	r1, r1, r2
   8627e:	4414      	add	r4, r2
   86280:	e6c1      	b.n	86006 <__adddf3+0xe6>
   86282:	bf00      	nop

00086284 <__aeabi_dmul>:
   86284:	b570      	push	{r4, r5, r6, lr}
   86286:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8628a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8628e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   86292:	bf1d      	ittte	ne
   86294:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   86298:	ea94 0f0c 	teqne	r4, ip
   8629c:	ea95 0f0c 	teqne	r5, ip
   862a0:	f000 f8de 	bleq	86460 <__aeabi_dmul+0x1dc>
   862a4:	442c      	add	r4, r5
   862a6:	ea81 0603 	eor.w	r6, r1, r3
   862aa:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   862ae:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   862b2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   862b6:	bf18      	it	ne
   862b8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   862bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   862c0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   862c4:	d038      	beq.n	86338 <__aeabi_dmul+0xb4>
   862c6:	fba0 ce02 	umull	ip, lr, r0, r2
   862ca:	f04f 0500 	mov.w	r5, #0
   862ce:	fbe1 e502 	umlal	lr, r5, r1, r2
   862d2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   862d6:	fbe0 e503 	umlal	lr, r5, r0, r3
   862da:	f04f 0600 	mov.w	r6, #0
   862de:	fbe1 5603 	umlal	r5, r6, r1, r3
   862e2:	f09c 0f00 	teq	ip, #0
   862e6:	bf18      	it	ne
   862e8:	f04e 0e01 	orrne.w	lr, lr, #1
   862ec:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   862f0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   862f4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   862f8:	d204      	bcs.n	86304 <__aeabi_dmul+0x80>
   862fa:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   862fe:	416d      	adcs	r5, r5
   86300:	eb46 0606 	adc.w	r6, r6, r6
   86304:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   86308:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   8630c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   86310:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   86314:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   86318:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   8631c:	bf88      	it	hi
   8631e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   86322:	d81e      	bhi.n	86362 <__aeabi_dmul+0xde>
   86324:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   86328:	bf08      	it	eq
   8632a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   8632e:	f150 0000 	adcs.w	r0, r0, #0
   86332:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   86336:	bd70      	pop	{r4, r5, r6, pc}
   86338:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   8633c:	ea46 0101 	orr.w	r1, r6, r1
   86340:	ea40 0002 	orr.w	r0, r0, r2
   86344:	ea81 0103 	eor.w	r1, r1, r3
   86348:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   8634c:	bfc2      	ittt	gt
   8634e:	ebd4 050c 	rsbsgt	r5, r4, ip
   86352:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   86356:	bd70      	popgt	{r4, r5, r6, pc}
   86358:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8635c:	f04f 0e00 	mov.w	lr, #0
   86360:	3c01      	subs	r4, #1
   86362:	f300 80ab 	bgt.w	864bc <__aeabi_dmul+0x238>
   86366:	f114 0f36 	cmn.w	r4, #54	; 0x36
   8636a:	bfde      	ittt	le
   8636c:	2000      	movle	r0, #0
   8636e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   86372:	bd70      	pople	{r4, r5, r6, pc}
   86374:	f1c4 0400 	rsb	r4, r4, #0
   86378:	3c20      	subs	r4, #32
   8637a:	da35      	bge.n	863e8 <__aeabi_dmul+0x164>
   8637c:	340c      	adds	r4, #12
   8637e:	dc1b      	bgt.n	863b8 <__aeabi_dmul+0x134>
   86380:	f104 0414 	add.w	r4, r4, #20
   86384:	f1c4 0520 	rsb	r5, r4, #32
   86388:	fa00 f305 	lsl.w	r3, r0, r5
   8638c:	fa20 f004 	lsr.w	r0, r0, r4
   86390:	fa01 f205 	lsl.w	r2, r1, r5
   86394:	ea40 0002 	orr.w	r0, r0, r2
   86398:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   8639c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   863a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   863a4:	fa21 f604 	lsr.w	r6, r1, r4
   863a8:	eb42 0106 	adc.w	r1, r2, r6
   863ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   863b0:	bf08      	it	eq
   863b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   863b6:	bd70      	pop	{r4, r5, r6, pc}
   863b8:	f1c4 040c 	rsb	r4, r4, #12
   863bc:	f1c4 0520 	rsb	r5, r4, #32
   863c0:	fa00 f304 	lsl.w	r3, r0, r4
   863c4:	fa20 f005 	lsr.w	r0, r0, r5
   863c8:	fa01 f204 	lsl.w	r2, r1, r4
   863cc:	ea40 0002 	orr.w	r0, r0, r2
   863d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   863d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   863d8:	f141 0100 	adc.w	r1, r1, #0
   863dc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   863e0:	bf08      	it	eq
   863e2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   863e6:	bd70      	pop	{r4, r5, r6, pc}
   863e8:	f1c4 0520 	rsb	r5, r4, #32
   863ec:	fa00 f205 	lsl.w	r2, r0, r5
   863f0:	ea4e 0e02 	orr.w	lr, lr, r2
   863f4:	fa20 f304 	lsr.w	r3, r0, r4
   863f8:	fa01 f205 	lsl.w	r2, r1, r5
   863fc:	ea43 0302 	orr.w	r3, r3, r2
   86400:	fa21 f004 	lsr.w	r0, r1, r4
   86404:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   86408:	fa21 f204 	lsr.w	r2, r1, r4
   8640c:	ea20 0002 	bic.w	r0, r0, r2
   86410:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   86414:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   86418:	bf08      	it	eq
   8641a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8641e:	bd70      	pop	{r4, r5, r6, pc}
   86420:	f094 0f00 	teq	r4, #0
   86424:	d10f      	bne.n	86446 <__aeabi_dmul+0x1c2>
   86426:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   8642a:	0040      	lsls	r0, r0, #1
   8642c:	eb41 0101 	adc.w	r1, r1, r1
   86430:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   86434:	bf08      	it	eq
   86436:	3c01      	subeq	r4, #1
   86438:	d0f7      	beq.n	8642a <__aeabi_dmul+0x1a6>
   8643a:	ea41 0106 	orr.w	r1, r1, r6
   8643e:	f095 0f00 	teq	r5, #0
   86442:	bf18      	it	ne
   86444:	4770      	bxne	lr
   86446:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   8644a:	0052      	lsls	r2, r2, #1
   8644c:	eb43 0303 	adc.w	r3, r3, r3
   86450:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   86454:	bf08      	it	eq
   86456:	3d01      	subeq	r5, #1
   86458:	d0f7      	beq.n	8644a <__aeabi_dmul+0x1c6>
   8645a:	ea43 0306 	orr.w	r3, r3, r6
   8645e:	4770      	bx	lr
   86460:	ea94 0f0c 	teq	r4, ip
   86464:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   86468:	bf18      	it	ne
   8646a:	ea95 0f0c 	teqne	r5, ip
   8646e:	d00c      	beq.n	8648a <__aeabi_dmul+0x206>
   86470:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   86474:	bf18      	it	ne
   86476:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8647a:	d1d1      	bne.n	86420 <__aeabi_dmul+0x19c>
   8647c:	ea81 0103 	eor.w	r1, r1, r3
   86480:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   86484:	f04f 0000 	mov.w	r0, #0
   86488:	bd70      	pop	{r4, r5, r6, pc}
   8648a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8648e:	bf06      	itte	eq
   86490:	4610      	moveq	r0, r2
   86492:	4619      	moveq	r1, r3
   86494:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   86498:	d019      	beq.n	864ce <__aeabi_dmul+0x24a>
   8649a:	ea94 0f0c 	teq	r4, ip
   8649e:	d102      	bne.n	864a6 <__aeabi_dmul+0x222>
   864a0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   864a4:	d113      	bne.n	864ce <__aeabi_dmul+0x24a>
   864a6:	ea95 0f0c 	teq	r5, ip
   864aa:	d105      	bne.n	864b8 <__aeabi_dmul+0x234>
   864ac:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   864b0:	bf1c      	itt	ne
   864b2:	4610      	movne	r0, r2
   864b4:	4619      	movne	r1, r3
   864b6:	d10a      	bne.n	864ce <__aeabi_dmul+0x24a>
   864b8:	ea81 0103 	eor.w	r1, r1, r3
   864bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   864c0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   864c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   864c8:	f04f 0000 	mov.w	r0, #0
   864cc:	bd70      	pop	{r4, r5, r6, pc}
   864ce:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   864d2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   864d6:	bd70      	pop	{r4, r5, r6, pc}

000864d8 <__aeabi_ddiv>:
   864d8:	b570      	push	{r4, r5, r6, lr}
   864da:	f04f 0cff 	mov.w	ip, #255	; 0xff
   864de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   864e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   864e6:	bf1d      	ittte	ne
   864e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   864ec:	ea94 0f0c 	teqne	r4, ip
   864f0:	ea95 0f0c 	teqne	r5, ip
   864f4:	f000 f8a7 	bleq	86646 <__aeabi_ddiv+0x16e>
   864f8:	eba4 0405 	sub.w	r4, r4, r5
   864fc:	ea81 0e03 	eor.w	lr, r1, r3
   86500:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   86504:	ea4f 3101 	mov.w	r1, r1, lsl #12
   86508:	f000 8088 	beq.w	8661c <__aeabi_ddiv+0x144>
   8650c:	ea4f 3303 	mov.w	r3, r3, lsl #12
   86510:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   86514:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   86518:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   8651c:	ea4f 2202 	mov.w	r2, r2, lsl #8
   86520:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   86524:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   86528:	ea4f 2600 	mov.w	r6, r0, lsl #8
   8652c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   86530:	429d      	cmp	r5, r3
   86532:	bf08      	it	eq
   86534:	4296      	cmpeq	r6, r2
   86536:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   8653a:	f504 7440 	add.w	r4, r4, #768	; 0x300
   8653e:	d202      	bcs.n	86546 <__aeabi_ddiv+0x6e>
   86540:	085b      	lsrs	r3, r3, #1
   86542:	ea4f 0232 	mov.w	r2, r2, rrx
   86546:	1ab6      	subs	r6, r6, r2
   86548:	eb65 0503 	sbc.w	r5, r5, r3
   8654c:	085b      	lsrs	r3, r3, #1
   8654e:	ea4f 0232 	mov.w	r2, r2, rrx
   86552:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   86556:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   8655a:	ebb6 0e02 	subs.w	lr, r6, r2
   8655e:	eb75 0e03 	sbcs.w	lr, r5, r3
   86562:	bf22      	ittt	cs
   86564:	1ab6      	subcs	r6, r6, r2
   86566:	4675      	movcs	r5, lr
   86568:	ea40 000c 	orrcs.w	r0, r0, ip
   8656c:	085b      	lsrs	r3, r3, #1
   8656e:	ea4f 0232 	mov.w	r2, r2, rrx
   86572:	ebb6 0e02 	subs.w	lr, r6, r2
   86576:	eb75 0e03 	sbcs.w	lr, r5, r3
   8657a:	bf22      	ittt	cs
   8657c:	1ab6      	subcs	r6, r6, r2
   8657e:	4675      	movcs	r5, lr
   86580:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   86584:	085b      	lsrs	r3, r3, #1
   86586:	ea4f 0232 	mov.w	r2, r2, rrx
   8658a:	ebb6 0e02 	subs.w	lr, r6, r2
   8658e:	eb75 0e03 	sbcs.w	lr, r5, r3
   86592:	bf22      	ittt	cs
   86594:	1ab6      	subcs	r6, r6, r2
   86596:	4675      	movcs	r5, lr
   86598:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   8659c:	085b      	lsrs	r3, r3, #1
   8659e:	ea4f 0232 	mov.w	r2, r2, rrx
   865a2:	ebb6 0e02 	subs.w	lr, r6, r2
   865a6:	eb75 0e03 	sbcs.w	lr, r5, r3
   865aa:	bf22      	ittt	cs
   865ac:	1ab6      	subcs	r6, r6, r2
   865ae:	4675      	movcs	r5, lr
   865b0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   865b4:	ea55 0e06 	orrs.w	lr, r5, r6
   865b8:	d018      	beq.n	865ec <__aeabi_ddiv+0x114>
   865ba:	ea4f 1505 	mov.w	r5, r5, lsl #4
   865be:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   865c2:	ea4f 1606 	mov.w	r6, r6, lsl #4
   865c6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   865ca:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   865ce:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   865d2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   865d6:	d1c0      	bne.n	8655a <__aeabi_ddiv+0x82>
   865d8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   865dc:	d10b      	bne.n	865f6 <__aeabi_ddiv+0x11e>
   865de:	ea41 0100 	orr.w	r1, r1, r0
   865e2:	f04f 0000 	mov.w	r0, #0
   865e6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   865ea:	e7b6      	b.n	8655a <__aeabi_ddiv+0x82>
   865ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   865f0:	bf04      	itt	eq
   865f2:	4301      	orreq	r1, r0
   865f4:	2000      	moveq	r0, #0
   865f6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   865fa:	bf88      	it	hi
   865fc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   86600:	f63f aeaf 	bhi.w	86362 <__aeabi_dmul+0xde>
   86604:	ebb5 0c03 	subs.w	ip, r5, r3
   86608:	bf04      	itt	eq
   8660a:	ebb6 0c02 	subseq.w	ip, r6, r2
   8660e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   86612:	f150 0000 	adcs.w	r0, r0, #0
   86616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8661a:	bd70      	pop	{r4, r5, r6, pc}
   8661c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   86620:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   86624:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   86628:	bfc2      	ittt	gt
   8662a:	ebd4 050c 	rsbsgt	r5, r4, ip
   8662e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   86632:	bd70      	popgt	{r4, r5, r6, pc}
   86634:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   86638:	f04f 0e00 	mov.w	lr, #0
   8663c:	3c01      	subs	r4, #1
   8663e:	e690      	b.n	86362 <__aeabi_dmul+0xde>
   86640:	ea45 0e06 	orr.w	lr, r5, r6
   86644:	e68d      	b.n	86362 <__aeabi_dmul+0xde>
   86646:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8664a:	ea94 0f0c 	teq	r4, ip
   8664e:	bf08      	it	eq
   86650:	ea95 0f0c 	teqeq	r5, ip
   86654:	f43f af3b 	beq.w	864ce <__aeabi_dmul+0x24a>
   86658:	ea94 0f0c 	teq	r4, ip
   8665c:	d10a      	bne.n	86674 <__aeabi_ddiv+0x19c>
   8665e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   86662:	f47f af34 	bne.w	864ce <__aeabi_dmul+0x24a>
   86666:	ea95 0f0c 	teq	r5, ip
   8666a:	f47f af25 	bne.w	864b8 <__aeabi_dmul+0x234>
   8666e:	4610      	mov	r0, r2
   86670:	4619      	mov	r1, r3
   86672:	e72c      	b.n	864ce <__aeabi_dmul+0x24a>
   86674:	ea95 0f0c 	teq	r5, ip
   86678:	d106      	bne.n	86688 <__aeabi_ddiv+0x1b0>
   8667a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8667e:	f43f aefd 	beq.w	8647c <__aeabi_dmul+0x1f8>
   86682:	4610      	mov	r0, r2
   86684:	4619      	mov	r1, r3
   86686:	e722      	b.n	864ce <__aeabi_dmul+0x24a>
   86688:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8668c:	bf18      	it	ne
   8668e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   86692:	f47f aec5 	bne.w	86420 <__aeabi_dmul+0x19c>
   86696:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   8669a:	f47f af0d 	bne.w	864b8 <__aeabi_dmul+0x234>
   8669e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   866a2:	f47f aeeb 	bne.w	8647c <__aeabi_dmul+0x1f8>
   866a6:	e712      	b.n	864ce <__aeabi_dmul+0x24a>

000866a8 <__gedf2>:
   866a8:	f04f 3cff 	mov.w	ip, #4294967295
   866ac:	e006      	b.n	866bc <__cmpdf2+0x4>
   866ae:	bf00      	nop

000866b0 <__ledf2>:
   866b0:	f04f 0c01 	mov.w	ip, #1
   866b4:	e002      	b.n	866bc <__cmpdf2+0x4>
   866b6:	bf00      	nop

000866b8 <__cmpdf2>:
   866b8:	f04f 0c01 	mov.w	ip, #1
   866bc:	f84d cd04 	str.w	ip, [sp, #-4]!
   866c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   866c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   866c8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   866cc:	bf18      	it	ne
   866ce:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   866d2:	d01b      	beq.n	8670c <__cmpdf2+0x54>
   866d4:	b001      	add	sp, #4
   866d6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   866da:	bf0c      	ite	eq
   866dc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   866e0:	ea91 0f03 	teqne	r1, r3
   866e4:	bf02      	ittt	eq
   866e6:	ea90 0f02 	teqeq	r0, r2
   866ea:	2000      	moveq	r0, #0
   866ec:	4770      	bxeq	lr
   866ee:	f110 0f00 	cmn.w	r0, #0
   866f2:	ea91 0f03 	teq	r1, r3
   866f6:	bf58      	it	pl
   866f8:	4299      	cmppl	r1, r3
   866fa:	bf08      	it	eq
   866fc:	4290      	cmpeq	r0, r2
   866fe:	bf2c      	ite	cs
   86700:	17d8      	asrcs	r0, r3, #31
   86702:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   86706:	f040 0001 	orr.w	r0, r0, #1
   8670a:	4770      	bx	lr
   8670c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   86710:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   86714:	d102      	bne.n	8671c <__cmpdf2+0x64>
   86716:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   8671a:	d107      	bne.n	8672c <__cmpdf2+0x74>
   8671c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   86720:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   86724:	d1d6      	bne.n	866d4 <__cmpdf2+0x1c>
   86726:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   8672a:	d0d3      	beq.n	866d4 <__cmpdf2+0x1c>
   8672c:	f85d 0b04 	ldr.w	r0, [sp], #4
   86730:	4770      	bx	lr
   86732:	bf00      	nop

00086734 <__aeabi_cdrcmple>:
   86734:	4684      	mov	ip, r0
   86736:	4610      	mov	r0, r2
   86738:	4662      	mov	r2, ip
   8673a:	468c      	mov	ip, r1
   8673c:	4619      	mov	r1, r3
   8673e:	4663      	mov	r3, ip
   86740:	e000      	b.n	86744 <__aeabi_cdcmpeq>
   86742:	bf00      	nop

00086744 <__aeabi_cdcmpeq>:
   86744:	b501      	push	{r0, lr}
   86746:	f7ff ffb7 	bl	866b8 <__cmpdf2>
   8674a:	2800      	cmp	r0, #0
   8674c:	bf48      	it	mi
   8674e:	f110 0f00 	cmnmi.w	r0, #0
   86752:	bd01      	pop	{r0, pc}

00086754 <__aeabi_dcmpeq>:
   86754:	f84d ed08 	str.w	lr, [sp, #-8]!
   86758:	f7ff fff4 	bl	86744 <__aeabi_cdcmpeq>
   8675c:	bf0c      	ite	eq
   8675e:	2001      	moveq	r0, #1
   86760:	2000      	movne	r0, #0
   86762:	f85d fb08 	ldr.w	pc, [sp], #8
   86766:	bf00      	nop

00086768 <__aeabi_dcmplt>:
   86768:	f84d ed08 	str.w	lr, [sp, #-8]!
   8676c:	f7ff ffea 	bl	86744 <__aeabi_cdcmpeq>
   86770:	bf34      	ite	cc
   86772:	2001      	movcc	r0, #1
   86774:	2000      	movcs	r0, #0
   86776:	f85d fb08 	ldr.w	pc, [sp], #8
   8677a:	bf00      	nop

0008677c <__aeabi_dcmple>:
   8677c:	f84d ed08 	str.w	lr, [sp, #-8]!
   86780:	f7ff ffe0 	bl	86744 <__aeabi_cdcmpeq>
   86784:	bf94      	ite	ls
   86786:	2001      	movls	r0, #1
   86788:	2000      	movhi	r0, #0
   8678a:	f85d fb08 	ldr.w	pc, [sp], #8
   8678e:	bf00      	nop

00086790 <__aeabi_dcmpge>:
   86790:	f84d ed08 	str.w	lr, [sp, #-8]!
   86794:	f7ff ffce 	bl	86734 <__aeabi_cdrcmple>
   86798:	bf94      	ite	ls
   8679a:	2001      	movls	r0, #1
   8679c:	2000      	movhi	r0, #0
   8679e:	f85d fb08 	ldr.w	pc, [sp], #8
   867a2:	bf00      	nop

000867a4 <__aeabi_dcmpgt>:
   867a4:	f84d ed08 	str.w	lr, [sp, #-8]!
   867a8:	f7ff ffc4 	bl	86734 <__aeabi_cdrcmple>
   867ac:	bf34      	ite	cc
   867ae:	2001      	movcc	r0, #1
   867b0:	2000      	movcs	r0, #0
   867b2:	f85d fb08 	ldr.w	pc, [sp], #8
   867b6:	bf00      	nop

000867b8 <__aeabi_d2iz>:
   867b8:	ea4f 0241 	mov.w	r2, r1, lsl #1
   867bc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   867c0:	d215      	bcs.n	867ee <__aeabi_d2iz+0x36>
   867c2:	d511      	bpl.n	867e8 <__aeabi_d2iz+0x30>
   867c4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   867c8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   867cc:	d912      	bls.n	867f4 <__aeabi_d2iz+0x3c>
   867ce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   867d2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   867d6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   867da:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   867de:	fa23 f002 	lsr.w	r0, r3, r2
   867e2:	bf18      	it	ne
   867e4:	4240      	negne	r0, r0
   867e6:	4770      	bx	lr
   867e8:	f04f 0000 	mov.w	r0, #0
   867ec:	4770      	bx	lr
   867ee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   867f2:	d105      	bne.n	86800 <__aeabi_d2iz+0x48>
   867f4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   867f8:	bf08      	it	eq
   867fa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   867fe:	4770      	bx	lr
   86800:	f04f 0000 	mov.w	r0, #0
   86804:	4770      	bx	lr
   86806:	bf00      	nop

00086808 <__aeabi_frsub>:
   86808:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   8680c:	e002      	b.n	86814 <__addsf3>
   8680e:	bf00      	nop

00086810 <__aeabi_fsub>:
   86810:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00086814 <__addsf3>:
   86814:	0042      	lsls	r2, r0, #1
   86816:	bf1f      	itttt	ne
   86818:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   8681c:	ea92 0f03 	teqne	r2, r3
   86820:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   86824:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   86828:	d06a      	beq.n	86900 <__addsf3+0xec>
   8682a:	ea4f 6212 	mov.w	r2, r2, lsr #24
   8682e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   86832:	bfc1      	itttt	gt
   86834:	18d2      	addgt	r2, r2, r3
   86836:	4041      	eorgt	r1, r0
   86838:	4048      	eorgt	r0, r1
   8683a:	4041      	eorgt	r1, r0
   8683c:	bfb8      	it	lt
   8683e:	425b      	neglt	r3, r3
   86840:	2b19      	cmp	r3, #25
   86842:	bf88      	it	hi
   86844:	4770      	bxhi	lr
   86846:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   8684a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8684e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   86852:	bf18      	it	ne
   86854:	4240      	negne	r0, r0
   86856:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8685a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   8685e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   86862:	bf18      	it	ne
   86864:	4249      	negne	r1, r1
   86866:	ea92 0f03 	teq	r2, r3
   8686a:	d03f      	beq.n	868ec <__addsf3+0xd8>
   8686c:	f1a2 0201 	sub.w	r2, r2, #1
   86870:	fa41 fc03 	asr.w	ip, r1, r3
   86874:	eb10 000c 	adds.w	r0, r0, ip
   86878:	f1c3 0320 	rsb	r3, r3, #32
   8687c:	fa01 f103 	lsl.w	r1, r1, r3
   86880:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   86884:	d502      	bpl.n	8688c <__addsf3+0x78>
   86886:	4249      	negs	r1, r1
   86888:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   8688c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   86890:	d313      	bcc.n	868ba <__addsf3+0xa6>
   86892:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   86896:	d306      	bcc.n	868a6 <__addsf3+0x92>
   86898:	0840      	lsrs	r0, r0, #1
   8689a:	ea4f 0131 	mov.w	r1, r1, rrx
   8689e:	f102 0201 	add.w	r2, r2, #1
   868a2:	2afe      	cmp	r2, #254	; 0xfe
   868a4:	d251      	bcs.n	8694a <__addsf3+0x136>
   868a6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   868aa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   868ae:	bf08      	it	eq
   868b0:	f020 0001 	biceq.w	r0, r0, #1
   868b4:	ea40 0003 	orr.w	r0, r0, r3
   868b8:	4770      	bx	lr
   868ba:	0049      	lsls	r1, r1, #1
   868bc:	eb40 0000 	adc.w	r0, r0, r0
   868c0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   868c4:	f1a2 0201 	sub.w	r2, r2, #1
   868c8:	d1ed      	bne.n	868a6 <__addsf3+0x92>
   868ca:	fab0 fc80 	clz	ip, r0
   868ce:	f1ac 0c08 	sub.w	ip, ip, #8
   868d2:	ebb2 020c 	subs.w	r2, r2, ip
   868d6:	fa00 f00c 	lsl.w	r0, r0, ip
   868da:	bfaa      	itet	ge
   868dc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   868e0:	4252      	neglt	r2, r2
   868e2:	4318      	orrge	r0, r3
   868e4:	bfbc      	itt	lt
   868e6:	40d0      	lsrlt	r0, r2
   868e8:	4318      	orrlt	r0, r3
   868ea:	4770      	bx	lr
   868ec:	f092 0f00 	teq	r2, #0
   868f0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   868f4:	bf06      	itte	eq
   868f6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   868fa:	3201      	addeq	r2, #1
   868fc:	3b01      	subne	r3, #1
   868fe:	e7b5      	b.n	8686c <__addsf3+0x58>
   86900:	ea4f 0341 	mov.w	r3, r1, lsl #1
   86904:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   86908:	bf18      	it	ne
   8690a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   8690e:	d021      	beq.n	86954 <__addsf3+0x140>
   86910:	ea92 0f03 	teq	r2, r3
   86914:	d004      	beq.n	86920 <__addsf3+0x10c>
   86916:	f092 0f00 	teq	r2, #0
   8691a:	bf08      	it	eq
   8691c:	4608      	moveq	r0, r1
   8691e:	4770      	bx	lr
   86920:	ea90 0f01 	teq	r0, r1
   86924:	bf1c      	itt	ne
   86926:	2000      	movne	r0, #0
   86928:	4770      	bxne	lr
   8692a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   8692e:	d104      	bne.n	8693a <__addsf3+0x126>
   86930:	0040      	lsls	r0, r0, #1
   86932:	bf28      	it	cs
   86934:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   86938:	4770      	bx	lr
   8693a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   8693e:	bf3c      	itt	cc
   86940:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   86944:	4770      	bxcc	lr
   86946:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   8694a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   8694e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   86952:	4770      	bx	lr
   86954:	ea7f 6222 	mvns.w	r2, r2, asr #24
   86958:	bf16      	itet	ne
   8695a:	4608      	movne	r0, r1
   8695c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   86960:	4601      	movne	r1, r0
   86962:	0242      	lsls	r2, r0, #9
   86964:	bf06      	itte	eq
   86966:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   8696a:	ea90 0f01 	teqeq	r0, r1
   8696e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   86972:	4770      	bx	lr

00086974 <__aeabi_ui2f>:
   86974:	f04f 0300 	mov.w	r3, #0
   86978:	e004      	b.n	86984 <__aeabi_i2f+0x8>
   8697a:	bf00      	nop

0008697c <__aeabi_i2f>:
   8697c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   86980:	bf48      	it	mi
   86982:	4240      	negmi	r0, r0
   86984:	ea5f 0c00 	movs.w	ip, r0
   86988:	bf08      	it	eq
   8698a:	4770      	bxeq	lr
   8698c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   86990:	4601      	mov	r1, r0
   86992:	f04f 0000 	mov.w	r0, #0
   86996:	e01c      	b.n	869d2 <__aeabi_l2f+0x2a>

00086998 <__aeabi_ul2f>:
   86998:	ea50 0201 	orrs.w	r2, r0, r1
   8699c:	bf08      	it	eq
   8699e:	4770      	bxeq	lr
   869a0:	f04f 0300 	mov.w	r3, #0
   869a4:	e00a      	b.n	869bc <__aeabi_l2f+0x14>
   869a6:	bf00      	nop

000869a8 <__aeabi_l2f>:
   869a8:	ea50 0201 	orrs.w	r2, r0, r1
   869ac:	bf08      	it	eq
   869ae:	4770      	bxeq	lr
   869b0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   869b4:	d502      	bpl.n	869bc <__aeabi_l2f+0x14>
   869b6:	4240      	negs	r0, r0
   869b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   869bc:	ea5f 0c01 	movs.w	ip, r1
   869c0:	bf02      	ittt	eq
   869c2:	4684      	moveq	ip, r0
   869c4:	4601      	moveq	r1, r0
   869c6:	2000      	moveq	r0, #0
   869c8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   869cc:	bf08      	it	eq
   869ce:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   869d2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   869d6:	fabc f28c 	clz	r2, ip
   869da:	3a08      	subs	r2, #8
   869dc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   869e0:	db10      	blt.n	86a04 <__aeabi_l2f+0x5c>
   869e2:	fa01 fc02 	lsl.w	ip, r1, r2
   869e6:	4463      	add	r3, ip
   869e8:	fa00 fc02 	lsl.w	ip, r0, r2
   869ec:	f1c2 0220 	rsb	r2, r2, #32
   869f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   869f4:	fa20 f202 	lsr.w	r2, r0, r2
   869f8:	eb43 0002 	adc.w	r0, r3, r2
   869fc:	bf08      	it	eq
   869fe:	f020 0001 	biceq.w	r0, r0, #1
   86a02:	4770      	bx	lr
   86a04:	f102 0220 	add.w	r2, r2, #32
   86a08:	fa01 fc02 	lsl.w	ip, r1, r2
   86a0c:	f1c2 0220 	rsb	r2, r2, #32
   86a10:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   86a14:	fa21 f202 	lsr.w	r2, r1, r2
   86a18:	eb43 0002 	adc.w	r0, r3, r2
   86a1c:	bf08      	it	eq
   86a1e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   86a22:	4770      	bx	lr

00086a24 <__aeabi_fmul>:
   86a24:	f04f 0cff 	mov.w	ip, #255	; 0xff
   86a28:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   86a2c:	bf1e      	ittt	ne
   86a2e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   86a32:	ea92 0f0c 	teqne	r2, ip
   86a36:	ea93 0f0c 	teqne	r3, ip
   86a3a:	d06f      	beq.n	86b1c <__aeabi_fmul+0xf8>
   86a3c:	441a      	add	r2, r3
   86a3e:	ea80 0c01 	eor.w	ip, r0, r1
   86a42:	0240      	lsls	r0, r0, #9
   86a44:	bf18      	it	ne
   86a46:	ea5f 2141 	movsne.w	r1, r1, lsl #9
   86a4a:	d01e      	beq.n	86a8a <__aeabi_fmul+0x66>
   86a4c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   86a50:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
   86a54:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
   86a58:	fba0 3101 	umull	r3, r1, r0, r1
   86a5c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   86a60:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
   86a64:	bf3e      	ittt	cc
   86a66:	0049      	lslcc	r1, r1, #1
   86a68:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
   86a6c:	005b      	lslcc	r3, r3, #1
   86a6e:	ea40 0001 	orr.w	r0, r0, r1
   86a72:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
   86a76:	2afd      	cmp	r2, #253	; 0xfd
   86a78:	d81d      	bhi.n	86ab6 <__aeabi_fmul+0x92>
   86a7a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   86a7e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   86a82:	bf08      	it	eq
   86a84:	f020 0001 	biceq.w	r0, r0, #1
   86a88:	4770      	bx	lr
   86a8a:	f090 0f00 	teq	r0, #0
   86a8e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   86a92:	bf08      	it	eq
   86a94:	0249      	lsleq	r1, r1, #9
   86a96:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   86a9a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
   86a9e:	3a7f      	subs	r2, #127	; 0x7f
   86aa0:	bfc2      	ittt	gt
   86aa2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   86aa6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   86aaa:	4770      	bxgt	lr
   86aac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   86ab0:	f04f 0300 	mov.w	r3, #0
   86ab4:	3a01      	subs	r2, #1
   86ab6:	dc5d      	bgt.n	86b74 <__aeabi_fmul+0x150>
   86ab8:	f112 0f19 	cmn.w	r2, #25
   86abc:	bfdc      	itt	le
   86abe:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
   86ac2:	4770      	bxle	lr
   86ac4:	f1c2 0200 	rsb	r2, r2, #0
   86ac8:	0041      	lsls	r1, r0, #1
   86aca:	fa21 f102 	lsr.w	r1, r1, r2
   86ace:	f1c2 0220 	rsb	r2, r2, #32
   86ad2:	fa00 fc02 	lsl.w	ip, r0, r2
   86ad6:	ea5f 0031 	movs.w	r0, r1, rrx
   86ada:	f140 0000 	adc.w	r0, r0, #0
   86ade:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
   86ae2:	bf08      	it	eq
   86ae4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   86ae8:	4770      	bx	lr
   86aea:	f092 0f00 	teq	r2, #0
   86aee:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   86af2:	bf02      	ittt	eq
   86af4:	0040      	lsleq	r0, r0, #1
   86af6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   86afa:	3a01      	subeq	r2, #1
   86afc:	d0f9      	beq.n	86af2 <__aeabi_fmul+0xce>
   86afe:	ea40 000c 	orr.w	r0, r0, ip
   86b02:	f093 0f00 	teq	r3, #0
   86b06:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   86b0a:	bf02      	ittt	eq
   86b0c:	0049      	lsleq	r1, r1, #1
   86b0e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   86b12:	3b01      	subeq	r3, #1
   86b14:	d0f9      	beq.n	86b0a <__aeabi_fmul+0xe6>
   86b16:	ea41 010c 	orr.w	r1, r1, ip
   86b1a:	e78f      	b.n	86a3c <__aeabi_fmul+0x18>
   86b1c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   86b20:	ea92 0f0c 	teq	r2, ip
   86b24:	bf18      	it	ne
   86b26:	ea93 0f0c 	teqne	r3, ip
   86b2a:	d00a      	beq.n	86b42 <__aeabi_fmul+0x11e>
   86b2c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   86b30:	bf18      	it	ne
   86b32:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   86b36:	d1d8      	bne.n	86aea <__aeabi_fmul+0xc6>
   86b38:	ea80 0001 	eor.w	r0, r0, r1
   86b3c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   86b40:	4770      	bx	lr
   86b42:	f090 0f00 	teq	r0, #0
   86b46:	bf17      	itett	ne
   86b48:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
   86b4c:	4608      	moveq	r0, r1
   86b4e:	f091 0f00 	teqne	r1, #0
   86b52:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
   86b56:	d014      	beq.n	86b82 <__aeabi_fmul+0x15e>
   86b58:	ea92 0f0c 	teq	r2, ip
   86b5c:	d101      	bne.n	86b62 <__aeabi_fmul+0x13e>
   86b5e:	0242      	lsls	r2, r0, #9
   86b60:	d10f      	bne.n	86b82 <__aeabi_fmul+0x15e>
   86b62:	ea93 0f0c 	teq	r3, ip
   86b66:	d103      	bne.n	86b70 <__aeabi_fmul+0x14c>
   86b68:	024b      	lsls	r3, r1, #9
   86b6a:	bf18      	it	ne
   86b6c:	4608      	movne	r0, r1
   86b6e:	d108      	bne.n	86b82 <__aeabi_fmul+0x15e>
   86b70:	ea80 0001 	eor.w	r0, r0, r1
   86b74:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   86b78:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   86b7c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   86b80:	4770      	bx	lr
   86b82:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   86b86:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
   86b8a:	4770      	bx	lr

00086b8c <__aeabi_fdiv>:
   86b8c:	f04f 0cff 	mov.w	ip, #255	; 0xff
   86b90:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   86b94:	bf1e      	ittt	ne
   86b96:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   86b9a:	ea92 0f0c 	teqne	r2, ip
   86b9e:	ea93 0f0c 	teqne	r3, ip
   86ba2:	d069      	beq.n	86c78 <__aeabi_fdiv+0xec>
   86ba4:	eba2 0203 	sub.w	r2, r2, r3
   86ba8:	ea80 0c01 	eor.w	ip, r0, r1
   86bac:	0249      	lsls	r1, r1, #9
   86bae:	ea4f 2040 	mov.w	r0, r0, lsl #9
   86bb2:	d037      	beq.n	86c24 <__aeabi_fdiv+0x98>
   86bb4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   86bb8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
   86bbc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
   86bc0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   86bc4:	428b      	cmp	r3, r1
   86bc6:	bf38      	it	cc
   86bc8:	005b      	lslcc	r3, r3, #1
   86bca:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
   86bce:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
   86bd2:	428b      	cmp	r3, r1
   86bd4:	bf24      	itt	cs
   86bd6:	1a5b      	subcs	r3, r3, r1
   86bd8:	ea40 000c 	orrcs.w	r0, r0, ip
   86bdc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
   86be0:	bf24      	itt	cs
   86be2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
   86be6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   86bea:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
   86bee:	bf24      	itt	cs
   86bf0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
   86bf4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   86bf8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   86bfc:	bf24      	itt	cs
   86bfe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
   86c02:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   86c06:	011b      	lsls	r3, r3, #4
   86c08:	bf18      	it	ne
   86c0a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
   86c0e:	d1e0      	bne.n	86bd2 <__aeabi_fdiv+0x46>
   86c10:	2afd      	cmp	r2, #253	; 0xfd
   86c12:	f63f af50 	bhi.w	86ab6 <__aeabi_fmul+0x92>
   86c16:	428b      	cmp	r3, r1
   86c18:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   86c1c:	bf08      	it	eq
   86c1e:	f020 0001 	biceq.w	r0, r0, #1
   86c22:	4770      	bx	lr
   86c24:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   86c28:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   86c2c:	327f      	adds	r2, #127	; 0x7f
   86c2e:	bfc2      	ittt	gt
   86c30:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   86c34:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   86c38:	4770      	bxgt	lr
   86c3a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   86c3e:	f04f 0300 	mov.w	r3, #0
   86c42:	3a01      	subs	r2, #1
   86c44:	e737      	b.n	86ab6 <__aeabi_fmul+0x92>
   86c46:	f092 0f00 	teq	r2, #0
   86c4a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   86c4e:	bf02      	ittt	eq
   86c50:	0040      	lsleq	r0, r0, #1
   86c52:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   86c56:	3a01      	subeq	r2, #1
   86c58:	d0f9      	beq.n	86c4e <__aeabi_fdiv+0xc2>
   86c5a:	ea40 000c 	orr.w	r0, r0, ip
   86c5e:	f093 0f00 	teq	r3, #0
   86c62:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   86c66:	bf02      	ittt	eq
   86c68:	0049      	lsleq	r1, r1, #1
   86c6a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   86c6e:	3b01      	subeq	r3, #1
   86c70:	d0f9      	beq.n	86c66 <__aeabi_fdiv+0xda>
   86c72:	ea41 010c 	orr.w	r1, r1, ip
   86c76:	e795      	b.n	86ba4 <__aeabi_fdiv+0x18>
   86c78:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   86c7c:	ea92 0f0c 	teq	r2, ip
   86c80:	d108      	bne.n	86c94 <__aeabi_fdiv+0x108>
   86c82:	0242      	lsls	r2, r0, #9
   86c84:	f47f af7d 	bne.w	86b82 <__aeabi_fmul+0x15e>
   86c88:	ea93 0f0c 	teq	r3, ip
   86c8c:	f47f af70 	bne.w	86b70 <__aeabi_fmul+0x14c>
   86c90:	4608      	mov	r0, r1
   86c92:	e776      	b.n	86b82 <__aeabi_fmul+0x15e>
   86c94:	ea93 0f0c 	teq	r3, ip
   86c98:	d104      	bne.n	86ca4 <__aeabi_fdiv+0x118>
   86c9a:	024b      	lsls	r3, r1, #9
   86c9c:	f43f af4c 	beq.w	86b38 <__aeabi_fmul+0x114>
   86ca0:	4608      	mov	r0, r1
   86ca2:	e76e      	b.n	86b82 <__aeabi_fmul+0x15e>
   86ca4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   86ca8:	bf18      	it	ne
   86caa:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   86cae:	d1ca      	bne.n	86c46 <__aeabi_fdiv+0xba>
   86cb0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
   86cb4:	f47f af5c 	bne.w	86b70 <__aeabi_fmul+0x14c>
   86cb8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   86cbc:	f47f af3c 	bne.w	86b38 <__aeabi_fmul+0x114>
   86cc0:	e75f      	b.n	86b82 <__aeabi_fmul+0x15e>
   86cc2:	bf00      	nop

00086cc4 <__gesf2>:
   86cc4:	f04f 3cff 	mov.w	ip, #4294967295
   86cc8:	e006      	b.n	86cd8 <__cmpsf2+0x4>
   86cca:	bf00      	nop

00086ccc <__lesf2>:
   86ccc:	f04f 0c01 	mov.w	ip, #1
   86cd0:	e002      	b.n	86cd8 <__cmpsf2+0x4>
   86cd2:	bf00      	nop

00086cd4 <__cmpsf2>:
   86cd4:	f04f 0c01 	mov.w	ip, #1
   86cd8:	f84d cd04 	str.w	ip, [sp, #-4]!
   86cdc:	ea4f 0240 	mov.w	r2, r0, lsl #1
   86ce0:	ea4f 0341 	mov.w	r3, r1, lsl #1
   86ce4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   86ce8:	bf18      	it	ne
   86cea:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   86cee:	d011      	beq.n	86d14 <__cmpsf2+0x40>
   86cf0:	b001      	add	sp, #4
   86cf2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
   86cf6:	bf18      	it	ne
   86cf8:	ea90 0f01 	teqne	r0, r1
   86cfc:	bf58      	it	pl
   86cfe:	ebb2 0003 	subspl.w	r0, r2, r3
   86d02:	bf88      	it	hi
   86d04:	17c8      	asrhi	r0, r1, #31
   86d06:	bf38      	it	cc
   86d08:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
   86d0c:	bf18      	it	ne
   86d0e:	f040 0001 	orrne.w	r0, r0, #1
   86d12:	4770      	bx	lr
   86d14:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   86d18:	d102      	bne.n	86d20 <__cmpsf2+0x4c>
   86d1a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
   86d1e:	d105      	bne.n	86d2c <__cmpsf2+0x58>
   86d20:	ea7f 6c23 	mvns.w	ip, r3, asr #24
   86d24:	d1e4      	bne.n	86cf0 <__cmpsf2+0x1c>
   86d26:	ea5f 2c41 	movs.w	ip, r1, lsl #9
   86d2a:	d0e1      	beq.n	86cf0 <__cmpsf2+0x1c>
   86d2c:	f85d 0b04 	ldr.w	r0, [sp], #4
   86d30:	4770      	bx	lr
   86d32:	bf00      	nop

00086d34 <__aeabi_cfrcmple>:
   86d34:	4684      	mov	ip, r0
   86d36:	4608      	mov	r0, r1
   86d38:	4661      	mov	r1, ip
   86d3a:	e7ff      	b.n	86d3c <__aeabi_cfcmpeq>

00086d3c <__aeabi_cfcmpeq>:
   86d3c:	b50f      	push	{r0, r1, r2, r3, lr}
   86d3e:	f7ff ffc9 	bl	86cd4 <__cmpsf2>
   86d42:	2800      	cmp	r0, #0
   86d44:	bf48      	it	mi
   86d46:	f110 0f00 	cmnmi.w	r0, #0
   86d4a:	bd0f      	pop	{r0, r1, r2, r3, pc}

00086d4c <__aeabi_fcmpeq>:
   86d4c:	f84d ed08 	str.w	lr, [sp, #-8]!
   86d50:	f7ff fff4 	bl	86d3c <__aeabi_cfcmpeq>
   86d54:	bf0c      	ite	eq
   86d56:	2001      	moveq	r0, #1
   86d58:	2000      	movne	r0, #0
   86d5a:	f85d fb08 	ldr.w	pc, [sp], #8
   86d5e:	bf00      	nop

00086d60 <__aeabi_fcmplt>:
   86d60:	f84d ed08 	str.w	lr, [sp, #-8]!
   86d64:	f7ff ffea 	bl	86d3c <__aeabi_cfcmpeq>
   86d68:	bf34      	ite	cc
   86d6a:	2001      	movcc	r0, #1
   86d6c:	2000      	movcs	r0, #0
   86d6e:	f85d fb08 	ldr.w	pc, [sp], #8
   86d72:	bf00      	nop

00086d74 <__aeabi_fcmple>:
   86d74:	f84d ed08 	str.w	lr, [sp, #-8]!
   86d78:	f7ff ffe0 	bl	86d3c <__aeabi_cfcmpeq>
   86d7c:	bf94      	ite	ls
   86d7e:	2001      	movls	r0, #1
   86d80:	2000      	movhi	r0, #0
   86d82:	f85d fb08 	ldr.w	pc, [sp], #8
   86d86:	bf00      	nop

00086d88 <__aeabi_fcmpge>:
   86d88:	f84d ed08 	str.w	lr, [sp, #-8]!
   86d8c:	f7ff ffd2 	bl	86d34 <__aeabi_cfrcmple>
   86d90:	bf94      	ite	ls
   86d92:	2001      	movls	r0, #1
   86d94:	2000      	movhi	r0, #0
   86d96:	f85d fb08 	ldr.w	pc, [sp], #8
   86d9a:	bf00      	nop

00086d9c <__aeabi_fcmpgt>:
   86d9c:	f84d ed08 	str.w	lr, [sp, #-8]!
   86da0:	f7ff ffc8 	bl	86d34 <__aeabi_cfrcmple>
   86da4:	bf34      	ite	cc
   86da6:	2001      	movcc	r0, #1
   86da8:	2000      	movcs	r0, #0
   86daa:	f85d fb08 	ldr.w	pc, [sp], #8
   86dae:	bf00      	nop

00086db0 <__aeabi_f2iz>:
   86db0:	ea4f 0240 	mov.w	r2, r0, lsl #1
   86db4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   86db8:	d30f      	bcc.n	86dda <__aeabi_f2iz+0x2a>
   86dba:	f04f 039e 	mov.w	r3, #158	; 0x9e
   86dbe:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   86dc2:	d90d      	bls.n	86de0 <__aeabi_f2iz+0x30>
   86dc4:	ea4f 2300 	mov.w	r3, r0, lsl #8
   86dc8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   86dcc:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   86dd0:	fa23 f002 	lsr.w	r0, r3, r2
   86dd4:	bf18      	it	ne
   86dd6:	4240      	negne	r0, r0
   86dd8:	4770      	bx	lr
   86dda:	f04f 0000 	mov.w	r0, #0
   86dde:	4770      	bx	lr
   86de0:	f112 0f61 	cmn.w	r2, #97	; 0x61
   86de4:	d101      	bne.n	86dea <__aeabi_f2iz+0x3a>
   86de6:	0242      	lsls	r2, r0, #9
   86de8:	d105      	bne.n	86df6 <__aeabi_f2iz+0x46>
   86dea:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
   86dee:	bf08      	it	eq
   86df0:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   86df4:	4770      	bx	lr
   86df6:	f04f 0000 	mov.w	r0, #0
   86dfa:	4770      	bx	lr

00086dfc <__aeabi_f2uiz>:
   86dfc:	0042      	lsls	r2, r0, #1
   86dfe:	d20e      	bcs.n	86e1e <__aeabi_f2uiz+0x22>
   86e00:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   86e04:	d30b      	bcc.n	86e1e <__aeabi_f2uiz+0x22>
   86e06:	f04f 039e 	mov.w	r3, #158	; 0x9e
   86e0a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   86e0e:	d409      	bmi.n	86e24 <__aeabi_f2uiz+0x28>
   86e10:	ea4f 2300 	mov.w	r3, r0, lsl #8
   86e14:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   86e18:	fa23 f002 	lsr.w	r0, r3, r2
   86e1c:	4770      	bx	lr
   86e1e:	f04f 0000 	mov.w	r0, #0
   86e22:	4770      	bx	lr
   86e24:	f112 0f61 	cmn.w	r2, #97	; 0x61
   86e28:	d101      	bne.n	86e2e <__aeabi_f2uiz+0x32>
   86e2a:	0242      	lsls	r2, r0, #9
   86e2c:	d102      	bne.n	86e34 <__aeabi_f2uiz+0x38>
   86e2e:	f04f 30ff 	mov.w	r0, #4294967295
   86e32:	4770      	bx	lr
   86e34:	f04f 0000 	mov.w	r0, #0
   86e38:	4770      	bx	lr
   86e3a:	bf00      	nop
   86e3c:	000a6425 	.word	0x000a6425
   86e40:	00000001 	.word	0x00000001
   86e44:	00000002 	.word	0x00000002
   86e48:	00000004 	.word	0x00000004
   86e4c:	00000008 	.word	0x00000008
   86e50:	00000010 	.word	0x00000010
   86e54:	00000020 	.word	0x00000020
   86e58:	00000040 	.word	0x00000040
   86e5c:	00000080 	.word	0x00000080
   86e60:	00000100 	.word	0x00000100
   86e64:	00000200 	.word	0x00000200
   86e68:	00000400 	.word	0x00000400
   86e6c:	09097325 	.word	0x09097325
   86e70:	25096325 	.word	0x25096325
   86e74:	75250975 	.word	0x75250975
   86e78:	0d752509 	.word	0x0d752509
   86e7c:	0000000a 	.word	0x0000000a
   86e80:	454c4449 	.word	0x454c4449
   86e84:	00000000 	.word	0x00000000
   86e88:	00000a0d 	.word	0x00000a0d
   86e8c:	20726d54 	.word	0x20726d54
   86e90:	00637653 	.word	0x00637653
   86e94:	6b736154 	.word	0x6b736154
   86e98:	76697244 	.word	0x76697244
   86e9c:	66654c65 	.word	0x66654c65
   86ea0:	67695274 	.word	0x67695274
   86ea4:	00007468 	.word	0x00007468
   86ea8:	6c696146 	.word	0x6c696146
   86eac:	74206465 	.word	0x74206465
   86eb0:	7263206f 	.word	0x7263206f
   86eb4:	65746165 	.word	0x65746165
   86eb8:	73615420 	.word	0x73615420
   86ebc:	6972446b 	.word	0x6972446b
   86ec0:	654c6576 	.word	0x654c6576
   86ec4:	69527466 	.word	0x69527466
   86ec8:	0a746867 	.word	0x0a746867
   86ecc:	00000000 	.word	0x00000000
   86ed0:	6b736154 	.word	0x6b736154
   86ed4:	76697244 	.word	0x76697244
   86ed8:	726f4665 	.word	0x726f4665
   86edc:	64726177 	.word	0x64726177
   86ee0:	00000000 	.word	0x00000000
   86ee4:	6c696146 	.word	0x6c696146
   86ee8:	74206465 	.word	0x74206465
   86eec:	7263206f 	.word	0x7263206f
   86ef0:	65746165 	.word	0x65746165
   86ef4:	73615420 	.word	0x73615420
   86ef8:	6972446b 	.word	0x6972446b
   86efc:	6f466576 	.word	0x6f466576
   86f00:	72617772 	.word	0x72617772
   86f04:	00000a64 	.word	0x00000a64
   86f08:	6b736154 	.word	0x6b736154
   86f0c:	006c6143 	.word	0x006c6143
   86f10:	6c696146 	.word	0x6c696146
   86f14:	74206465 	.word	0x74206465
   86f18:	7263206f 	.word	0x7263206f
   86f1c:	65746165 	.word	0x65746165
   86f20:	73615420 	.word	0x73615420
   86f24:	6c61436b 	.word	0x6c61436b
   86f28:	616c7563 	.word	0x616c7563
   86f2c:	654c6574 	.word	0x654c6574
   86f30:	68577466 	.word	0x68577466
   86f34:	0a6c6565 	.word	0x0a6c6565
   86f38:	00000000 	.word	0x00000000
   86f3c:	00000043 	.word	0x00000043

00086f40 <_global_impure_ptr>:
   86f40:	20070150 2b302d23 6c680020 6665004c     P.. #-0+ .hlL.ef
   86f50:	47464567 464e4900 666e6900 4e414e00     gEFG.INF.inf.NAN
   86f60:	6e616e00 30003000 34333231 38373635     .nan.0.012345678
   86f70:	43424139 00464544 33323130 37363534     9ABCDEF.01234567
   86f80:	62613938 66656463 666e4900 74696e69     89abcdef.Infinit
   86f90:	614e0079 0000004e                       y.NaN...

00086f98 <__sf_fake_stdin>:
	...

00086fb8 <__sf_fake_stdout>:
	...

00086fd8 <__sf_fake_stderr>:
	...
   86ff8:	49534f50 002e0058                       POSIX...

00087000 <__mprec_tens>:
   87000:	00000000 3ff00000 00000000 40240000     .......?......$@
   87010:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   87020:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   87030:	00000000 412e8480 00000000 416312d0     .......A......cA
   87040:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   87050:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   87060:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   87070:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   87080:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   87090:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   870a0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   870b0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   870c0:	79d99db4 44ea7843                       ...yCx.D

000870c8 <__mprec_bigtens>:
   870c8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   870d8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   870e8:	7f73bf3c 75154fdd                       <.s..O.u

000870f0 <p05.5281>:
   870f0:	00000005 00000019 0000007d              ........}...

000870fc <_init>:
   870fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   870fe:	bf00      	nop
   87100:	bcf8      	pop	{r3, r4, r5, r6, r7}
   87102:	bc08      	pop	{r3}
   87104:	469e      	mov	lr, r3
   87106:	4770      	bx	lr

00087108 <__init_array_start>:
   87108:	00080119 	.word	0x00080119

0008710c <_fini>:
   8710c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8710e:	bf00      	nop
   87110:	bcf8      	pop	{r3, r4, r5, r6, r7}
   87112:	bc08      	pop	{r3}
   87114:	469e      	mov	lr, r3
   87116:	4770      	bx	lr

00087118 <__fini_array_start>:
   87118:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4b14      	ldr	r3, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2007003c:	f022 0203 	bic.w	r2, r2, #3
20070040:	f042 0201 	orr.w	r2, r2, #1
20070044:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	461a      	mov	r2, r3
20070048:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007004a:	f013 0f08 	tst.w	r3, #8
2007004e:	d0fb      	beq.n	20070048 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070050:	4a11      	ldr	r2, [pc, #68]	; (20070098 <SystemInit+0x98>)
20070052:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070054:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070056:	461a      	mov	r2, r3
20070058:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007005a:	f013 0f02 	tst.w	r3, #2
2007005e:	d0fb      	beq.n	20070058 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
20070060:	2211      	movs	r2, #17
20070062:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070064:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070066:	461a      	mov	r2, r3
20070068:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007006a:	f013 0f08 	tst.w	r3, #8
2007006e:	d0fb      	beq.n	20070068 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20070070:	2212      	movs	r2, #18
20070072:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070074:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070076:	461a      	mov	r2, r3
20070078:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007007a:	f013 0f08 	tst.w	r3, #8
2007007e:	d0fb      	beq.n	20070078 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
20070080:	4a06      	ldr	r2, [pc, #24]	; (2007009c <SystemInit+0x9c>)
20070082:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070084:	601a      	str	r2, [r3, #0]
20070086:	4770      	bx	lr
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070140 	.word	0x20070140

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <omkretsHjul>:
2007012c:	3ee66666                                ff.>

20070130 <hzforcpu>:
20070130:	00280de8                                ..(.

20070134 <omkretsHjulRight>:
20070134:	3ee66666                                ff.>

20070138 <hzforcpuRight>:
20070138:	00280de8                                ..(.

2007013c <g_interrupt_enabled>:
2007013c:	00000001                                ....

20070140 <SystemCoreClock>:
20070140:	003d0900                                ..=.

20070144 <uxCriticalNesting>:
20070144:	aaaaaaaa                                ....

20070148 <xFreeBytesRemaining>:
20070148:	00008000                                ....

2007014c <xNextTaskUnblockTime>:
2007014c:	ffffffff                                ....

20070150 <impure_data>:
20070150:	00000000 00086f98 00086fb8 00086fd8     .....o...o...o..
	...
20070170:	00086f3c 00000000 00000000 00000000     <o..............
	...

200701b0 <_impure_ptr>:
200701b0:	20070150                                P.. 

200701b4 <lconv>:
200701b4:	00086ffe 00086f49 00086f49 00086f49     .o..Io..Io..Io..
200701c4:	00086f49 00086f49 00086f49 00086f49     Io..Io..Io..Io..
200701d4:	00086f49 00086f49 ffffffff ffffffff     Io..Io..........
200701e4:	ffffffff 0000ffff                       ........
