Analysis & Synthesis report for Expreso
Mon Apr 01 16:37:21 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Port Connectivity Checks: "Contador_Cafe:BLOQUE_P_Contador_Cafe"
 12. Port Connectivity Checks: "Contador_Agua:BLOQUE_P_Contador_Agua"
 13. Port Connectivity Checks: "Conteo_1:BLOQUE_P_Conteo_E4"
 14. Port Connectivity Checks: "Conteo_1:BLOQUE_P_Conteo_E3"
 15. Port Connectivity Checks: "Conteo_1:BLOQUE_P_Conteo_E2"
 16. Port Connectivity Checks: "Conteo_1:BLOQUE_P_Conteo_E1"
 17. Port Connectivity Checks: "Conteo_4:BLOQUE_P_Conteo_4"
 18. Port Connectivity Checks: "Conteo_3:BLOQUE_P_Conteo_3"
 19. Port Connectivity Checks: "Conteo_2:BLOQUE_P_Conteo_2"
 20. Port Connectivity Checks: "Conteo_1:BLOQUE_P_Conteo_1"
 21. Port Connectivity Checks: "Cantidad_Cafe:BLOQUE_P_Cantidad_Cafe"
 22. Port Connectivity Checks: "Cantidad_Agua:BLOQUE_P_Cantidad_Agua"
 23. Port Connectivity Checks: "Control:BLOQUE_P_Control"
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 01 16:37:21 2019            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; Expreso                                          ;
; Top-level Entity Name              ; Expreso                                          ;
; Family                             ; Cyclone III                                      ;
; Total logic elements               ; 76                                               ;
;     Total combinational functions  ; 75                                               ;
;     Dedicated logic registers      ; 43                                               ;
; Total registers                    ; 43                                               ;
; Total pins                         ; 37                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 0                                                ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; Expreso            ; Expreso            ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                               ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                        ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------+---------+
; Expreso.vhd                      ; yes             ; User VHDL File  ; C:/Users/estudiante/Desktop/Expreso/Expreso.vhd                     ;         ;
; Deco_7_Seg/Deco_7_Seg.vhd        ; yes             ; User VHDL File  ; C:/Users/estudiante/Desktop/Expreso/Deco_7_Seg/Deco_7_Seg.vhd       ;         ;
; Expreso_Dispo/Expreso_Dispo.vhd  ; yes             ; User VHDL File  ; C:/Users/estudiante/Desktop/Expreso/Expreso_Dispo/Expreso_Dispo.vhd ;         ;
; Expreso_Dispo/Comp_A/Comp_A.vhd  ; yes             ; User VHDL File  ; C:/Users/estudiante/Desktop/Expreso/Expreso_Dispo/Comp_A/Comp_A.vhd ;         ;
; Expreso_Dispo/Comp_C/Comp_C.vhd  ; yes             ; User VHDL File  ; C:/Users/estudiante/Desktop/Expreso/Expreso_Dispo/Comp_C/Comp_C.vhd ;         ;
; Tipo_Expreso/Tipo_Expreso.vhd    ; yes             ; User VHDL File  ; C:/Users/estudiante/Desktop/Expreso/Tipo_Expreso/Tipo_Expreso.vhd   ;         ;
; Conteo_1/Conteo_1.vhd            ; yes             ; User VHDL File  ; C:/Users/estudiante/Desktop/Expreso/Conteo_1/Conteo_1.vhd           ;         ;
; Conteo_2/Conteo_2.vhd            ; yes             ; User VHDL File  ; C:/Users/estudiante/Desktop/Expreso/Conteo_2/Conteo_2.vhd           ;         ;
; Conteo_3/Conteo_3.vhd            ; yes             ; User VHDL File  ; C:/Users/estudiante/Desktop/Expreso/Conteo_3/Conteo_3.vhd           ;         ;
; Conteo_4/Conteo_4.vhd            ; yes             ; User VHDL File  ; C:/Users/estudiante/Desktop/Expreso/Conteo_4/Conteo_4.vhd           ;         ;
; Cantidad_Agua/Cantidad_Agua.vhd  ; yes             ; User VHDL File  ; C:/Users/estudiante/Desktop/Expreso/Cantidad_Agua/Cantidad_Agua.vhd ;         ;
; Cantidad_Cafe/Cantidad_Cafe.vhd  ; yes             ; User VHDL File  ; C:/Users/estudiante/Desktop/Expreso/Cantidad_Cafe/Cantidad_Cafe.vhd ;         ;
; Contador_Agua/Contador_Agua.vhd  ; yes             ; User VHDL File  ; C:/Users/estudiante/Desktop/Expreso/Contador_Agua/Contador_Agua.vhd ;         ;
; Contador_Cafe/Contador_Cafe.vhd  ; yes             ; User VHDL File  ; C:/Users/estudiante/Desktop/Expreso/Contador_Cafe/Contador_Cafe.vhd ;         ;
; Control/Control.vhd              ; yes             ; User VHDL File  ; C:/Users/estudiante/Desktop/Expreso/Control/Control.vhd             ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 76          ;
;                                             ;             ;
; Total combinational functions               ; 75          ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 33          ;
;     -- 3 input functions                    ; 24          ;
;     -- <=2 input functions                  ; 18          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 75          ;
;     -- arithmetic mode                      ; 0           ;
;                                             ;             ;
; Total registers                             ; 43          ;
;     -- Dedicated logic registers            ; 43          ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 37          ;
; Embedded Multiplier 9-bit elements          ; 0           ;
; Maximum fan-out node                        ; Reloj~input ;
; Maximum fan-out                             ; 44          ;
; Total fan-out                               ; 446         ;
; Average fan-out                             ; 2.32        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                  ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                           ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------+--------------+
; |Expreso                                  ; 75 (0)            ; 43 (0)       ; 0           ; 0            ; 0       ; 0         ; 37   ; 0            ; |Expreso                                      ; work         ;
;    |Contador_Agua:BLOQUE_P_Contador_Agua| ; 12 (12)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Expreso|Contador_Agua:BLOQUE_P_Contador_Agua ; work         ;
;    |Contador_Cafe:BLOQUE_P_Contador_Cafe| ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Expreso|Contador_Cafe:BLOQUE_P_Contador_Cafe ; work         ;
;    |Conteo_1:BLOQUE_P_Conteo_1|           ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Expreso|Conteo_1:BLOQUE_P_Conteo_1           ; work         ;
;    |Conteo_1:BLOQUE_P_Conteo_E1|          ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Expreso|Conteo_1:BLOQUE_P_Conteo_E1          ; work         ;
;    |Conteo_1:BLOQUE_P_Conteo_E2|          ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Expreso|Conteo_1:BLOQUE_P_Conteo_E2          ; work         ;
;    |Conteo_1:BLOQUE_P_Conteo_E3|          ; 3 (3)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Expreso|Conteo_1:BLOQUE_P_Conteo_E3          ; work         ;
;    |Conteo_1:BLOQUE_P_Conteo_E4|          ; 3 (3)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Expreso|Conteo_1:BLOQUE_P_Conteo_E4          ; work         ;
;    |Conteo_2:BLOQUE_P_Conteo_2|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Expreso|Conteo_2:BLOQUE_P_Conteo_2           ; work         ;
;    |Conteo_4:BLOQUE_P_Conteo_4|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Expreso|Conteo_4:BLOQUE_P_Conteo_4           ; work         ;
;    |Control:BLOQUE_P_Control|             ; 29 (29)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Expreso|Control:BLOQUE_P_Control             ; work         ;
;    |Deco_7_Seg:BLOQUE_P_Deco_7_Seg|       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Expreso|Deco_7_Seg:BLOQUE_P_Deco_7_Seg       ; work         ;
;    |Expreso_Dispo:BLOQUE_P_Expreso_Dispo| ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Expreso|Expreso_Dispo:BLOQUE_P_Expreso_Dispo ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                ;
+-------------------------------------------+-------------------------------------------------------+
; Register name                             ; Reason for Removal                                    ;
+-------------------------------------------+-------------------------------------------------------+
; Conteo_2:BLOQUE_P_Conteo_2|FF1            ; Merged with Conteo_1:BLOQUE_P_Conteo_E4|FF1           ;
; Conteo_4:BLOQUE_P_Conteo_4|FF1            ; Merged with Conteo_1:BLOQUE_P_Conteo_E3|FF1           ;
; Conteo_3:BLOQUE_P_Conteo_3|FF1            ; Merged with Conteo_1:BLOQUE_P_Conteo_E2|FF1           ;
; Conteo_1:BLOQUE_P_Conteo_1|FF1            ; Merged with Conteo_1:BLOQUE_P_Conteo_E1|FF1           ;
; Conteo_2:BLOQUE_P_Conteo_2|FF2            ; Merged with Conteo_1:BLOQUE_P_Conteo_E4|FF2           ;
; Conteo_4:BLOQUE_P_Conteo_4|FF2            ; Merged with Conteo_1:BLOQUE_P_Conteo_E3|FF2           ;
; Conteo_3:BLOQUE_P_Conteo_3|FF2            ; Merged with Conteo_1:BLOQUE_P_Conteo_E2|FF2           ;
; Conteo_1:BLOQUE_P_Conteo_1|FF2            ; Merged with Conteo_1:BLOQUE_P_Conteo_E1|FF2           ;
; Conteo_2:BLOQUE_P_Conteo_2|FF3            ; Merged with Conteo_1:BLOQUE_P_Conteo_E4|FF3           ;
; Conteo_2:BLOQUE_P_Conteo_2|FF4            ; Merged with Conteo_1:BLOQUE_P_Conteo_E4|FF4           ;
; Conteo_4:BLOQUE_P_Conteo_4|FF3            ; Merged with Conteo_1:BLOQUE_P_Conteo_E3|FF3           ;
; Conteo_4:BLOQUE_P_Conteo_4|FF4            ; Merged with Conteo_1:BLOQUE_P_Conteo_E3|FF4           ;
; Conteo_3:BLOQUE_P_Conteo_3|FF3            ; Merged with Conteo_1:BLOQUE_P_Conteo_E2|FF3           ;
; Conteo_3:BLOQUE_P_Conteo_3|FF4            ; Merged with Conteo_1:BLOQUE_P_Conteo_E2|FF4           ;
; Conteo_1:BLOQUE_P_Conteo_E1|FF3           ; Merged with Conteo_1:BLOQUE_P_Conteo_1|FF3            ;
; Conteo_1:BLOQUE_P_Conteo_E1|FF4           ; Merged with Conteo_1:BLOQUE_P_Conteo_1|FF4            ;
; Contador_Agua:BLOQUE_P_Contador_Agua|FF1  ; Merged with Contador_Cafe:BLOQUE_P_Contador_Cafe|FF1  ;
; Contador_Agua:BLOQUE_P_Contador_Agua|FF2  ; Merged with Contador_Cafe:BLOQUE_P_Contador_Cafe|FF2  ;
; Contador_Agua:BLOQUE_P_Contador_Agua|FF3  ; Merged with Contador_Cafe:BLOQUE_P_Contador_Cafe|FF3  ;
; Contador_Agua:BLOQUE_P_Contador_Agua|FF4  ; Merged with Contador_Cafe:BLOQUE_P_Contador_Cafe|FF4  ;
; Contador_Cafe:BLOQUE_P_Contador_Cafe|FF11 ; Merged with Contador_Agua:BLOQUE_P_Contador_Agua|FF11 ;
; Contador_Cafe:BLOQUE_P_Contador_Cafe|FF10 ; Merged with Contador_Agua:BLOQUE_P_Contador_Agua|FF10 ;
; Contador_Cafe:BLOQUE_P_Contador_Cafe|FF9  ; Merged with Contador_Agua:BLOQUE_P_Contador_Agua|FF9  ;
; Contador_Cafe:BLOQUE_P_Contador_Cafe|FF8  ; Merged with Contador_Agua:BLOQUE_P_Contador_Agua|FF8  ;
; Contador_Cafe:BLOQUE_P_Contador_Cafe|FF7  ; Merged with Contador_Agua:BLOQUE_P_Contador_Agua|FF7  ;
; Contador_Cafe:BLOQUE_P_Contador_Cafe|FF6  ; Merged with Contador_Agua:BLOQUE_P_Contador_Agua|FF6  ;
; Contador_Cafe:BLOQUE_P_Contador_Cafe|FF5  ; Merged with Contador_Agua:BLOQUE_P_Contador_Agua|FF5  ;
; Total Number of Removed Registers = 27    ;                                                       ;
+-------------------------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 43    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 43    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 16    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Control:BLOQUE_P_Control|FF1           ; 3       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Contador_Cafe:BLOQUE_P_Contador_Cafe"                                                                                                 ;
+-----------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ver_conteo                        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; contador_cafe_expreso_disponibleb ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Contador_Agua:BLOQUE_P_Contador_Agua"                                                                                                 ;
+-----------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ver_conteo                        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; contador_agua_expreso_disponibleb ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Conteo_1:BLOQUE_P_Conteo_E4"                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ver_conteo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Conteo_1:BLOQUE_P_Conteo_E3"                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ver_conteo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Conteo_1:BLOQUE_P_Conteo_E2"                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ver_conteo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Conteo_1:BLOQUE_P_Conteo_E1"                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ver_conteo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Conteo_4:BLOQUE_P_Conteo_4"                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ver_conteo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Conteo_3:BLOQUE_P_Conteo_3"                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ver_conteo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Conteo_2:BLOQUE_P_Conteo_2"                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ver_conteo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Conteo_1:BLOQUE_P_Conteo_1"                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ver_conteo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Cantidad_Cafe:BLOQUE_P_Cantidad_Cafe"                                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; cantidad_cafe_control ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ver_conteo            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Cantidad_Agua:BLOQUE_P_Cantidad_Agua"                                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; cantidad_agua_control ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ver_conteo            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Control:BLOQUE_P_Control"                                                                                                     ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                  ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; decodificador_7_segmentos ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Apr 01 16:37:18 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Expreso -c Expreso
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file expreso.vhd
    Info (12022): Found design unit 1: Expreso-ExpresoArch
    Info (12023): Found entity 1: Expreso
Info (12021): Found 2 design units, including 1 entities, in source file deco_7_seg/deco_7_seg.vhd
    Info (12022): Found design unit 1: Deco_7_Seg-Deco_7_SegArch
    Info (12023): Found entity 1: Deco_7_Seg
Info (12021): Found 2 design units, including 1 entities, in source file expreso_dispo/expreso_dispo.vhd
    Info (12022): Found design unit 1: Expreso_Dispo-Expreso_DispoArch
    Info (12023): Found entity 1: Expreso_Dispo
Info (12021): Found 2 design units, including 1 entities, in source file expreso_dispo/comp_a/comp_a.vhd
    Info (12022): Found design unit 1: Comp_A-Comp_AArch
    Info (12023): Found entity 1: Comp_A
Info (12021): Found 2 design units, including 1 entities, in source file expreso_dispo/comp_c/comp_c.vhd
    Info (12022): Found design unit 1: Comp_C-Comp_CArch
    Info (12023): Found entity 1: Comp_C
Info (12021): Found 2 design units, including 1 entities, in source file tipo_expreso/tipo_expreso.vhd
    Info (12022): Found design unit 1: Tipo_Expreso-Tipo_ExpresoArch
    Info (12023): Found entity 1: Tipo_Expreso
Info (12021): Found 2 design units, including 1 entities, in source file conteo_1/conteo_1.vhd
    Info (12022): Found design unit 1: Conteo_1-Conteo_1Arch
    Info (12023): Found entity 1: Conteo_1
Info (12021): Found 2 design units, including 1 entities, in source file conteo_2/conteo_2.vhd
    Info (12022): Found design unit 1: Conteo_2-Conteo_2Arch
    Info (12023): Found entity 1: Conteo_2
Info (12021): Found 2 design units, including 1 entities, in source file conteo_3/conteo_3.vhd
    Info (12022): Found design unit 1: Conteo_3-Conteo_3Arch
    Info (12023): Found entity 1: Conteo_3
Info (12021): Found 2 design units, including 1 entities, in source file conteo_4/conteo_4.vhd
    Info (12022): Found design unit 1: Conteo_4-Conteo_4Arch
    Info (12023): Found entity 1: Conteo_4
Info (12021): Found 2 design units, including 1 entities, in source file conteo_e1/conteo_e1.vhd
    Info (12022): Found design unit 1: Conteo_E1-Conteo_E1Arch
    Info (12023): Found entity 1: Conteo_E1
Info (12021): Found 2 design units, including 1 entities, in source file conteo_e2/conteo_e2.vhd
    Info (12022): Found design unit 1: Conteo_E2-Conteo_E2Arch
    Info (12023): Found entity 1: Conteo_E2
Info (12021): Found 2 design units, including 1 entities, in source file conteo_e4/conteo_e4.vhd
    Info (12022): Found design unit 1: Conteo_E4-Conteo_E4Arch
    Info (12023): Found entity 1: Conteo_E4
Info (12021): Found 2 design units, including 1 entities, in source file conteo_e3/conteo_e3.vhd
    Info (12022): Found design unit 1: Conteo_E3-Conteo_E3Arch
    Info (12023): Found entity 1: Conteo_E3
Info (12021): Found 2 design units, including 1 entities, in source file cantidad_agua/cantidad_agua.vhd
    Info (12022): Found design unit 1: Cantidad_Agua-Cantidad_AguaArch
    Info (12023): Found entity 1: Cantidad_Agua
Info (12021): Found 2 design units, including 1 entities, in source file cantidad_cafe/cantidad_cafe.vhd
    Info (12022): Found design unit 1: Cantidad_Cafe-Cantidad_CafeArch
    Info (12023): Found entity 1: Cantidad_Cafe
Info (12021): Found 2 design units, including 1 entities, in source file contador_agua/contador_agua.vhd
    Info (12022): Found design unit 1: Contador_Agua-Contador_AguaArch
    Info (12023): Found entity 1: Contador_Agua
Info (12021): Found 2 design units, including 1 entities, in source file contador_cafe/contador_cafe.vhd
    Info (12022): Found design unit 1: Contador_Cafe-Contador_CafeArch
    Info (12023): Found entity 1: Contador_Cafe
Info (12021): Found 2 design units, including 1 entities, in source file control/control.vhd
    Info (12022): Found design unit 1: Control-ControlArch
    Info (12023): Found entity 1: Control
Info (12127): Elaborating entity "Expreso" for the top level hierarchy
Info (12128): Elaborating entity "Control" for hierarchy "Control:BLOQUE_P_Control"
Warning (10541): VHDL Signal Declaration warning at Control.vhd(52): used implicit default value for signal "Control_Cantidad_Cafe" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Control.vhd(53): used implicit default value for signal "Control_Cantidad_Agua" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Control.vhd(55): used implicit default value for signal "Control_Contador_Agua" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Control.vhd(56): used implicit default value for signal "Control_Contador_Cafe" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Control.vhd(58): used implicit default value for signal "Decodificador_7_segmentos" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "Tipo_Expreso" for hierarchy "Tipo_Expreso:BLOQUE_P_Tipo_Expreso"
Warning (10873): Using initial value X (don't care) for net "Tipo_Expreso_Expreso_Disponible_A[11..6]" at Tipo_Expreso.vhd(19)
Warning (10873): Using initial value X (don't care) for net "Tipo_Expreso_Expreso_Disponible_C[11..4]" at Tipo_Expreso.vhd(20)
Info (12128): Elaborating entity "Comp_C" for hierarchy "Comp_C:BLOQUE_P_Comp_C"
Info (12128): Elaborating entity "Comp_A" for hierarchy "Comp_A:BLOQUE_P_Comp_A"
Info (12128): Elaborating entity "Expreso_Dispo" for hierarchy "Expreso_Dispo:BLOQUE_P_Expreso_Dispo"
Info (12128): Elaborating entity "Deco_7_Seg" for hierarchy "Deco_7_Seg:BLOQUE_P_Deco_7_Seg"
Info (12128): Elaborating entity "Cantidad_Agua" for hierarchy "Cantidad_Agua:BLOQUE_P_Cantidad_Agua"
Info (12128): Elaborating entity "Cantidad_Cafe" for hierarchy "Cantidad_Cafe:BLOQUE_P_Cantidad_Cafe"
Info (12128): Elaborating entity "Conteo_1" for hierarchy "Conteo_1:BLOQUE_P_Conteo_1"
Info (12128): Elaborating entity "Conteo_2" for hierarchy "Conteo_2:BLOQUE_P_Conteo_2"
Info (12128): Elaborating entity "Conteo_3" for hierarchy "Conteo_3:BLOQUE_P_Conteo_3"
Info (12128): Elaborating entity "Conteo_4" for hierarchy "Conteo_4:BLOQUE_P_Conteo_4"
Info (12128): Elaborating entity "Contador_Agua" for hierarchy "Contador_Agua:BLOQUE_P_Contador_Agua"
Info (12128): Elaborating entity "Contador_Cafe" for hierarchy "Contador_Cafe:BLOQUE_P_Contador_Cafe"
Warning (10873): Using initial value X (don't care) for net "Q[11]" at Contador_Cafe.vhd(37)
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 113 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 76 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 524 megabytes
    Info: Processing ended: Mon Apr 01 16:37:21 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


