Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 14 07:10:58 2024
| Host         : LAPTOP-ERO4GF0R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      6 |            1 |
|      8 |            1 |
|     12 |            3 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             406 |           62 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |            5 |
| Yes          | No                    | No                     |             176 |           34 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------+-------------------------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal              |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------+-------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                         | pmodDisplay/index[0]_i_1_n_0        |                1 |              2 |
|  clk_IBUF_BUFG | betDisplay/p_0_in[0]                    | betDisplay/index13_out              |                1 |              2 |
|  clk_IBUF_BUFG | btnCDebouncer/out_reg_0                 |                                     |                1 |              6 |
|  msClk_BUFG    | nolabel_line130/i2[3]_i_2_n_0           | nolabel_line130/i2[3]_i_1_n_0       |                1 |              8 |
|  msClk_BUFG    |                                         |                                     |                3 |             12 |
|  msClk_BUFG    | nolabel_line130/nextState[5]_i_1_n_0    |                                     |                6 |             12 |
|  msClk_BUFG    | nolabel_line130/nextState[5]_i_1_n_0    | nolabel_line130/frameNum[5]_i_1_n_0 |                2 |             12 |
|  clk_IBUF_BUFG | btnCDebouncer/frameRate                 |                                     |                3 |             16 |
|  msClk_BUFG    | nolabel_line130/nextState[7]_i_1_n_0    |                                     |                5 |             20 |
|  clk_IBUF_BUFG | displayController/segment[6]_i_1__2_n_0 |                                     |                5 |             22 |
|  clk_IBUF_BUFG |                                         | clear                               |                4 |             32 |
|  clk_IBUF_BUFG | nolabel_line122/isInAnimation_reg_n_0   |                                     |                7 |             50 |
|  msClk_BUFG    | nolabel_line130/isInAnimation_reg_n_0   |                                     |                7 |             50 |
|  clk_IBUF_BUFG |                                         |                                     |               59 |            394 |
+----------------+-----------------------------------------+-------------------------------------+------------------+----------------+


