<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 32 bits by 64 inputs.</message_text>
		<phase>sched</phase>
	</message>
	<resource>
		<res_id>1</res_id>
		<opcode>1</opcode>
		<latency>2</latency>
		<setup_time>2.5413</setup_time>
		<delay>2.4727</delay>
		<module_name>dut_entirecomputation_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>12914.0568</unit_area>
		<comb_area>10501.5888</comb_area>
		<seq_area>2412.4680</seq_area>
		<reg_bits>316</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>thread1</thread>
		<op>
			<id>5190</id>
			<opcode>1</opcode>
			<source_loc>2616,2615,12244,12243,15842,15844,15843,2635,12182,12179,2634,2631,12176,2626,12173,12170,2623,12167,2618,12164,12161,2691,14829,2657,2653,14830,2652,2647,2642,2693,14843,2675,2677,2679,14846,14847,2673,2671,14837,2666,2664,14840,2659</source_loc>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in4</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in5</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in6</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in7</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in8</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>11</res_id>
		<opcode>11</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>dut_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>12</res_id>
		<opcode>12</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>dut_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>13</res_id>
		<opcode>13</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>dut_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy_0</thread>
		<op>
			<id>5191</id>
			<opcode>11</opcode>
			<source_loc>10498</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5192</id>
			<opcode>12</opcode>
			<source_loc>10499</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>5193</id>
			<opcode>13</opcode>
			<source_loc>10528</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5194</id>
			<opcode>12</opcode>
			<source_loc>10529</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>5195</id>
			<opcode>13</opcode>
			<source_loc>10541</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>14</res_id>
		<opcode>14</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>dut_N_Muxb_1_2_0_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req_0</thread>
		<op>
			<id>5198</id>
			<opcode>14</opcode>
			<source_loc>15916</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<op>
			<id>5199</id>
			<opcode>12</opcode>
			<source_loc>9445</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld_0</thread>
		<op>
			<id>5200</id>
			<opcode>14</opcode>
			<source_loc>15917</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_vld_0</thread>
		<op>
			<id>5201</id>
			<opcode>11</opcode>
			<source_loc>8322</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_0</thread>
		<op>
			<id>5202</id>
			<opcode>12</opcode>
			<source_loc>7838</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>15</res_id>
		<opcode>15</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>dut_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active_0</thread>
		<op>
			<id>5203</id>
			<opcode>15</opcode>
			<source_loc>7686</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
		<op>
			<id>5204</id>
			<opcode>13</opcode>
			<source_loc>7055</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>1144</code_num>
		<severity>NOTE</severity>
		<message_text>Setting asynchronous output delay of &quot;din.m_stalling&quot; to  1.375</message_text>
		<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1694</source_line>
		<phase>sched</phase>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of  0.100.</message_text>
		<source_path>dut.cc</source_path>
		<source_line>28</source_line>
		<phase>sched</phase>
	</message>
	<sched_order>
		<thread>gen_unvalidated_req_0</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>gen_prev_trig_reg_0</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy_0</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld_0</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_0</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_0</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_0</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_0</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_0</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>thread1</thread>
		<value>11</value>
	</sched_order>
	<source_loc>
		<id>5205</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10422,10422</sub_loc>
	</source_loc>
	<source_loc>
		<id>5206</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13255</opcode>
		<sub_loc>10422,10422</sub_loc>
	</source_loc>
	<source_loc>
		<id>5208</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15420</sub_loc>
	</source_loc>
	<source_loc>
		<id>5207</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15420</sub_loc>
	</source_loc>
	<source_loc>
		<id>5210</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10422</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req_0</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req_0</thread>
		<value>11</value>
	</intrinsic_muxing>
	<resource>
		<res_id>8</res_id>
		<opcode>8</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>dut_N_Muxb_1_2_0_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req_0</thread>
		<op>
			<id>5227</id>
			<opcode>8</opcode>
			<source_loc>15916</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req_0</thread>
		<io_op>
			<id>5220</id>
			<source_loc>10394</source_loc>
			<order>1</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>din.m_unvalidated_req:din_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5221</id>
			<source_loc>15420</source_loc>
			<order>2</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:din_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1</id>
				<op_kind>output</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5222</id>
			<source_loc>5210</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_0_din_m_unvalidated_req_next</sig_name>
			<label>din.m_unvalidated_req:gen_unvalidated_req_0_din_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_0_din_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5223</id>
			<source_loc>10408</source_loc>
			<order>4</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>din.m_busy_req_0:din_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>3</id>
				<op_kind>input</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5224</id>
			<source_loc>10419</source_loc>
			<order>5</order>
			<sig_name>din_vld</sig_name>
			<label>din.vld:din_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>din_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5225</id>
			<source_loc>5198</source_loc>
			<order>6</order>
			<instance_name>dut_N_Muxb_1_2_0_4_1</instance_name>
			<opcode>8</opcode>
			<label>MUX(2)</label>
			<op>
				<id>5</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5226</id>
			<source_loc>5206</source_loc>
			<order>7</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:din_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req_0</thread>
		<timing_path>
			<name>gen_unvalidated_req_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>13</state>
				<source_loc>5223</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.2695</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>10422</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.2695</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>13</state>
				<source_loc>5224</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.2555</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>10422</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>13</state>
				<source_loc>5226</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>9</state>
				<source_loc>5209</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>7</state>
				<source_loc>5220</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req_0</thread>
		<timing_path>
			<name>gen_unvalidated_req_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<delay>0.2695</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5223</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>5225</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5226</source_loc>
				<state>13</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<delay>0.2695</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5222</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>5225</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5226</source_loc>
				<state>13</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<delay>0.0000</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5221</source_loc>
				<state>9</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req_0</thread>
		<reg_op>
			<id>5234</id>
			<source_loc>5220</source_loc>
			<name>din_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_unvalidated_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5235</id>
			<source_loc>5226</source_loc>
			<name>din_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_unvalidated_req</instance_name>
			<op>
				<id>6</id>
				<op_kind>reg</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5935</source_loc>
		<loop>
			<id>28</id>
			<thread>gen_unvalidated_req_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1806</source_line>
			<source_loc>15128</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>28</id>
			<thread>gen_unvalidated_req_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5967</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5237</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>7674</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_0</thread>
		<value>0</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<io_op>
			<id>5241</id>
			<source_loc>7671</source_loc>
			<order>1</order>
			<sig_name>dout_m_req_m_prev_trig_req</sig_name>
			<label>dout.m_req.m_prev_trig_req:dout_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5242</id>
			<source_loc>7675</source_loc>
			<order>2</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>dout.m_req.m_trig_req:dout_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5243</id>
			<source_loc>5237</source_loc>
			<order>3</order>
			<sig_name>dout_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:dout_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>5243</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>5241</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>5242</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<delay>0.1795</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5242</source_loc>
				<state>11</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5243</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<reg_op>
			<id>5247</id>
			<source_loc>5241</source_loc>
			<name>dout_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dout_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5248</id>
			<source_loc>5243</source_loc>
			<name>dout_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dout_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5935</source_loc>
		<loop>
			<id>56</id>
			<thread>gen_prev_trig_reg_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1334</source_line>
			<source_loc>15139</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>56</id>
			<thread>gen_prev_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5979</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5249</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10539,10539</sub_loc>
	</source_loc>
	<source_loc>
		<id>5250</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13200</opcode>
		<sub_loc>10539,10539</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>gen_busy_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy_0</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy_0</thread>
		<value>7</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>3</res_id>
		<opcode>3</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>dut_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>5</res_id>
		<opcode>5</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>dut_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>7</res_id>
		<opcode>7</opcode>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>dut_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy_0</thread>
		<op>
			<id>5286</id>
			<opcode>3</opcode>
			<source_loc>10498</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5278</id>
			<opcode>5</opcode>
			<source_loc>10499</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>5282</id>
			<opcode>7</opcode>
			<source_loc>10528</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5280</id>
			<opcode>5</opcode>
			<source_loc>10529</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>5284</id>
			<opcode>7</opcode>
			<source_loc>10541</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy_0</thread>
		<io_op>
			<id>5266</id>
			<source_loc>10493</source_loc>
			<order>1</order>
			<sig_name>din_vld</sig_name>
			<label>vld:din_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>0</id>
				<op_kind>input</op_kind>
				<object>din_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5268</id>
			<source_loc>10497</source_loc>
			<order>2</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:din_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>2</id>
				<op_kind>input</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5267</id>
			<source_loc>10496</source_loc>
			<order>3</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5269</id>
			<source_loc>5191</source_loc>
			<order>4</order>
			<instance_name>dut_Or_1Ux1U_1U_4_2</instance_name>
			<opcode>3</opcode>
			<label>|</label>
			<op>
				<id>3</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1836</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5270</id>
			<source_loc>5192</source_loc>
			<order>5</order>
			<instance_name>dut_And_1Ux1U_1U_4_3</instance_name>
			<opcode>5</opcode>
			<label>&amp;</label>
			<op>
				<id>4</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2550</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5273</id>
			<source_loc>10513</source_loc>
			<order>6</order>
			<sig_name>din_m_busy_internal</sig_name>
			<label>din.m_busy_internal:din_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>7</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3205</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5274</id>
			<source_loc>10516</source_loc>
			<order>7</order>
			<sig_name>din_busy</sig_name>
			<label>din.busy:din_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>8</id>
				<op_kind>output</op_kind>
				<object>din_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3205</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5271</id>
			<source_loc>5193</source_loc>
			<order>8</order>
			<instance_name>dut_Not_1U_1U_4_4</instance_name>
			<opcode>7</opcode>
			<label>!</label>
			<op>
				<id>5</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2838</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5272</id>
			<source_loc>5194</source_loc>
			<order>9</order>
			<instance_name>dut_And_1Ux1U_1U_4_5</instance_name>
			<opcode>5</opcode>
			<label>&amp;</label>
			<op>
				<id>6</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3552</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5275</id>
			<source_loc>10536</source_loc>
			<order>10</order>
			<sig_name>din_m_data_is_valid</sig_name>
			<label>din.m_data_is_valid:din_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>9</id>
				<op_kind>output</op_kind>
				<object>din_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4207</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5276</id>
			<source_loc>5195</source_loc>
			<order>11</order>
			<instance_name>dut_Not_1U_1U_4_6</instance_name>
			<opcode>7</opcode>
			<label>!</label>
			<op>
				<id>10</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3840</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5277</id>
			<source_loc>5250</source_loc>
			<order>12</order>
			<sig_name>din_m_data_is_invalid</sig_name>
			<label>din.m_data_is_invalid:din_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>11</id>
				<op_kind>output</op_kind>
				<object>din_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4495</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>gen_busy_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy_0</thread>
		<timing_path>
			<name>gen_busy_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>5</state>
				<source_loc>5268</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_invalid</port_name>
				<state>5</state>
				<source_loc>5277</source_loc>
			</path_node>
			<delay>0.4495</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>5</state>
				<source_loc>5266</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_invalid</port_name>
				<state>5</state>
				<source_loc>5277</source_loc>
			</path_node>
			<delay>0.4355</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>5</state>
				<source_loc>5268</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>5</state>
				<source_loc>5275</source_loc>
			</path_node>
			<delay>0.4207</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>5</state>
				<source_loc>5266</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>5</state>
				<source_loc>5275</source_loc>
			</path_node>
			<delay>0.4067</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>5</state>
				<source_loc>5267</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_invalid</port_name>
				<state>5</state>
				<source_loc>5277</source_loc>
			</path_node>
			<delay>0.3799</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>5</state>
				<source_loc>5267</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>5</state>
				<source_loc>5275</source_loc>
			</path_node>
			<delay>0.3511</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>5</state>
				<source_loc>5268</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_busy</port_name>
				<state>5</state>
				<source_loc>5274</source_loc>
			</path_node>
			<delay>0.3205</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>5</state>
				<source_loc>5268</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_busy_internal</port_name>
				<state>5</state>
				<source_loc>5273</source_loc>
			</path_node>
			<delay>0.3205</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>5</state>
				<source_loc>5266</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_busy_internal</port_name>
				<state>5</state>
				<source_loc>5273</source_loc>
			</path_node>
			<delay>0.3065</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>5</state>
				<source_loc>5266</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_busy</port_name>
				<state>5</state>
				<source_loc>5274</source_loc>
			</path_node>
			<delay>0.3065</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy_0</thread>
		<timing_path>
			<name>gen_busy_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_busy_0</thread>
			<delay>0.3840</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5268</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
				<source_loc>5269</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
				<source_loc>5270</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
				<source_loc>5271</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
				<source_loc>5272</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
				<source_loc>5276</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5277</source_loc>
				<state>5</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5935</source_loc>
		<loop>
			<id>25</id>
			<thread>gen_busy_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1732</source_line>
			<source_loc>15127</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>25</id>
			<thread>gen_busy_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5966</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5297</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9442,9442</sub_loc>
	</source_loc>
	<source_loc>
		<id>5298</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13212</opcode>
		<sub_loc>9442,9442</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<op>
			<id>5311</id>
			<opcode>5</opcode>
			<source_loc>9445</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<io_op>
			<id>5306</id>
			<source_loc>9435</source_loc>
			<order>1</order>
			<sig_name>din_m_stall_reg_full</sig_name>
			<label>din.m_stall_reg_full:din_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5307</id>
			<source_loc>9443</source_loc>
			<order>2</order>
			<sig_name>din_m_data_is_valid</sig_name>
			<label>m_data_is_valid:din_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>din_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3552</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5308</id>
			<source_loc>9444</source_loc>
			<order>3</order>
			<sig_name>din_m_stalling</sig_name>
			<label>din.m_stalling:din_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>2</id>
				<op_kind>input</op_kind>
				<object>din_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.3750</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5309</id>
			<source_loc>5199</source_loc>
			<order>4</order>
			<instance_name>dut_And_1Ux1U_1U_4_7</instance_name>
			<opcode>5</opcode>
			<label>&amp;</label>
			<op>
				<id>3</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.4464</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5310</id>
			<source_loc>5298</source_loc>
			<order>5</order>
			<sig_name>din_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:din_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>4</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.5119</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full_0</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.3750</delay>
				<port_name>din_m_stalling</port_name>
				<state>11</state>
				<source_loc>5308</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.5119</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.3552</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>11</state>
				<source_loc>5307</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.4921</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>5310</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_stall_reg_full</port_name>
				<state>5</state>
				<source_loc>5306</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full_0</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<delay>1.5119</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.3750</delay>
				<source_loc>5308</source_loc>
				<state>11</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
				<source_loc>5309</source_loc>
				<state>11</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5310</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<reg_op>
			<id>5316</id>
			<source_loc>5306</source_loc>
			<name>din_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_stall_reg_full</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5317</id>
			<source_loc>5310</source_loc>
			<name>din_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_stall_reg_full</instance_name>
			<op>
				<id>4</id>
				<op_kind>reg</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5935</source_loc>
		<loop>
			<id>36</id>
			<thread>gen_do_stall_reg_full_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1838</source_line>
			<source_loc>15131</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>36</id>
			<thread>gen_do_stall_reg_full_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5970</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5319</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8794,8794</sub_loc>
	</source_loc>
	<source_loc>
		<id>5320</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13254</opcode>
		<sub_loc>8794,8794</sub_loc>
	</source_loc>
	<source_loc>
		<id>5322</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15551</sub_loc>
	</source_loc>
	<source_loc>
		<id>5321</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15551</sub_loc>
	</source_loc>
	<source_loc>
		<id>5324</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8794</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld_0</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld_0</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld_0</thread>
		<op>
			<id>5342</id>
			<opcode>8</opcode>
			<source_loc>15917</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld_0</thread>
		<io_op>
			<id>5335</id>
			<source_loc>8784</source_loc>
			<order>1</order>
			<sig_name>din_m_vld_reg</sig_name>
			<label>din.m_vld_reg:din_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5336</id>
			<source_loc>15551</source_loc>
			<order>2</order>
			<sig_name>din_m_vld_reg</sig_name>
			<label>m_vld_reg:din_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1</id>
				<op_kind>output</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5337</id>
			<source_loc>5324</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_0_din_m_vld_reg_next</sig_name>
			<label>din.m_vld_reg:gen_do_reg_vld_0_din_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_0_din_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5338</id>
			<source_loc>8791</source_loc>
			<order>4</order>
			<sig_name>din_m_busy_internal</sig_name>
			<label>m_busy_internal:din_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>3</id>
				<op_kind>input</op_kind>
				<object>din_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2550</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5339</id>
			<source_loc>8795</source_loc>
			<order>5</order>
			<sig_name>din_vld</sig_name>
			<label>vld:din_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>din_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5340</id>
			<source_loc>5200</source_loc>
			<order>6</order>
			<instance_name>dut_N_Muxb_1_2_0_4_8</instance_name>
			<opcode>8</opcode>
			<label>MUX(2)</label>
			<op>
				<id>5</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3450</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5341</id>
			<source_loc>5320</source_loc>
			<order>7</order>
			<sig_name>din_m_vld_reg</sig_name>
			<label>m_vld_reg:din_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4105</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld_0</thread>
		<timing_path>
			<name>gen_do_reg_vld_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2550</delay>
				<port_name>din_m_busy_internal</port_name>
				<state>13</state>
				<source_loc>5338</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.4105</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>8794</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.2695</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>13</state>
				<source_loc>5339</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.2555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>8794</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>13</state>
				<source_loc>5341</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>9</state>
				<source_loc>5323</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>7</state>
				<source_loc>5335</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld_0</thread>
		<timing_path>
			<name>gen_do_reg_vld_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<delay>0.4105</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2550</delay>
				<source_loc>5338</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>5340</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5341</source_loc>
				<state>13</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<delay>0.0000</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5336</source_loc>
				<state>9</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld_0</thread>
		<reg_op>
			<id>5347</id>
			<source_loc>5335</source_loc>
			<name>din_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_vld_reg</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>din_m_vld_reg</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5348</id>
			<source_loc>5341</source_loc>
			<name>din_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_vld_reg</instance_name>
			<op>
				<id>6</id>
				<op_kind>reg</op_kind>
				<object>din_m_vld_reg</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5935</source_loc>
		<loop>
			<id>42</id>
			<thread>gen_do_reg_vld_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1886</source_line>
			<source_loc>15133</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>42</id>
			<thread>gen_do_reg_vld_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5972</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5350</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7679,7679</sub_loc>
	</source_loc>
	<source_loc>
		<id>5351</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13281</opcode>
		<sub_loc>7679,7679</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>10</res_id>
		<opcode>10</opcode>
		<latency>0</latency>
		<delay>0.1066</delay>
		<module_name>dut_Xor_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>2.7360</unit_area>
		<comb_area>2.7360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active_0</thread>
		<op>
			<id>5362</id>
			<opcode>10</opcode>
			<source_loc>7686</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_0</thread>
		<io_op>
			<id>5358</id>
			<source_loc>7685</source_loc>
			<order>1</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>0</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5359</id>
			<source_loc>7687</source_loc>
			<order>2</order>
			<sig_name>dout_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:dout_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5360</id>
			<source_loc>5203</source_loc>
			<order>3</order>
			<instance_name>dut_Xor_1Ux1U_1U_4_9</instance_name>
			<opcode>10</opcode>
			<label>^</label>
			<op>
				<id>2</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2206</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5361</id>
			<source_loc>5351</source_loc>
			<order>4</order>
			<sig_name>dout_m_req_active_s</sig_name>
			<label>dout.m_req_active:dout_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>3</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2861</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>5359</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1066</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5361</source_loc>
			</path_node>
			<delay>0.2861</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>5358</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1066</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5361</source_loc>
			</path_node>
			<delay>0.2861</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_active_0</thread>
			<delay>0.2206</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5359</source_loc>
				<state>3</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1066</delay>
				<source_loc>5360</source_loc>
				<state>3</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5361</source_loc>
				<state>3</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_active_0</thread>
			<delay>0.2206</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5358</source_loc>
				<state>3</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1066</delay>
				<source_loc>5360</source_loc>
				<state>3</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5361</source_loc>
				<state>3</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5935</source_loc>
		<loop>
			<id>53</id>
			<thread>gen_active_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1323</source_line>
			<source_loc>15138</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>53</id>
			<thread>gen_active_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5978</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5366</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8319,8319</sub_loc>
	</source_loc>
	<source_loc>
		<id>5367</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13143</opcode>
		<sub_loc>8319,8319</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_vld_0</thread>
		<op>
			<id>5378</id>
			<opcode>3</opcode>
			<source_loc>8322</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_0</thread>
		<io_op>
			<id>5374</id>
			<source_loc>8320</source_loc>
			<order>1</order>
			<sig_name>dout_m_unacked_req</sig_name>
			<label>dout.m_unacked_req:dout_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>0</id>
				<op_kind>input</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5375</id>
			<source_loc>8321</source_loc>
			<order>2</order>
			<sig_name>dout_m_req_active_s</sig_name>
			<label>m_req_active:dout_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2206</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5376</id>
			<source_loc>5201</source_loc>
			<order>3</order>
			<instance_name>dut_Or_1Ux1U_1U_4_10</instance_name>
			<opcode>3</opcode>
			<label>|</label>
			<op>
				<id>2</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2902</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5377</id>
			<source_loc>5367</source_loc>
			<order>4</order>
			<sig_name>dout_vld</sig_name>
			<label>dout.vld:dout_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>3</id>
				<op_kind>output</op_kind>
				<object>dout_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3557</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2206</delay>
				<port_name>dout_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5375</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>5377</source_loc>
			</path_node>
			<delay>0.3557</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>5374</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>5377</source_loc>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_vld_0</thread>
			<delay>0.2902</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2206</delay>
				<source_loc>5375</source_loc>
				<state>3</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
				<source_loc>5376</source_loc>
				<state>3</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5377</source_loc>
				<state>3</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5935</source_loc>
		<loop>
			<id>44</id>
			<thread>gen_vld_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5146</source_line>
			<source_loc>15134</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>44</id>
			<thread>gen_vld_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5973</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5386</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15586</sub_loc>
	</source_loc>
	<source_loc>
		<id>5385</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15586</sub_loc>
	</source_loc>
	<source_loc>
		<id>5387</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5386,5385</sub_loc>
	</source_loc>
	<source_loc>
		<id>5388</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>7837</sub_loc>
	</source_loc>
	<source_loc>
		<id>5383</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7835,7835</sub_loc>
	</source_loc>
	<source_loc>
		<id>5384</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13240</opcode>
		<sub_loc>7835,7835</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_0</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_0</thread>
		<op>
			<id>5400</id>
			<opcode>5</opcode>
			<source_loc>7838</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_0</thread>
		<io_op>
			<id>5395</id>
			<source_loc>15586</source_loc>
			<order>1</order>
			<sig_name>dout_vld</sig_name>
			<label>vld:dout_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>dout_vld</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5396</id>
			<source_loc>5388</source_loc>
			<order>2</order>
			<sig_name>gen_stalling_0_dout_vld_prev</sig_name>
			<label>dout.vld:gen_stalling_0_dout_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_0_dout_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2902</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5397</id>
			<source_loc>7836</source_loc>
			<order>3</order>
			<sig_name>dout_busy</sig_name>
			<label>dout.busy:dout_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>2</id>
				<op_kind>input</op_kind>
				<object>dout_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5398</id>
			<source_loc>5202</source_loc>
			<order>4</order>
			<instance_name>dut_And_1Ux1U_1U_4_11</instance_name>
			<opcode>5</opcode>
			<label>&amp;</label>
			<op>
				<id>3</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1714</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5399</id>
			<source_loc>5384</source_loc>
			<order>5</order>
			<sig_name>dout_m_stalling</sig_name>
			<label>dout.m_stalling:dout_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>4</id>
				<op_kind>output</op_kind>
				<object>dout_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2369</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.4598</delay>
				<port_name>dout_vld</port_name>
				<state>4</state>
				<source_loc>7837</source_loc>
			</path_node>
			<delay>2.4598</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2902</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>5387</source_loc>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.4598</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>5395</source_loc>
			</path_node>
			<delay>2.7500</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.4598</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>5387</source_loc>
			</path_node>
			<delay>2.4598</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2902</delay>
				<port_name>dout_vld</port_name>
				<state>4</state>
				<source_loc>7837</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_stalling</port_name>
				<state>5</state>
				<source_loc>5399</source_loc>
			</path_node>
			<delay>0.4271</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>dout_busy</port_name>
				<state>5</state>
				<source_loc>5397</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_stalling</port_name>
				<state>5</state>
				<source_loc>5399</source_loc>
			</path_node>
			<delay>0.2369</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_stalling_0</thread>
			<delay>0.3616</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2902</delay>
				<source_loc>5396</source_loc>
				<state>4</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
				<source_loc>5398</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5399</source_loc>
				<state>5</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5935</source_loc>
		<loop>
			<id>49</id>
			<thread>gen_stalling_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5173</source_line>
			<source_loc>15136</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>49</id>
			<thread>gen_stalling_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5975</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5406</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8307</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_0</thread>
		<value>0</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_0</thread>
		<io_op>
			<id>5410</id>
			<source_loc>8300</source_loc>
			<order>1</order>
			<sig_name>dout_m_unacked_req</sig_name>
			<label>m_unacked_req:dout_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5411</id>
			<source_loc>8308</source_loc>
			<order>2</order>
			<sig_name>dout_m_stalling</sig_name>
			<label>m_stalling:dout_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>dout_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1714</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5412</id>
			<source_loc>5406</source_loc>
			<order>3</order>
			<sig_name>dout_m_unacked_req</sig_name>
			<label>m_unacked_req:dout_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2369</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1714</delay>
				<port_name>dout_m_stalling</port_name>
				<state>11</state>
				<source_loc>5411</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.2369</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>5412</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>5410</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_unacked_req_0</thread>
			<delay>0.2369</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1714</delay>
				<source_loc>5411</source_loc>
				<state>11</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5412</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
		<reg_op>
			<id>5414</id>
			<source_loc>5410</source_loc>
			<name>dout_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dout_m_unacked_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5415</id>
			<source_loc>5412</source_loc>
			<name>dout_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dout_m_unacked_req</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5935</source_loc>
		<loop>
			<id>47</id>
			<thread>gen_unacked_req_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5157</source_line>
			<source_loc>15135</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>47</id>
			<thread>gen_unacked_req_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5974</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5416</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7053,7053</sub_loc>
	</source_loc>
	<source_loc>
		<id>5417</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13252</opcode>
		<sub_loc>7053,7053</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_0</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
		<op>
			<id>5425</id>
			<opcode>7</opcode>
			<source_loc>7055</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_0</thread>
		<io_op>
			<id>5422</id>
			<source_loc>7054</source_loc>
			<order>1</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>0</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5423</id>
			<source_loc>5204</source_loc>
			<order>2</order>
			<instance_name>dut_Not_1U_1U_4_12</instance_name>
			<opcode>7</opcode>
			<label>!</label>
			<op>
				<id>1</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1428</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5424</id>
			<source_loc>5417</source_loc>
			<order>3</order>
			<sig_name>dout_m_req_m_next_trig_req</sig_name>
			<label>dout.m_req.m_next_trig_req:dout_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2083</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>5422</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>5424</source_loc>
			</path_node>
			<delay>0.2083</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<delay>0.1428</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5422</source_loc>
				<state>2</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
				<source_loc>5423</source_loc>
				<state>2</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5424</source_loc>
				<state>2</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5935</source_loc>
		<loop>
			<id>61</id>
			<thread>gen_next_trig_reg_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1360</source_line>
			<source_loc>15141</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>61</id>
			<thread>gen_next_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5981</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5134</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14958,11682</sub_loc>
	</source_loc>
	<source_loc>
		<id>5135</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14962,11693</sub_loc>
	</source_loc>
	<source_loc>
		<id>5136</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14963,11739</sub_loc>
	</source_loc>
	<source_loc>
		<id>5139</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14958,11829</sub_loc>
	</source_loc>
	<source_loc>
		<id>5429</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2943,15262</sub_loc>
	</source_loc>
	<source_loc>
		<id>5430</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>703,5429</sub_loc>
	</source_loc>
	<source_loc>
		<id>5141</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2694,15262</sub_loc>
	</source_loc>
	<source_loc>
		<id>5142</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14958,11912</sub_loc>
	</source_loc>
	<source_loc>
		<id>5124</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14936,12133</sub_loc>
	</source_loc>
	<source_loc>
		<id>5125</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14935,12136</sub_loc>
	</source_loc>
	<source_loc>
		<id>5126</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14934,12139</sub_loc>
	</source_loc>
	<source_loc>
		<id>5127</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14933,12142</sub_loc>
	</source_loc>
	<source_loc>
		<id>5128</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14932,12145</sub_loc>
	</source_loc>
	<source_loc>
		<id>5129</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14931,12148</sub_loc>
	</source_loc>
	<source_loc>
		<id>5130</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14930,12151</sub_loc>
	</source_loc>
	<source_loc>
		<id>5131</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14929,12154</sub_loc>
	</source_loc>
	<source_loc>
		<id>5137</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>710,12447</sub_loc>
	</source_loc>
	<source_loc>
		<id>5431</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4990,12459</sub_loc>
	</source_loc>
	<source_loc>
		<id>5432</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>704,5431</sub_loc>
	</source_loc>
	<source_loc>
		<id>5167</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14963,12460</sub_loc>
	</source_loc>
	<source_loc>
		<id>5433</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3707,15354</sub_loc>
	</source_loc>
	<source_loc>
		<id>5434</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>704,5433</sub_loc>
	</source_loc>
	<source_loc>
		<id>5169</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2694,15354</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>thread1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>thread1</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>thread1</thread>
		<value>20</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>thread1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>thread1</thread>
	</pm_ops>
	<sched_ops>
		<thread>thread1</thread>
		<io_op>
			<id>5460</id>
			<source_loc>5134</source_loc>
			<order>1</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>4</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5461</id>
			<source_loc>5135</source_loc>
			<order>2</order>
			<sig_name>din_m_stalling</sig_name>
			<label>m_stalling:din_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1</id>
				<op_kind>output</op_kind>
				<object>din_m_stalling</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>4</cycle_id>
			<chain_time>1.3750</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5462</id>
			<source_loc>5136</source_loc>
			<order>3</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>4</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5463</id>
			<source_loc>5139</source_loc>
			<order>4</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>3</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5464</id>
			<source_loc>5430</source_loc>
			<order>5</order>
			<sig_name>din_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:din_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>din_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.3840</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5465</id>
			<source_loc>5141</source_loc>
			<order>6</order>
			<sig_name>stall0</sig_name>
			<label>thread1:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>5</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.4495</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5466</id>
			<source_loc>5142</source_loc>
			<order>7</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5467</id>
			<source_loc>5124</source_loc>
			<order>8</order>
			<sig_name>din_data_a</sig_name>
			<label>din.data.a:din_data_a:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>7</id>
				<op_kind>input</op_kind>
				<object>din_data_a</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5468</id>
			<source_loc>5125</source_loc>
			<order>9</order>
			<sig_name>din_data_b</sig_name>
			<label>din.data.b:din_data_b:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>8</id>
				<op_kind>input</op_kind>
				<object>din_data_b</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5469</id>
			<source_loc>5126</source_loc>
			<order>10</order>
			<sig_name>din_data_c</sig_name>
			<label>din.data.c:din_data_c:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>9</id>
				<op_kind>input</op_kind>
				<object>din_data_c</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5470</id>
			<source_loc>5127</source_loc>
			<order>11</order>
			<sig_name>din_data_d</sig_name>
			<label>din.data.d:din_data_d:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>10</id>
				<op_kind>input</op_kind>
				<object>din_data_d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5471</id>
			<source_loc>5128</source_loc>
			<order>12</order>
			<sig_name>din_data_e</sig_name>
			<label>din.data.e:din_data_e:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>11</id>
				<op_kind>input</op_kind>
				<object>din_data_e</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5472</id>
			<source_loc>5129</source_loc>
			<order>13</order>
			<sig_name>din_data_f</sig_name>
			<label>din.data.f:din_data_f:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>12</id>
				<op_kind>input</op_kind>
				<object>din_data_f</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5473</id>
			<source_loc>5130</source_loc>
			<order>14</order>
			<sig_name>din_data_g</sig_name>
			<label>din.data.g:din_data_g:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>13</id>
				<op_kind>input</op_kind>
				<object>din_data_g</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5474</id>
			<source_loc>5131</source_loc>
			<order>15</order>
			<sig_name>din_data_h</sig_name>
			<label>din.data.h:din_data_h:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>14</id>
				<op_kind>input</op_kind>
				<object>din_data_h</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5475</id>
			<source_loc>5190</source_loc>
			<order>16</order>
			<instance_name>dut_entirecomputation_4_13</instance_name>
			<opcode>1</opcode>
			<label>dpopt(entirecomputation)</label>
			<op>
				<id>15</id>
				<op_kind>dpopt</op_kind>
				<in_widths>8 8 8 8 8 8 8 8</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>15</cycle_id>
			<chain_time>2.6413</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5476</id>
			<source_loc>5137</source_loc>
			<order>17</order>
			<sig_name>dout_data</sig_name>
			<label>dout.data:dout_data:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>16</id>
				<op_kind>output</op_kind>
				<object>dout_data</object>
			</op>
			<cycle_id>15</cycle_id>
			<chain_time>2.5382</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5477</id>
			<source_loc>5432</source_loc>
			<order>18</order>
			<sig_name>dout_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:dout_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>17</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>15</cycle_id>
			<chain_time>0.1428</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5478</id>
			<source_loc>5167</source_loc>
			<order>19</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>18</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>15</cycle_id>
			<chain_time>0.2083</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5479</id>
			<source_loc>5434</source_loc>
			<order>20</order>
			<sig_name>dout_m_stalling</sig_name>
			<label>m_stalling:dout_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>19</id>
				<op_kind>input</op_kind>
				<object>dout_m_stalling</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1714</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5480</id>
			<source_loc>5169</source_loc>
			<order>21</order>
			<sig_name>stall0</sig_name>
			<label>thread1.get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>20</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.2369</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>thread1</thread>
	</cdfg>
	<timing_paths>
		<thread>thread1</thread>
		<timing_path>
			<name>thread1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>-999999999999999980835596172437374590573120014030318793091164810154100112203678582976298268616221151962702060266176005440567032331208403948233373515776.0000</delay>
				<port_name>sched_clk</port_name>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.5413</delay>
			</path_node>
			<delay>-999999999999999980835596172437374590573120014030318793091164810154100112203678582976298268616221151962702060266176005440567032331208403948233373515776.0000</delay>
		</timing_path>
		<timing_path>
			<name>thread1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_h</port_name>
				<state>10</state>
				<source_loc>5474</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.5413</delay>
			</path_node>
			<delay>2.6413</delay>
		</timing_path>
		<timing_path>
			<name>thread1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_g</port_name>
				<state>10</state>
				<source_loc>5473</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.5413</delay>
			</path_node>
			<delay>2.6413</delay>
		</timing_path>
		<timing_path>
			<name>thread1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_f</port_name>
				<state>10</state>
				<source_loc>5472</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.5413</delay>
			</path_node>
			<delay>2.6413</delay>
		</timing_path>
		<timing_path>
			<name>thread1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_e</port_name>
				<state>10</state>
				<source_loc>5471</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.5413</delay>
			</path_node>
			<delay>2.6413</delay>
		</timing_path>
		<timing_path>
			<name>thread1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_d</port_name>
				<state>10</state>
				<source_loc>5470</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.5413</delay>
			</path_node>
			<delay>2.6413</delay>
		</timing_path>
		<timing_path>
			<name>thread1_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_c</port_name>
				<state>10</state>
				<source_loc>5469</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.5413</delay>
			</path_node>
			<delay>2.6413</delay>
		</timing_path>
		<timing_path>
			<name>thread1_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_b</port_name>
				<state>10</state>
				<source_loc>5468</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.5413</delay>
			</path_node>
			<delay>2.6413</delay>
		</timing_path>
		<timing_path>
			<name>thread1_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_a</port_name>
				<state>10</state>
				<source_loc>5467</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.5413</delay>
			</path_node>
			<delay>2.6413</delay>
		</timing_path>
		<timing_path>
			<name>thread1_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.4727</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.5382</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>thread1</thread>
		<timing_path>
			<name>thread1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>-999999999999999980835596172437374590573120014030318793091164810154100112203678582976298268616221151962702060266176005440567032331208403948233373515776.0000</delay>
				<port_name>sched_clk</port_name>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.5413</delay>
				<instance_name>dut_entirecomputation_4_13</instance_name>
			</path_node>
			<delay>-999999999999999980835596172437374590573120014030318793091164810154100112203678582976298268616221151962702060266176005440567032331208403948233373515776.0000</delay>
		</timing_path>
		<timing_path>
			<name>thread1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_h</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.5413</delay>
				<instance_name>dut_entirecomputation_4_13</instance_name>
			</path_node>
			<delay>2.6413</delay>
		</timing_path>
		<timing_path>
			<name>thread1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_g</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.5413</delay>
				<instance_name>dut_entirecomputation_4_13</instance_name>
			</path_node>
			<delay>2.6413</delay>
		</timing_path>
		<timing_path>
			<name>thread1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_f</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.5413</delay>
				<instance_name>dut_entirecomputation_4_13</instance_name>
			</path_node>
			<delay>2.6413</delay>
		</timing_path>
		<timing_path>
			<name>thread1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_e</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.5413</delay>
				<instance_name>dut_entirecomputation_4_13</instance_name>
			</path_node>
			<delay>2.6413</delay>
		</timing_path>
		<timing_path>
			<name>thread1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_d</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.5413</delay>
				<instance_name>dut_entirecomputation_4_13</instance_name>
			</path_node>
			<delay>2.6413</delay>
		</timing_path>
		<timing_path>
			<name>thread1_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_c</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.5413</delay>
				<instance_name>dut_entirecomputation_4_13</instance_name>
			</path_node>
			<delay>2.6413</delay>
		</timing_path>
		<timing_path>
			<name>thread1_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_b</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.5413</delay>
				<instance_name>dut_entirecomputation_4_13</instance_name>
			</path_node>
			<delay>2.6413</delay>
		</timing_path>
		<timing_path>
			<name>thread1_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_data_a</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.5413</delay>
				<instance_name>dut_entirecomputation_4_13</instance_name>
			</path_node>
			<delay>2.6413</delay>
		</timing_path>
		<timing_path>
			<name>thread1_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.4727</delay>
				<instance_name>dut_entirecomputation_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.5382</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>thread1</thread>
		<timing_path>
			<name>thread1_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>2.6413</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<source_loc>5472</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.5413</delay>
				<source_loc>5475</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>2.6413</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<source_loc>5471</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.5413</delay>
				<source_loc>5475</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>2.6413</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<source_loc>5474</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.5413</delay>
				<source_loc>5475</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>2.6413</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<source_loc>5473</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.5413</delay>
				<source_loc>5475</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>2.6413</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<source_loc>5470</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.5413</delay>
				<source_loc>5475</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>2.6413</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<source_loc>5467</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.5413</delay>
				<source_loc>5475</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>2.6413</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<source_loc>5468</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.5413</delay>
				<source_loc>5475</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>2.6413</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<source_loc>5469</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.5413</delay>
				<source_loc>5475</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>2.5382</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.4727</delay>
				<source_loc>5475</source_loc>
				<state>11</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5476</source_loc>
				<state>12</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>0.4495</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.3840</delay>
				<source_loc>5464</source_loc>
				<state>7</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5465</source_loc>
				<state>7</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>thread1</thread>
		<reg_op>
			<id>5483</id>
			<source_loc>5460</source_loc>
			<name>din_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,3</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_busy_req_0</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5484</id>
			<source_loc>5463</source_loc>
			<name>din_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3</livein>
			<liveout>1,3</liveout>
			<reg_deffed>1,3</reg_deffed>
			<instance_name>din_m_busy_req_0</instance_name>
			<op>
				<id>3</id>
				<op_kind>reg</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5485</id>
			<source_loc>5466</source_loc>
			<name>din_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,14,15</livein>
			<liveout>2,14</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>din_m_busy_req_0</instance_name>
			<op>
				<id>6</id>
				<op_kind>reg</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5487</id>
			<source_loc>5476</source_loc>
			<name>dout_data</name>
			<datatype W="32">sc_uint</datatype>
			<livein>3,15</livein>
			<liveout>3,15</liveout>
			<reg_deffed>15</reg_deffed>
			<instance_name>dout_data</instance_name>
			<op>
				<id>16</id>
				<op_kind>reg</op_kind>
				<object>dout_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5489</id>
			<source_loc>5462</source_loc>
			<name>dout_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3</livein>
			<liveout>1,3</liveout>
			<reg_deffed/>
			<instance_name>dout_m_req_m_trig_req</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5490</id>
			<source_loc>5478</source_loc>
			<name>dout_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,15</livein>
			<liveout>1,3,15</liveout>
			<reg_deffed>15</reg_deffed>
			<instance_name>dout_m_req_m_trig_req</instance_name>
			<op>
				<id>18</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5492</id>
			<source_loc>5465</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<livein>2,14,15</livein>
			<liveout>2,14</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>stall0</instance_name>
			<op>
				<id>5</id>
				<op_kind>reg</op_kind>
				<object>stall0</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5493</id>
			<source_loc>5480</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1,2,3</livein>
			<liveout>1,3</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>stall0</instance_name>
			<op>
				<id>20</id>
				<op_kind>reg</op_kind>
				<object>stall0</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>thread1</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5935</source_loc>
		<loop>
			<id>23</id>
			<thread>thread1</thread>
			<source_path>dut.cc</source_path>
			<source_line>37</source_line>
			<source_loc>2689</source_loc>
			<start_cycle>1</start_cycle>
			<max_path>4</max_path>
			<latency>4</latency>
		</loop>
	</loop>
	<latency>
		<name>computation</name>
		<constr_id>48</constr_id>
		<min>0</min>
		<max>2</max>
		<value>2</value>
		<source_loc>2613</source_loc>
		<source_path>dut.cc</source_path>
		<source_line>52</source_line>
		<thread>thread1</thread>
	</latency>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>2.7500</cycle_time>
	<loop>
		<id>1</id>
		<thread>thread1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<cycle>
			<cycle_id>1</cycle_id>
			<cyn_protocol/>
			<source_loc>2593</source_loc>
			<start_cycle>0</start_cycle>
			<latency>1</latency>
		</cycle>
		<loop>
			<id>23</id>
			<thread>thread1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>2</cycle_id>
				<cyn_protocol/>
				<source_loc>11891</source_loc>
				<start_cycle>0</start_cycle>
				<latency>2</latency>
			</cycle>
			<cycle>
				<cycle_id>14</cycle_id>
				<start_cycle>1</start_cycle>
				<latency>3</latency>
			</cycle>
			<cycle>
				<cycle_id>15</cycle_id>
				<start_cycle>2</start_cycle>
				<latency>4</latency>
			</cycle>
			<cycle>
				<cycle_id>3</cycle_id>
				<cyn_protocol/>
				<source_loc>12491</source_loc>
				<start_cycle>3</start_cycle>
				<latency>5</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>din_m_stalling</name>
		<time> 1.375</time>
	</stable_time>
	<stable_time>
		<name>din_data_h</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_h</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_g</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_g</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_f</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_f</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_e</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_e</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_d</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_d</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_c</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_c</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_b</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_b</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_a</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_a</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>dout_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>dout_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_data_is_invalid</name>
		<time> 0.384</time>
	</stable_time>
	<stable_time>
		<name>dout_m_req_m_next_trig_req</name>
		<time> 0.143</time>
	</stable_time>
	<stable_time>
		<name>dout_m_stalling</name>
		<time> 0.171</time>
	</stable_time>
	<stable_time>
		<name>rst</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>rst</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_vld</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_vld</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_busy_internal</name>
		<time> 0.255</time>
	</stable_time>
	<stable_time>
		<name>din_busy</name>
		<time> 0.255</time>
	</stable_time>
	<stable_time>
		<name>din_m_data_is_valid</name>
		<time> 0.355</time>
	</stable_time>
	<stable_time>
		<name>din_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>dout_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>dout_m_req_active_s</name>
		<time> 0.221</time>
	</stable_time>
	<stable_time>
		<name>dout_vld</name>
		<time> 0.290</time>
	</stable_time>
	<stable_time>
		<name>dout_busy</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>dout_busy</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>dout_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 11 threads, 74 ops.</summary>
	</phase_summary>
</tool_log>
