#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Jul  5 11:24:07 2023
# Process ID: 8536
# Current directory: C:/Users/xjh/fpga/TemperatureCipher/vivado/TemperatureCipher.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/xjh/fpga/TemperatureCipher/vivado/TemperatureCipher.runs/synth_1/top.vds
# Journal file: C:/Users/xjh/fpga/TemperatureCipher/vivado/TemperatureCipher.runs/synth_1\vivado.jou
# Running On: xjh-main-pc, OS: Windows, CPU Frequency: 3494 MHz, CPU Physical cores: 14, Host memory: 68447 MB
#-----------------------------------------------------------
source top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/xjh/fpga/TemperatureCipher/vivado/TemperatureCipher.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/xjh/fpga/TemperatureCipher/vivado/TemperatureCipher.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17740
INFO: [Synth 8-11241] undeclared symbol 'send_end', assumed default net type 'wire' [C:/Users/xjh/fpga/TemperatureCipher/src/uart/uart_send_b8.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2337.938 ; gain = 411.379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/xjh/fpga/TemperatureCipher/src/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'led' [C:/Users/xjh/fpga/TemperatureCipher/src/led/led.v:22]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xjh/fpga/TemperatureCipher/src/led/led.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xjh/fpga/TemperatureCipher/src/led/led.v:150]
INFO: [Synth 8-6155] done synthesizing module 'led' (0#1) [C:/Users/xjh/fpga/TemperatureCipher/src/led/led.v:22]
INFO: [Synth 8-6157] synthesizing module 'LELBC_Test_encrypt' [C:/Users/xjh/fpga/TemperatureCipher/src/LELBC/LELBC_Test_encrypt.v:3]
INFO: [Synth 8-6157] synthesizing module 'LELBC_Test_RF' [C:/Users/xjh/fpga/TemperatureCipher/src/LELBC/LELBC_Test_RF.v:3]
INFO: [Synth 8-6157] synthesizing module 'LELBC_Test_UpdateKey' [C:/Users/xjh/fpga/TemperatureCipher/src/LELBC/LELBC_Test_UpdateKey.v:1]
INFO: [Synth 8-6155] done synthesizing module 'LELBC_Test_UpdateKey' (0#1) [C:/Users/xjh/fpga/TemperatureCipher/src/LELBC/LELBC_Test_UpdateKey.v:1]
INFO: [Synth 8-6155] done synthesizing module 'LELBC_Test_RF' (0#1) [C:/Users/xjh/fpga/TemperatureCipher/src/LELBC/LELBC_Test_RF.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'cnt' does not match port width (5) of module 'LELBC_Test_RF' [C:/Users/xjh/fpga/TemperatureCipher/src/LELBC/LELBC_Test_encrypt.v:36]
INFO: [Synth 8-6155] done synthesizing module 'LELBC_Test_encrypt' (0#1) [C:/Users/xjh/fpga/TemperatureCipher/src/LELBC/LELBC_Test_encrypt.v:3]
INFO: [Synth 8-6157] synthesizing module 'ds18b20_dri' [C:/Users/xjh/fpga/TemperatureCipher/src/ds18b20/ds18b20_dri.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ds18b20_dri' (0#1) [C:/Users/xjh/fpga/TemperatureCipher/src/ds18b20/ds18b20_dri.v:1]
WARNING: [Synth 8-7071] port 'sign' of module 'ds18b20_dri' is unconnected for instance 'ds18b20_dri_inst' [C:/Users/xjh/fpga/TemperatureCipher/src/top.v:122]
WARNING: [Synth 8-7023] instance 'ds18b20_dri_inst' of module 'ds18b20_dri' has 5 connections declared, but only 4 given [C:/Users/xjh/fpga/TemperatureCipher/src/top.v:122]
INFO: [Synth 8-6157] synthesizing module 'uart_send_b8' [C:/Users/xjh/fpga/TemperatureCipher/src/uart/uart_send_b8.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter UART_BPS bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_send' [C:/Users/xjh/fpga/TemperatureCipher/src/uart/uart_send.v:1]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter UART_BPS bound to: 115200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_send' (0#1) [C:/Users/xjh/fpga/TemperatureCipher/src/uart/uart_send.v:1]
WARNING: [Synth 8-7071] port 'en_flag' of module 'uart_send' is unconnected for instance 'uart_send_inst' [C:/Users/xjh/fpga/TemperatureCipher/src/uart/uart_send_b8.v:115]
WARNING: [Synth 8-7071] port 'tx_flag' of module 'uart_send' is unconnected for instance 'uart_send_inst' [C:/Users/xjh/fpga/TemperatureCipher/src/uart/uart_send_b8.v:115]
WARNING: [Synth 8-7071] port 'tx_data' of module 'uart_send' is unconnected for instance 'uart_send_inst' [C:/Users/xjh/fpga/TemperatureCipher/src/uart/uart_send_b8.v:115]
WARNING: [Synth 8-7071] port 'tx_cnt' of module 'uart_send' is unconnected for instance 'uart_send_inst' [C:/Users/xjh/fpga/TemperatureCipher/src/uart/uart_send_b8.v:115]
WARNING: [Synth 8-7023] instance 'uart_send_inst' of module 'uart_send' has 10 connections declared, but only 6 given [C:/Users/xjh/fpga/TemperatureCipher/src/uart/uart_send_b8.v:115]
INFO: [Synth 8-6155] done synthesizing module 'uart_send_b8' (0#1) [C:/Users/xjh/fpga/TemperatureCipher/src/uart/uart_send_b8.v:1]
WARNING: [Synth 8-7071] port 'en_flag' of module 'uart_send_b8' is unconnected for instance 'uart_send_b8_inst' [C:/Users/xjh/fpga/TemperatureCipher/src/top.v:146]
WARNING: [Synth 8-7071] port 'tx_flag' of module 'uart_send_b8' is unconnected for instance 'uart_send_b8_inst' [C:/Users/xjh/fpga/TemperatureCipher/src/top.v:146]
WARNING: [Synth 8-7071] port 'tx_data' of module 'uart_send_b8' is unconnected for instance 'uart_send_b8_inst' [C:/Users/xjh/fpga/TemperatureCipher/src/top.v:146]
WARNING: [Synth 8-7071] port 'tx_cnt' of module 'uart_send_b8' is unconnected for instance 'uart_send_b8_inst' [C:/Users/xjh/fpga/TemperatureCipher/src/top.v:146]
WARNING: [Synth 8-7023] instance 'uart_send_b8_inst' of module 'uart_send_b8' has 10 connections declared, but only 6 given [C:/Users/xjh/fpga/TemperatureCipher/src/top.v:146]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/xjh/fpga/TemperatureCipher/src/top.v:23]
WARNING: [Synth 8-7137] Register wr_data_reg in module ds18b20_dri has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/xjh/fpga/TemperatureCipher/src/ds18b20/ds18b20_dri.v:202]
WARNING: [Synth 8-7137] Register bit_width_reg in module ds18b20_dri has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/xjh/fpga/TemperatureCipher/src/ds18b20/ds18b20_dri.v:253]
WARNING: [Synth 8-7137] Register org_data_reg in module ds18b20_dri has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/xjh/fpga/TemperatureCipher/src/ds18b20/ds18b20_dri.v:285]
WARNING: [Synth 8-7137] Register tempOut_reg in module top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/xjh/fpga/TemperatureCipher/src/top.v:86]
WARNING: [Synth 8-3848] Net UART_RXD_OUT in module/entity top does not have driver. [C:/Users/xjh/fpga/TemperatureCipher/src/top.v:29]
WARNING: [Synth 8-7129] Port cnt[0] in module LELBC_Test_UpdateKey is either unconnected or has no load
WARNING: [Synth 8-7129] Port UART_RXD_OUT in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port JD[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port UART_TXD_IN in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2434.719 ; gain = 508.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2452.645 ; gain = 526.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2452.645 ; gain = 526.086
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2452.645 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/xjh/fpga/TemperatureCipher/vivado/TemperatureCipher.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/xjh/fpga/TemperatureCipher/vivado/TemperatureCipher.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/xjh/fpga/TemperatureCipher/vivado/TemperatureCipher.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2565.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2565.355 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2565.355 ; gain = 638.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2565.355 ; gain = 638.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2565.355 ; gain = 638.797
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'result' [C:/Users/xjh/fpga/TemperatureCipher/src/LELBC/LELBC_Test_encrypt.v:42]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2565.355 ; gain = 638.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   29 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 5     
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input  128 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	  17 Input    4 Bit        Muxes := 17    
	   2 Input    4 Bit        Muxes := 4     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   6 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 41    
	  18 Input    1 Bit        Muxes := 8     
	   7 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 14    
	   6 Input    1 Bit        Muxes := 6     
	   8 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 2     
	  12 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP ds18b20_dri_inst/data20, operation Mode is: A*(B:0x271).
DSP Report: operator ds18b20_dri_inst/data20 is absorbed into DSP ds18b20_dri_inst/data20.
WARNING: [Synth 8-3917] design top has port DP driven by constant 1
WARNING: [Synth 8-7129] Port UART_RXD_OUT in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port JD[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port UART_TXD_IN in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2565.355 ; gain = 638.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ds18b20_dri | A*(B:0x271) | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 2565.355 ; gain = 638.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 2565.355 ; gain = 638.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2565.355 ; gain = 638.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2565.355 ; gain = 638.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2565.355 ; gain = 638.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2565.355 ; gain = 638.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2565.355 ; gain = 638.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2565.355 ; gain = 638.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2565.355 ; gain = 638.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ds18b20_dri | A*B         | 11     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     3|
|2     |CARRY4  |    53|
|3     |DSP48E1 |     1|
|4     |LUT1    |    14|
|5     |LUT2    |   115|
|6     |LUT3    |    97|
|7     |LUT4    |    79|
|8     |LUT5    |    94|
|9     |LUT6    |   220|
|10    |MUXF7   |     9|
|11    |FDCE    |   160|
|12    |FDPE    |     5|
|13    |FDRE    |   152|
|14    |FDSE    |    88|
|15    |LD      |    64|
|16    |IBUF    |     2|
|17    |IOBUF   |     1|
|18    |OBUF    |    17|
|19    |OBUFT   |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2565.355 ; gain = 638.797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2565.355 ; gain = 526.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 2565.355 ; gain = 638.797
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2565.355 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2565.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  LD => LDCE: 64 instances

Synth Design complete | Checksum: 1226e047
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 2565.355 ; gain = 1033.773
INFO: [Common 17-1381] The checkpoint 'C:/Users/xjh/fpga/TemperatureCipher/vivado/TemperatureCipher.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  5 11:24:40 2023...
