-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--A1L520Q is SLWR~reg0 at LCFF_X7_Y6_N17
A1L520Q = DFFEAS(A1L523, GLOBAL(A1L81),  ,  ,  ,  ,  ,  ,  );


--A1L516Q is SLRD~reg0 at LCFF_X1_Y6_N21
A1L516Q = DFFEAS(A1L518, GLOBAL(A1L81),  ,  ,  ,  ,  ,  ,  );


--A1L513Q is SLOE~reg0 at LCFF_X12_Y6_N27
A1L513Q = DFFEAS(A1L514, GLOBAL(A1L81),  ,  ,  ,  ,  ,  ,  );


--A1L40Q is FIFO_ADR[1]~reg0 at LCFF_X7_Y6_N3
A1L40Q = DFFEAS(A1L41, GLOBAL(A1L81),  ,  ,  ,  ,  ,  ,  );


--U1_dffe8a[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[11] at LCFF_X20_Y4_N19
U1_dffe8a[11] = DFFEAS(U1L18, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--U1_dffe8a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[6] at LCFF_X20_Y4_N31
U1_dffe8a[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L517),  ,  ,  , H1_rdptr_g[6],  ,  , VCC);


--Q1_power_modified_counter_values[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6] at LCFF_X20_Y3_N19
Q1_power_modified_counter_values[6] = DFFEAS(Q1_countera6, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] at LCFF_X20_Y3_N29
Q1_power_modified_counter_values[11] = DFFEAS(Q1_countera11, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--H1L57 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~77 at LCCOMB_X20_Y4_N30
H1L57 = Q1_power_modified_counter_values[6] & U1_dffe8a[6] & (Q1_power_modified_counter_values[11] $ !U1_dffe8a[11]) # !Q1_power_modified_counter_values[6] & !U1_dffe8a[6] & (Q1_power_modified_counter_values[11] $ !U1_dffe8a[11]);


--U1_dffe8a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[5] at LCFF_X21_Y4_N17
U1_dffe8a[5] = DFFEAS(U1L10, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--U1_dffe8a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[9] at LCFF_X20_Y4_N17
U1_dffe8a[9] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L517),  ,  ,  , H1_rdptr_g[9],  ,  , VCC);


--Q1_power_modified_counter_values[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9] at LCFF_X20_Y3_N25
Q1_power_modified_counter_values[9] = DFFEAS(Q1_countera9, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5] at LCFF_X20_Y3_N17
Q1_power_modified_counter_values[5] = DFFEAS(Q1_countera5, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--H1L58 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~78 at LCCOMB_X20_Y4_N16
H1L58 = Q1_power_modified_counter_values[5] & U1_dffe8a[5] & (U1_dffe8a[9] $ !Q1_power_modified_counter_values[9]) # !Q1_power_modified_counter_values[5] & !U1_dffe8a[5] & (U1_dffe8a[9] $ !Q1_power_modified_counter_values[9]);


--U1_dffe8a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1] at LCFF_X20_Y5_N17
U1_dffe8a[1] = DFFEAS(U1L4, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--U1_dffe8a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[7] at LCFF_X20_Y4_N15
U1_dffe8a[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L517),  ,  ,  , H1_rdptr_g[7],  ,  , VCC);


--Q1_power_modified_counter_values[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7] at LCFF_X20_Y3_N21
Q1_power_modified_counter_values[7] = DFFEAS(Q1_countera7, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1] at LCFF_X20_Y3_N9
Q1_power_modified_counter_values[1] = DFFEAS(Q1_countera1, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--H1L59 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~79 at LCCOMB_X20_Y4_N14
H1L59 = U1_dffe8a[1] & Q1_power_modified_counter_values[1] & (Q1_power_modified_counter_values[7] $ !U1_dffe8a[7]) # !U1_dffe8a[1] & !Q1_power_modified_counter_values[1] & (Q1_power_modified_counter_values[7] $ !U1_dffe8a[7]);


--U1_dffe8a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[4] at LCFF_X21_Y4_N27
U1_dffe8a[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L517),  ,  ,  , H1_rdptr_g[4],  ,  , VCC);


--U1_dffe8a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[3] at LCFF_X21_Y4_N13
U1_dffe8a[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L517),  ,  ,  , H1_rdptr_g[3],  ,  , VCC);


--Q1_power_modified_counter_values[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3] at LCFF_X20_Y3_N13
Q1_power_modified_counter_values[3] = DFFEAS(Q1_countera3, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4] at LCFF_X20_Y3_N15
Q1_power_modified_counter_values[4] = DFFEAS(Q1_countera4, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--H1L60 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~80 at LCCOMB_X21_Y4_N12
H1L60 = Q1_power_modified_counter_values[3] & U1_dffe8a[3] & (Q1_power_modified_counter_values[4] $ !U1_dffe8a[4]) # !Q1_power_modified_counter_values[3] & !U1_dffe8a[3] & (Q1_power_modified_counter_values[4] $ !U1_dffe8a[4]);


--H1L61 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~81 at LCCOMB_X20_Y4_N24
H1L61 = H1L58 & H1L60 & H1L59 & H1L57;


--U1_dffe8a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[10] at LCFF_X20_Y4_N1
U1_dffe8a[10] = DFFEAS(U1L16, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10] at LCFF_X20_Y3_N27
Q1_power_modified_counter_values[10] = DFFEAS(Q1_countera10, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--U1_dffe8a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[0] at LCFF_X20_Y4_N5
U1_dffe8a[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L517),  ,  ,  , H1_rdptr_g[0],  ,  , VCC);


--Q1_counter_ffa[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|counter_ffa[0] at LCFF_X20_Y3_N7
Q1_counter_ffa[0] = DFFEAS(Q1_countera0, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--H1L62 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~82 at LCCOMB_X20_Y4_N4
H1L62 = Q1_counter_ffa[0] & !U1_dffe8a[0] & (Q1_power_modified_counter_values[10] $ !U1_dffe8a[10]) # !Q1_counter_ffa[0] & U1_dffe8a[0] & (Q1_power_modified_counter_values[10] $ !U1_dffe8a[10]);


--U1_dffe8a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[2] at LCFF_X21_Y4_N5
U1_dffe8a[2] = DFFEAS(U1L6, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--U1_dffe8a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[8] at LCFF_X20_Y4_N9
U1_dffe8a[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L517),  ,  ,  , H1_rdptr_g[8],  ,  , VCC);


--Q1_power_modified_counter_values[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8] at LCFF_X20_Y3_N23
Q1_power_modified_counter_values[8] = DFFEAS(Q1_countera8, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--Q1_power_modified_counter_values[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2] at LCFF_X20_Y3_N11
Q1_power_modified_counter_values[2] = DFFEAS(Q1_countera2, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--H1L63 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~83 at LCCOMB_X20_Y4_N8
H1L63 = Q1_power_modified_counter_values[2] & U1_dffe8a[2] & (U1_dffe8a[8] $ !Q1_power_modified_counter_values[8]) # !Q1_power_modified_counter_values[2] & !U1_dffe8a[2] & (U1_dffe8a[8] $ !Q1_power_modified_counter_values[8]);


--H1L56 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~0 at LCCOMB_X20_Y4_N6
H1L56 = !H1L62 # !H1L63 # !H1L61;


--LED_sync is LED_sync at LCFF_X21_Y6_N29
LED_sync = DFFEAS(A1L529, !BCLK,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[8] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] at LCFF_X19_Y7_N23
LB1_safe_q[8] = DFFEAS(LB1_counter_comb_bita8, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[2] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] at LCFF_X19_Y7_N11
LB1_safe_q[2] = DFFEAS(LB1_counter_comb_bita2, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[16] is I_PWM_accumulator[16] at LCFF_X27_Y5_N17
I_PWM_accumulator[16] = DFFEAS(A1L217, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[16] is Q_PWM_accumulator[16] at LCFF_X25_Y4_N17
Q_PWM_accumulator[16] = DFFEAS(A1L397, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--B1_outbit_o is I2SAudioOut:I2SAO|outbit_o at LCFF_X17_Y7_N17
B1_outbit_o = DFFEAS(B1L90, !GLOBAL(LB1L33),  ,  , B1L91,  ,  ,  ,  );


--DFS0 is DFS0 at LCFF_X24_Y8_N3
DFS0 = DFFEAS(A1L868, GLOBAL(LB1L40),  ,  , A1L869,  ,  ,  ,  );


--DFS1 is DFS1 at LCFF_X24_Y8_N21
DFS1 = DFFEAS(A1L870, GLOBAL(LB1L40),  ,  , A1L869,  ,  ,  ,  );


--state_FX.1001 is state_FX.1001 at LCFF_X8_Y6_N7
state_FX.1001 = DFFEAS(A1L530, GLOBAL(A1L81),  ,  ,  ,  ,  ,  ,  );


--A1L521 is Select~5848 at LCCOMB_X8_Y6_N2
A1L521 = FLAGC & state_FX.1001;


--state_FX.1010 is state_FX.1010 at LCFF_X8_Y6_N5
state_FX.1010 = DFFEAS(A1L928, GLOBAL(A1L81),  ,  ,  ,  ,  ,  ,  );


--state_FX.0000 is state_FX.0000 at LCFF_X7_Y6_N9
state_FX.0000 = DFFEAS(A1L915, GLOBAL(A1L81),  ,  ,  ,  ,  ,  ,  );


--state_FX.0110 is state_FX.0110 at LCFF_X12_Y6_N29
state_FX.0110 = DFFEAS(A1L532, GLOBAL(A1L81),  ,  ,  ,  ,  ,  ,  );


--A1L522 is Select~5849 at LCCOMB_X7_Y6_N28
A1L522 = !state_FX.0110 & (state_FX.1001 # state_FX.1010 # !state_FX.0000);


--syncd_write_used[10] is syncd_write_used[10] at LCFF_X9_Y7_N21
syncd_write_used[10] = DFFEAS(A1L1039, GLOBAL(A1L81),  ,  ,  ,  ,  ,  ,  );


--A1L931 is state_FX~75 at LCCOMB_X7_Y6_N12
A1L931 = syncd_write_used[10] & state_FX.0110;


--A1L523 is Select~5850 at LCCOMB_X7_Y6_N16
A1L523 = !A1L521 & (A1L931 # A1L522 # A1L520Q);


--state_FX.0100 is state_FX.0100 at LCFF_X7_Y6_N21
state_FX.0100 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L81),  ,  ,  , state_FX.0011,  ,  , VCC);


--state_FX.0011 is state_FX.0011 at LCFF_X12_Y6_N9
state_FX.0011 = DFFEAS(A1L932, GLOBAL(A1L81),  ,  ,  ,  ,  ,  ,  );


--A1L524 is Select~5851 at LCCOMB_X7_Y6_N4
A1L524 = !state_FX.0011 & A1L516Q;


--A1L525 is Select~5852 at LCCOMB_X7_Y6_N0
A1L525 = state_FX.0100 # A1L524 # state_FX.0110 # !state_FX.0000;


--state_FX.0101 is state_FX.0101 at LCFF_X12_Y6_N1
state_FX.0101 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L81),  ,  ,  , state_FX.0100,  ,  , VCC);


--A1L526 is Select~5853 at LCCOMB_X12_Y6_N0
A1L526 = state_FX.0101 # !state_FX.0000;


--state_FX.0010 is state_FX.0010 at LCFF_X12_Y6_N7
state_FX.0010 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L81),  ,  ,  , state_FX.0001,  ,  , VCC);


--A1L527 is Select~5854 at LCCOMB_X12_Y6_N4
A1L527 = state_FX.0010 & !FLAGA & (A1L513Q) # !state_FX.0010 & (A1L526 # A1L513Q);


--A1L528 is Select~5855 at LCCOMB_X7_Y6_N26
A1L528 = state_FX.0110 & (syncd_write_used[10] # A1L40Q) # !state_FX.0110 & state_FX.0000 & (A1L40Q);


--H1_rdptr_g[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[11] at LCFF_X19_Y5_N13
H1_rdptr_g[11] = DFFEAS(H1L54, BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[6] at LCFF_X19_Y5_N27
H1_rdptr_g[6] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  , H1_valid_rdreq, K1_power_modified_counter_values[6],  ,  , VCC);


--Q1_parity_ff is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity_ff at LCFF_X19_Y3_N15
Q1_parity_ff = DFFEAS(Q1L40, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--Q1_parity is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity at LCCOMB_X20_Y3_N4
Q1_parity = Q1_parity_ff & H1L64 & VCC # !Q1_parity_ff & !H1L64;

--Q1L41 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity~COUT at LCCOMB_X20_Y3_N4
Q1L41 = CARRY(!Q1_parity_ff & !H1L64);


--Q1_countera0 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera0 at LCCOMB_X20_Y3_N6
Q1_countera0 = H1L64 & (Q1_counter_ffa[0] # GND) # !H1L64 & (Q1L41 $ (GND # !Q1_counter_ffa[0]));

--Q1L15 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera0~COUT at LCCOMB_X20_Y3_N6
Q1L15 = CARRY(H1L64 # !Q1L41);


--Q1_countera1 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera1 at LCCOMB_X20_Y3_N8
Q1_countera1 = Q1L15 & (Q1_power_modified_counter_values[1] & VCC) # !Q1L15 & (Q1_counter_ffa[0] $ (!Q1_power_modified_counter_values[1] & VCC));

--Q1L17 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera1~COUT at LCCOMB_X20_Y3_N8
Q1L17 = CARRY(Q1_counter_ffa[0] & !Q1L15);


--Q1_countera2 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera2 at LCCOMB_X20_Y3_N10
Q1_countera2 = Q1L17 & (Q1_power_modified_counter_values[1] $ (Q1_power_modified_counter_values[2] & VCC)) # !Q1L17 & (Q1_power_modified_counter_values[2] # GND);

--Q1L19 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera2~COUT at LCCOMB_X20_Y3_N10
Q1L19 = CARRY(Q1_power_modified_counter_values[1] # !Q1L17);


--Q1_countera3 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera3 at LCCOMB_X20_Y3_N12
Q1_countera3 = Q1L19 & (Q1_power_modified_counter_values[3] & VCC) # !Q1L19 & (Q1_power_modified_counter_values[2] $ (Q1_power_modified_counter_values[3] # GND));

--Q1L21 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera3~COUT at LCCOMB_X20_Y3_N12
Q1L21 = CARRY(!Q1_power_modified_counter_values[2] & !Q1L19);


--Q1_countera4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera4 at LCCOMB_X20_Y3_N14
Q1_countera4 = Q1L21 & (Q1_power_modified_counter_values[3] $ (Q1_power_modified_counter_values[4] & VCC)) # !Q1L21 & (Q1_power_modified_counter_values[4] # GND);

--Q1L23 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera4~COUT at LCCOMB_X20_Y3_N14
Q1L23 = CARRY(Q1_power_modified_counter_values[3] # !Q1L21);


--Q1_countera5 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera5 at LCCOMB_X20_Y3_N16
Q1_countera5 = Q1L23 & Q1_power_modified_counter_values[5] & (VCC) # !Q1L23 & (Q1_power_modified_counter_values[4] $ (Q1_power_modified_counter_values[5] # GND));

--Q1L25 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera5~COUT at LCCOMB_X20_Y3_N16
Q1L25 = CARRY(!Q1_power_modified_counter_values[4] & !Q1L23);


--Q1_countera6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera6 at LCCOMB_X20_Y3_N18
Q1_countera6 = Q1L25 & (Q1_power_modified_counter_values[5] $ (Q1_power_modified_counter_values[6] & VCC)) # !Q1L25 & (Q1_power_modified_counter_values[6] # GND);

--Q1L27 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera6~COUT at LCCOMB_X20_Y3_N18
Q1L27 = CARRY(Q1_power_modified_counter_values[5] # !Q1L25);


--Q1_countera7 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera7 at LCCOMB_X20_Y3_N20
Q1_countera7 = Q1L27 & Q1_power_modified_counter_values[7] & (VCC) # !Q1L27 & (Q1_power_modified_counter_values[6] $ (Q1_power_modified_counter_values[7] # GND));

--Q1L29 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera7~COUT at LCCOMB_X20_Y3_N20
Q1L29 = CARRY(!Q1_power_modified_counter_values[6] & !Q1L27);


--Q1_countera8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera8 at LCCOMB_X20_Y3_N22
Q1_countera8 = Q1L29 & (Q1_power_modified_counter_values[7] $ (Q1_power_modified_counter_values[8] & VCC)) # !Q1L29 & (Q1_power_modified_counter_values[8] # GND);

--Q1L31 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera8~COUT at LCCOMB_X20_Y3_N22
Q1L31 = CARRY(Q1_power_modified_counter_values[7] # !Q1L29);


--Q1_countera9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera9 at LCCOMB_X20_Y3_N24
Q1_countera9 = Q1L31 & Q1_power_modified_counter_values[9] & (VCC) # !Q1L31 & (Q1_power_modified_counter_values[8] $ (Q1_power_modified_counter_values[9] # GND));

--Q1L33 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera9~COUT at LCCOMB_X20_Y3_N24
Q1L33 = CARRY(!Q1_power_modified_counter_values[8] & !Q1L31);


--Q1_countera10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera10 at LCCOMB_X20_Y3_N26
Q1_countera10 = Q1L33 & (Q1_power_modified_counter_values[9] $ (Q1_power_modified_counter_values[10] & VCC)) # !Q1L33 & (Q1_power_modified_counter_values[10] # GND);

--Q1L35 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera10~COUT at LCCOMB_X20_Y3_N26
Q1L35 = CARRY(Q1_power_modified_counter_values[9] # !Q1L33);


--Q1_countera11 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera11 at LCCOMB_X20_Y3_N28
Q1_countera11 = Q1_power_modified_counter_values[11] $ !Q1L35;


--H1_rdptr_g[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[5] at LCFF_X24_Y5_N15
H1_rdptr_g[5] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  , H1_valid_rdreq, K1_power_modified_counter_values[5],  ,  , VCC);


--H1_rdptr_g[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[9] at LCFF_X19_Y5_N19
H1_rdptr_g[9] = DFFEAS(H1L50, BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[1] at LCFF_X19_Y5_N25
H1_rdptr_g[1] = DFFEAS(H1L38, BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[7] at LCFF_X21_Y5_N17
H1_rdptr_g[7] = DFFEAS(H1L46, BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[4] at LCFF_X21_Y5_N23
H1_rdptr_g[4] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  , H1_valid_rdreq, K1_power_modified_counter_values[4],  ,  , VCC);


--H1_rdptr_g[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[3] at LCFF_X21_Y5_N9
H1_rdptr_g[3] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  , H1_valid_rdreq, K1_power_modified_counter_values[3],  ,  , VCC);


--H1_rdptr_g[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[10] at LCFF_X19_Y5_N31
H1_rdptr_g[10] = DFFEAS(H1L52, BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[0] at LCFF_X19_Y5_N11
H1_rdptr_g[0] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  , H1_valid_rdreq, K1_power_modified_counter_values[0],  ,  , VCC);


--H1_rdptr_g[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[2] at LCFF_X24_Y3_N25
H1_rdptr_g[2] = DFFEAS(H1L40, BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--H1_rdptr_g[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[8] at LCFF_X19_Y5_N29
H1_rdptr_g[8] = DFFEAS(H1L48, BCLK,  ,  , H1_valid_rdreq,  ,  ,  ,  );


--state_PWM.00000 is state_PWM.00000 at LCFF_X22_Y7_N11
state_PWM.00000 = DFFEAS(A1L535, !BCLK,  ,  ,  ,  ,  ,  ,  );


--state_PWM.00100 is state_PWM.00100 at LCFF_X21_Y6_N25
state_PWM.00100 = DFFEAS(A1L950, !BCLK,  ,  ,  ,  ,  ,  ,  );


--S1_q_a[13] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] at M4K_X23_Y4
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[13]_PORT_A_data_in = VCC;
S1_q_a[13]_PORT_A_data_in_reg = DFFE(S1_q_a[13]_PORT_A_data_in, S1_q_a[13]_clock_0, , , S1_q_a[13]_clock_enable_0);
S1_q_a[13]_PORT_B_data_in = Rx_register[13];
S1_q_a[13]_PORT_B_data_in_reg = DFFE(S1_q_a[13]_PORT_B_data_in, S1_q_a[13]_clock_1, , , );
S1_q_a[13]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[13]_PORT_A_address_reg = DFFE(S1_q_a[13]_PORT_A_address, S1_q_a[13]_clock_0, , , S1_q_a[13]_clock_enable_0);
S1_q_a[13]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[13]_PORT_B_address_reg = DFFE(S1_q_a[13]_PORT_B_address, S1_q_a[13]_clock_1, , , );
S1_q_a[13]_PORT_A_write_enable = GND;
S1_q_a[13]_PORT_A_write_enable_reg = DFFE(S1_q_a[13]_PORT_A_write_enable, S1_q_a[13]_clock_0, , , S1_q_a[13]_clock_enable_0);
S1_q_a[13]_PORT_B_write_enable = H1L56;
S1_q_a[13]_PORT_B_write_enable_reg = DFFE(S1_q_a[13]_PORT_B_write_enable, S1_q_a[13]_clock_1, , , );
S1_q_a[13]_clock_0 = BCLK;
S1_q_a[13]_clock_1 = GLOBAL(A1L517);
S1_q_a[13]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[13]_PORT_A_data_out = MEMORY(S1_q_a[13]_PORT_A_data_in_reg, S1_q_a[13]_PORT_B_data_in_reg, S1_q_a[13]_PORT_A_address_reg, S1_q_a[13]_PORT_B_address_reg, S1_q_a[13]_PORT_A_write_enable_reg, S1_q_a[13]_PORT_B_write_enable_reg, , , S1_q_a[13]_clock_0, S1_q_a[13]_clock_1, S1_q_a[13]_clock_enable_0, , , );
S1_q_a[13]_PORT_A_data_out_reg = DFFE(S1_q_a[13]_PORT_A_data_out, S1_q_a[13]_clock_0, , , S1_q_a[13]_clock_enable_0);
S1_q_a[13] = S1_q_a[13]_PORT_A_data_out_reg[0];


--S1_q_a[12] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] at M4K_X23_Y3
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[12]_PORT_A_data_in = VCC;
S1_q_a[12]_PORT_A_data_in_reg = DFFE(S1_q_a[12]_PORT_A_data_in, S1_q_a[12]_clock_0, , , S1_q_a[12]_clock_enable_0);
S1_q_a[12]_PORT_B_data_in = Rx_register[12];
S1_q_a[12]_PORT_B_data_in_reg = DFFE(S1_q_a[12]_PORT_B_data_in, S1_q_a[12]_clock_1, , , );
S1_q_a[12]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[12]_PORT_A_address_reg = DFFE(S1_q_a[12]_PORT_A_address, S1_q_a[12]_clock_0, , , S1_q_a[12]_clock_enable_0);
S1_q_a[12]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[12]_PORT_B_address_reg = DFFE(S1_q_a[12]_PORT_B_address, S1_q_a[12]_clock_1, , , );
S1_q_a[12]_PORT_A_write_enable = GND;
S1_q_a[12]_PORT_A_write_enable_reg = DFFE(S1_q_a[12]_PORT_A_write_enable, S1_q_a[12]_clock_0, , , S1_q_a[12]_clock_enable_0);
S1_q_a[12]_PORT_B_write_enable = H1L56;
S1_q_a[12]_PORT_B_write_enable_reg = DFFE(S1_q_a[12]_PORT_B_write_enable, S1_q_a[12]_clock_1, , , );
S1_q_a[12]_clock_0 = BCLK;
S1_q_a[12]_clock_1 = GLOBAL(A1L517);
S1_q_a[12]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[12]_PORT_A_data_out = MEMORY(S1_q_a[12]_PORT_A_data_in_reg, S1_q_a[12]_PORT_B_data_in_reg, S1_q_a[12]_PORT_A_address_reg, S1_q_a[12]_PORT_B_address_reg, S1_q_a[12]_PORT_A_write_enable_reg, S1_q_a[12]_PORT_B_write_enable_reg, , , S1_q_a[12]_clock_0, S1_q_a[12]_clock_1, S1_q_a[12]_clock_enable_0, , , );
S1_q_a[12]_PORT_A_data_out_reg = DFFE(S1_q_a[12]_PORT_A_data_out, S1_q_a[12]_clock_0, , , S1_q_a[12]_clock_enable_0);
S1_q_a[12] = S1_q_a[12]_PORT_A_data_out_reg[0];


--S1_q_a[14] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] at M4K_X23_Y8
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[14]_PORT_A_data_in = VCC;
S1_q_a[14]_PORT_A_data_in_reg = DFFE(S1_q_a[14]_PORT_A_data_in, S1_q_a[14]_clock_0, , , S1_q_a[14]_clock_enable_0);
S1_q_a[14]_PORT_B_data_in = Rx_register[14];
S1_q_a[14]_PORT_B_data_in_reg = DFFE(S1_q_a[14]_PORT_B_data_in, S1_q_a[14]_clock_1, , , );
S1_q_a[14]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[14]_PORT_A_address_reg = DFFE(S1_q_a[14]_PORT_A_address, S1_q_a[14]_clock_0, , , S1_q_a[14]_clock_enable_0);
S1_q_a[14]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[14]_PORT_B_address_reg = DFFE(S1_q_a[14]_PORT_B_address, S1_q_a[14]_clock_1, , , );
S1_q_a[14]_PORT_A_write_enable = GND;
S1_q_a[14]_PORT_A_write_enable_reg = DFFE(S1_q_a[14]_PORT_A_write_enable, S1_q_a[14]_clock_0, , , S1_q_a[14]_clock_enable_0);
S1_q_a[14]_PORT_B_write_enable = H1L56;
S1_q_a[14]_PORT_B_write_enable_reg = DFFE(S1_q_a[14]_PORT_B_write_enable, S1_q_a[14]_clock_1, , , );
S1_q_a[14]_clock_0 = BCLK;
S1_q_a[14]_clock_1 = GLOBAL(A1L517);
S1_q_a[14]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[14]_PORT_A_data_out = MEMORY(S1_q_a[14]_PORT_A_data_in_reg, S1_q_a[14]_PORT_B_data_in_reg, S1_q_a[14]_PORT_A_address_reg, S1_q_a[14]_PORT_B_address_reg, S1_q_a[14]_PORT_A_write_enable_reg, S1_q_a[14]_PORT_B_write_enable_reg, , , S1_q_a[14]_clock_0, S1_q_a[14]_clock_1, S1_q_a[14]_clock_enable_0, , , );
S1_q_a[14]_PORT_A_data_out_reg = DFFE(S1_q_a[14]_PORT_A_data_out, S1_q_a[14]_clock_0, , , S1_q_a[14]_clock_enable_0);
S1_q_a[14] = S1_q_a[14]_PORT_A_data_out_reg[0];


--S1_q_a[15] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] at M4K_X23_Y7
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[15]_PORT_A_data_in = VCC;
S1_q_a[15]_PORT_A_data_in_reg = DFFE(S1_q_a[15]_PORT_A_data_in, S1_q_a[15]_clock_0, , , S1_q_a[15]_clock_enable_0);
S1_q_a[15]_PORT_B_data_in = Rx_register[15];
S1_q_a[15]_PORT_B_data_in_reg = DFFE(S1_q_a[15]_PORT_B_data_in, S1_q_a[15]_clock_1, , , );
S1_q_a[15]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[15]_PORT_A_address_reg = DFFE(S1_q_a[15]_PORT_A_address, S1_q_a[15]_clock_0, , , S1_q_a[15]_clock_enable_0);
S1_q_a[15]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[15]_PORT_B_address_reg = DFFE(S1_q_a[15]_PORT_B_address, S1_q_a[15]_clock_1, , , );
S1_q_a[15]_PORT_A_write_enable = GND;
S1_q_a[15]_PORT_A_write_enable_reg = DFFE(S1_q_a[15]_PORT_A_write_enable, S1_q_a[15]_clock_0, , , S1_q_a[15]_clock_enable_0);
S1_q_a[15]_PORT_B_write_enable = H1L56;
S1_q_a[15]_PORT_B_write_enable_reg = DFFE(S1_q_a[15]_PORT_B_write_enable, S1_q_a[15]_clock_1, , , );
S1_q_a[15]_clock_0 = BCLK;
S1_q_a[15]_clock_1 = GLOBAL(A1L517);
S1_q_a[15]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[15]_PORT_A_data_out = MEMORY(S1_q_a[15]_PORT_A_data_in_reg, S1_q_a[15]_PORT_B_data_in_reg, S1_q_a[15]_PORT_A_address_reg, S1_q_a[15]_PORT_B_address_reg, S1_q_a[15]_PORT_A_write_enable_reg, S1_q_a[15]_PORT_B_write_enable_reg, , , S1_q_a[15]_clock_0, S1_q_a[15]_clock_1, S1_q_a[15]_clock_enable_0, , , );
S1_q_a[15]_PORT_A_data_out_reg = DFFE(S1_q_a[15]_PORT_A_data_out, S1_q_a[15]_clock_0, , , S1_q_a[15]_clock_enable_0);
S1_q_a[15] = S1_q_a[15]_PORT_A_data_out_reg[0];


--A1L874 is rtl~356 at LCCOMB_X22_Y7_N28
A1L874 = S1_q_a[14] & !S1_q_a[15];


--S1_q_a[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] at M4K_X23_Y11
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[11]_PORT_A_data_in = VCC;
S1_q_a[11]_PORT_A_data_in_reg = DFFE(S1_q_a[11]_PORT_A_data_in, S1_q_a[11]_clock_0, , , S1_q_a[11]_clock_enable_0);
S1_q_a[11]_PORT_B_data_in = Rx_register[11];
S1_q_a[11]_PORT_B_data_in_reg = DFFE(S1_q_a[11]_PORT_B_data_in, S1_q_a[11]_clock_1, , , );
S1_q_a[11]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[11]_PORT_A_address_reg = DFFE(S1_q_a[11]_PORT_A_address, S1_q_a[11]_clock_0, , , S1_q_a[11]_clock_enable_0);
S1_q_a[11]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[11]_PORT_B_address_reg = DFFE(S1_q_a[11]_PORT_B_address, S1_q_a[11]_clock_1, , , );
S1_q_a[11]_PORT_A_write_enable = GND;
S1_q_a[11]_PORT_A_write_enable_reg = DFFE(S1_q_a[11]_PORT_A_write_enable, S1_q_a[11]_clock_0, , , S1_q_a[11]_clock_enable_0);
S1_q_a[11]_PORT_B_write_enable = H1L56;
S1_q_a[11]_PORT_B_write_enable_reg = DFFE(S1_q_a[11]_PORT_B_write_enable, S1_q_a[11]_clock_1, , , );
S1_q_a[11]_clock_0 = BCLK;
S1_q_a[11]_clock_1 = GLOBAL(A1L517);
S1_q_a[11]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[11]_PORT_A_data_out = MEMORY(S1_q_a[11]_PORT_A_data_in_reg, S1_q_a[11]_PORT_B_data_in_reg, S1_q_a[11]_PORT_A_address_reg, S1_q_a[11]_PORT_B_address_reg, S1_q_a[11]_PORT_A_write_enable_reg, S1_q_a[11]_PORT_B_write_enable_reg, , , S1_q_a[11]_clock_0, S1_q_a[11]_clock_1, S1_q_a[11]_clock_enable_0, , , );
S1_q_a[11]_PORT_A_data_out_reg = DFFE(S1_q_a[11]_PORT_A_data_out, S1_q_a[11]_clock_0, , , S1_q_a[11]_clock_enable_0);
S1_q_a[11] = S1_q_a[11]_PORT_A_data_out_reg[0];


--S1_q_a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] at M4K_X23_Y9
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[10]_PORT_A_data_in = VCC;
S1_q_a[10]_PORT_A_data_in_reg = DFFE(S1_q_a[10]_PORT_A_data_in, S1_q_a[10]_clock_0, , , S1_q_a[10]_clock_enable_0);
S1_q_a[10]_PORT_B_data_in = Rx_register[10];
S1_q_a[10]_PORT_B_data_in_reg = DFFE(S1_q_a[10]_PORT_B_data_in, S1_q_a[10]_clock_1, , , );
S1_q_a[10]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[10]_PORT_A_address_reg = DFFE(S1_q_a[10]_PORT_A_address, S1_q_a[10]_clock_0, , , S1_q_a[10]_clock_enable_0);
S1_q_a[10]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[10]_PORT_B_address_reg = DFFE(S1_q_a[10]_PORT_B_address, S1_q_a[10]_clock_1, , , );
S1_q_a[10]_PORT_A_write_enable = GND;
S1_q_a[10]_PORT_A_write_enable_reg = DFFE(S1_q_a[10]_PORT_A_write_enable, S1_q_a[10]_clock_0, , , S1_q_a[10]_clock_enable_0);
S1_q_a[10]_PORT_B_write_enable = H1L56;
S1_q_a[10]_PORT_B_write_enable_reg = DFFE(S1_q_a[10]_PORT_B_write_enable, S1_q_a[10]_clock_1, , , );
S1_q_a[10]_clock_0 = BCLK;
S1_q_a[10]_clock_1 = GLOBAL(A1L517);
S1_q_a[10]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[10]_PORT_A_data_out = MEMORY(S1_q_a[10]_PORT_A_data_in_reg, S1_q_a[10]_PORT_B_data_in_reg, S1_q_a[10]_PORT_A_address_reg, S1_q_a[10]_PORT_B_address_reg, S1_q_a[10]_PORT_A_write_enable_reg, S1_q_a[10]_PORT_B_write_enable_reg, , , S1_q_a[10]_clock_0, S1_q_a[10]_clock_1, S1_q_a[10]_clock_enable_0, , , );
S1_q_a[10]_PORT_A_data_out_reg = DFFE(S1_q_a[10]_PORT_A_data_out, S1_q_a[10]_clock_0, , , S1_q_a[10]_clock_enable_0);
S1_q_a[10] = S1_q_a[10]_PORT_A_data_out_reg[0];


--S1_q_a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9] at M4K_X23_Y5
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[9]_PORT_A_data_in = VCC;
S1_q_a[9]_PORT_A_data_in_reg = DFFE(S1_q_a[9]_PORT_A_data_in, S1_q_a[9]_clock_0, , , S1_q_a[9]_clock_enable_0);
S1_q_a[9]_PORT_B_data_in = Rx_register[9];
S1_q_a[9]_PORT_B_data_in_reg = DFFE(S1_q_a[9]_PORT_B_data_in, S1_q_a[9]_clock_1, , , );
S1_q_a[9]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[9]_PORT_A_address_reg = DFFE(S1_q_a[9]_PORT_A_address, S1_q_a[9]_clock_0, , , S1_q_a[9]_clock_enable_0);
S1_q_a[9]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[9]_PORT_B_address_reg = DFFE(S1_q_a[9]_PORT_B_address, S1_q_a[9]_clock_1, , , );
S1_q_a[9]_PORT_A_write_enable = GND;
S1_q_a[9]_PORT_A_write_enable_reg = DFFE(S1_q_a[9]_PORT_A_write_enable, S1_q_a[9]_clock_0, , , S1_q_a[9]_clock_enable_0);
S1_q_a[9]_PORT_B_write_enable = H1L56;
S1_q_a[9]_PORT_B_write_enable_reg = DFFE(S1_q_a[9]_PORT_B_write_enable, S1_q_a[9]_clock_1, , , );
S1_q_a[9]_clock_0 = BCLK;
S1_q_a[9]_clock_1 = GLOBAL(A1L517);
S1_q_a[9]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[9]_PORT_A_data_out = MEMORY(S1_q_a[9]_PORT_A_data_in_reg, S1_q_a[9]_PORT_B_data_in_reg, S1_q_a[9]_PORT_A_address_reg, S1_q_a[9]_PORT_B_address_reg, S1_q_a[9]_PORT_A_write_enable_reg, S1_q_a[9]_PORT_B_write_enable_reg, , , S1_q_a[9]_clock_0, S1_q_a[9]_clock_1, S1_q_a[9]_clock_enable_0, , , );
S1_q_a[9]_PORT_A_data_out_reg = DFFE(S1_q_a[9]_PORT_A_data_out, S1_q_a[9]_clock_0, , , S1_q_a[9]_clock_enable_0);
S1_q_a[9] = S1_q_a[9]_PORT_A_data_out_reg[0];


--S1_q_a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8] at M4K_X23_Y6
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[8]_PORT_A_data_in = VCC;
S1_q_a[8]_PORT_A_data_in_reg = DFFE(S1_q_a[8]_PORT_A_data_in, S1_q_a[8]_clock_0, , , S1_q_a[8]_clock_enable_0);
S1_q_a[8]_PORT_B_data_in = Rx_register[8];
S1_q_a[8]_PORT_B_data_in_reg = DFFE(S1_q_a[8]_PORT_B_data_in, S1_q_a[8]_clock_1, , , );
S1_q_a[8]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[8]_PORT_A_address_reg = DFFE(S1_q_a[8]_PORT_A_address, S1_q_a[8]_clock_0, , , S1_q_a[8]_clock_enable_0);
S1_q_a[8]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[8]_PORT_B_address_reg = DFFE(S1_q_a[8]_PORT_B_address, S1_q_a[8]_clock_1, , , );
S1_q_a[8]_PORT_A_write_enable = GND;
S1_q_a[8]_PORT_A_write_enable_reg = DFFE(S1_q_a[8]_PORT_A_write_enable, S1_q_a[8]_clock_0, , , S1_q_a[8]_clock_enable_0);
S1_q_a[8]_PORT_B_write_enable = H1L56;
S1_q_a[8]_PORT_B_write_enable_reg = DFFE(S1_q_a[8]_PORT_B_write_enable, S1_q_a[8]_clock_1, , , );
S1_q_a[8]_clock_0 = BCLK;
S1_q_a[8]_clock_1 = GLOBAL(A1L517);
S1_q_a[8]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[8]_PORT_A_data_out = MEMORY(S1_q_a[8]_PORT_A_data_in_reg, S1_q_a[8]_PORT_B_data_in_reg, S1_q_a[8]_PORT_A_address_reg, S1_q_a[8]_PORT_B_address_reg, S1_q_a[8]_PORT_A_write_enable_reg, S1_q_a[8]_PORT_B_write_enable_reg, , , S1_q_a[8]_clock_0, S1_q_a[8]_clock_1, S1_q_a[8]_clock_enable_0, , , );
S1_q_a[8]_PORT_A_data_out_reg = DFFE(S1_q_a[8]_PORT_A_data_out, S1_q_a[8]_clock_0, , , S1_q_a[8]_clock_enable_0);
S1_q_a[8] = S1_q_a[8]_PORT_A_data_out_reg[0];


--A1L875 is rtl~357 at LCCOMB_X22_Y7_N16
A1L875 = S1_q_a[10] & S1_q_a[8] & S1_q_a[11] & S1_q_a[9];


--A1L876 is rtl~358 at LCCOMB_X22_Y7_N30
A1L876 = S1_q_a[12] & A1L874 & A1L875 & S1_q_a[13];


--A1L529 is Select~5856 at LCCOMB_X21_Y6_N28
A1L529 = state_PWM.00100 & (A1L876 $ (LED_sync)) # !state_PWM.00100 & (state_PWM.00000 & LED_sync);


--LB1_safe_q[7] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[7] at LCFF_X19_Y7_N21
LB1_safe_q[7] = DFFEAS(LB1_counter_comb_bita7, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[6] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[6] at LCFF_X19_Y7_N19
LB1_safe_q[6] = DFFEAS(LB1_counter_comb_bita6, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[5] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[5] at LCFF_X19_Y7_N17
LB1_safe_q[5] = DFFEAS(LB1_counter_comb_bita5, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[4] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[4] at LCFF_X19_Y7_N15
LB1_safe_q[4] = DFFEAS(LB1_counter_comb_bita4, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[3] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[3] at LCFF_X19_Y7_N13
LB1_safe_q[3] = DFFEAS(LB1_counter_comb_bita3, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[1] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[1] at LCFF_X19_Y7_N9
LB1_safe_q[1] = DFFEAS(LB1_counter_comb_bita1, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_safe_q[0] is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[0] at LCFF_X19_Y7_N7
LB1_safe_q[0] = DFFEAS(LB1_counter_comb_bita0, CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--LB1_counter_comb_bita0 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita0 at LCCOMB_X19_Y7_N6
LB1_counter_comb_bita0 = LB1_safe_q[0] $ VCC;

--LB1L2 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita0~COUT at LCCOMB_X19_Y7_N6
LB1L2 = CARRY(LB1_safe_q[0]);


--LB1_counter_comb_bita1 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita1 at LCCOMB_X19_Y7_N8
LB1_counter_comb_bita1 = LB1_safe_q[1] & !LB1L2 # !LB1_safe_q[1] & (LB1L2 # GND);

--LB1L4 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita1~COUT at LCCOMB_X19_Y7_N8
LB1L4 = CARRY(!LB1L2 # !LB1_safe_q[1]);


--LB1_counter_comb_bita2 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita2 at LCCOMB_X19_Y7_N10
LB1_counter_comb_bita2 = LB1_safe_q[2] & (LB1L4 $ GND) # !LB1_safe_q[2] & !LB1L4 & VCC;

--LB1L6 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita2~COUT at LCCOMB_X19_Y7_N10
LB1L6 = CARRY(LB1_safe_q[2] & !LB1L4);


--LB1_counter_comb_bita3 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita3 at LCCOMB_X19_Y7_N12
LB1_counter_comb_bita3 = LB1_safe_q[3] & !LB1L6 # !LB1_safe_q[3] & (LB1L6 # GND);

--LB1L8 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita3~COUT at LCCOMB_X19_Y7_N12
LB1L8 = CARRY(!LB1L6 # !LB1_safe_q[3]);


--LB1_counter_comb_bita4 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita4 at LCCOMB_X19_Y7_N14
LB1_counter_comb_bita4 = LB1_safe_q[4] & (LB1L8 $ GND) # !LB1_safe_q[4] & !LB1L8 & VCC;

--LB1L10 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita4~COUT at LCCOMB_X19_Y7_N14
LB1L10 = CARRY(LB1_safe_q[4] & !LB1L8);


--LB1_counter_comb_bita5 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita5 at LCCOMB_X19_Y7_N16
LB1_counter_comb_bita5 = LB1_safe_q[5] & !LB1L10 # !LB1_safe_q[5] & (LB1L10 # GND);

--LB1L12 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita5~COUT at LCCOMB_X19_Y7_N16
LB1L12 = CARRY(!LB1L10 # !LB1_safe_q[5]);


--LB1_counter_comb_bita6 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita6 at LCCOMB_X19_Y7_N18
LB1_counter_comb_bita6 = LB1_safe_q[6] & (LB1L12 $ GND) # !LB1_safe_q[6] & !LB1L12 & VCC;

--LB1L14 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita6~COUT at LCCOMB_X19_Y7_N18
LB1L14 = CARRY(LB1_safe_q[6] & !LB1L12);


--LB1_counter_comb_bita7 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita7 at LCCOMB_X19_Y7_N20
LB1_counter_comb_bita7 = LB1_safe_q[7] & !LB1L14 # !LB1_safe_q[7] & (LB1L14 # GND);

--LB1L16 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita7~COUT at LCCOMB_X19_Y7_N20
LB1L16 = CARRY(!LB1L14 # !LB1_safe_q[7]);


--LB1_counter_comb_bita8 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|counter_comb_bita8 at LCCOMB_X19_Y7_N22
LB1_counter_comb_bita8 = LB1_safe_q[8] $ !LB1L16;


--I_PWM_accumulator[15] is I_PWM_accumulator[15] at LCFF_X27_Y5_N15
I_PWM_accumulator[15] = DFFEAS(A1L214, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[15] is I_Data_in[15] at LCFF_X26_Y5_N15
I_Data_in[15] = DFFEAS(A1L139, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[14] is I_PWM_accumulator[14] at LCFF_X27_Y5_N13
I_PWM_accumulator[14] = DFFEAS(A1L211, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[14] is I_Data_in[14] at LCFF_X27_Y5_N29
I_Data_in[14] = DFFEAS(A1L137, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[13] is I_PWM_accumulator[13] at LCFF_X27_Y5_N11
I_PWM_accumulator[13] = DFFEAS(A1L208, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[13] is I_Data_in[13] at LCFF_X27_Y5_N23
I_Data_in[13] = DFFEAS(A1L135, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[12] is I_PWM_accumulator[12] at LCFF_X27_Y5_N9
I_PWM_accumulator[12] = DFFEAS(A1L205, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[12] is I_Data_in[12] at LCFF_X27_Y5_N21
I_Data_in[12] = DFFEAS(A1L133, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[11] is I_PWM_accumulator[11] at LCFF_X27_Y5_N7
I_PWM_accumulator[11] = DFFEAS(A1L202, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[11] is I_Data_in[11] at LCFF_X27_Y5_N19
I_Data_in[11] = DFFEAS(UNCONNECTED_DATAIN, !CLK_24MHZ,  ,  ,  , I_Data[11],  ,  , VCC);


--I_PWM_accumulator[10] is I_PWM_accumulator[10] at LCFF_X27_Y5_N5
I_PWM_accumulator[10] = DFFEAS(A1L199, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[10] is I_Data_in[10] at LCFF_X27_Y5_N25
I_Data_in[10] = DFFEAS(UNCONNECTED_DATAIN, !CLK_24MHZ,  ,  ,  , I_Data[10],  ,  , VCC);


--I_PWM_accumulator[9] is I_PWM_accumulator[9] at LCFF_X27_Y5_N3
I_PWM_accumulator[9] = DFFEAS(A1L196, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[9] is I_Data_in[9] at LCFF_X27_Y5_N27
I_Data_in[9] = DFFEAS(UNCONNECTED_DATAIN, !CLK_24MHZ,  ,  ,  , I_Data[9],  ,  , VCC);


--I_PWM_accumulator[8] is I_PWM_accumulator[8] at LCFF_X27_Y5_N1
I_PWM_accumulator[8] = DFFEAS(A1L193, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[8] is I_Data_in[8] at LCFF_X27_Y5_N31
I_Data_in[8] = DFFEAS(A1L128, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[7] is I_PWM_accumulator[7] at LCFF_X27_Y6_N31
I_PWM_accumulator[7] = DFFEAS(A1L190, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[7] is I_Data_in[7] at LCFF_X27_Y6_N5
I_Data_in[7] = DFFEAS(A1L126, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[6] is I_PWM_accumulator[6] at LCFF_X27_Y6_N29
I_PWM_accumulator[6] = DFFEAS(A1L187, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[6] is I_Data_in[6] at LCFF_X27_Y6_N1
I_Data_in[6] = DFFEAS(A1L124, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[5] is I_PWM_accumulator[5] at LCFF_X27_Y6_N27
I_PWM_accumulator[5] = DFFEAS(A1L184, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[5] is I_Data_in[5] at LCFF_X27_Y6_N7
I_Data_in[5] = DFFEAS(A1L122, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[4] is I_PWM_accumulator[4] at LCFF_X27_Y6_N25
I_PWM_accumulator[4] = DFFEAS(A1L181, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[4] is I_Data_in[4] at LCFF_X27_Y6_N9
I_Data_in[4] = DFFEAS(A1L120, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[3] is I_PWM_accumulator[3] at LCFF_X27_Y6_N23
I_PWM_accumulator[3] = DFFEAS(A1L178, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[3] is I_Data_in[3] at LCFF_X27_Y6_N11
I_Data_in[3] = DFFEAS(A1L118, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[2] is I_PWM_accumulator[2] at LCFF_X27_Y6_N21
I_PWM_accumulator[2] = DFFEAS(A1L175, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[2] is I_Data_in[2] at LCFF_X27_Y6_N3
I_Data_in[2] = DFFEAS(A1L116, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[1] is I_PWM_accumulator[1] at LCFF_X27_Y6_N19
I_PWM_accumulator[1] = DFFEAS(A1L172, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[1] is I_Data_in[1] at LCFF_X27_Y6_N13
I_Data_in[1] = DFFEAS(A1L114, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_PWM_accumulator[0] is I_PWM_accumulator[0] at LCFF_X27_Y6_N17
I_PWM_accumulator[0] = DFFEAS(A1L169, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--I_Data_in[0] is I_Data_in[0] at LCFF_X27_Y6_N15
I_Data_in[0] = DFFEAS(A1L112, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--A1L169 is I_PWM_accumulator[0]~136 at LCCOMB_X27_Y6_N16
A1L169 = I_PWM_accumulator[0] & (I_Data_in[0] $ VCC) # !I_PWM_accumulator[0] & I_Data_in[0] & VCC;

--A1L170 is I_PWM_accumulator[0]~137 at LCCOMB_X27_Y6_N16
A1L170 = CARRY(I_PWM_accumulator[0] & I_Data_in[0]);


--A1L172 is I_PWM_accumulator[1]~138 at LCCOMB_X27_Y6_N18
A1L172 = I_Data_in[1] & (I_PWM_accumulator[1] & A1L170 & VCC # !I_PWM_accumulator[1] & !A1L170) # !I_Data_in[1] & (I_PWM_accumulator[1] & !A1L170 # !I_PWM_accumulator[1] & (A1L170 # GND));

--A1L173 is I_PWM_accumulator[1]~139 at LCCOMB_X27_Y6_N18
A1L173 = CARRY(I_Data_in[1] & !I_PWM_accumulator[1] & !A1L170 # !I_Data_in[1] & (!A1L170 # !I_PWM_accumulator[1]));


--A1L175 is I_PWM_accumulator[2]~140 at LCCOMB_X27_Y6_N20
A1L175 = (I_PWM_accumulator[2] $ I_Data_in[2] $ !A1L173) # GND;

--A1L176 is I_PWM_accumulator[2]~141 at LCCOMB_X27_Y6_N20
A1L176 = CARRY(I_PWM_accumulator[2] & (I_Data_in[2] # !A1L173) # !I_PWM_accumulator[2] & I_Data_in[2] & !A1L173);


--A1L178 is I_PWM_accumulator[3]~142 at LCCOMB_X27_Y6_N22
A1L178 = I_Data_in[3] & (I_PWM_accumulator[3] & A1L176 & VCC # !I_PWM_accumulator[3] & !A1L176) # !I_Data_in[3] & (I_PWM_accumulator[3] & !A1L176 # !I_PWM_accumulator[3] & (A1L176 # GND));

--A1L179 is I_PWM_accumulator[3]~143 at LCCOMB_X27_Y6_N22
A1L179 = CARRY(I_Data_in[3] & !I_PWM_accumulator[3] & !A1L176 # !I_Data_in[3] & (!A1L176 # !I_PWM_accumulator[3]));


--A1L181 is I_PWM_accumulator[4]~144 at LCCOMB_X27_Y6_N24
A1L181 = (I_PWM_accumulator[4] $ I_Data_in[4] $ !A1L179) # GND;

--A1L182 is I_PWM_accumulator[4]~145 at LCCOMB_X27_Y6_N24
A1L182 = CARRY(I_PWM_accumulator[4] & (I_Data_in[4] # !A1L179) # !I_PWM_accumulator[4] & I_Data_in[4] & !A1L179);


--A1L184 is I_PWM_accumulator[5]~146 at LCCOMB_X27_Y6_N26
A1L184 = I_Data_in[5] & (I_PWM_accumulator[5] & A1L182 & VCC # !I_PWM_accumulator[5] & !A1L182) # !I_Data_in[5] & (I_PWM_accumulator[5] & !A1L182 # !I_PWM_accumulator[5] & (A1L182 # GND));

--A1L185 is I_PWM_accumulator[5]~147 at LCCOMB_X27_Y6_N26
A1L185 = CARRY(I_Data_in[5] & !I_PWM_accumulator[5] & !A1L182 # !I_Data_in[5] & (!A1L182 # !I_PWM_accumulator[5]));


--A1L187 is I_PWM_accumulator[6]~148 at LCCOMB_X27_Y6_N28
A1L187 = (I_Data_in[6] $ I_PWM_accumulator[6] $ !A1L185) # GND;

--A1L188 is I_PWM_accumulator[6]~149 at LCCOMB_X27_Y6_N28
A1L188 = CARRY(I_Data_in[6] & (I_PWM_accumulator[6] # !A1L185) # !I_Data_in[6] & I_PWM_accumulator[6] & !A1L185);


--A1L190 is I_PWM_accumulator[7]~150 at LCCOMB_X27_Y6_N30
A1L190 = I_PWM_accumulator[7] & (I_Data_in[7] & A1L188 & VCC # !I_Data_in[7] & !A1L188) # !I_PWM_accumulator[7] & (I_Data_in[7] & !A1L188 # !I_Data_in[7] & (A1L188 # GND));

--A1L191 is I_PWM_accumulator[7]~151 at LCCOMB_X27_Y6_N30
A1L191 = CARRY(I_PWM_accumulator[7] & !I_Data_in[7] & !A1L188 # !I_PWM_accumulator[7] & (!A1L188 # !I_Data_in[7]));


--A1L193 is I_PWM_accumulator[8]~152 at LCCOMB_X27_Y5_N0
A1L193 = (I_Data_in[8] $ I_PWM_accumulator[8] $ !A1L191) # GND;

--A1L194 is I_PWM_accumulator[8]~153 at LCCOMB_X27_Y5_N0
A1L194 = CARRY(I_Data_in[8] & (I_PWM_accumulator[8] # !A1L191) # !I_Data_in[8] & I_PWM_accumulator[8] & !A1L191);


--A1L196 is I_PWM_accumulator[9]~154 at LCCOMB_X27_Y5_N2
A1L196 = I_Data_in[9] & (I_PWM_accumulator[9] & A1L194 & VCC # !I_PWM_accumulator[9] & !A1L194) # !I_Data_in[9] & (I_PWM_accumulator[9] & !A1L194 # !I_PWM_accumulator[9] & (A1L194 # GND));

--A1L197 is I_PWM_accumulator[9]~155 at LCCOMB_X27_Y5_N2
A1L197 = CARRY(I_Data_in[9] & !I_PWM_accumulator[9] & !A1L194 # !I_Data_in[9] & (!A1L194 # !I_PWM_accumulator[9]));


--A1L199 is I_PWM_accumulator[10]~156 at LCCOMB_X27_Y5_N4
A1L199 = (I_Data_in[10] $ I_PWM_accumulator[10] $ !A1L197) # GND;

--A1L200 is I_PWM_accumulator[10]~157 at LCCOMB_X27_Y5_N4
A1L200 = CARRY(I_Data_in[10] & (I_PWM_accumulator[10] # !A1L197) # !I_Data_in[10] & I_PWM_accumulator[10] & !A1L197);


--A1L202 is I_PWM_accumulator[11]~158 at LCCOMB_X27_Y5_N6
A1L202 = I_PWM_accumulator[11] & (I_Data_in[11] & A1L200 & VCC # !I_Data_in[11] & !A1L200) # !I_PWM_accumulator[11] & (I_Data_in[11] & !A1L200 # !I_Data_in[11] & (A1L200 # GND));

--A1L203 is I_PWM_accumulator[11]~159 at LCCOMB_X27_Y5_N6
A1L203 = CARRY(I_PWM_accumulator[11] & !I_Data_in[11] & !A1L200 # !I_PWM_accumulator[11] & (!A1L200 # !I_Data_in[11]));


--A1L205 is I_PWM_accumulator[12]~160 at LCCOMB_X27_Y5_N8
A1L205 = (I_Data_in[12] $ I_PWM_accumulator[12] $ !A1L203) # GND;

--A1L206 is I_PWM_accumulator[12]~161 at LCCOMB_X27_Y5_N8
A1L206 = CARRY(I_Data_in[12] & (I_PWM_accumulator[12] # !A1L203) # !I_Data_in[12] & I_PWM_accumulator[12] & !A1L203);


--A1L208 is I_PWM_accumulator[13]~162 at LCCOMB_X27_Y5_N10
A1L208 = I_PWM_accumulator[13] & (I_Data_in[13] & A1L206 & VCC # !I_Data_in[13] & !A1L206) # !I_PWM_accumulator[13] & (I_Data_in[13] & !A1L206 # !I_Data_in[13] & (A1L206 # GND));

--A1L209 is I_PWM_accumulator[13]~163 at LCCOMB_X27_Y5_N10
A1L209 = CARRY(I_PWM_accumulator[13] & !I_Data_in[13] & !A1L206 # !I_PWM_accumulator[13] & (!A1L206 # !I_Data_in[13]));


--A1L211 is I_PWM_accumulator[14]~164 at LCCOMB_X27_Y5_N12
A1L211 = (I_PWM_accumulator[14] $ I_Data_in[14] $ !A1L209) # GND;

--A1L212 is I_PWM_accumulator[14]~165 at LCCOMB_X27_Y5_N12
A1L212 = CARRY(I_PWM_accumulator[14] & (I_Data_in[14] # !A1L209) # !I_PWM_accumulator[14] & I_Data_in[14] & !A1L209);


--A1L214 is I_PWM_accumulator[15]~166 at LCCOMB_X27_Y5_N14
A1L214 = I_Data_in[15] & (I_PWM_accumulator[15] & A1L212 & VCC # !I_PWM_accumulator[15] & !A1L212) # !I_Data_in[15] & (I_PWM_accumulator[15] & !A1L212 # !I_PWM_accumulator[15] & (A1L212 # GND));

--A1L215 is I_PWM_accumulator[15]~167 at LCCOMB_X27_Y5_N14
A1L215 = CARRY(I_Data_in[15] & !I_PWM_accumulator[15] & !A1L212 # !I_Data_in[15] & (!A1L212 # !I_PWM_accumulator[15]));


--A1L217 is I_PWM_accumulator[16]~168 at LCCOMB_X27_Y5_N16
A1L217 = !A1L215;


--Q_PWM_accumulator[15] is Q_PWM_accumulator[15] at LCFF_X25_Y4_N15
Q_PWM_accumulator[15] = DFFEAS(A1L394, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[15] is Q_Data_in[15] at LCFF_X26_Y5_N23
Q_Data_in[15] = DFFEAS(A1L318, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[14] is Q_PWM_accumulator[14] at LCFF_X25_Y4_N13
Q_PWM_accumulator[14] = DFFEAS(A1L391, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[14] is Q_Data_in[14] at LCFF_X25_Y4_N29
Q_Data_in[14] = DFFEAS(A1L316, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[13] is Q_PWM_accumulator[13] at LCFF_X25_Y4_N11
Q_PWM_accumulator[13] = DFFEAS(A1L388, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[13] is Q_Data_in[13] at LCFF_X25_Y4_N23
Q_Data_in[13] = DFFEAS(UNCONNECTED_DATAIN, !CLK_24MHZ,  ,  ,  , Q_Data[13],  ,  , VCC);


--Q_PWM_accumulator[12] is Q_PWM_accumulator[12] at LCFF_X25_Y4_N9
Q_PWM_accumulator[12] = DFFEAS(A1L385, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[12] is Q_Data_in[12] at LCFF_X25_Y4_N21
Q_Data_in[12] = DFFEAS(UNCONNECTED_DATAIN, !CLK_24MHZ,  ,  ,  , Q_Data[12],  ,  , VCC);


--Q_PWM_accumulator[11] is Q_PWM_accumulator[11] at LCFF_X25_Y4_N7
Q_PWM_accumulator[11] = DFFEAS(A1L382, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[11] is Q_Data_in[11] at LCFF_X25_Y4_N19
Q_Data_in[11] = DFFEAS(A1L312, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[10] is Q_PWM_accumulator[10] at LCFF_X25_Y4_N5
Q_PWM_accumulator[10] = DFFEAS(A1L379, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[10] is Q_Data_in[10] at LCFF_X25_Y4_N25
Q_Data_in[10] = DFFEAS(A1L310, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[9] is Q_PWM_accumulator[9] at LCFF_X25_Y4_N3
Q_PWM_accumulator[9] = DFFEAS(A1L376, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[9] is Q_Data_in[9] at LCFF_X25_Y4_N27
Q_Data_in[9] = DFFEAS(A1L308, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[8] is Q_PWM_accumulator[8] at LCFF_X25_Y4_N1
Q_PWM_accumulator[8] = DFFEAS(A1L373, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[8] is Q_Data_in[8] at LCFF_X25_Y4_N31
Q_Data_in[8] = DFFEAS(UNCONNECTED_DATAIN, !CLK_24MHZ,  ,  ,  , Q_Data[8],  ,  , VCC);


--Q_PWM_accumulator[7] is Q_PWM_accumulator[7] at LCFF_X25_Y5_N31
Q_PWM_accumulator[7] = DFFEAS(A1L370, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[7] is Q_Data_in[7] at LCFF_X25_Y5_N13
Q_Data_in[7] = DFFEAS(A1L305, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[6] is Q_PWM_accumulator[6] at LCFF_X25_Y5_N29
Q_PWM_accumulator[6] = DFFEAS(A1L367, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[6] is Q_Data_in[6] at LCFF_X25_Y5_N3
Q_Data_in[6] = DFFEAS(UNCONNECTED_DATAIN, !CLK_24MHZ,  ,  ,  , Q_Data[6],  ,  , VCC);


--Q_PWM_accumulator[5] is Q_PWM_accumulator[5] at LCFF_X25_Y5_N27
Q_PWM_accumulator[5] = DFFEAS(A1L364, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[5] is Q_Data_in[5] at LCFF_X25_Y5_N5
Q_Data_in[5] = DFFEAS(UNCONNECTED_DATAIN, !CLK_24MHZ,  ,  ,  , Q_Data[5],  ,  , VCC);


--Q_PWM_accumulator[4] is Q_PWM_accumulator[4] at LCFF_X25_Y5_N25
Q_PWM_accumulator[4] = DFFEAS(A1L361, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[4] is Q_Data_in[4] at LCFF_X25_Y5_N15
Q_Data_in[4] = DFFEAS(A1L301, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[3] is Q_PWM_accumulator[3] at LCFF_X25_Y5_N23
Q_PWM_accumulator[3] = DFFEAS(A1L358, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[3] is Q_Data_in[3] at LCFF_X25_Y5_N11
Q_Data_in[3] = DFFEAS(A1L299, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[2] is Q_PWM_accumulator[2] at LCFF_X25_Y5_N21
Q_PWM_accumulator[2] = DFFEAS(A1L355, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[2] is Q_Data_in[2] at LCFF_X25_Y5_N1
Q_Data_in[2] = DFFEAS(UNCONNECTED_DATAIN, !CLK_24MHZ,  ,  ,  , Q_Data[2],  ,  , VCC);


--Q_PWM_accumulator[1] is Q_PWM_accumulator[1] at LCFF_X25_Y5_N19
Q_PWM_accumulator[1] = DFFEAS(A1L352, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[1] is Q_Data_in[1] at LCFF_X25_Y5_N7
Q_Data_in[1] = DFFEAS(A1L296, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_PWM_accumulator[0] is Q_PWM_accumulator[0] at LCFF_X25_Y5_N17
Q_PWM_accumulator[0] = DFFEAS(A1L349, !CLK_24MHZ,  ,  ,  ,  ,  ,  ,  );


--Q_Data_in[0] is Q_Data_in[0] at LCFF_X25_Y5_N9
Q_Data_in[0] = DFFEAS(UNCONNECTED_DATAIN, !CLK_24MHZ,  ,  ,  , Q_Data[0],  ,  , VCC);


--A1L349 is Q_PWM_accumulator[0]~136 at LCCOMB_X25_Y5_N16
A1L349 = Q_PWM_accumulator[0] & (Q_Data_in[0] $ VCC) # !Q_PWM_accumulator[0] & Q_Data_in[0] & VCC;

--A1L350 is Q_PWM_accumulator[0]~137 at LCCOMB_X25_Y5_N16
A1L350 = CARRY(Q_PWM_accumulator[0] & Q_Data_in[0]);


--A1L352 is Q_PWM_accumulator[1]~138 at LCCOMB_X25_Y5_N18
A1L352 = Q_Data_in[1] & (Q_PWM_accumulator[1] & A1L350 & VCC # !Q_PWM_accumulator[1] & !A1L350) # !Q_Data_in[1] & (Q_PWM_accumulator[1] & !A1L350 # !Q_PWM_accumulator[1] & (A1L350 # GND));

--A1L353 is Q_PWM_accumulator[1]~139 at LCCOMB_X25_Y5_N18
A1L353 = CARRY(Q_Data_in[1] & !Q_PWM_accumulator[1] & !A1L350 # !Q_Data_in[1] & (!A1L350 # !Q_PWM_accumulator[1]));


--A1L355 is Q_PWM_accumulator[2]~140 at LCCOMB_X25_Y5_N20
A1L355 = (Q_PWM_accumulator[2] $ Q_Data_in[2] $ !A1L353) # GND;

--A1L356 is Q_PWM_accumulator[2]~141 at LCCOMB_X25_Y5_N20
A1L356 = CARRY(Q_PWM_accumulator[2] & (Q_Data_in[2] # !A1L353) # !Q_PWM_accumulator[2] & Q_Data_in[2] & !A1L353);


--A1L358 is Q_PWM_accumulator[3]~142 at LCCOMB_X25_Y5_N22
A1L358 = Q_Data_in[3] & (Q_PWM_accumulator[3] & A1L356 & VCC # !Q_PWM_accumulator[3] & !A1L356) # !Q_Data_in[3] & (Q_PWM_accumulator[3] & !A1L356 # !Q_PWM_accumulator[3] & (A1L356 # GND));

--A1L359 is Q_PWM_accumulator[3]~143 at LCCOMB_X25_Y5_N22
A1L359 = CARRY(Q_Data_in[3] & !Q_PWM_accumulator[3] & !A1L356 # !Q_Data_in[3] & (!A1L356 # !Q_PWM_accumulator[3]));


--A1L361 is Q_PWM_accumulator[4]~144 at LCCOMB_X25_Y5_N24
A1L361 = (Q_PWM_accumulator[4] $ Q_Data_in[4] $ !A1L359) # GND;

--A1L362 is Q_PWM_accumulator[4]~145 at LCCOMB_X25_Y5_N24
A1L362 = CARRY(Q_PWM_accumulator[4] & (Q_Data_in[4] # !A1L359) # !Q_PWM_accumulator[4] & Q_Data_in[4] & !A1L359);


--A1L364 is Q_PWM_accumulator[5]~146 at LCCOMB_X25_Y5_N26
A1L364 = Q_Data_in[5] & (Q_PWM_accumulator[5] & A1L362 & VCC # !Q_PWM_accumulator[5] & !A1L362) # !Q_Data_in[5] & (Q_PWM_accumulator[5] & !A1L362 # !Q_PWM_accumulator[5] & (A1L362 # GND));

--A1L365 is Q_PWM_accumulator[5]~147 at LCCOMB_X25_Y5_N26
A1L365 = CARRY(Q_Data_in[5] & !Q_PWM_accumulator[5] & !A1L362 # !Q_Data_in[5] & (!A1L362 # !Q_PWM_accumulator[5]));


--A1L367 is Q_PWM_accumulator[6]~148 at LCCOMB_X25_Y5_N28
A1L367 = (Q_PWM_accumulator[6] $ Q_Data_in[6] $ !A1L365) # GND;

--A1L368 is Q_PWM_accumulator[6]~149 at LCCOMB_X25_Y5_N28
A1L368 = CARRY(Q_PWM_accumulator[6] & (Q_Data_in[6] # !A1L365) # !Q_PWM_accumulator[6] & Q_Data_in[6] & !A1L365);


--A1L370 is Q_PWM_accumulator[7]~150 at LCCOMB_X25_Y5_N30
A1L370 = Q_Data_in[7] & (Q_PWM_accumulator[7] & A1L368 & VCC # !Q_PWM_accumulator[7] & !A1L368) # !Q_Data_in[7] & (Q_PWM_accumulator[7] & !A1L368 # !Q_PWM_accumulator[7] & (A1L368 # GND));

--A1L371 is Q_PWM_accumulator[7]~151 at LCCOMB_X25_Y5_N30
A1L371 = CARRY(Q_Data_in[7] & !Q_PWM_accumulator[7] & !A1L368 # !Q_Data_in[7] & (!A1L368 # !Q_PWM_accumulator[7]));


--A1L373 is Q_PWM_accumulator[8]~152 at LCCOMB_X25_Y4_N0
A1L373 = (Q_Data_in[8] $ Q_PWM_accumulator[8] $ !A1L371) # GND;

--A1L374 is Q_PWM_accumulator[8]~153 at LCCOMB_X25_Y4_N0
A1L374 = CARRY(Q_Data_in[8] & (Q_PWM_accumulator[8] # !A1L371) # !Q_Data_in[8] & Q_PWM_accumulator[8] & !A1L371);


--A1L376 is Q_PWM_accumulator[9]~154 at LCCOMB_X25_Y4_N2
A1L376 = Q_Data_in[9] & (Q_PWM_accumulator[9] & A1L374 & VCC # !Q_PWM_accumulator[9] & !A1L374) # !Q_Data_in[9] & (Q_PWM_accumulator[9] & !A1L374 # !Q_PWM_accumulator[9] & (A1L374 # GND));

--A1L377 is Q_PWM_accumulator[9]~155 at LCCOMB_X25_Y4_N2
A1L377 = CARRY(Q_Data_in[9] & !Q_PWM_accumulator[9] & !A1L374 # !Q_Data_in[9] & (!A1L374 # !Q_PWM_accumulator[9]));


--A1L379 is Q_PWM_accumulator[10]~156 at LCCOMB_X25_Y4_N4
A1L379 = (Q_Data_in[10] $ Q_PWM_accumulator[10] $ !A1L377) # GND;

--A1L380 is Q_PWM_accumulator[10]~157 at LCCOMB_X25_Y4_N4
A1L380 = CARRY(Q_Data_in[10] & (Q_PWM_accumulator[10] # !A1L377) # !Q_Data_in[10] & Q_PWM_accumulator[10] & !A1L377);


--A1L382 is Q_PWM_accumulator[11]~158 at LCCOMB_X25_Y4_N6
A1L382 = Q_PWM_accumulator[11] & (Q_Data_in[11] & A1L380 & VCC # !Q_Data_in[11] & !A1L380) # !Q_PWM_accumulator[11] & (Q_Data_in[11] & !A1L380 # !Q_Data_in[11] & (A1L380 # GND));

--A1L383 is Q_PWM_accumulator[11]~159 at LCCOMB_X25_Y4_N6
A1L383 = CARRY(Q_PWM_accumulator[11] & !Q_Data_in[11] & !A1L380 # !Q_PWM_accumulator[11] & (!A1L380 # !Q_Data_in[11]));


--A1L385 is Q_PWM_accumulator[12]~160 at LCCOMB_X25_Y4_N8
A1L385 = (Q_Data_in[12] $ Q_PWM_accumulator[12] $ !A1L383) # GND;

--A1L386 is Q_PWM_accumulator[12]~161 at LCCOMB_X25_Y4_N8
A1L386 = CARRY(Q_Data_in[12] & (Q_PWM_accumulator[12] # !A1L383) # !Q_Data_in[12] & Q_PWM_accumulator[12] & !A1L383);


--A1L388 is Q_PWM_accumulator[13]~162 at LCCOMB_X25_Y4_N10
A1L388 = Q_PWM_accumulator[13] & (Q_Data_in[13] & A1L386 & VCC # !Q_Data_in[13] & !A1L386) # !Q_PWM_accumulator[13] & (Q_Data_in[13] & !A1L386 # !Q_Data_in[13] & (A1L386 # GND));

--A1L389 is Q_PWM_accumulator[13]~163 at LCCOMB_X25_Y4_N10
A1L389 = CARRY(Q_PWM_accumulator[13] & !Q_Data_in[13] & !A1L386 # !Q_PWM_accumulator[13] & (!A1L386 # !Q_Data_in[13]));


--A1L391 is Q_PWM_accumulator[14]~164 at LCCOMB_X25_Y4_N12
A1L391 = (Q_PWM_accumulator[14] $ Q_Data_in[14] $ !A1L389) # GND;

--A1L392 is Q_PWM_accumulator[14]~165 at LCCOMB_X25_Y4_N12
A1L392 = CARRY(Q_PWM_accumulator[14] & (Q_Data_in[14] # !A1L389) # !Q_PWM_accumulator[14] & Q_Data_in[14] & !A1L389);


--A1L394 is Q_PWM_accumulator[15]~166 at LCCOMB_X25_Y4_N14
A1L394 = Q_Data_in[15] & (Q_PWM_accumulator[15] & A1L392 & VCC # !Q_PWM_accumulator[15] & !A1L392) # !Q_Data_in[15] & (Q_PWM_accumulator[15] & !A1L392 # !Q_PWM_accumulator[15] & (A1L392 # GND));

--A1L395 is Q_PWM_accumulator[15]~167 at LCCOMB_X25_Y4_N14
A1L395 = CARRY(Q_Data_in[15] & !Q_PWM_accumulator[15] & !A1L392 # !Q_Data_in[15] & (!A1L392 # !Q_PWM_accumulator[15]));


--A1L397 is Q_PWM_accumulator[16]~168 at LCCOMB_X25_Y4_N16
A1L397 = !A1L395;


--B1_local_left_sample[5] is I2SAudioOut:I2SAO|local_left_sample[5] at LCFF_X18_Y7_N21
B1_local_left_sample[5] = DFFEAS(B1L51, !GLOBAL(LB1L33),  ,  , B1L65,  ,  ,  ,  );


--B1_bit_count[0] is I2SAudioOut:I2SAO|bit_count[0] at LCFF_X15_Y7_N31
B1_bit_count[0] = DFFEAS(B1L37, !GLOBAL(LB1L33),  ,  , B1L91,  ,  ,  ,  );


--B1_local_left_sample[6] is I2SAudioOut:I2SAO|local_left_sample[6] at LCFF_X15_Y7_N1
B1_local_left_sample[6] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Left_PWM[6],  ,  , VCC);


--B1_bit_count[1] is I2SAudioOut:I2SAO|bit_count[1] at LCFF_X17_Y7_N29
B1_bit_count[1] = DFFEAS(B1L39, !GLOBAL(LB1L33),  ,  , B1L91,  ,  ,  ,  );


--B1_local_left_sample[4] is I2SAudioOut:I2SAO|local_left_sample[4] at LCFF_X15_Y7_N13
B1_local_left_sample[4] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Left_PWM[4],  ,  , VCC);


--B1L1 is I2SAudioOut:I2SAO|Mux~112 at LCCOMB_X15_Y7_N0
B1L1 = B1_bit_count[0] & (B1_bit_count[1]) # !B1_bit_count[0] & (B1_bit_count[1] & (B1_local_left_sample[6]) # !B1_bit_count[1] & B1_local_left_sample[4]);


--B1_local_left_sample[7] is I2SAudioOut:I2SAO|local_left_sample[7] at LCFF_X15_Y7_N27
B1_local_left_sample[7] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Left_PWM[7],  ,  , VCC);


--B1L2 is I2SAudioOut:I2SAO|Mux~113 at LCCOMB_X15_Y7_N26
B1L2 = B1_bit_count[0] & (B1L1 & (B1_local_left_sample[7]) # !B1L1 & B1_local_left_sample[5]) # !B1_bit_count[0] & (B1L1);


--B1_bit_count[2] is I2SAudioOut:I2SAO|bit_count[2] at LCFF_X14_Y7_N25
B1_bit_count[2] = DFFEAS(B1L41, !GLOBAL(LB1L33),  ,  , B1L91,  ,  ,  ,  );


--B1_local_left_sample[10] is I2SAudioOut:I2SAO|local_left_sample[10] at LCFF_X18_Y7_N29
B1_local_left_sample[10] = DFFEAS(B1L58, !GLOBAL(LB1L33),  ,  , B1L65,  ,  ,  ,  );


--B1_local_left_sample[9] is I2SAudioOut:I2SAO|local_left_sample[9] at LCFF_X18_Y7_N23
B1_local_left_sample[9] = DFFEAS(B1L56, !GLOBAL(LB1L33),  ,  , B1L65,  ,  ,  ,  );


--B1_local_left_sample[8] is I2SAudioOut:I2SAO|local_left_sample[8] at LCFF_X17_Y7_N23
B1_local_left_sample[8] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Left_PWM[8],  ,  , VCC);


--B1L3 is I2SAudioOut:I2SAO|Mux~114 at LCCOMB_X17_Y7_N22
B1L3 = B1_bit_count[0] & (B1_local_left_sample[9] # B1_bit_count[1]) # !B1_bit_count[0] & (B1_local_left_sample[8] & !B1_bit_count[1]);


--B1_local_left_sample[11] is I2SAudioOut:I2SAO|local_left_sample[11] at LCFF_X17_Y7_N15
B1_local_left_sample[11] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Left_PWM[11],  ,  , VCC);


--B1L4 is I2SAudioOut:I2SAO|Mux~115 at LCCOMB_X17_Y7_N14
B1L4 = B1_bit_count[1] & (B1L3 & (B1_local_left_sample[11]) # !B1L3 & B1_local_left_sample[10]) # !B1_bit_count[1] & (B1L3);


--B1_bit_count[3] is I2SAudioOut:I2SAO|bit_count[3] at LCFF_X17_Y7_N27
B1_bit_count[3] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L91, B1L34,  ,  , VCC);


--B1_local_left_sample[1] is I2SAudioOut:I2SAO|local_left_sample[1] at LCFF_X18_Y7_N17
B1_local_left_sample[1] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Left_PWM[1],  ,  , VCC);


--B1_local_left_sample[2] is I2SAudioOut:I2SAO|local_left_sample[2] at LCFF_X17_Y7_N19
B1_local_left_sample[2] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Left_PWM[2],  ,  , VCC);


--B1_local_left_sample[0] is I2SAudioOut:I2SAO|local_left_sample[0] at LCFF_X18_Y7_N25
B1_local_left_sample[0] = DFFEAS(B1L45, !GLOBAL(LB1L33),  ,  , B1L65,  ,  ,  ,  );


--B1L5 is I2SAudioOut:I2SAO|Mux~116 at LCCOMB_X17_Y7_N18
B1L5 = B1_bit_count[0] & (B1_bit_count[1]) # !B1_bit_count[0] & (B1_bit_count[1] & (B1_local_left_sample[2]) # !B1_bit_count[1] & B1_local_left_sample[0]);


--B1_local_left_sample[3] is I2SAudioOut:I2SAO|local_left_sample[3] at LCFF_X17_Y7_N1
B1_local_left_sample[3] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Left_PWM[3],  ,  , VCC);


--B1L6 is I2SAudioOut:I2SAO|Mux~117 at LCCOMB_X17_Y7_N0
B1L6 = B1_bit_count[0] & (B1L5 & (B1_local_left_sample[3]) # !B1L5 & B1_local_left_sample[1]) # !B1_bit_count[0] & (B1L5);


--B1L7 is I2SAudioOut:I2SAO|Mux~118 at LCCOMB_X17_Y7_N20
B1L7 = B1_bit_count[2] & B1_bit_count[3] # !B1_bit_count[2] & (B1_bit_count[3] & B1L4 # !B1_bit_count[3] & (B1L6));


--B1_local_left_sample[14] is I2SAudioOut:I2SAO|local_left_sample[14] at LCFF_X18_Y7_N5
B1_local_left_sample[14] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Left_PWM[14],  ,  , VCC);


--B1_local_left_sample[13] is I2SAudioOut:I2SAO|local_left_sample[13] at LCFF_X15_Y7_N11
B1_local_left_sample[13] = DFFEAS(B1L62, !GLOBAL(LB1L33),  ,  , B1L65,  ,  ,  ,  );


--B1_local_left_sample[12] is I2SAudioOut:I2SAO|local_left_sample[12] at LCFF_X15_Y7_N3
B1_local_left_sample[12] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Left_PWM[12],  ,  , VCC);


--B1L8 is I2SAudioOut:I2SAO|Mux~119 at LCCOMB_X15_Y7_N2
B1L8 = B1_bit_count[0] & (B1_local_left_sample[13] # B1_bit_count[1]) # !B1_bit_count[0] & (B1_local_left_sample[12] & !B1_bit_count[1]);


--B1_local_left_sample[15] is I2SAudioOut:I2SAO|local_left_sample[15] at LCFF_X15_Y7_N15
B1_local_left_sample[15] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Left_PWM[15],  ,  , VCC);


--B1L9 is I2SAudioOut:I2SAO|Mux~120 at LCCOMB_X15_Y7_N14
B1L9 = B1_bit_count[1] & (B1L8 & (B1_local_left_sample[15]) # !B1L8 & B1_local_left_sample[14]) # !B1_bit_count[1] & (B1L8);


--B1L10 is I2SAudioOut:I2SAO|Mux~121 at LCCOMB_X17_Y7_N30
B1L10 = B1_bit_count[2] & (B1L7 & (B1L9) # !B1L7 & B1L2) # !B1_bit_count[2] & (B1L7);


--B1_local_right_sample[10] is I2SAudioOut:I2SAO|local_right_sample[10] at LCFF_X14_Y7_N1
B1_local_right_sample[10] = DFFEAS(B1L81, !GLOBAL(LB1L33),  ,  , B1L65,  ,  ,  ,  );


--B1_local_right_sample[6] is I2SAudioOut:I2SAO|local_right_sample[6] at LCFF_X14_Y7_N23
B1_local_right_sample[6] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Right_PWM[6],  ,  , VCC);


--B1_local_right_sample[2] is I2SAudioOut:I2SAO|local_right_sample[2] at LCFF_X14_Y7_N27
B1_local_right_sample[2] = DFFEAS(B1L70, !GLOBAL(LB1L33),  ,  , B1L65,  ,  ,  ,  );


--B1L11 is I2SAudioOut:I2SAO|Mux~122 at LCCOMB_X14_Y7_N22
B1L11 = B1_bit_count[2] & (B1_local_right_sample[6] # B1_bit_count[3]) # !B1_bit_count[2] & B1_local_right_sample[2] & (!B1_bit_count[3]);


--B1_local_right_sample[14] is I2SAudioOut:I2SAO|local_right_sample[14] at LCFF_X14_Y7_N31
B1_local_right_sample[14] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Right_PWM[14],  ,  , VCC);


--B1L12 is I2SAudioOut:I2SAO|Mux~123 at LCCOMB_X14_Y7_N30
B1L12 = B1_bit_count[3] & (B1L11 & (B1_local_right_sample[14]) # !B1L11 & B1_local_right_sample[10]) # !B1_bit_count[3] & (B1L11);


--B1_local_right_sample[5] is I2SAudioOut:I2SAO|local_right_sample[5] at LCFF_X17_Y7_N25
B1_local_right_sample[5] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Right_PWM[5],  ,  , VCC);


--B1_local_right_sample[9] is I2SAudioOut:I2SAO|local_right_sample[9] at LCFF_X18_Y7_N7
B1_local_right_sample[9] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Right_PWM[9],  ,  , VCC);


--B1_local_right_sample[1] is I2SAudioOut:I2SAO|local_right_sample[1] at LCFF_X17_Y7_N13
B1_local_right_sample[1] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Right_PWM[1],  ,  , VCC);


--B1L13 is I2SAudioOut:I2SAO|Mux~124 at LCCOMB_X17_Y7_N12
B1L13 = B1_bit_count[3] & (B1_local_right_sample[9] # B1_bit_count[2]) # !B1_bit_count[3] & (B1_local_right_sample[1] & !B1_bit_count[2]);


--B1_local_right_sample[13] is I2SAudioOut:I2SAO|local_right_sample[13] at LCFF_X18_Y7_N1
B1_local_right_sample[13] = DFFEAS(B1L85, !GLOBAL(LB1L33),  ,  , B1L65,  ,  ,  ,  );


--B1L14 is I2SAudioOut:I2SAO|Mux~125 at LCCOMB_X17_Y7_N24
B1L14 = B1_bit_count[2] & (B1L13 & B1_local_right_sample[13] # !B1L13 & (B1_local_right_sample[5])) # !B1_bit_count[2] & (B1L13);


--B1_local_right_sample[8] is I2SAudioOut:I2SAO|local_right_sample[8] at LCFF_X18_Y7_N3
B1_local_right_sample[8] = DFFEAS(B1L78, !GLOBAL(LB1L33),  ,  , B1L65,  ,  ,  ,  );


--B1_local_right_sample[4] is I2SAudioOut:I2SAO|local_right_sample[4] at LCFF_X17_Y7_N3
B1_local_right_sample[4] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Right_PWM[4],  ,  , VCC);


--B1_local_right_sample[0] is I2SAudioOut:I2SAO|local_right_sample[0] at LCFF_X18_Y7_N27
B1_local_right_sample[0] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Right_PWM[0],  ,  , VCC);


--B1L15 is I2SAudioOut:I2SAO|Mux~126 at LCCOMB_X17_Y7_N2
B1L15 = B1_bit_count[3] & (B1_bit_count[2]) # !B1_bit_count[3] & (B1_bit_count[2] & (B1_local_right_sample[4]) # !B1_bit_count[2] & B1_local_right_sample[0]);


--B1_local_right_sample[12] is I2SAudioOut:I2SAO|local_right_sample[12] at LCFF_X17_Y7_N7
B1_local_right_sample[12] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Right_PWM[12],  ,  , VCC);


--B1L16 is I2SAudioOut:I2SAO|Mux~127 at LCCOMB_X17_Y7_N6
B1L16 = B1_bit_count[3] & (B1L15 & (B1_local_right_sample[12]) # !B1L15 & B1_local_right_sample[8]) # !B1_bit_count[3] & (B1L15);


--B1L17 is I2SAudioOut:I2SAO|Mux~128 at LCCOMB_X17_Y7_N4
B1L17 = B1_bit_count[0] & (B1_bit_count[1] # B1L14) # !B1_bit_count[0] & !B1_bit_count[1] & (B1L16);


--B1_local_right_sample[11] is I2SAudioOut:I2SAO|local_right_sample[11] at LCFF_X14_Y7_N9
B1_local_right_sample[11] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Right_PWM[11],  ,  , VCC);


--B1_local_right_sample[7] is I2SAudioOut:I2SAO|local_right_sample[7] at LCFF_X14_Y7_N5
B1_local_right_sample[7] = DFFEAS(B1L76, !GLOBAL(LB1L33),  ,  , B1L65,  ,  ,  ,  );


--B1_local_right_sample[3] is I2SAudioOut:I2SAO|local_right_sample[3] at LCFF_X14_Y7_N11
B1_local_right_sample[3] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  , B1L65, Right_PWM[3],  ,  , VCC);


--B1L18 is I2SAudioOut:I2SAO|Mux~129 at LCCOMB_X14_Y7_N10
B1L18 = B1_bit_count[2] & (B1_local_right_sample[7] # B1_bit_count[3]) # !B1_bit_count[2] & (B1_local_right_sample[3] & !B1_bit_count[3]);


--B1_local_right_sample[15] is I2SAudioOut:I2SAO|local_right_sample[15] at LCFF_X14_Y7_N19
B1_local_right_sample[15] = DFFEAS(B1L88, !GLOBAL(LB1L33),  ,  , B1L65,  ,  ,  ,  );


--B1L19 is I2SAudioOut:I2SAO|Mux~130 at LCCOMB_X14_Y7_N8
B1L19 = B1_bit_count[3] & (B1L18 & B1_local_right_sample[15] # !B1L18 & (B1_local_right_sample[11])) # !B1_bit_count[3] & (B1L18);


--B1L20 is I2SAudioOut:I2SAO|Mux~131 at LCCOMB_X17_Y7_N8
B1L20 = B1_bit_count[1] & (B1L17 & (B1L19) # !B1L17 & B1L12) # !B1_bit_count[1] & B1L17;


--B1_TLV_state.010 is I2SAudioOut:I2SAO|TLV_state.010 at LCFF_X18_Y7_N19
B1_TLV_state.010 = DFFEAS(B1L22, !GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--B1L21 is I2SAudioOut:I2SAO|Select~167 at LCCOMB_X17_Y7_N10
B1L21 = B1_TLV_state.010 & (B1L10) # !B1_TLV_state.010 & B1L20;


--B1_TLV_state.100 is I2SAudioOut:I2SAO|TLV_state.100 at LCFF_X19_Y7_N27
B1_TLV_state.100 = DFFEAS(B1L23, !GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--B1L91 is I2SAudioOut:I2SAO|reduce_or~12 at LCCOMB_X18_Y7_N12
B1L91 = B1_TLV_state.100 # B1_TLV_state.010;


--Rx_control_1[0] is Rx_control_1[0] at LCFF_X25_Y8_N31
Rx_control_1[0] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00101, S1_q_a[8],  ,  , VCC);


--Rx_control_1[1] is Rx_control_1[1] at LCFF_X25_Y8_N11
Rx_control_1[1] = DFFEAS(A1L471, !BCLK,  ,  , state_PWM.00101,  ,  ,  ,  );


--A1L868 is rtl~1 at LCCOMB_X24_Y8_N2
A1L868 = !Rx_control_1[1] & Rx_control_1[0];


--Rx_control_0[7] is Rx_control_0[7] at LCFF_X22_Y7_N3
Rx_control_0[7] = DFFEAS(A1L467, !BCLK,  ,  , A1L466,  ,  ,  ,  );


--Rx_control_0[6] is Rx_control_0[6] at LCFF_X22_Y7_N27
Rx_control_0[6] = DFFEAS(A1L464, !BCLK,  ,  , A1L466,  ,  ,  ,  );


--Rx_control_0[5] is Rx_control_0[5] at LCFF_X25_Y7_N9
Rx_control_0[5] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L466, S1_q_a[5],  ,  , VCC);


--Rx_control_0[4] is Rx_control_0[4] at LCFF_X22_Y7_N9
Rx_control_0[4] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L466, S1_q_a[4],  ,  , VCC);


--A1L877 is rtl~359 at LCCOMB_X22_Y7_N8
A1L877 = !Rx_control_0[7] & !Rx_control_0[5] & !Rx_control_0[4] & !Rx_control_0[6];


--Rx_control_0[3] is Rx_control_0[3] at LCFF_X25_Y7_N1
Rx_control_0[3] = DFFEAS(A1L460, !BCLK,  ,  , A1L466,  ,  ,  ,  );


--Rx_control_0[2] is Rx_control_0[2] at LCFF_X22_Y7_N19
Rx_control_0[2] = DFFEAS(A1L458, !BCLK,  ,  , A1L466,  ,  ,  ,  );


--Rx_control_0[1] is Rx_control_0[1] at LCFF_X24_Y8_N9
Rx_control_0[1] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L466, S1_q_a[1],  ,  , VCC);


--A1L869 is rtl~2 at LCCOMB_X24_Y8_N8
A1L869 = !Rx_control_0[3] & !Rx_control_0[2] & !Rx_control_0[1] & A1L877;


--A1L870 is rtl~3 at LCCOMB_X24_Y8_N20
A1L870 = Rx_control_1[1] & !Rx_control_1[0];


--state_FX.1000 is state_FX.1000 at LCFF_X7_Y6_N15
state_FX.1000 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L81),  ,  ,  , state_FX.0111,  ,  , VCC);


--A1L530 is Select~5857 at LCCOMB_X8_Y6_N6
A1L530 = state_FX.1000 # !FLAGC & state_FX.1001;


--state_FX.1011 is state_FX.1011 at LCFF_X7_Y6_N7
state_FX.1011 = DFFEAS(A1L930, GLOBAL(A1L81),  ,  ,  ,  ,  ,  ,  );


--A1L531 is Select~5858 at LCCOMB_X7_Y6_N22
A1L531 = !state_FX.1011 & (syncd_write_used[10] # !state_FX.0110);


--A1L532 is Select~5859 at LCCOMB_X12_Y6_N28
A1L532 = state_FX.0101 # !FLAGA & state_FX.0010;


--DB1_dffe7a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[10] at LCFF_X9_Y7_N31
DB1_dffe7a[10] = DFFEAS(DB1L22, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[10] at LCFF_X10_Y10_N3
V1_delayed_wrptr_g[10] = DFFEAS(V1L22, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[9] at LCFF_X10_Y6_N9
DB2_dffe7a[9] = DFFEAS(DB2L19, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[9] at LCFF_X10_Y8_N11
DB1_dffe7a[9] = DFFEAS(DB1L20, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[8] at LCFF_X10_Y7_N13
DB2_dffe7a[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L776),  ,  ,  , BB1_xor8,  ,  , VCC);


--DB1_dffe7a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[8] at LCFF_X10_Y8_N3
DB1_dffe7a[8] = DFFEAS(DB1L18, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[7] at LCFF_X10_Y7_N9
DB2_dffe7a[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L776),  ,  ,  , BB1_xor7,  ,  , VCC);


--DB1_dffe7a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[7] at LCFF_X8_Y7_N9
DB1_dffe7a[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L776),  ,  ,  , BB2_xor7,  ,  , VCC);


--DB2_dffe7a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[6] at LCFF_X10_Y7_N31
DB2_dffe7a[6] = DFFEAS(DB2L15, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[6] at LCFF_X8_Y7_N1
DB1_dffe7a[6] = DFFEAS(DB1L15, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[5] at LCFF_X10_Y7_N15
DB2_dffe7a[5] = DFFEAS(DB2L13, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[5] at LCFF_X8_Y7_N21
DB1_dffe7a[5] = DFFEAS(DB1L13, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[4] at LCFF_X9_Y7_N23
DB2_dffe7a[4] = DFFEAS(DB2L11, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[4] at LCFF_X8_Y7_N3
DB1_dffe7a[4] = DFFEAS(DB1L11, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[3] at LCFF_X9_Y6_N17
DB2_dffe7a[3] = DFFEAS(DB2L9, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[3] at LCFF_X8_Y7_N31
DB1_dffe7a[3] = DFFEAS(DB1L9, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[2] at LCFF_X9_Y6_N31
DB2_dffe7a[2] = DFFEAS(DB2L7, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[2] at LCFF_X8_Y7_N15
DB1_dffe7a[2] = DFFEAS(DB1L7, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[1] at LCFF_X9_Y6_N1
DB2_dffe7a[1] = DFFEAS(DB2L5, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[1] at LCFF_X9_Y7_N25
DB1_dffe7a[1] = DFFEAS(DB1L5, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--DB2_dffe7a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0] at LCFF_X9_Y6_N25
DB2_dffe7a[0] = DFFEAS(DB2L3, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--DB1_dffe7a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[0] at LCFF_X9_Y7_N29
DB1_dffe7a[0] = DFFEAS(DB1L3, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--A1L1020 is syncd_write_used[10]~80 at LCCOMB_X9_Y7_N0
A1L1020 = CARRY(DB2_dffe7a[0] # !DB1_dffe7a[0]);


--A1L1022 is syncd_write_used[10]~82 at LCCOMB_X9_Y7_N2
A1L1022 = CARRY(DB1_dffe7a[1] & (!A1L1020 # !DB2_dffe7a[1]) # !DB1_dffe7a[1] & !DB2_dffe7a[1] & !A1L1020);


--A1L1024 is syncd_write_used[10]~84 at LCCOMB_X9_Y7_N4
A1L1024 = CARRY(DB1_dffe7a[2] & DB2_dffe7a[2] & !A1L1022 # !DB1_dffe7a[2] & (DB2_dffe7a[2] # !A1L1022));


--A1L1026 is syncd_write_used[10]~86 at LCCOMB_X9_Y7_N6
A1L1026 = CARRY(DB1_dffe7a[3] & (!A1L1024 # !DB2_dffe7a[3]) # !DB1_dffe7a[3] & !DB2_dffe7a[3] & !A1L1024);


--A1L1028 is syncd_write_used[10]~88 at LCCOMB_X9_Y7_N8
A1L1028 = CARRY(DB1_dffe7a[4] & DB2_dffe7a[4] & !A1L1026 # !DB1_dffe7a[4] & (DB2_dffe7a[4] # !A1L1026));


--A1L1030 is syncd_write_used[10]~90 at LCCOMB_X9_Y7_N10
A1L1030 = CARRY(DB1_dffe7a[5] & (!A1L1028 # !DB2_dffe7a[5]) # !DB1_dffe7a[5] & !DB2_dffe7a[5] & !A1L1028);


--A1L1032 is syncd_write_used[10]~92 at LCCOMB_X9_Y7_N12
A1L1032 = CARRY(DB1_dffe7a[6] & DB2_dffe7a[6] & !A1L1030 # !DB1_dffe7a[6] & (DB2_dffe7a[6] # !A1L1030));


--A1L1034 is syncd_write_used[10]~94 at LCCOMB_X9_Y7_N14
A1L1034 = CARRY(DB1_dffe7a[7] & (!A1L1032 # !DB2_dffe7a[7]) # !DB1_dffe7a[7] & !DB2_dffe7a[7] & !A1L1032);


--A1L1036 is syncd_write_used[10]~96 at LCCOMB_X9_Y7_N16
A1L1036 = CARRY(DB1_dffe7a[8] & DB2_dffe7a[8] & !A1L1034 # !DB1_dffe7a[8] & (DB2_dffe7a[8] # !A1L1034));


--A1L1038 is syncd_write_used[10]~98 at LCCOMB_X9_Y7_N18
A1L1038 = CARRY(DB2_dffe7a[9] & DB1_dffe7a[9] & !A1L1036 # !DB2_dffe7a[9] & (DB1_dffe7a[9] # !A1L1036));


--A1L1039 is syncd_write_used[10]~99 at LCCOMB_X9_Y7_N20
A1L1039 = V1_delayed_wrptr_g[10] $ A1L1038 $ DB1_dffe7a[10];


--A1L932 is state_FX~76 at LCCOMB_X12_Y6_N8
A1L932 = state_FX.0010 & FLAGA;


--state_FX.0001 is state_FX.0001 at LCFF_X12_Y6_N31
state_FX.0001 = DFFEAS(A1L918, GLOBAL(A1L81),  ,  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11] at LCFF_X22_Y5_N31
K1_power_modified_counter_values[11] = DFFEAS(K1_countera11, BCLK, GLOBAL(H1L25),  ,  ,  ,  ,  ,  );


--fifo_enable is fifo_enable at LCFF_X22_Y5_N5
fifo_enable = DFFEAS(A1L537, !BCLK,  ,  ,  ,  ,  ,  ,  );


--T1_dffe6a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[6] at LCFF_X20_Y5_N5
T1_dffe6a[6] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , H1_delayed_wrptr_g[6],  ,  , VCC);


--T1_dffe6a[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[11] at LCFF_X24_Y4_N1
T1_dffe6a[11] = DFFEAS(T1L18, BCLK,  ,  ,  ,  ,  ,  ,  );


--H1L28 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~77 at LCCOMB_X20_Y5_N4
H1L28 = T1_dffe6a[11] & H1_rdptr_g[11] & (H1_rdptr_g[6] $ !T1_dffe6a[6]) # !T1_dffe6a[11] & !H1_rdptr_g[11] & (H1_rdptr_g[6] $ !T1_dffe6a[6]);


--T1_dffe6a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[9] at LCFF_X20_Y5_N21
T1_dffe6a[9] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , H1_delayed_wrptr_g[9],  ,  , VCC);


--T1_dffe6a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[5] at LCFF_X20_Y5_N19
T1_dffe6a[5] = DFFEAS(T1L9, BCLK,  ,  ,  ,  ,  ,  ,  );


--H1L29 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~78 at LCCOMB_X20_Y5_N20
H1L29 = H1_rdptr_g[5] & T1_dffe6a[5] & (H1_rdptr_g[9] $ !T1_dffe6a[9]) # !H1_rdptr_g[5] & !T1_dffe6a[5] & (H1_rdptr_g[9] $ !T1_dffe6a[9]);


--T1_dffe6a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[7] at LCFF_X19_Y6_N23
T1_dffe6a[7] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , H1_delayed_wrptr_g[7],  ,  , VCC);


--T1_dffe6a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[1] at LCFF_X20_Y5_N23
T1_dffe6a[1] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , H1_delayed_wrptr_g[1],  ,  , VCC);


--H1L30 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~79 at LCCOMB_X20_Y5_N22
H1L30 = H1_rdptr_g[7] & T1_dffe6a[7] & (T1_dffe6a[1] $ !H1_rdptr_g[1]) # !H1_rdptr_g[7] & !T1_dffe6a[7] & (T1_dffe6a[1] $ !H1_rdptr_g[1]);


--T1_dffe6a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[3] at LCFF_X20_Y5_N11
T1_dffe6a[3] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , H1_delayed_wrptr_g[3],  ,  , VCC);


--T1_dffe6a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[4] at LCFF_X19_Y6_N19
T1_dffe6a[4] = DFFEAS(T1L7, BCLK,  ,  ,  ,  ,  ,  ,  );


--H1L31 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~80 at LCCOMB_X20_Y5_N10
H1L31 = T1_dffe6a[4] & H1_rdptr_g[4] & (H1_rdptr_g[3] $ !T1_dffe6a[3]) # !T1_dffe6a[4] & !H1_rdptr_g[4] & (H1_rdptr_g[3] $ !T1_dffe6a[3]);


--H1L32 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~81 at LCCOMB_X20_Y5_N28
H1L32 = H1L31 & H1L28 & H1L29 & H1L30;


--T1_dffe6a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[0] at LCFF_X19_Y5_N1
T1_dffe6a[0] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , H1_delayed_wrptr_g[0],  ,  , VCC);


--T1_dffe6a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[10] at LCFF_X19_Y5_N23
T1_dffe6a[10] = DFFEAS(T1L16, BCLK,  ,  ,  ,  ,  ,  ,  );


--H1L33 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~82 at LCCOMB_X19_Y5_N0
H1L33 = H1_rdptr_g[0] & T1_dffe6a[0] & (T1_dffe6a[10] $ !H1_rdptr_g[10]) # !H1_rdptr_g[0] & !T1_dffe6a[0] & (T1_dffe6a[10] $ !H1_rdptr_g[10]);


--T1_dffe6a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[8] at LCFF_X21_Y5_N11
T1_dffe6a[8] = DFFEAS(T1L13, BCLK,  ,  ,  ,  ,  ,  ,  );


--T1_dffe6a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[2] at LCFF_X21_Y5_N7
T1_dffe6a[2] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , H1_delayed_wrptr_g[2],  ,  , VCC);


--H1L34 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdempty_eq_comp_aeb_int~83 at LCCOMB_X21_Y5_N6
H1L34 = H1_rdptr_g[2] & T1_dffe6a[2] & (H1_rdptr_g[8] $ !T1_dffe6a[8]) # !H1_rdptr_g[2] & !T1_dffe6a[2] & (H1_rdptr_g[8] $ !T1_dffe6a[8]);


--H1_valid_rdreq is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|valid_rdreq at LCCOMB_X22_Y5_N2
H1_valid_rdreq = fifo_enable & (!H1L33 # !H1L32 # !H1L34);


--K1_power_modified_counter_values[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6] at LCFF_X22_Y5_N21
K1_power_modified_counter_values[6] = DFFEAS(K1_countera6, BCLK, GLOBAL(H1L25),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5] at LCFF_X22_Y5_N19
K1_power_modified_counter_values[5] = DFFEAS(K1_countera5, BCLK, GLOBAL(H1L25),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9] at LCFF_X22_Y5_N27
K1_power_modified_counter_values[9] = DFFEAS(K1_countera9, BCLK, GLOBAL(H1L25),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1] at LCFF_X22_Y5_N11
K1_power_modified_counter_values[1] = DFFEAS(K1_countera1, BCLK, GLOBAL(H1L25),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7] at LCFF_X22_Y5_N23
K1_power_modified_counter_values[7] = DFFEAS(K1_countera7, BCLK, GLOBAL(H1L25),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4] at LCFF_X22_Y5_N17
K1_power_modified_counter_values[4] = DFFEAS(K1_countera4, BCLK, GLOBAL(H1L25),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3] at LCFF_X22_Y5_N15
K1_power_modified_counter_values[3] = DFFEAS(K1_countera3, BCLK, GLOBAL(H1L25),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10] at LCFF_X22_Y5_N29
K1_power_modified_counter_values[10] = DFFEAS(K1_countera10, BCLK, GLOBAL(H1L25),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0] at LCFF_X22_Y5_N9
K1_power_modified_counter_values[0] = DFFEAS(K1_countera0, BCLK, GLOBAL(H1L25),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2] at LCFF_X22_Y5_N13
K1_power_modified_counter_values[2] = DFFEAS(K1_countera2, BCLK, GLOBAL(H1L25),  ,  ,  ,  ,  ,  );


--K1_power_modified_counter_values[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8] at LCFF_X22_Y5_N25
K1_power_modified_counter_values[8] = DFFEAS(K1_countera8, BCLK, GLOBAL(H1L25),  ,  ,  ,  ,  ,  );


--state_PWM.00001 is state_PWM.00001 at LCFF_X22_Y7_N7
state_PWM.00001 = DFFEAS(A1L951, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[10] is synced_Rx_used[10] at LCFF_X24_Y4_N27
synced_Rx_used[10] = DFFEAS(A1L1070, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[11] is synced_Rx_used[11] at LCFF_X24_Y4_N29
synced_Rx_used[11] = DFFEAS(A1L1073, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L533 is Select~5860 at LCCOMB_X22_Y4_N18
A1L533 = !synced_Rx_used[10] & !synced_Rx_used[11];


--S1_q_a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7] at M4K_X23_Y2
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[7]_PORT_A_data_in = VCC;
S1_q_a[7]_PORT_A_data_in_reg = DFFE(S1_q_a[7]_PORT_A_data_in, S1_q_a[7]_clock_0, , , S1_q_a[7]_clock_enable_0);
S1_q_a[7]_PORT_B_data_in = Rx_register[7];
S1_q_a[7]_PORT_B_data_in_reg = DFFE(S1_q_a[7]_PORT_B_data_in, S1_q_a[7]_clock_1, , , );
S1_q_a[7]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[7]_PORT_A_address_reg = DFFE(S1_q_a[7]_PORT_A_address, S1_q_a[7]_clock_0, , , S1_q_a[7]_clock_enable_0);
S1_q_a[7]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[7]_PORT_B_address_reg = DFFE(S1_q_a[7]_PORT_B_address, S1_q_a[7]_clock_1, , , );
S1_q_a[7]_PORT_A_write_enable = GND;
S1_q_a[7]_PORT_A_write_enable_reg = DFFE(S1_q_a[7]_PORT_A_write_enable, S1_q_a[7]_clock_0, , , S1_q_a[7]_clock_enable_0);
S1_q_a[7]_PORT_B_write_enable = H1L56;
S1_q_a[7]_PORT_B_write_enable_reg = DFFE(S1_q_a[7]_PORT_B_write_enable, S1_q_a[7]_clock_1, , , );
S1_q_a[7]_clock_0 = BCLK;
S1_q_a[7]_clock_1 = GLOBAL(A1L517);
S1_q_a[7]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[7]_PORT_A_data_out = MEMORY(S1_q_a[7]_PORT_A_data_in_reg, S1_q_a[7]_PORT_B_data_in_reg, S1_q_a[7]_PORT_A_address_reg, S1_q_a[7]_PORT_B_address_reg, S1_q_a[7]_PORT_A_write_enable_reg, S1_q_a[7]_PORT_B_write_enable_reg, , , S1_q_a[7]_clock_0, S1_q_a[7]_clock_1, S1_q_a[7]_clock_enable_0, , , );
S1_q_a[7]_PORT_A_data_out_reg = DFFE(S1_q_a[7]_PORT_A_data_out, S1_q_a[7]_clock_0, , , S1_q_a[7]_clock_enable_0);
S1_q_a[7] = S1_q_a[7]_PORT_A_data_out_reg[0];


--S1_q_a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6] at M4K_X23_Y12
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[6]_PORT_A_data_in = VCC;
S1_q_a[6]_PORT_A_data_in_reg = DFFE(S1_q_a[6]_PORT_A_data_in, S1_q_a[6]_clock_0, , , S1_q_a[6]_clock_enable_0);
S1_q_a[6]_PORT_B_data_in = Rx_register[6];
S1_q_a[6]_PORT_B_data_in_reg = DFFE(S1_q_a[6]_PORT_B_data_in, S1_q_a[6]_clock_1, , , );
S1_q_a[6]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[6]_PORT_A_address_reg = DFFE(S1_q_a[6]_PORT_A_address, S1_q_a[6]_clock_0, , , S1_q_a[6]_clock_enable_0);
S1_q_a[6]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[6]_PORT_B_address_reg = DFFE(S1_q_a[6]_PORT_B_address, S1_q_a[6]_clock_1, , , );
S1_q_a[6]_PORT_A_write_enable = GND;
S1_q_a[6]_PORT_A_write_enable_reg = DFFE(S1_q_a[6]_PORT_A_write_enable, S1_q_a[6]_clock_0, , , S1_q_a[6]_clock_enable_0);
S1_q_a[6]_PORT_B_write_enable = H1L56;
S1_q_a[6]_PORT_B_write_enable_reg = DFFE(S1_q_a[6]_PORT_B_write_enable, S1_q_a[6]_clock_1, , , );
S1_q_a[6]_clock_0 = BCLK;
S1_q_a[6]_clock_1 = GLOBAL(A1L517);
S1_q_a[6]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[6]_PORT_A_data_out = MEMORY(S1_q_a[6]_PORT_A_data_in_reg, S1_q_a[6]_PORT_B_data_in_reg, S1_q_a[6]_PORT_A_address_reg, S1_q_a[6]_PORT_B_address_reg, S1_q_a[6]_PORT_A_write_enable_reg, S1_q_a[6]_PORT_B_write_enable_reg, , , S1_q_a[6]_clock_0, S1_q_a[6]_clock_1, S1_q_a[6]_clock_enable_0, , , );
S1_q_a[6]_PORT_A_data_out_reg = DFFE(S1_q_a[6]_PORT_A_data_out, S1_q_a[6]_clock_0, , , S1_q_a[6]_clock_enable_0);
S1_q_a[6] = S1_q_a[6]_PORT_A_data_out_reg[0];


--S1_q_a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5] at M4K_X11_Y4
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[5]_PORT_A_data_in = VCC;
S1_q_a[5]_PORT_A_data_in_reg = DFFE(S1_q_a[5]_PORT_A_data_in, S1_q_a[5]_clock_0, , , S1_q_a[5]_clock_enable_0);
S1_q_a[5]_PORT_B_data_in = Rx_register[5];
S1_q_a[5]_PORT_B_data_in_reg = DFFE(S1_q_a[5]_PORT_B_data_in, S1_q_a[5]_clock_1, , , );
S1_q_a[5]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[5]_PORT_A_address_reg = DFFE(S1_q_a[5]_PORT_A_address, S1_q_a[5]_clock_0, , , S1_q_a[5]_clock_enable_0);
S1_q_a[5]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[5]_PORT_B_address_reg = DFFE(S1_q_a[5]_PORT_B_address, S1_q_a[5]_clock_1, , , );
S1_q_a[5]_PORT_A_write_enable = GND;
S1_q_a[5]_PORT_A_write_enable_reg = DFFE(S1_q_a[5]_PORT_A_write_enable, S1_q_a[5]_clock_0, , , S1_q_a[5]_clock_enable_0);
S1_q_a[5]_PORT_B_write_enable = H1L56;
S1_q_a[5]_PORT_B_write_enable_reg = DFFE(S1_q_a[5]_PORT_B_write_enable, S1_q_a[5]_clock_1, , , );
S1_q_a[5]_clock_0 = BCLK;
S1_q_a[5]_clock_1 = GLOBAL(A1L517);
S1_q_a[5]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[5]_PORT_A_data_out = MEMORY(S1_q_a[5]_PORT_A_data_in_reg, S1_q_a[5]_PORT_B_data_in_reg, S1_q_a[5]_PORT_A_address_reg, S1_q_a[5]_PORT_B_address_reg, S1_q_a[5]_PORT_A_write_enable_reg, S1_q_a[5]_PORT_B_write_enable_reg, , , S1_q_a[5]_clock_0, S1_q_a[5]_clock_1, S1_q_a[5]_clock_enable_0, , , );
S1_q_a[5]_PORT_A_data_out_reg = DFFE(S1_q_a[5]_PORT_A_data_out, S1_q_a[5]_clock_0, , , S1_q_a[5]_clock_enable_0);
S1_q_a[5] = S1_q_a[5]_PORT_A_data_out_reg[0];


--S1_q_a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4] at M4K_X23_Y1
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[4]_PORT_A_data_in = VCC;
S1_q_a[4]_PORT_A_data_in_reg = DFFE(S1_q_a[4]_PORT_A_data_in, S1_q_a[4]_clock_0, , , S1_q_a[4]_clock_enable_0);
S1_q_a[4]_PORT_B_data_in = Rx_register[4];
S1_q_a[4]_PORT_B_data_in_reg = DFFE(S1_q_a[4]_PORT_B_data_in, S1_q_a[4]_clock_1, , , );
S1_q_a[4]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[4]_PORT_A_address_reg = DFFE(S1_q_a[4]_PORT_A_address, S1_q_a[4]_clock_0, , , S1_q_a[4]_clock_enable_0);
S1_q_a[4]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[4]_PORT_B_address_reg = DFFE(S1_q_a[4]_PORT_B_address, S1_q_a[4]_clock_1, , , );
S1_q_a[4]_PORT_A_write_enable = GND;
S1_q_a[4]_PORT_A_write_enable_reg = DFFE(S1_q_a[4]_PORT_A_write_enable, S1_q_a[4]_clock_0, , , S1_q_a[4]_clock_enable_0);
S1_q_a[4]_PORT_B_write_enable = H1L56;
S1_q_a[4]_PORT_B_write_enable_reg = DFFE(S1_q_a[4]_PORT_B_write_enable, S1_q_a[4]_clock_1, , , );
S1_q_a[4]_clock_0 = BCLK;
S1_q_a[4]_clock_1 = GLOBAL(A1L517);
S1_q_a[4]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[4]_PORT_A_data_out = MEMORY(S1_q_a[4]_PORT_A_data_in_reg, S1_q_a[4]_PORT_B_data_in_reg, S1_q_a[4]_PORT_A_address_reg, S1_q_a[4]_PORT_B_address_reg, S1_q_a[4]_PORT_A_write_enable_reg, S1_q_a[4]_PORT_B_write_enable_reg, , , S1_q_a[4]_clock_0, S1_q_a[4]_clock_1, S1_q_a[4]_clock_enable_0, , , );
S1_q_a[4]_PORT_A_data_out_reg = DFFE(S1_q_a[4]_PORT_A_data_out, S1_q_a[4]_clock_0, , , S1_q_a[4]_clock_enable_0);
S1_q_a[4] = S1_q_a[4]_PORT_A_data_out_reg[0];


--A1L878 is rtl~360 at LCCOMB_X22_Y7_N14
A1L878 = S1_q_a[7] # !S1_q_a[4] # !S1_q_a[6] # !S1_q_a[5];


--S1_q_a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3] at M4K_X11_Y1
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[3]_PORT_A_data_in = VCC;
S1_q_a[3]_PORT_A_data_in_reg = DFFE(S1_q_a[3]_PORT_A_data_in, S1_q_a[3]_clock_0, , , S1_q_a[3]_clock_enable_0);
S1_q_a[3]_PORT_B_data_in = Rx_register[3];
S1_q_a[3]_PORT_B_data_in_reg = DFFE(S1_q_a[3]_PORT_B_data_in, S1_q_a[3]_clock_1, , , );
S1_q_a[3]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[3]_PORT_A_address_reg = DFFE(S1_q_a[3]_PORT_A_address, S1_q_a[3]_clock_0, , , S1_q_a[3]_clock_enable_0);
S1_q_a[3]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[3]_PORT_B_address_reg = DFFE(S1_q_a[3]_PORT_B_address, S1_q_a[3]_clock_1, , , );
S1_q_a[3]_PORT_A_write_enable = GND;
S1_q_a[3]_PORT_A_write_enable_reg = DFFE(S1_q_a[3]_PORT_A_write_enable, S1_q_a[3]_clock_0, , , S1_q_a[3]_clock_enable_0);
S1_q_a[3]_PORT_B_write_enable = H1L56;
S1_q_a[3]_PORT_B_write_enable_reg = DFFE(S1_q_a[3]_PORT_B_write_enable, S1_q_a[3]_clock_1, , , );
S1_q_a[3]_clock_0 = BCLK;
S1_q_a[3]_clock_1 = GLOBAL(A1L517);
S1_q_a[3]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[3]_PORT_A_data_out = MEMORY(S1_q_a[3]_PORT_A_data_in_reg, S1_q_a[3]_PORT_B_data_in_reg, S1_q_a[3]_PORT_A_address_reg, S1_q_a[3]_PORT_B_address_reg, S1_q_a[3]_PORT_A_write_enable_reg, S1_q_a[3]_PORT_B_write_enable_reg, , , S1_q_a[3]_clock_0, S1_q_a[3]_clock_1, S1_q_a[3]_clock_enable_0, , , );
S1_q_a[3]_PORT_A_data_out_reg = DFFE(S1_q_a[3]_PORT_A_data_out, S1_q_a[3]_clock_0, , , S1_q_a[3]_clock_enable_0);
S1_q_a[3] = S1_q_a[3]_PORT_A_data_out_reg[0];


--S1_q_a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2] at M4K_X11_Y3
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[2]_PORT_A_data_in = VCC;
S1_q_a[2]_PORT_A_data_in_reg = DFFE(S1_q_a[2]_PORT_A_data_in, S1_q_a[2]_clock_0, , , S1_q_a[2]_clock_enable_0);
S1_q_a[2]_PORT_B_data_in = Rx_register[2];
S1_q_a[2]_PORT_B_data_in_reg = DFFE(S1_q_a[2]_PORT_B_data_in, S1_q_a[2]_clock_1, , , );
S1_q_a[2]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[2]_PORT_A_address_reg = DFFE(S1_q_a[2]_PORT_A_address, S1_q_a[2]_clock_0, , , S1_q_a[2]_clock_enable_0);
S1_q_a[2]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[2]_PORT_B_address_reg = DFFE(S1_q_a[2]_PORT_B_address, S1_q_a[2]_clock_1, , , );
S1_q_a[2]_PORT_A_write_enable = GND;
S1_q_a[2]_PORT_A_write_enable_reg = DFFE(S1_q_a[2]_PORT_A_write_enable, S1_q_a[2]_clock_0, , , S1_q_a[2]_clock_enable_0);
S1_q_a[2]_PORT_B_write_enable = H1L56;
S1_q_a[2]_PORT_B_write_enable_reg = DFFE(S1_q_a[2]_PORT_B_write_enable, S1_q_a[2]_clock_1, , , );
S1_q_a[2]_clock_0 = BCLK;
S1_q_a[2]_clock_1 = GLOBAL(A1L517);
S1_q_a[2]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[2]_PORT_A_data_out = MEMORY(S1_q_a[2]_PORT_A_data_in_reg, S1_q_a[2]_PORT_B_data_in_reg, S1_q_a[2]_PORT_A_address_reg, S1_q_a[2]_PORT_B_address_reg, S1_q_a[2]_PORT_A_write_enable_reg, S1_q_a[2]_PORT_B_write_enable_reg, , , S1_q_a[2]_clock_0, S1_q_a[2]_clock_1, S1_q_a[2]_clock_enable_0, , , );
S1_q_a[2]_PORT_A_data_out_reg = DFFE(S1_q_a[2]_PORT_A_data_out, S1_q_a[2]_clock_0, , , S1_q_a[2]_clock_enable_0);
S1_q_a[2] = S1_q_a[2]_PORT_A_data_out_reg[0];


--S1_q_a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1] at M4K_X23_Y10
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[1]_PORT_A_data_in = VCC;
S1_q_a[1]_PORT_A_data_in_reg = DFFE(S1_q_a[1]_PORT_A_data_in, S1_q_a[1]_clock_0, , , S1_q_a[1]_clock_enable_0);
S1_q_a[1]_PORT_B_data_in = Rx_register[1];
S1_q_a[1]_PORT_B_data_in_reg = DFFE(S1_q_a[1]_PORT_B_data_in, S1_q_a[1]_clock_1, , , );
S1_q_a[1]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[1]_PORT_A_address_reg = DFFE(S1_q_a[1]_PORT_A_address, S1_q_a[1]_clock_0, , , S1_q_a[1]_clock_enable_0);
S1_q_a[1]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[1]_PORT_B_address_reg = DFFE(S1_q_a[1]_PORT_B_address, S1_q_a[1]_clock_1, , , );
S1_q_a[1]_PORT_A_write_enable = GND;
S1_q_a[1]_PORT_A_write_enable_reg = DFFE(S1_q_a[1]_PORT_A_write_enable, S1_q_a[1]_clock_0, , , S1_q_a[1]_clock_enable_0);
S1_q_a[1]_PORT_B_write_enable = H1L56;
S1_q_a[1]_PORT_B_write_enable_reg = DFFE(S1_q_a[1]_PORT_B_write_enable, S1_q_a[1]_clock_1, , , );
S1_q_a[1]_clock_0 = BCLK;
S1_q_a[1]_clock_1 = GLOBAL(A1L517);
S1_q_a[1]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[1]_PORT_A_data_out = MEMORY(S1_q_a[1]_PORT_A_data_in_reg, S1_q_a[1]_PORT_B_data_in_reg, S1_q_a[1]_PORT_A_address_reg, S1_q_a[1]_PORT_B_address_reg, S1_q_a[1]_PORT_A_write_enable_reg, S1_q_a[1]_PORT_B_write_enable_reg, , , S1_q_a[1]_clock_0, S1_q_a[1]_clock_1, S1_q_a[1]_clock_enable_0, , , );
S1_q_a[1]_PORT_A_data_out_reg = DFFE(S1_q_a[1]_PORT_A_data_out, S1_q_a[1]_clock_0, , , S1_q_a[1]_clock_enable_0);
S1_q_a[1] = S1_q_a[1]_PORT_A_data_out_reg[0];


--S1_q_a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0] at M4K_X11_Y2
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 16, Port B Logical Depth: 4096, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
S1_q_a[0]_PORT_A_data_in = VCC;
S1_q_a[0]_PORT_A_data_in_reg = DFFE(S1_q_a[0]_PORT_A_data_in, S1_q_a[0]_clock_0, , , S1_q_a[0]_clock_enable_0);
S1_q_a[0]_PORT_B_data_in = Rx_register[0];
S1_q_a[0]_PORT_B_data_in_reg = DFFE(S1_q_a[0]_PORT_B_data_in, S1_q_a[0]_clock_1, , , );
S1_q_a[0]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10], K1_power_modified_counter_values[11]);
S1_q_a[0]_PORT_A_address_reg = DFFE(S1_q_a[0]_PORT_A_address, S1_q_a[0]_clock_0, , , S1_q_a[0]_clock_enable_0);
S1_q_a[0]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10], H1_wrptr_g[11]);
S1_q_a[0]_PORT_B_address_reg = DFFE(S1_q_a[0]_PORT_B_address, S1_q_a[0]_clock_1, , , );
S1_q_a[0]_PORT_A_write_enable = GND;
S1_q_a[0]_PORT_A_write_enable_reg = DFFE(S1_q_a[0]_PORT_A_write_enable, S1_q_a[0]_clock_0, , , S1_q_a[0]_clock_enable_0);
S1_q_a[0]_PORT_B_write_enable = H1L56;
S1_q_a[0]_PORT_B_write_enable_reg = DFFE(S1_q_a[0]_PORT_B_write_enable, S1_q_a[0]_clock_1, , , );
S1_q_a[0]_clock_0 = BCLK;
S1_q_a[0]_clock_1 = GLOBAL(A1L517);
S1_q_a[0]_clock_enable_0 = H1_valid_rdreq;
S1_q_a[0]_PORT_A_data_out = MEMORY(S1_q_a[0]_PORT_A_data_in_reg, S1_q_a[0]_PORT_B_data_in_reg, S1_q_a[0]_PORT_A_address_reg, S1_q_a[0]_PORT_B_address_reg, S1_q_a[0]_PORT_A_write_enable_reg, S1_q_a[0]_PORT_B_write_enable_reg, , , S1_q_a[0]_clock_0, S1_q_a[0]_clock_1, S1_q_a[0]_clock_enable_0, , , );
S1_q_a[0]_PORT_A_data_out_reg = DFFE(S1_q_a[0]_PORT_A_data_out, S1_q_a[0]_clock_0, , , S1_q_a[0]_clock_enable_0);
S1_q_a[0] = S1_q_a[0]_PORT_A_data_out_reg[0];


--A1L879 is rtl~361 at LCCOMB_X22_Y7_N4
A1L879 = !S1_q_a[1] # !S1_q_a[0] # !S1_q_a[3] # !S1_q_a[2];


--A1L880 is rtl~362 at LCCOMB_X22_Y7_N24
A1L880 = A1L879 # A1L878 # !A1L876;


--state_PWM.00011 is state_PWM.00011 at LCFF_X21_Y6_N23
state_PWM.00011 = DFFEAS(A1L539, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L534 is Select~5861 at LCCOMB_X22_Y7_N22
A1L534 = A1L880 & (state_PWM.00011 # !state_PWM.00000) # !A1L880 & A1L533 & (!state_PWM.00000);


--A1L535 is Select~5862 at LCCOMB_X22_Y7_N10
A1L535 = !A1L534 & (A1L876 # !state_PWM.00001 & !state_PWM.00100);


--A1L950 is state_PWM~124 at LCCOMB_X21_Y6_N24
A1L950 = A1L876 & state_PWM.00011 & !A1L879 & !A1L878;


--H1_p0addr is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|p0addr at LCFF_X26_Y6_N25
H1_p0addr = DFFEAS(H1L23, BCLK, GLOBAL(H1L25),  ,  ,  ,  ,  ,  );


--H1_rdcnt_addr_ena is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdcnt_addr_ena at LCCOMB_X22_Y5_N0
H1_rdcnt_addr_ena = H1_valid_rdreq # !H1_p0addr;


--Rx_register[13] is Rx_register[13] at LCFF_X10_Y5_N5
Rx_register[13] = DFFEAS(A1L503, GLOBAL(A1L81),  ,  , state_FX.0011,  ,  ,  ,  );


--H1_wrptr_g[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[0] at LCFF_X22_Y3_N9
H1_wrptr_g[0] = DFFEAS(H1L68, GLOBAL(A1L517),  ,  , H1L56,  ,  ,  ,  );


--H1_wrptr_g[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[1] at LCFF_X22_Y3_N19
H1_wrptr_g[1] = DFFEAS(H1L70, GLOBAL(A1L517),  ,  , H1L56,  ,  ,  ,  );


--H1_wrptr_g[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[2] at LCFF_X20_Y3_N1
H1_wrptr_g[2] = DFFEAS(H1L72, GLOBAL(A1L517),  ,  , H1L56,  ,  ,  ,  );


--H1_wrptr_g[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[3] at LCFF_X22_Y3_N21
H1_wrptr_g[3] = DFFEAS(H1L74, GLOBAL(A1L517),  ,  , H1L56,  ,  ,  ,  );


--H1_wrptr_g[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[4] at LCFF_X22_Y3_N13
H1_wrptr_g[4] = DFFEAS(H1L76, GLOBAL(A1L517),  ,  , H1L56,  ,  ,  ,  );


--H1_wrptr_g[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[5] at LCFF_X21_Y3_N5
H1_wrptr_g[5] = DFFEAS(H1L78, GLOBAL(A1L517),  ,  , H1L56,  ,  ,  ,  );


--H1_wrptr_g[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[6] at LCFF_X21_Y3_N21
H1_wrptr_g[6] = DFFEAS(H1L80, GLOBAL(A1L517),  ,  , H1L56,  ,  ,  ,  );


--H1_wrptr_g[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[7] at LCFF_X21_Y3_N29
H1_wrptr_g[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L517),  ,  , H1L56, Q1_power_modified_counter_values[7],  ,  , VCC);


--H1_wrptr_g[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[8] at LCFF_X21_Y3_N11
H1_wrptr_g[8] = DFFEAS(H1L83, GLOBAL(A1L517),  ,  , H1L56,  ,  ,  ,  );


--H1_wrptr_g[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[9] at LCFF_X21_Y3_N25
H1_wrptr_g[9] = DFFEAS(H1L85, GLOBAL(A1L517),  ,  , H1L56,  ,  ,  ,  );


--H1_wrptr_g[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[10] at LCFF_X20_Y3_N3
H1_wrptr_g[10] = DFFEAS(H1L87, GLOBAL(A1L517),  ,  , H1L56,  ,  ,  ,  );


--H1_wrptr_g[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[11] at LCFF_X21_Y3_N3
H1_wrptr_g[11] = DFFEAS(H1L89, GLOBAL(A1L517),  ,  , H1L56,  ,  ,  ,  );


--Rx_register[12] is Rx_register[12] at LCFF_X10_Y5_N1
Rx_register[12] = DFFEAS(A1L501, GLOBAL(A1L81),  ,  , state_FX.0011,  ,  ,  ,  );


--Rx_register[14] is Rx_register[14] at LCFF_X10_Y5_N19
Rx_register[14] = DFFEAS(A1L505, GLOBAL(A1L81),  ,  , state_FX.0011,  ,  ,  ,  );


--Rx_register[15] is Rx_register[15] at LCFF_X10_Y5_N11
Rx_register[15] = DFFEAS(A1L507, GLOBAL(A1L81),  ,  , state_FX.0011,  ,  ,  ,  );


--Rx_register[11] is Rx_register[11] at LCFF_X10_Y5_N9
Rx_register[11] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L81),  ,  , state_FX.0011, A1L55,  ,  , VCC);


--Rx_register[10] is Rx_register[10] at LCFF_X10_Y5_N27
Rx_register[10] = DFFEAS(A1L498, GLOBAL(A1L81),  ,  , state_FX.0011,  ,  ,  ,  );


--Rx_register[9] is Rx_register[9] at LCFF_X10_Y5_N29
Rx_register[9] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L81),  ,  , state_FX.0011, A1L51,  ,  , VCC);


--Rx_register[8] is Rx_register[8] at LCFF_X7_Y6_N31
Rx_register[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L81),  ,  , state_FX.0011, A1L49,  ,  , VCC);


--I_Data[15] is I_Data[15] at LCFF_X26_Y6_N17
I_Data[15] = DFFEAS(A1L109, !BCLK,  ,  , A1L540,  ,  ,  ,  );


--I_Data[14] is I_Data[14] at LCFF_X26_Y6_N19
I_Data[14] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L540, I_PWM[14],  ,  , VCC);


--I_Data[13] is I_Data[13] at LCFF_X26_Y6_N7
I_Data[13] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L540, I_PWM[13],  ,  , VCC);


--I_Data[12] is I_Data[12] at LCFF_X25_Y6_N17
I_Data[12] = DFFEAS(A1L105, !BCLK,  ,  , A1L540,  ,  ,  ,  );


--I_Data[11] is I_Data[11] at LCFF_X26_Y6_N29
I_Data[11] = DFFEAS(A1L103, !BCLK,  ,  , A1L540,  ,  ,  ,  );


--I_Data[10] is I_Data[10] at LCFF_X26_Y6_N31
I_Data[10] = DFFEAS(A1L101, !BCLK,  ,  , A1L540,  ,  ,  ,  );


--I_Data[9] is I_Data[9] at LCFF_X26_Y6_N1
I_Data[9] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L540, I_PWM[9],  ,  , VCC);


--I_Data[8] is I_Data[8] at LCFF_X26_Y6_N5
I_Data[8] = DFFEAS(A1L98, !BCLK,  ,  , A1L540,  ,  ,  ,  );


--I_Data[7] is I_Data[7] at LCFF_X25_Y6_N31
I_Data[7] = DFFEAS(A1L96, !BCLK,  ,  , A1L540,  ,  ,  ,  );


--I_Data[6] is I_Data[6] at LCFF_X26_Y6_N15
I_Data[6] = DFFEAS(A1L94, !BCLK,  ,  , A1L540,  ,  ,  ,  );


--I_Data[5] is I_Data[5] at LCFF_X26_Y6_N27
I_Data[5] = DFFEAS(A1L92, !BCLK,  ,  , A1L540,  ,  ,  ,  );


--I_Data[4] is I_Data[4] at LCFF_X26_Y6_N13
I_Data[4] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L540, I_PWM[4],  ,  , VCC);


--I_Data[3] is I_Data[3] at LCFF_X26_Y6_N23
I_Data[3] = DFFEAS(A1L89, !BCLK,  ,  , A1L540,  ,  ,  ,  );


--I_Data[2] is I_Data[2] at LCFF_X26_Y6_N11
I_Data[2] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L540, I_PWM[2],  ,  , VCC);


--I_Data[1] is I_Data[1] at LCFF_X25_Y6_N25
I_Data[1] = DFFEAS(A1L86, !BCLK,  ,  , A1L540,  ,  ,  ,  );


--I_Data[0] is I_Data[0] at LCFF_X26_Y6_N3
I_Data[0] = DFFEAS(A1L84, !BCLK,  ,  , A1L540,  ,  ,  ,  );


--Q_Data[15] is Q_Data[15] at LCFF_X25_Y6_N5
Q_Data[15] = DFFEAS(A1L292, !BCLK,  ,  , A1L540,  ,  ,  ,  );


--Q_Data[14] is Q_Data[14] at LCFF_X24_Y6_N13
Q_Data[14] = DFFEAS(A1L290, !BCLK,  ,  , A1L540,  ,  ,  ,  );


--Q_Data[13] is Q_Data[13] at LCFF_X24_Y6_N21
Q_Data[13] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , A1L540, Q_PWM[13],  ,  , VCC);


--Q_Data[12] is Q_Data[12] at LCFF_X24_Y6_N27
Q_Data[12] = DFFEAS(A1L287, !BCLK,  ,  , A1L540,  ,  ,  ,  );


--Q_Data[11] is Q_Data[11] at LCFF_X24_Y6_N19
Q_Data[11] = DFFEAS(A1L285, !BCLK,  ,  , A1L540,  ,  ,  ,  );


--Q_Data[10] is Q_Data[10] at LCFF_X24_Y6_N1
Q_Data[10] = DFFEAS(A1L283, !BCLK,  ,  , A1L540,  ,  ,  ,  );


--Q_Data[9] is Q_Data[9] at LCFF_X25_Y6_N9
Q_Data[9] = DFFEAS(A1L281, !BCLK,  ,  , A1L540,  ,  ,  ,  );


--Q_Data[8] is Q_Data[8] at LCFF_X24_Y6_N25
Q_Data[8] = DFFEAS(A1L279, !BCLK,  ,  , A1L540,  ,  ,  ,  );


--Q_Data[7] is Q_Data[7] at LCFF_X24_Y6_N15
Q_Data[7] = DFFEAS(A1L277, !BCLK,  ,  , A1L540,  ,  ,  ,  );


--Q_Data[6] is Q_Data[6] at LCFF_X25_Y6_N19
Q_Data[6] = DFFEAS(A1L275, !BCLK,  ,  , A1L540,  ,  ,  ,  );


--Q_Data[5] is Q_Data[5] at LCFF_X25_Y6_N7
Q_Data[5] = DFFEAS(A1L273, !BCLK,  ,  , A1L540,  ,  ,  ,  );


--Q_Data[4] is Q_Data[4] at LCFF_X25_Y6_N15
Q_Data[4] = DFFEAS(A1L271, !BCLK,  ,  , A1L540,  ,  ,  ,  );


--Q_Data[3] is Q_Data[3] at LCFF_X25_Y6_N1
Q_Data[3] = DFFEAS(A1L269, !BCLK,  ,  , A1L540,  ,  ,  ,  );


--Q_Data[2] is Q_Data[2] at LCFF_X24_Y6_N17
Q_Data[2] = DFFEAS(A1L267, !BCLK,  ,  , A1L540,  ,  ,  ,  );


--Q_Data[1] is Q_Data[1] at LCFF_X24_Y6_N5
Q_Data[1] = DFFEAS(A1L265, !BCLK,  ,  , A1L540,  ,  ,  ,  );


--Q_Data[0] is Q_Data[0] at LCFF_X25_Y6_N21
Q_Data[0] = DFFEAS(A1L263, !BCLK,  ,  , A1L540,  ,  ,  ,  );


--Left_PWM[5] is Left_PWM[5] at LCFF_X27_Y4_N9
Left_PWM[5] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00111, S1_q_a[5],  ,  , VCC);


--B1_TLV_state.000 is I2SAudioOut:I2SAO|TLV_state.000 at LCFF_X19_Y7_N31
B1_TLV_state.000 = DFFEAS(B1L27, !GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--B1L65 is I2SAudioOut:I2SAO|local_left_sample[15]~0 at LCCOMB_X18_Y7_N8
B1L65 = LB1_safe_q[8] & !B1_TLV_state.000;


--Left_PWM[6] is Left_PWM[6] at LCFF_X27_Y4_N23
Left_PWM[6] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00111, S1_q_a[6],  ,  , VCC);


--B1L32 is I2SAudioOut:I2SAO|add~115 at LCCOMB_X18_Y7_N30
B1L32 = B1_bit_count[0] $ !B1_bit_count[1];


--Left_PWM[4] is Left_PWM[4] at LCFF_X27_Y4_N17
Left_PWM[4] = DFFEAS(A1L240, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[7] is Left_PWM[7] at LCFF_X27_Y4_N21
Left_PWM[7] = DFFEAS(A1L244, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--B1L33 is I2SAudioOut:I2SAO|add~116 at LCCOMB_X14_Y7_N28
B1L33 = B1_bit_count[2] $ (!B1_bit_count[1] & !B1_bit_count[0]);


--Left_PWM[10] is Left_PWM[10] at LCFF_X24_Y7_N11
Left_PWM[10] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00111, S1_q_a[10],  ,  , VCC);


--Left_PWM[9] is Left_PWM[9] at LCFF_X27_Y4_N5
Left_PWM[9] = DFFEAS(A1L248, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[8] is Left_PWM[8] at LCFF_X27_Y4_N19
Left_PWM[8] = DFFEAS(A1L246, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[11] is Left_PWM[11] at LCFF_X27_Y4_N15
Left_PWM[11] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00111, S1_q_a[11],  ,  , VCC);


--B1L34 is I2SAudioOut:I2SAO|add~117 at LCCOMB_X18_Y7_N14
B1L34 = B1_bit_count[3] $ (!B1_bit_count[2] & !B1_bit_count[0] & !B1_bit_count[1]);


--Left_PWM[1] is Left_PWM[1] at LCFF_X27_Y4_N29
Left_PWM[1] = DFFEAS(A1L235, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[2] is Left_PWM[2] at LCFF_X27_Y4_N31
Left_PWM[2] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00111, S1_q_a[2],  ,  , VCC);


--Left_PWM[0] is Left_PWM[0] at LCFF_X27_Y4_N27
Left_PWM[0] = DFFEAS(A1L233, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[3] is Left_PWM[3] at LCFF_X27_Y4_N11
Left_PWM[3] = DFFEAS(A1L238, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[14] is Left_PWM[14] at LCFF_X27_Y4_N25
Left_PWM[14] = DFFEAS(A1L254, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Left_PWM[13] is Left_PWM[13] at LCFF_X27_Y4_N13
Left_PWM[13] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00111, S1_q_a[13],  ,  , VCC);


--Left_PWM[12] is Left_PWM[12] at LCFF_X27_Y4_N3
Left_PWM[12] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00111, S1_q_a[12],  ,  , VCC);


--Left_PWM[15] is Left_PWM[15] at LCFF_X27_Y4_N7
Left_PWM[15] = DFFEAS(A1L256, !BCLK,  ,  , state_PWM.00111,  ,  ,  ,  );


--Right_PWM[10] is Right_PWM[10] at LCFF_X27_Y9_N7
Right_PWM[10] = DFFEAS(A1L445, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[6] is Right_PWM[6] at LCFF_X27_Y9_N27
Right_PWM[6] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01000, S1_q_a[6],  ,  , VCC);


--Right_PWM[2] is Right_PWM[2] at LCFF_X27_Y9_N13
Right_PWM[2] = DFFEAS(A1L431, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[14] is Right_PWM[14] at LCFF_X27_Y9_N1
Right_PWM[14] = DFFEAS(A1L452, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[5] is Right_PWM[5] at LCFF_X27_Y9_N21
Right_PWM[5] = DFFEAS(A1L437, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[9] is Right_PWM[9] at LCFF_X24_Y7_N23
Right_PWM[9] = DFFEAS(A1L443, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[1] is Right_PWM[1] at LCFF_X24_Y7_N7
Right_PWM[1] = DFFEAS(A1L429, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[13] is Right_PWM[13] at LCFF_X27_Y9_N9
Right_PWM[13] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01000, S1_q_a[13],  ,  , VCC);


--Right_PWM[8] is Right_PWM[8] at LCFF_X24_Y7_N27
Right_PWM[8] = DFFEAS(A1L441, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[4] is Right_PWM[4] at LCFF_X27_Y9_N23
Right_PWM[4] = DFFEAS(A1L435, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[0] is Right_PWM[0] at LCFF_X27_Y9_N31
Right_PWM[0] = DFFEAS(A1L427, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[12] is Right_PWM[12] at LCFF_X27_Y9_N29
Right_PWM[12] = DFFEAS(A1L449, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[11] is Right_PWM[11] at LCFF_X27_Y9_N17
Right_PWM[11] = DFFEAS(A1L447, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[7] is Right_PWM[7] at LCFF_X27_Y9_N25
Right_PWM[7] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01000, S1_q_a[7],  ,  , VCC);


--Right_PWM[3] is Right_PWM[3] at LCFF_X27_Y9_N15
Right_PWM[3] = DFFEAS(A1L433, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--Right_PWM[15] is Right_PWM[15] at LCFF_X27_Y9_N19
Right_PWM[15] = DFFEAS(A1L454, !BCLK,  ,  , state_PWM.01000,  ,  ,  ,  );


--B1_TLV_state.001 is I2SAudioOut:I2SAO|TLV_state.001 at LCFF_X20_Y7_N19
B1_TLV_state.001 = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(LB1L33),  ,  ,  , B1L92,  , !LB1_safe_q[8], VCC);


--A1L871 is rtl~5 at LCCOMB_X18_Y7_N10
A1L871 = !B1_bit_count[3] & !B1_bit_count[2] & !B1_bit_count[0] & !B1_bit_count[1];


--B1L22 is I2SAudioOut:I2SAO|Select~168 at LCCOMB_X18_Y7_N18
B1L22 = LB1_safe_q[8] & (B1_TLV_state.010 & !A1L871) # !LB1_safe_q[8] & (B1_TLV_state.001 # B1_TLV_state.010 & !A1L871);


--B1_TLV_state.011 is I2SAudioOut:I2SAO|TLV_state.011 at LCFF_X19_Y7_N1
B1_TLV_state.011 = DFFEAS(B1L25, !GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--B1L23 is I2SAudioOut:I2SAO|Select~169 at LCCOMB_X19_Y7_N26
B1L23 = LB1_safe_q[8] & (B1_TLV_state.011 # B1_TLV_state.100 & !A1L871) # !LB1_safe_q[8] & (B1_TLV_state.100 & !A1L871);


--state_PWM.00101 is state_PWM.00101 at LCFF_X22_Y7_N1
state_PWM.00101 = DFFEAS(A1L466, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L466 is Rx_control_0[7]~0 at LCCOMB_X22_Y7_N0
A1L466 = state_PWM.00100 & A1L876;


--FB1_q_a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[8] at M4K_X11_Y7
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[8]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[8]_PORT_A_data_in_reg = DFFE(FB1_q_a[8]_PORT_A_data_in, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[8]_PORT_B_data_in = BUS(register[8], register[9]);
FB1_q_a[8]_PORT_B_data_in_reg = DFFE(FB1_q_a[8]_PORT_B_data_in, FB1_q_a[8]_clock_1, , , );
FB1_q_a[8]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[8]_PORT_A_address_reg = DFFE(FB1_q_a[8]_PORT_A_address, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[8]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[8]_PORT_B_address_reg = DFFE(FB1_q_a[8]_PORT_B_address, FB1_q_a[8]_clock_1, , , );
FB1_q_a[8]_PORT_A_write_enable = GND;
FB1_q_a[8]_PORT_A_write_enable_reg = DFFE(FB1_q_a[8]_PORT_A_write_enable, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[8]_PORT_B_write_enable = !V1L53;
FB1_q_a[8]_PORT_B_write_enable_reg = DFFE(FB1_q_a[8]_PORT_B_write_enable, FB1_q_a[8]_clock_1, , , );
FB1_q_a[8]_clock_0 = GLOBAL(A1L729);
FB1_q_a[8]_clock_1 = GLOBAL(A1L776);
FB1_q_a[8]_clock_enable_0 = V1L28;
FB1_q_a[8]_PORT_A_data_out = MEMORY(FB1_q_a[8]_PORT_A_data_in_reg, FB1_q_a[8]_PORT_B_data_in_reg, FB1_q_a[8]_PORT_A_address_reg, FB1_q_a[8]_PORT_B_address_reg, FB1_q_a[8]_PORT_A_write_enable_reg, FB1_q_a[8]_PORT_B_write_enable_reg, , , FB1_q_a[8]_clock_0, FB1_q_a[8]_clock_1, FB1_q_a[8]_clock_enable_0, , , );
FB1_q_a[8]_PORT_A_data_out_reg = DFFE(FB1_q_a[8]_PORT_A_data_out, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[8] = FB1_q_a[8]_PORT_A_data_out_reg[0];

--FB1_q_a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[9] at M4K_X11_Y7
FB1_q_a[8]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[8]_PORT_A_data_in_reg = DFFE(FB1_q_a[8]_PORT_A_data_in, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[8]_PORT_B_data_in = BUS(register[8], register[9]);
FB1_q_a[8]_PORT_B_data_in_reg = DFFE(FB1_q_a[8]_PORT_B_data_in, FB1_q_a[8]_clock_1, , , );
FB1_q_a[8]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[8]_PORT_A_address_reg = DFFE(FB1_q_a[8]_PORT_A_address, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[8]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[8]_PORT_B_address_reg = DFFE(FB1_q_a[8]_PORT_B_address, FB1_q_a[8]_clock_1, , , );
FB1_q_a[8]_PORT_A_write_enable = GND;
FB1_q_a[8]_PORT_A_write_enable_reg = DFFE(FB1_q_a[8]_PORT_A_write_enable, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[8]_PORT_B_write_enable = !V1L53;
FB1_q_a[8]_PORT_B_write_enable_reg = DFFE(FB1_q_a[8]_PORT_B_write_enable, FB1_q_a[8]_clock_1, , , );
FB1_q_a[8]_clock_0 = GLOBAL(A1L729);
FB1_q_a[8]_clock_1 = GLOBAL(A1L776);
FB1_q_a[8]_clock_enable_0 = V1L28;
FB1_q_a[8]_PORT_A_data_out = MEMORY(FB1_q_a[8]_PORT_A_data_in_reg, FB1_q_a[8]_PORT_B_data_in_reg, FB1_q_a[8]_PORT_A_address_reg, FB1_q_a[8]_PORT_B_address_reg, FB1_q_a[8]_PORT_A_write_enable_reg, FB1_q_a[8]_PORT_B_write_enable_reg, , , FB1_q_a[8]_clock_0, FB1_q_a[8]_clock_1, FB1_q_a[8]_clock_enable_0, , , );
FB1_q_a[8]_PORT_A_data_out_reg = DFFE(FB1_q_a[8]_PORT_A_data_out, FB1_q_a[8]_clock_0, , , FB1_q_a[8]_clock_enable_0);
FB1_q_a[9] = FB1_q_a[8]_PORT_A_data_out_reg[1];


--SLEN is SLEN at LCFF_X7_Y6_N25
SLEN = DFFEAS(A1L511, GLOBAL(A1L81),  ,  ,  ,  ,  ,  ,  );


--FB1_q_a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[10] at M4K_X11_Y6
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[10]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[10]_PORT_A_data_in_reg = DFFE(FB1_q_a[10]_PORT_A_data_in, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[10]_PORT_B_data_in = BUS(register[10], register[15]);
FB1_q_a[10]_PORT_B_data_in_reg = DFFE(FB1_q_a[10]_PORT_B_data_in, FB1_q_a[10]_clock_1, , , );
FB1_q_a[10]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[10]_PORT_A_address_reg = DFFE(FB1_q_a[10]_PORT_A_address, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[10]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[10]_PORT_B_address_reg = DFFE(FB1_q_a[10]_PORT_B_address, FB1_q_a[10]_clock_1, , , );
FB1_q_a[10]_PORT_A_write_enable = GND;
FB1_q_a[10]_PORT_A_write_enable_reg = DFFE(FB1_q_a[10]_PORT_A_write_enable, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[10]_PORT_B_write_enable = !V1L53;
FB1_q_a[10]_PORT_B_write_enable_reg = DFFE(FB1_q_a[10]_PORT_B_write_enable, FB1_q_a[10]_clock_1, , , );
FB1_q_a[10]_clock_0 = GLOBAL(A1L729);
FB1_q_a[10]_clock_1 = GLOBAL(A1L776);
FB1_q_a[10]_clock_enable_0 = V1L28;
FB1_q_a[10]_PORT_A_data_out = MEMORY(FB1_q_a[10]_PORT_A_data_in_reg, FB1_q_a[10]_PORT_B_data_in_reg, FB1_q_a[10]_PORT_A_address_reg, FB1_q_a[10]_PORT_B_address_reg, FB1_q_a[10]_PORT_A_write_enable_reg, FB1_q_a[10]_PORT_B_write_enable_reg, , , FB1_q_a[10]_clock_0, FB1_q_a[10]_clock_1, FB1_q_a[10]_clock_enable_0, , , );
FB1_q_a[10]_PORT_A_data_out_reg = DFFE(FB1_q_a[10]_PORT_A_data_out, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[10] = FB1_q_a[10]_PORT_A_data_out_reg[0];

--FB1_q_a[15] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[15] at M4K_X11_Y6
FB1_q_a[10]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[10]_PORT_A_data_in_reg = DFFE(FB1_q_a[10]_PORT_A_data_in, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[10]_PORT_B_data_in = BUS(register[10], register[15]);
FB1_q_a[10]_PORT_B_data_in_reg = DFFE(FB1_q_a[10]_PORT_B_data_in, FB1_q_a[10]_clock_1, , , );
FB1_q_a[10]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[10]_PORT_A_address_reg = DFFE(FB1_q_a[10]_PORT_A_address, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[10]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[10]_PORT_B_address_reg = DFFE(FB1_q_a[10]_PORT_B_address, FB1_q_a[10]_clock_1, , , );
FB1_q_a[10]_PORT_A_write_enable = GND;
FB1_q_a[10]_PORT_A_write_enable_reg = DFFE(FB1_q_a[10]_PORT_A_write_enable, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[10]_PORT_B_write_enable = !V1L53;
FB1_q_a[10]_PORT_B_write_enable_reg = DFFE(FB1_q_a[10]_PORT_B_write_enable, FB1_q_a[10]_clock_1, , , );
FB1_q_a[10]_clock_0 = GLOBAL(A1L729);
FB1_q_a[10]_clock_1 = GLOBAL(A1L776);
FB1_q_a[10]_clock_enable_0 = V1L28;
FB1_q_a[10]_PORT_A_data_out = MEMORY(FB1_q_a[10]_PORT_A_data_in_reg, FB1_q_a[10]_PORT_B_data_in_reg, FB1_q_a[10]_PORT_A_address_reg, FB1_q_a[10]_PORT_B_address_reg, FB1_q_a[10]_PORT_A_write_enable_reg, FB1_q_a[10]_PORT_B_write_enable_reg, , , FB1_q_a[10]_clock_0, FB1_q_a[10]_clock_1, FB1_q_a[10]_clock_enable_0, , , );
FB1_q_a[10]_PORT_A_data_out_reg = DFFE(FB1_q_a[10]_PORT_A_data_out, FB1_q_a[10]_clock_0, , , FB1_q_a[10]_clock_enable_0);
FB1_q_a[15] = FB1_q_a[10]_PORT_A_data_out_reg[1];


--FB1_q_a[11] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[11] at M4K_X11_Y5
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[11]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[11]_PORT_A_data_in_reg = DFFE(FB1_q_a[11]_PORT_A_data_in, FB1_q_a[11]_clock_0, , , FB1_q_a[11]_clock_enable_0);
FB1_q_a[11]_PORT_B_data_in = BUS(register[11], register[13]);
FB1_q_a[11]_PORT_B_data_in_reg = DFFE(FB1_q_a[11]_PORT_B_data_in, FB1_q_a[11]_clock_1, , , );
FB1_q_a[11]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[11]_PORT_A_address_reg = DFFE(FB1_q_a[11]_PORT_A_address, FB1_q_a[11]_clock_0, , , FB1_q_a[11]_clock_enable_0);
FB1_q_a[11]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[11]_PORT_B_address_reg = DFFE(FB1_q_a[11]_PORT_B_address, FB1_q_a[11]_clock_1, , , );
FB1_q_a[11]_PORT_A_write_enable = GND;
FB1_q_a[11]_PORT_A_write_enable_reg = DFFE(FB1_q_a[11]_PORT_A_write_enable, FB1_q_a[11]_clock_0, , , FB1_q_a[11]_clock_enable_0);
FB1_q_a[11]_PORT_B_write_enable = !V1L53;
FB1_q_a[11]_PORT_B_write_enable_reg = DFFE(FB1_q_a[11]_PORT_B_write_enable, FB1_q_a[11]_clock_1, , , );
FB1_q_a[11]_clock_0 = GLOBAL(A1L729);
FB1_q_a[11]_clock_1 = GLOBAL(A1L776);
FB1_q_a[11]_clock_enable_0 = V1L28;
FB1_q_a[11]_PORT_A_data_out = MEMORY(FB1_q_a[11]_PORT_A_data_in_reg, FB1_q_a[11]_PORT_B_data_in_reg, FB1_q_a[11]_PORT_A_address_reg, FB1_q_a[11]_PORT_B_address_reg, FB1_q_a[11]_PORT_A_write_enable_reg, FB1_q_a[11]_PORT_B_write_enable_reg, , , FB1_q_a[11]_clock_0, FB1_q_a[11]_clock_1, FB1_q_a[11]_clock_enable_0, , , );
FB1_q_a[11]_PORT_A_data_out_reg = DFFE(FB1_q_a[11]_PORT_A_data_out, FB1_q_a[11]_clock_0, , , FB1_q_a[11]_clock_enable_0);
FB1_q_a[11] = FB1_q_a[11]_PORT_A_data_out_reg[0];

--FB1_q_a[13] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[13] at M4K_X11_Y5
FB1_q_a[11]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[11]_PORT_A_data_in_reg = DFFE(FB1_q_a[11]_PORT_A_data_in, FB1_q_a[11]_clock_0, , , FB1_q_a[11]_clock_enable_0);
FB1_q_a[11]_PORT_B_data_in = BUS(register[11], register[13]);
FB1_q_a[11]_PORT_B_data_in_reg = DFFE(FB1_q_a[11]_PORT_B_data_in, FB1_q_a[11]_clock_1, , , );
FB1_q_a[11]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[11]_PORT_A_address_reg = DFFE(FB1_q_a[11]_PORT_A_address, FB1_q_a[11]_clock_0, , , FB1_q_a[11]_clock_enable_0);
FB1_q_a[11]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[11]_PORT_B_address_reg = DFFE(FB1_q_a[11]_PORT_B_address, FB1_q_a[11]_clock_1, , , );
FB1_q_a[11]_PORT_A_write_enable = GND;
FB1_q_a[11]_PORT_A_write_enable_reg = DFFE(FB1_q_a[11]_PORT_A_write_enable, FB1_q_a[11]_clock_0, , , FB1_q_a[11]_clock_enable_0);
FB1_q_a[11]_PORT_B_write_enable = !V1L53;
FB1_q_a[11]_PORT_B_write_enable_reg = DFFE(FB1_q_a[11]_PORT_B_write_enable, FB1_q_a[11]_clock_1, , , );
FB1_q_a[11]_clock_0 = GLOBAL(A1L729);
FB1_q_a[11]_clock_1 = GLOBAL(A1L776);
FB1_q_a[11]_clock_enable_0 = V1L28;
FB1_q_a[11]_PORT_A_data_out = MEMORY(FB1_q_a[11]_PORT_A_data_in_reg, FB1_q_a[11]_PORT_B_data_in_reg, FB1_q_a[11]_PORT_A_address_reg, FB1_q_a[11]_PORT_B_address_reg, FB1_q_a[11]_PORT_A_write_enable_reg, FB1_q_a[11]_PORT_B_write_enable_reg, , , FB1_q_a[11]_clock_0, FB1_q_a[11]_clock_1, FB1_q_a[11]_clock_enable_0, , , );
FB1_q_a[11]_PORT_A_data_out_reg = DFFE(FB1_q_a[11]_PORT_A_data_out, FB1_q_a[11]_clock_0, , , FB1_q_a[11]_clock_enable_0);
FB1_q_a[13] = FB1_q_a[11]_PORT_A_data_out_reg[1];


--FB1_q_a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[0] at M4K_X11_Y10
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[0]_PORT_A_data_in_reg = DFFE(FB1_q_a[0]_PORT_A_data_in, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[0]_PORT_B_data_in = BUS(register[0], register[7]);
FB1_q_a[0]_PORT_B_data_in_reg = DFFE(FB1_q_a[0]_PORT_B_data_in, FB1_q_a[0]_clock_1, , , );
FB1_q_a[0]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[0]_PORT_A_address_reg = DFFE(FB1_q_a[0]_PORT_A_address, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[0]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[0]_PORT_B_address_reg = DFFE(FB1_q_a[0]_PORT_B_address, FB1_q_a[0]_clock_1, , , );
FB1_q_a[0]_PORT_A_write_enable = GND;
FB1_q_a[0]_PORT_A_write_enable_reg = DFFE(FB1_q_a[0]_PORT_A_write_enable, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[0]_PORT_B_write_enable = !V1L53;
FB1_q_a[0]_PORT_B_write_enable_reg = DFFE(FB1_q_a[0]_PORT_B_write_enable, FB1_q_a[0]_clock_1, , , );
FB1_q_a[0]_clock_0 = GLOBAL(A1L729);
FB1_q_a[0]_clock_1 = GLOBAL(A1L776);
FB1_q_a[0]_clock_enable_0 = V1L28;
FB1_q_a[0]_PORT_A_data_out = MEMORY(FB1_q_a[0]_PORT_A_data_in_reg, FB1_q_a[0]_PORT_B_data_in_reg, FB1_q_a[0]_PORT_A_address_reg, FB1_q_a[0]_PORT_B_address_reg, FB1_q_a[0]_PORT_A_write_enable_reg, FB1_q_a[0]_PORT_B_write_enable_reg, , , FB1_q_a[0]_clock_0, FB1_q_a[0]_clock_1, FB1_q_a[0]_clock_enable_0, , , );
FB1_q_a[0]_PORT_A_data_out_reg = DFFE(FB1_q_a[0]_PORT_A_data_out, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[0] = FB1_q_a[0]_PORT_A_data_out_reg[0];

--FB1_q_a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[7] at M4K_X11_Y10
FB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[0]_PORT_A_data_in_reg = DFFE(FB1_q_a[0]_PORT_A_data_in, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[0]_PORT_B_data_in = BUS(register[0], register[7]);
FB1_q_a[0]_PORT_B_data_in_reg = DFFE(FB1_q_a[0]_PORT_B_data_in, FB1_q_a[0]_clock_1, , , );
FB1_q_a[0]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[0]_PORT_A_address_reg = DFFE(FB1_q_a[0]_PORT_A_address, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[0]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[0]_PORT_B_address_reg = DFFE(FB1_q_a[0]_PORT_B_address, FB1_q_a[0]_clock_1, , , );
FB1_q_a[0]_PORT_A_write_enable = GND;
FB1_q_a[0]_PORT_A_write_enable_reg = DFFE(FB1_q_a[0]_PORT_A_write_enable, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[0]_PORT_B_write_enable = !V1L53;
FB1_q_a[0]_PORT_B_write_enable_reg = DFFE(FB1_q_a[0]_PORT_B_write_enable, FB1_q_a[0]_clock_1, , , );
FB1_q_a[0]_clock_0 = GLOBAL(A1L729);
FB1_q_a[0]_clock_1 = GLOBAL(A1L776);
FB1_q_a[0]_clock_enable_0 = V1L28;
FB1_q_a[0]_PORT_A_data_out = MEMORY(FB1_q_a[0]_PORT_A_data_in_reg, FB1_q_a[0]_PORT_B_data_in_reg, FB1_q_a[0]_PORT_A_address_reg, FB1_q_a[0]_PORT_B_address_reg, FB1_q_a[0]_PORT_A_write_enable_reg, FB1_q_a[0]_PORT_B_write_enable_reg, , , FB1_q_a[0]_clock_0, FB1_q_a[0]_clock_1, FB1_q_a[0]_clock_enable_0, , , );
FB1_q_a[0]_PORT_A_data_out_reg = DFFE(FB1_q_a[0]_PORT_A_data_out, FB1_q_a[0]_clock_0, , , FB1_q_a[0]_clock_enable_0);
FB1_q_a[7] = FB1_q_a[0]_PORT_A_data_out_reg[1];


--FB1_q_a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[1] at M4K_X11_Y12
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[1]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[1]_PORT_A_data_in_reg = DFFE(FB1_q_a[1]_PORT_A_data_in, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[1]_PORT_B_data_in = BUS(register[1], register[2]);
FB1_q_a[1]_PORT_B_data_in_reg = DFFE(FB1_q_a[1]_PORT_B_data_in, FB1_q_a[1]_clock_1, , , );
FB1_q_a[1]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[1]_PORT_A_address_reg = DFFE(FB1_q_a[1]_PORT_A_address, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[1]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[1]_PORT_B_address_reg = DFFE(FB1_q_a[1]_PORT_B_address, FB1_q_a[1]_clock_1, , , );
FB1_q_a[1]_PORT_A_write_enable = GND;
FB1_q_a[1]_PORT_A_write_enable_reg = DFFE(FB1_q_a[1]_PORT_A_write_enable, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[1]_PORT_B_write_enable = !V1L53;
FB1_q_a[1]_PORT_B_write_enable_reg = DFFE(FB1_q_a[1]_PORT_B_write_enable, FB1_q_a[1]_clock_1, , , );
FB1_q_a[1]_clock_0 = GLOBAL(A1L729);
FB1_q_a[1]_clock_1 = GLOBAL(A1L776);
FB1_q_a[1]_clock_enable_0 = V1L28;
FB1_q_a[1]_PORT_A_data_out = MEMORY(FB1_q_a[1]_PORT_A_data_in_reg, FB1_q_a[1]_PORT_B_data_in_reg, FB1_q_a[1]_PORT_A_address_reg, FB1_q_a[1]_PORT_B_address_reg, FB1_q_a[1]_PORT_A_write_enable_reg, FB1_q_a[1]_PORT_B_write_enable_reg, , , FB1_q_a[1]_clock_0, FB1_q_a[1]_clock_1, FB1_q_a[1]_clock_enable_0, , , );
FB1_q_a[1]_PORT_A_data_out_reg = DFFE(FB1_q_a[1]_PORT_A_data_out, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[1] = FB1_q_a[1]_PORT_A_data_out_reg[0];

--FB1_q_a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[2] at M4K_X11_Y12
FB1_q_a[1]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[1]_PORT_A_data_in_reg = DFFE(FB1_q_a[1]_PORT_A_data_in, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[1]_PORT_B_data_in = BUS(register[1], register[2]);
FB1_q_a[1]_PORT_B_data_in_reg = DFFE(FB1_q_a[1]_PORT_B_data_in, FB1_q_a[1]_clock_1, , , );
FB1_q_a[1]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[1]_PORT_A_address_reg = DFFE(FB1_q_a[1]_PORT_A_address, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[1]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[1]_PORT_B_address_reg = DFFE(FB1_q_a[1]_PORT_B_address, FB1_q_a[1]_clock_1, , , );
FB1_q_a[1]_PORT_A_write_enable = GND;
FB1_q_a[1]_PORT_A_write_enable_reg = DFFE(FB1_q_a[1]_PORT_A_write_enable, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[1]_PORT_B_write_enable = !V1L53;
FB1_q_a[1]_PORT_B_write_enable_reg = DFFE(FB1_q_a[1]_PORT_B_write_enable, FB1_q_a[1]_clock_1, , , );
FB1_q_a[1]_clock_0 = GLOBAL(A1L729);
FB1_q_a[1]_clock_1 = GLOBAL(A1L776);
FB1_q_a[1]_clock_enable_0 = V1L28;
FB1_q_a[1]_PORT_A_data_out = MEMORY(FB1_q_a[1]_PORT_A_data_in_reg, FB1_q_a[1]_PORT_B_data_in_reg, FB1_q_a[1]_PORT_A_address_reg, FB1_q_a[1]_PORT_B_address_reg, FB1_q_a[1]_PORT_A_write_enable_reg, FB1_q_a[1]_PORT_B_write_enable_reg, , , FB1_q_a[1]_clock_0, FB1_q_a[1]_clock_1, FB1_q_a[1]_clock_enable_0, , , );
FB1_q_a[1]_PORT_A_data_out_reg = DFFE(FB1_q_a[1]_PORT_A_data_out, FB1_q_a[1]_clock_0, , , FB1_q_a[1]_clock_enable_0);
FB1_q_a[2] = FB1_q_a[1]_PORT_A_data_out_reg[1];


--FB1_q_a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[3] at M4K_X11_Y11
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[3]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[3]_PORT_A_data_in_reg = DFFE(FB1_q_a[3]_PORT_A_data_in, FB1_q_a[3]_clock_0, , , FB1_q_a[3]_clock_enable_0);
FB1_q_a[3]_PORT_B_data_in = BUS(register[3], register[4]);
FB1_q_a[3]_PORT_B_data_in_reg = DFFE(FB1_q_a[3]_PORT_B_data_in, FB1_q_a[3]_clock_1, , , );
FB1_q_a[3]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[3]_PORT_A_address_reg = DFFE(FB1_q_a[3]_PORT_A_address, FB1_q_a[3]_clock_0, , , FB1_q_a[3]_clock_enable_0);
FB1_q_a[3]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[3]_PORT_B_address_reg = DFFE(FB1_q_a[3]_PORT_B_address, FB1_q_a[3]_clock_1, , , );
FB1_q_a[3]_PORT_A_write_enable = GND;
FB1_q_a[3]_PORT_A_write_enable_reg = DFFE(FB1_q_a[3]_PORT_A_write_enable, FB1_q_a[3]_clock_0, , , FB1_q_a[3]_clock_enable_0);
FB1_q_a[3]_PORT_B_write_enable = !V1L53;
FB1_q_a[3]_PORT_B_write_enable_reg = DFFE(FB1_q_a[3]_PORT_B_write_enable, FB1_q_a[3]_clock_1, , , );
FB1_q_a[3]_clock_0 = GLOBAL(A1L729);
FB1_q_a[3]_clock_1 = GLOBAL(A1L776);
FB1_q_a[3]_clock_enable_0 = V1L28;
FB1_q_a[3]_PORT_A_data_out = MEMORY(FB1_q_a[3]_PORT_A_data_in_reg, FB1_q_a[3]_PORT_B_data_in_reg, FB1_q_a[3]_PORT_A_address_reg, FB1_q_a[3]_PORT_B_address_reg, FB1_q_a[3]_PORT_A_write_enable_reg, FB1_q_a[3]_PORT_B_write_enable_reg, , , FB1_q_a[3]_clock_0, FB1_q_a[3]_clock_1, FB1_q_a[3]_clock_enable_0, , , );
FB1_q_a[3]_PORT_A_data_out_reg = DFFE(FB1_q_a[3]_PORT_A_data_out, FB1_q_a[3]_clock_0, , , FB1_q_a[3]_clock_enable_0);
FB1_q_a[3] = FB1_q_a[3]_PORT_A_data_out_reg[0];

--FB1_q_a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[4] at M4K_X11_Y11
FB1_q_a[3]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[3]_PORT_A_data_in_reg = DFFE(FB1_q_a[3]_PORT_A_data_in, FB1_q_a[3]_clock_0, , , FB1_q_a[3]_clock_enable_0);
FB1_q_a[3]_PORT_B_data_in = BUS(register[3], register[4]);
FB1_q_a[3]_PORT_B_data_in_reg = DFFE(FB1_q_a[3]_PORT_B_data_in, FB1_q_a[3]_clock_1, , , );
FB1_q_a[3]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[3]_PORT_A_address_reg = DFFE(FB1_q_a[3]_PORT_A_address, FB1_q_a[3]_clock_0, , , FB1_q_a[3]_clock_enable_0);
FB1_q_a[3]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[3]_PORT_B_address_reg = DFFE(FB1_q_a[3]_PORT_B_address, FB1_q_a[3]_clock_1, , , );
FB1_q_a[3]_PORT_A_write_enable = GND;
FB1_q_a[3]_PORT_A_write_enable_reg = DFFE(FB1_q_a[3]_PORT_A_write_enable, FB1_q_a[3]_clock_0, , , FB1_q_a[3]_clock_enable_0);
FB1_q_a[3]_PORT_B_write_enable = !V1L53;
FB1_q_a[3]_PORT_B_write_enable_reg = DFFE(FB1_q_a[3]_PORT_B_write_enable, FB1_q_a[3]_clock_1, , , );
FB1_q_a[3]_clock_0 = GLOBAL(A1L729);
FB1_q_a[3]_clock_1 = GLOBAL(A1L776);
FB1_q_a[3]_clock_enable_0 = V1L28;
FB1_q_a[3]_PORT_A_data_out = MEMORY(FB1_q_a[3]_PORT_A_data_in_reg, FB1_q_a[3]_PORT_B_data_in_reg, FB1_q_a[3]_PORT_A_address_reg, FB1_q_a[3]_PORT_B_address_reg, FB1_q_a[3]_PORT_A_write_enable_reg, FB1_q_a[3]_PORT_B_write_enable_reg, , , FB1_q_a[3]_clock_0, FB1_q_a[3]_clock_1, FB1_q_a[3]_clock_enable_0, , , );
FB1_q_a[3]_PORT_A_data_out_reg = DFFE(FB1_q_a[3]_PORT_A_data_out, FB1_q_a[3]_clock_0, , , FB1_q_a[3]_clock_enable_0);
FB1_q_a[4] = FB1_q_a[3]_PORT_A_data_out_reg[1];


--FB1_q_a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[5] at M4K_X11_Y9
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[5]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[5]_PORT_A_data_in_reg = DFFE(FB1_q_a[5]_PORT_A_data_in, FB1_q_a[5]_clock_0, , , FB1_q_a[5]_clock_enable_0);
FB1_q_a[5]_PORT_B_data_in = BUS(register[5], register[14]);
FB1_q_a[5]_PORT_B_data_in_reg = DFFE(FB1_q_a[5]_PORT_B_data_in, FB1_q_a[5]_clock_1, , , );
FB1_q_a[5]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[5]_PORT_A_address_reg = DFFE(FB1_q_a[5]_PORT_A_address, FB1_q_a[5]_clock_0, , , FB1_q_a[5]_clock_enable_0);
FB1_q_a[5]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[5]_PORT_B_address_reg = DFFE(FB1_q_a[5]_PORT_B_address, FB1_q_a[5]_clock_1, , , );
FB1_q_a[5]_PORT_A_write_enable = GND;
FB1_q_a[5]_PORT_A_write_enable_reg = DFFE(FB1_q_a[5]_PORT_A_write_enable, FB1_q_a[5]_clock_0, , , FB1_q_a[5]_clock_enable_0);
FB1_q_a[5]_PORT_B_write_enable = !V1L53;
FB1_q_a[5]_PORT_B_write_enable_reg = DFFE(FB1_q_a[5]_PORT_B_write_enable, FB1_q_a[5]_clock_1, , , );
FB1_q_a[5]_clock_0 = GLOBAL(A1L729);
FB1_q_a[5]_clock_1 = GLOBAL(A1L776);
FB1_q_a[5]_clock_enable_0 = V1L28;
FB1_q_a[5]_PORT_A_data_out = MEMORY(FB1_q_a[5]_PORT_A_data_in_reg, FB1_q_a[5]_PORT_B_data_in_reg, FB1_q_a[5]_PORT_A_address_reg, FB1_q_a[5]_PORT_B_address_reg, FB1_q_a[5]_PORT_A_write_enable_reg, FB1_q_a[5]_PORT_B_write_enable_reg, , , FB1_q_a[5]_clock_0, FB1_q_a[5]_clock_1, FB1_q_a[5]_clock_enable_0, , , );
FB1_q_a[5]_PORT_A_data_out_reg = DFFE(FB1_q_a[5]_PORT_A_data_out, FB1_q_a[5]_clock_0, , , FB1_q_a[5]_clock_enable_0);
FB1_q_a[5] = FB1_q_a[5]_PORT_A_data_out_reg[0];

--FB1_q_a[14] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[14] at M4K_X11_Y9
FB1_q_a[5]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[5]_PORT_A_data_in_reg = DFFE(FB1_q_a[5]_PORT_A_data_in, FB1_q_a[5]_clock_0, , , FB1_q_a[5]_clock_enable_0);
FB1_q_a[5]_PORT_B_data_in = BUS(register[5], register[14]);
FB1_q_a[5]_PORT_B_data_in_reg = DFFE(FB1_q_a[5]_PORT_B_data_in, FB1_q_a[5]_clock_1, , , );
FB1_q_a[5]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[5]_PORT_A_address_reg = DFFE(FB1_q_a[5]_PORT_A_address, FB1_q_a[5]_clock_0, , , FB1_q_a[5]_clock_enable_0);
FB1_q_a[5]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[5]_PORT_B_address_reg = DFFE(FB1_q_a[5]_PORT_B_address, FB1_q_a[5]_clock_1, , , );
FB1_q_a[5]_PORT_A_write_enable = GND;
FB1_q_a[5]_PORT_A_write_enable_reg = DFFE(FB1_q_a[5]_PORT_A_write_enable, FB1_q_a[5]_clock_0, , , FB1_q_a[5]_clock_enable_0);
FB1_q_a[5]_PORT_B_write_enable = !V1L53;
FB1_q_a[5]_PORT_B_write_enable_reg = DFFE(FB1_q_a[5]_PORT_B_write_enable, FB1_q_a[5]_clock_1, , , );
FB1_q_a[5]_clock_0 = GLOBAL(A1L729);
FB1_q_a[5]_clock_1 = GLOBAL(A1L776);
FB1_q_a[5]_clock_enable_0 = V1L28;
FB1_q_a[5]_PORT_A_data_out = MEMORY(FB1_q_a[5]_PORT_A_data_in_reg, FB1_q_a[5]_PORT_B_data_in_reg, FB1_q_a[5]_PORT_A_address_reg, FB1_q_a[5]_PORT_B_address_reg, FB1_q_a[5]_PORT_A_write_enable_reg, FB1_q_a[5]_PORT_B_write_enable_reg, , , FB1_q_a[5]_clock_0, FB1_q_a[5]_clock_1, FB1_q_a[5]_clock_enable_0, , , );
FB1_q_a[5]_PORT_A_data_out_reg = DFFE(FB1_q_a[5]_PORT_A_data_out, FB1_q_a[5]_clock_0, , , FB1_q_a[5]_clock_enable_0);
FB1_q_a[14] = FB1_q_a[5]_PORT_A_data_out_reg[1];


--FB1_q_a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[6] at M4K_X11_Y8
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
FB1_q_a[6]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[6]_PORT_A_data_in_reg = DFFE(FB1_q_a[6]_PORT_A_data_in, FB1_q_a[6]_clock_0, , , FB1_q_a[6]_clock_enable_0);
FB1_q_a[6]_PORT_B_data_in = BUS(register[6], register[12]);
FB1_q_a[6]_PORT_B_data_in_reg = DFFE(FB1_q_a[6]_PORT_B_data_in, FB1_q_a[6]_clock_1, , , );
FB1_q_a[6]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[6]_PORT_A_address_reg = DFFE(FB1_q_a[6]_PORT_A_address, FB1_q_a[6]_clock_0, , , FB1_q_a[6]_clock_enable_0);
FB1_q_a[6]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[6]_PORT_B_address_reg = DFFE(FB1_q_a[6]_PORT_B_address, FB1_q_a[6]_clock_1, , , );
FB1_q_a[6]_PORT_A_write_enable = GND;
FB1_q_a[6]_PORT_A_write_enable_reg = DFFE(FB1_q_a[6]_PORT_A_write_enable, FB1_q_a[6]_clock_0, , , FB1_q_a[6]_clock_enable_0);
FB1_q_a[6]_PORT_B_write_enable = !V1L53;
FB1_q_a[6]_PORT_B_write_enable_reg = DFFE(FB1_q_a[6]_PORT_B_write_enable, FB1_q_a[6]_clock_1, , , );
FB1_q_a[6]_clock_0 = GLOBAL(A1L729);
FB1_q_a[6]_clock_1 = GLOBAL(A1L776);
FB1_q_a[6]_clock_enable_0 = V1L28;
FB1_q_a[6]_PORT_A_data_out = MEMORY(FB1_q_a[6]_PORT_A_data_in_reg, FB1_q_a[6]_PORT_B_data_in_reg, FB1_q_a[6]_PORT_A_address_reg, FB1_q_a[6]_PORT_B_address_reg, FB1_q_a[6]_PORT_A_write_enable_reg, FB1_q_a[6]_PORT_B_write_enable_reg, , , FB1_q_a[6]_clock_0, FB1_q_a[6]_clock_1, FB1_q_a[6]_clock_enable_0, , , );
FB1_q_a[6]_PORT_A_data_out_reg = DFFE(FB1_q_a[6]_PORT_A_data_out, FB1_q_a[6]_clock_0, , , FB1_q_a[6]_clock_enable_0);
FB1_q_a[6] = FB1_q_a[6]_PORT_A_data_out_reg[0];

--FB1_q_a[12] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[12] at M4K_X11_Y8
FB1_q_a[6]_PORT_A_data_in = BUS(VCC, VCC);
FB1_q_a[6]_PORT_A_data_in_reg = DFFE(FB1_q_a[6]_PORT_A_data_in, FB1_q_a[6]_clock_0, , , FB1_q_a[6]_clock_enable_0);
FB1_q_a[6]_PORT_B_data_in = BUS(register[6], register[12]);
FB1_q_a[6]_PORT_B_data_in_reg = DFFE(FB1_q_a[6]_PORT_B_data_in, FB1_q_a[6]_clock_1, , , );
FB1_q_a[6]_PORT_A_address = BUS(X1_power_modified_counter_values[0], X1_power_modified_counter_values[1], X1_power_modified_counter_values[2], X1_power_modified_counter_values[3], X1_power_modified_counter_values[4], X1_power_modified_counter_values[5], X1_power_modified_counter_values[6], X1_power_modified_counter_values[7], X1_power_modified_counter_values[8], X1_power_modified_counter_values[9], X1_power_modified_counter_values[10]);
FB1_q_a[6]_PORT_A_address_reg = DFFE(FB1_q_a[6]_PORT_A_address, FB1_q_a[6]_clock_0, , , FB1_q_a[6]_clock_enable_0);
FB1_q_a[6]_PORT_B_address = BUS(V1_wrptr_g[0], V1_wrptr_g[1], V1_wrptr_g[2], V1_wrptr_g[3], V1_wrptr_g[4], V1_wrptr_g[5], V1_wrptr_g[6], V1_wrptr_g[7], V1_wrptr_g[8], V1_wrptr_g[9], V1_wrptr_g[10]);
FB1_q_a[6]_PORT_B_address_reg = DFFE(FB1_q_a[6]_PORT_B_address, FB1_q_a[6]_clock_1, , , );
FB1_q_a[6]_PORT_A_write_enable = GND;
FB1_q_a[6]_PORT_A_write_enable_reg = DFFE(FB1_q_a[6]_PORT_A_write_enable, FB1_q_a[6]_clock_0, , , FB1_q_a[6]_clock_enable_0);
FB1_q_a[6]_PORT_B_write_enable = !V1L53;
FB1_q_a[6]_PORT_B_write_enable_reg = DFFE(FB1_q_a[6]_PORT_B_write_enable, FB1_q_a[6]_clock_1, , , );
FB1_q_a[6]_clock_0 = GLOBAL(A1L729);
FB1_q_a[6]_clock_1 = GLOBAL(A1L776);
FB1_q_a[6]_clock_enable_0 = V1L28;
FB1_q_a[6]_PORT_A_data_out = MEMORY(FB1_q_a[6]_PORT_A_data_in_reg, FB1_q_a[6]_PORT_B_data_in_reg, FB1_q_a[6]_PORT_A_address_reg, FB1_q_a[6]_PORT_B_address_reg, FB1_q_a[6]_PORT_A_write_enable_reg, FB1_q_a[6]_PORT_B_write_enable_reg, , , FB1_q_a[6]_clock_0, FB1_q_a[6]_clock_1, FB1_q_a[6]_clock_enable_0, , , );
FB1_q_a[6]_PORT_A_data_out_reg = DFFE(FB1_q_a[6]_PORT_A_data_out, FB1_q_a[6]_clock_0, , , FB1_q_a[6]_clock_enable_0);
FB1_q_a[12] = FB1_q_a[6]_PORT_A_data_out_reg[1];


--state_FX.0111 is state_FX.0111 at LCFF_X7_Y6_N13
state_FX.0111 = DFFEAS(A1L931, GLOBAL(A1L81),  ,  ,  ,  ,  ,  ,  );


--JB1_dffe13a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[10] at LCFF_X10_Y8_N23
JB1_dffe13a[10] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L776),  ,  ,  , JB1_dffe12a[10],  ,  , VCC);


--data_flag is data_flag at LCFF_X27_Y7_N7
data_flag = DFFEAS(A1L777, !BCLK, !GLOBAL(A1L776),  ,  ,  ,  ,  ,  );


--V1_wrptr_g[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[10] at LCFF_X10_Y7_N29
V1_wrptr_g[10] = DFFEAS(V1L80, GLOBAL(A1L776),  ,  , !V1L53,  ,  ,  ,  );


--V1_wrptr_g[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[9] at LCFF_X10_Y7_N25
V1_wrptr_g[9] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L776),  ,  , !V1L53, AB1_power_modified_counter_values[9],  ,  , VCC);


--BB1_xor9 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor9 at LCCOMB_X10_Y6_N6
BB1_xor9 = V1_wrptr_g[9] $ V1_wrptr_g[10];


--JB1_dffe13a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[9] at LCFF_X10_Y8_N31
JB1_dffe13a[9] = DFFEAS(JB1L34, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--BB2_xor9 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor9 at LCCOMB_X10_Y8_N28
BB2_xor9 = JB1_dffe13a[9] $ JB1_dffe13a[10];


--V1_wrptr_g[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[8] at LCFF_X10_Y7_N1
V1_wrptr_g[8] = DFFEAS(V1L77, GLOBAL(A1L776),  ,  , !V1L53,  ,  ,  ,  );


--BB1_xor8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor8 at LCCOMB_X10_Y7_N4
BB1_xor8 = V1_wrptr_g[9] $ V1_wrptr_g[8] $ V1_wrptr_g[10];


--JB1_dffe13a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[8] at LCFF_X10_Y8_N25
JB1_dffe13a[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L776),  ,  ,  , JB1_dffe12a[8],  ,  , VCC);


--BB2_xor8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor8 at LCCOMB_X10_Y8_N12
BB2_xor8 = JB1_dffe13a[9] $ JB1_dffe13a[8] $ JB1_dffe13a[10];


--V1_wrptr_g[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[7] at LCFF_X10_Y7_N21
V1_wrptr_g[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L776),  ,  , !V1L53, AB1_power_modified_counter_values[7],  ,  , VCC);


--BB1_xor7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor7 at LCCOMB_X10_Y7_N16
BB1_xor7 = V1_wrptr_g[9] $ V1_wrptr_g[8] $ V1_wrptr_g[7] $ V1_wrptr_g[10];


--JB1_dffe13a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[7] at LCFF_X10_Y8_N27
JB1_dffe13a[7] = DFFEAS(JB1L31, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--BB2_xor7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor7 at LCCOMB_X10_Y8_N16
BB2_xor7 = JB1_dffe13a[10] $ JB1_dffe13a[7] $ JB1_dffe13a[8] $ JB1_dffe13a[9];


--V1_wrptr_g[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[6] at LCFF_X10_Y7_N27
V1_wrptr_g[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L776),  ,  , !V1L53, AB1_power_modified_counter_values[6],  ,  , VCC);


--BB1_xor6 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor6 at LCCOMB_X10_Y7_N6
BB1_xor6 = BB1_xor7 $ V1_wrptr_g[6];


--JB1_dffe13a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[6] at LCFF_X10_Y8_N15
JB1_dffe13a[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L776),  ,  ,  , JB1_dffe12a[6],  ,  , VCC);


--BB2_xor6 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor6 at LCCOMB_X8_Y7_N18
BB2_xor6 = BB2_xor7 $ JB1_dffe13a[6];


--V1_wrptr_g[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[5] at LCFF_X10_Y7_N23
V1_wrptr_g[5] = DFFEAS(V1L73, GLOBAL(A1L776),  ,  , !V1L53,  ,  ,  ,  );


--BB1_xor5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor5 at LCCOMB_X10_Y7_N18
BB1_xor5 = V1_wrptr_g[5] $ BB1_xor7 $ V1_wrptr_g[6];


--JB1_dffe13a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[5] at LCFF_X9_Y8_N1
JB1_dffe13a[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L776),  ,  ,  , JB1_dffe12a[5],  ,  , VCC);


--BB2_xor5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor5 at LCCOMB_X8_Y7_N28
BB2_xor5 = JB1_dffe13a[6] $ BB2_xor7 $ JB1_dffe13a[5];


--V1_wrptr_g[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[4] at LCFF_X10_Y7_N11
V1_wrptr_g[4] = DFFEAS(V1L71, GLOBAL(A1L776),  ,  , !V1L53,  ,  ,  ,  );


--BB1_xor4 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor4 at LCCOMB_X10_Y7_N2
BB1_xor4 = V1_wrptr_g[4] $ V1_wrptr_g[5] $ BB1_xor7 $ V1_wrptr_g[6];


--JB1_dffe13a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[4] at LCFF_X8_Y7_N7
JB1_dffe13a[4] = DFFEAS(JB1L27, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--BB2_xor4 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor4 at LCCOMB_X8_Y7_N10
BB2_xor4 = JB1_dffe13a[4] $ JB1_dffe13a[6] $ BB2_xor7 $ JB1_dffe13a[5];


--V1_wrptr_g[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[3] at LCFF_X9_Y6_N29
V1_wrptr_g[3] = DFFEAS(V1L69, GLOBAL(A1L776),  ,  , !V1L53,  ,  ,  ,  );


--BB1_xor3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor3 at LCCOMB_X9_Y6_N6
BB1_xor3 = BB1_xor4 $ V1_wrptr_g[3];


--JB1_dffe13a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[3] at LCFF_X9_Y9_N21
JB1_dffe13a[3] = DFFEAS(JB1L25, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--BB2_xor3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor3 at LCCOMB_X8_Y7_N26
BB2_xor3 = JB1_dffe13a[3] $ BB2_xor4;


--V1_wrptr_g[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[2] at LCFF_X9_Y6_N27
V1_wrptr_g[2] = DFFEAS(V1L67, GLOBAL(A1L776),  ,  , !V1L53,  ,  ,  ,  );


--BB1_xor2 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor2 at LCCOMB_X9_Y6_N22
BB1_xor2 = V1_wrptr_g[2] $ BB1_xor4 $ V1_wrptr_g[3];


--JB1_dffe13a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[2] at LCFF_X8_Y7_N25
JB1_dffe13a[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L776),  ,  ,  , JB1_dffe12a[2],  ,  , VCC);


--BB2_xor2 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor2 at LCCOMB_X8_Y7_N12
BB2_xor2 = BB2_xor4 $ JB1_dffe13a[3] $ JB1_dffe13a[2];


--V1_wrptr_g[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[1] at LCFF_X9_Y6_N3
V1_wrptr_g[1] = DFFEAS(V1L65, GLOBAL(A1L776),  ,  , !V1L53,  ,  ,  ,  );


--BB1_xor1 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor1 at LCCOMB_X9_Y6_N10
BB1_xor1 = V1_wrptr_g[1] $ V1_wrptr_g[2] $ BB1_xor4 $ V1_wrptr_g[3];


--JB1_dffe13a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[1] at LCFF_X9_Y8_N29
JB1_dffe13a[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L776),  ,  ,  , JB1_dffe12a[1],  ,  , VCC);


--BB2_xor1 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor1 at LCCOMB_X8_Y7_N16
BB2_xor1 = JB1_dffe13a[2] $ JB1_dffe13a[3] $ JB1_dffe13a[1] $ BB2_xor4;


--V1_wrptr_g[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[0] at LCFF_X9_Y6_N9
V1_wrptr_g[0] = DFFEAS(V1L63, GLOBAL(A1L776),  ,  , !V1L53,  ,  ,  ,  );


--BB1_xor0 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor0 at LCCOMB_X9_Y6_N18
BB1_xor0 = V1_wrptr_g[0] $ BB1_xor1;


--JB1_dffe13a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[0] at LCFF_X9_Y8_N3
JB1_dffe13a[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L776),  ,  ,  , JB1_dffe12a[0],  ,  , VCC);


--BB2_xor0 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor0 at LCCOMB_X9_Y7_N26
BB2_xor0 = JB1_dffe13a[0] $ BB2_xor1;


--K1_parity_ff is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff at LCFF_X22_Y5_N7
K1_parity_ff = DFFEAS(K1_parity, BCLK, GLOBAL(H1L25),  ,  ,  ,  ,  ,  );


--K1_parity is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|parity at LCCOMB_X22_Y5_N6
K1_parity = K1_parity_ff & (H1_rdcnt_addr_ena $ VCC) # !K1_parity_ff & H1_rdcnt_addr_ena & VCC;

--K1L40 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|parity~COUT at LCCOMB_X22_Y5_N6
K1L40 = CARRY(K1_parity_ff & H1_rdcnt_addr_ena);


--K1_countera0 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera0 at LCCOMB_X22_Y5_N8
K1_countera0 = H1_rdcnt_addr_ena & (K1L40 $ (GND # !K1_power_modified_counter_values[0])) # !H1_rdcnt_addr_ena & (K1_power_modified_counter_values[0] # GND);

--K1L15 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera0~COUT at LCCOMB_X22_Y5_N8
K1L15 = CARRY(!K1L40 # !H1_rdcnt_addr_ena);


--K1_countera1 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera1 at LCCOMB_X22_Y5_N10
K1_countera1 = K1L15 & K1_power_modified_counter_values[1] & (VCC) # !K1L15 & (K1_power_modified_counter_values[0] $ (K1_power_modified_counter_values[1] # GND));

--K1L17 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera1~COUT at LCCOMB_X22_Y5_N10
K1L17 = CARRY(!K1_power_modified_counter_values[0] & !K1L15);


--K1_countera2 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera2 at LCCOMB_X22_Y5_N12
K1_countera2 = K1L17 & (K1_power_modified_counter_values[1] $ (K1_power_modified_counter_values[2] & VCC)) # !K1L17 & (K1_power_modified_counter_values[2] # GND);

--K1L19 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera2~COUT at LCCOMB_X22_Y5_N12
K1L19 = CARRY(K1_power_modified_counter_values[1] # !K1L17);


--K1_countera3 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera3 at LCCOMB_X22_Y5_N14
K1_countera3 = K1L19 & (K1_power_modified_counter_values[3] & VCC) # !K1L19 & (K1_power_modified_counter_values[2] $ (K1_power_modified_counter_values[3] # GND));

--K1L21 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera3~COUT at LCCOMB_X22_Y5_N14
K1L21 = CARRY(!K1_power_modified_counter_values[2] & !K1L19);


--K1_countera4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera4 at LCCOMB_X22_Y5_N16
K1_countera4 = K1L21 & (K1_power_modified_counter_values[3] $ (K1_power_modified_counter_values[4] & VCC)) # !K1L21 & (K1_power_modified_counter_values[4] # GND);

--K1L23 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera4~COUT at LCCOMB_X22_Y5_N16
K1L23 = CARRY(K1_power_modified_counter_values[3] # !K1L21);


--K1_countera5 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera5 at LCCOMB_X22_Y5_N18
K1_countera5 = K1L23 & (K1_power_modified_counter_values[5] & VCC) # !K1L23 & (K1_power_modified_counter_values[4] $ (K1_power_modified_counter_values[5] # GND));

--K1L25 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera5~COUT at LCCOMB_X22_Y5_N18
K1L25 = CARRY(!K1_power_modified_counter_values[4] & !K1L23);


--K1_countera6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera6 at LCCOMB_X22_Y5_N20
K1_countera6 = K1L25 & (K1_power_modified_counter_values[5] $ (K1_power_modified_counter_values[6] & VCC)) # !K1L25 & (K1_power_modified_counter_values[6] # GND);

--K1L27 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera6~COUT at LCCOMB_X22_Y5_N20
K1L27 = CARRY(K1_power_modified_counter_values[5] # !K1L25);


--K1_countera7 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera7 at LCCOMB_X22_Y5_N22
K1_countera7 = K1L27 & (K1_power_modified_counter_values[7] & VCC) # !K1L27 & (K1_power_modified_counter_values[6] $ (K1_power_modified_counter_values[7] # GND));

--K1L29 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera7~COUT at LCCOMB_X22_Y5_N22
K1L29 = CARRY(!K1_power_modified_counter_values[6] & !K1L27);


--K1_countera8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera8 at LCCOMB_X22_Y5_N24
K1_countera8 = K1L29 & (K1_power_modified_counter_values[7] $ (K1_power_modified_counter_values[8] & VCC)) # !K1L29 & (K1_power_modified_counter_values[8] # GND);

--K1L31 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera8~COUT at LCCOMB_X22_Y5_N24
K1L31 = CARRY(K1_power_modified_counter_values[7] # !K1L29);


--K1_countera9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera9 at LCCOMB_X22_Y5_N26
K1_countera9 = K1L31 & (K1_power_modified_counter_values[9] & VCC) # !K1L31 & (K1_power_modified_counter_values[8] $ (K1_power_modified_counter_values[9] # GND));

--K1L33 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera9~COUT at LCCOMB_X22_Y5_N26
K1L33 = CARRY(!K1_power_modified_counter_values[8] & !K1L31);


--K1_countera10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera10 at LCCOMB_X22_Y5_N28
K1_countera10 = K1L33 & (K1_power_modified_counter_values[9] $ (K1_power_modified_counter_values[10] & VCC)) # !K1L33 & (K1_power_modified_counter_values[10] # GND);

--K1L35 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera10~COUT at LCCOMB_X22_Y5_N28
K1L35 = CARRY(K1_power_modified_counter_values[9] # !K1L33);


--K1_countera11 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|countera11 at LCCOMB_X22_Y5_N30
K1_countera11 = K1_power_modified_counter_values[11] $ !K1L35;


--H1_rdaclr is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdaclr at LCFF_X27_Y2_N1
H1_rdaclr = DFFEAS(H1L26, !BCLK,  ,  ,  ,  ,  ,  ,  );


--state_PWM.00111 is state_PWM.00111 at LCFF_X21_Y6_N19
state_PWM.00111 = DFFEAS(A1L542, !BCLK,  ,  ,  ,  ,  ,  ,  );


--state_PWM.01011 is state_PWM.01011 at LCFF_X22_Y6_N29
state_PWM.01011 = DFFEAS(A1L543, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L536 is Select~5863 at LCCOMB_X22_Y6_N16
A1L536 = state_PWM.00111 # state_PWM.00000 & fifo_enable & !state_PWM.01011;


--A1L537 is Select~5864 at LCCOMB_X22_Y5_N4
A1L537 = A1L536 # state_PWM.00011 # !A1L533 & !state_PWM.00000;


--H1_delayed_wrptr_g[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[6] at LCFF_X20_Y5_N9
H1_delayed_wrptr_g[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L517),  ,  ,  , H1_wrptr_g[6],  ,  , VCC);


--H1_delayed_wrptr_g[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[11] at LCFF_X22_Y4_N1
H1_delayed_wrptr_g[11] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L517),  ,  ,  , H1_wrptr_g[11],  ,  , VCC);


--H1_delayed_wrptr_g[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[9] at LCFF_X20_Y7_N9
H1_delayed_wrptr_g[9] = DFFEAS(H1L18, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[5] at LCFF_X21_Y3_N7
H1_delayed_wrptr_g[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L517),  ,  ,  , H1_wrptr_g[5],  ,  , VCC);


--H1_delayed_wrptr_g[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[7] at LCFF_X19_Y6_N15
H1_delayed_wrptr_g[7] = DFFEAS(H1L14, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[1] at LCFF_X18_Y5_N5
H1_delayed_wrptr_g[1] = DFFEAS(H1L5, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[3] at LCFF_X20_Y5_N15
H1_delayed_wrptr_g[3] = DFFEAS(H1L8, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[4] at LCFF_X19_Y6_N27
H1_delayed_wrptr_g[4] = DFFEAS(H1L10, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[0] at LCFF_X19_Y6_N17
H1_delayed_wrptr_g[0] = DFFEAS(H1L3, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[10] at LCFF_X19_Y4_N1
H1_delayed_wrptr_g[10] = DFFEAS(H1L20, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[8] at LCFF_X21_Y3_N23
H1_delayed_wrptr_g[8] = DFFEAS(H1L16, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--H1_delayed_wrptr_g[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[2] at LCFF_X22_Y3_N5
H1_delayed_wrptr_g[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L517),  ,  ,  , H1_wrptr_g[2],  ,  , VCC);


--N4_dffe5a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[10] at LCFF_X18_Y5_N17
N4_dffe5a[10] = DFFEAS(N4L20, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[10] at LCFF_X22_Y4_N13
N3_dffe5a[10] = DFFEAS(N3L18, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[9] at LCFF_X22_Y3_N31
N4_dffe5a[9] = DFFEAS(N4L18, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[9] at LCFF_X20_Y4_N3
N3_dffe5a[9] = DFFEAS(N3L16, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[8] at LCFF_X21_Y3_N17
N4_dffe5a[8] = DFFEAS(N4L16, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[8] at LCFF_X21_Y4_N21
N3_dffe5a[8] = DFFEAS(N3L14, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[7] at LCFF_X21_Y3_N27
N4_dffe5a[7] = DFFEAS(N4L14, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[7] at LCFF_X21_Y4_N15
N3_dffe5a[7] = DFFEAS(N3L12, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[6] at LCFF_X21_Y3_N1
N4_dffe5a[6] = DFFEAS(L3_xor6, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[6] at LCFF_X21_Y4_N29
N3_dffe5a[6] = DFFEAS(L4_xor6, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[5] at LCFF_X22_Y3_N15
N4_dffe5a[5] = DFFEAS(N4L11, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[5] at LCFF_X21_Y4_N9
N3_dffe5a[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L517),  ,  ,  , L4_xor5,  ,  , VCC);


--N4_dffe5a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[4] at LCFF_X22_Y3_N17
N4_dffe5a[4] = DFFEAS(N4L9, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[4] at LCFF_X21_Y4_N23
N3_dffe5a[4] = DFFEAS(N3L8, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[3] at LCFF_X22_Y3_N29
N4_dffe5a[3] = DFFEAS(L3_xor3, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[3] at LCFF_X21_Y4_N1
N3_dffe5a[3] = DFFEAS(L4_xor3, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[2] at LCFF_X22_Y3_N25
N4_dffe5a[2] = DFFEAS(N4L6, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[2] at LCFF_X21_Y4_N31
N3_dffe5a[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L517),  ,  ,  , L4_xor2,  ,  , VCC);


--N4_dffe5a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[1] at LCFF_X22_Y3_N27
N4_dffe5a[1] = DFFEAS(N4L4, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[1] at LCFF_X20_Y4_N21
N3_dffe5a[1] = DFFEAS(N3L4, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--N4_dffe5a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[0] at LCFF_X22_Y3_N1
N4_dffe5a[0] = DFFEAS(L3_xor0, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--N3_dffe5a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[0] at LCFF_X20_Y4_N29
N3_dffe5a[0] = DFFEAS(L4_xor0, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--A1L1044 is synced_Rx_used[4]~183 at LCCOMB_X24_Y4_N6
A1L1044 = CARRY(N4_dffe5a[0] # !N3_dffe5a[0]);


--A1L1046 is synced_Rx_used[4]~185 at LCCOMB_X24_Y4_N8
A1L1046 = CARRY(N4_dffe5a[1] & N3_dffe5a[1] & !A1L1044 # !N4_dffe5a[1] & (N3_dffe5a[1] # !A1L1044));


--A1L1048 is synced_Rx_used[4]~187 at LCCOMB_X24_Y4_N10
A1L1048 = CARRY(N4_dffe5a[2] & (!A1L1046 # !N3_dffe5a[2]) # !N4_dffe5a[2] & !N3_dffe5a[2] & !A1L1046);


--A1L1050 is synced_Rx_used[4]~189 at LCCOMB_X24_Y4_N12
A1L1050 = CARRY(N3_dffe5a[3] & (!A1L1048 # !N4_dffe5a[3]) # !N3_dffe5a[3] & !N4_dffe5a[3] & !A1L1048);


--A1L1051 is synced_Rx_used[4]~190 at LCCOMB_X24_Y4_N14
A1L1051 = (N3_dffe5a[4] $ N4_dffe5a[4] $ A1L1050) # GND;

--A1L1052 is synced_Rx_used[4]~191 at LCCOMB_X24_Y4_N14
A1L1052 = CARRY(N3_dffe5a[4] & N4_dffe5a[4] & !A1L1050 # !N3_dffe5a[4] & (N4_dffe5a[4] # !A1L1050));


--A1L1054 is synced_Rx_used[5]~192 at LCCOMB_X24_Y4_N16
A1L1054 = N3_dffe5a[5] & (N4_dffe5a[5] & !A1L1052 # !N4_dffe5a[5] & (A1L1052 # GND)) # !N3_dffe5a[5] & (N4_dffe5a[5] & A1L1052 & VCC # !N4_dffe5a[5] & !A1L1052);

--A1L1055 is synced_Rx_used[5]~193 at LCCOMB_X24_Y4_N16
A1L1055 = CARRY(N3_dffe5a[5] & (!A1L1052 # !N4_dffe5a[5]) # !N3_dffe5a[5] & !N4_dffe5a[5] & !A1L1052);


--A1L1057 is synced_Rx_used[6]~194 at LCCOMB_X24_Y4_N18
A1L1057 = (N4_dffe5a[6] $ N3_dffe5a[6] $ A1L1055) # GND;

--A1L1058 is synced_Rx_used[6]~195 at LCCOMB_X24_Y4_N18
A1L1058 = CARRY(N4_dffe5a[6] & (!A1L1055 # !N3_dffe5a[6]) # !N4_dffe5a[6] & !N3_dffe5a[6] & !A1L1055);


--A1L1060 is synced_Rx_used[7]~196 at LCCOMB_X24_Y4_N20
A1L1060 = N4_dffe5a[7] & (N3_dffe5a[7] & !A1L1058 # !N3_dffe5a[7] & A1L1058 & VCC) # !N4_dffe5a[7] & (N3_dffe5a[7] & (A1L1058 # GND) # !N3_dffe5a[7] & !A1L1058);

--A1L1061 is synced_Rx_used[7]~197 at LCCOMB_X24_Y4_N20
A1L1061 = CARRY(N4_dffe5a[7] & N3_dffe5a[7] & !A1L1058 # !N4_dffe5a[7] & (N3_dffe5a[7] # !A1L1058));


--A1L1063 is synced_Rx_used[8]~198 at LCCOMB_X24_Y4_N22
A1L1063 = (N4_dffe5a[8] $ N3_dffe5a[8] $ A1L1061) # GND;

--A1L1064 is synced_Rx_used[8]~199 at LCCOMB_X24_Y4_N22
A1L1064 = CARRY(N4_dffe5a[8] & (!A1L1061 # !N3_dffe5a[8]) # !N4_dffe5a[8] & !N3_dffe5a[8] & !A1L1061);


--A1L1066 is synced_Rx_used[9]~200 at LCCOMB_X24_Y4_N24
A1L1066 = N4_dffe5a[9] & (N3_dffe5a[9] & !A1L1064 # !N3_dffe5a[9] & A1L1064 & VCC) # !N4_dffe5a[9] & (N3_dffe5a[9] & (A1L1064 # GND) # !N3_dffe5a[9] & !A1L1064);

--A1L1067 is synced_Rx_used[9]~201 at LCCOMB_X24_Y4_N24
A1L1067 = CARRY(N4_dffe5a[9] & N3_dffe5a[9] & !A1L1064 # !N4_dffe5a[9] & (N3_dffe5a[9] # !A1L1064));


--A1L1070 is synced_Rx_used[10]~202 at LCCOMB_X24_Y4_N26
A1L1070 = (N3_dffe5a[10] $ N4_dffe5a[10] $ A1L1067) # GND;

--A1L1071 is synced_Rx_used[10]~203 at LCCOMB_X24_Y4_N26
A1L1071 = CARRY(N3_dffe5a[10] & N4_dffe5a[10] & !A1L1067 # !N3_dffe5a[10] & (N4_dffe5a[10] # !A1L1067));


--N3_dffe5a[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[11] at LCFF_X21_Y4_N7
N3_dffe5a[11] = DFFEAS(N3L20, GLOBAL(A1L517),  ,  ,  ,  ,  ,  ,  );


--A1L1073 is synced_Rx_used[11]~204 at LCCOMB_X24_Y4_N28
A1L1073 = N3_dffe5a[11] $ A1L1071 $ !H1_delayed_wrptr_g[11];


--Rx_register[7] is Rx_register[7] at LCFF_X10_Y5_N13
Rx_register[7] = DFFEAS(A1L494, GLOBAL(A1L81),  ,  , state_FX.0011,  ,  ,  ,  );


--Rx_register[6] is Rx_register[6] at LCFF_X7_Y12_N27
Rx_register[6] = DFFEAS(A1L492, GLOBAL(A1L81),  ,  , state_FX.0011,  ,  ,  ,  );


--Rx_register[5] is Rx_register[5] at LCFF_X10_Y5_N31
Rx_register[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L81),  ,  , state_FX.0011, A1L75,  ,  , VCC);


--Rx_register[4] is Rx_register[4] at LCFF_X10_Y5_N23
Rx_register[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L81),  ,  , state_FX.0011, A1L73,  ,  , VCC);


--Rx_register[3] is Rx_register[3] at LCFF_X10_Y5_N21
Rx_register[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L81),  ,  , state_FX.0011, A1L71,  ,  , VCC);


--Rx_register[2] is Rx_register[2] at LCFF_X10_Y5_N17
Rx_register[2] = DFFEAS(A1L487, GLOBAL(A1L81),  ,  , state_FX.0011,  ,  ,  ,  );


--Rx_register[1] is Rx_register[1] at LCFF_X7_Y12_N5
Rx_register[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L81),  ,  , state_FX.0011, A1L67,  ,  , VCC);


--Rx_register[0] is Rx_register[0] at LCFF_X10_Y5_N15
Rx_register[0] = DFFEAS(A1L484, GLOBAL(A1L81),  ,  , state_FX.0011,  ,  ,  ,  );


--byte_count[0] is byte_count[0] at LCFF_X21_Y6_N5
byte_count[0] = DFFEAS(A1L754, !BCLK,  ,  , A1L772,  ,  , !state_PWM.01100,  );


--byte_count[1] is byte_count[1] at LCFF_X21_Y6_N7
byte_count[1] = DFFEAS(A1L757, !BCLK,  ,  , A1L772,  ,  , !state_PWM.01100,  );


--byte_count[2] is byte_count[2] at LCFF_X21_Y6_N9
byte_count[2] = DFFEAS(A1L760, !BCLK,  ,  , A1L772,  ,  , !state_PWM.01100,  );


--byte_count[3] is byte_count[3] at LCFF_X21_Y6_N11
byte_count[3] = DFFEAS(A1L763, !BCLK,  ,  , A1L772,  ,  , !state_PWM.01100,  );


--A1L881 is rtl~363 at LCCOMB_X21_Y6_N30
A1L881 = byte_count[3] & byte_count[0] & byte_count[2] & byte_count[1];


--byte_count[4] is byte_count[4] at LCFF_X21_Y6_N13
byte_count[4] = DFFEAS(A1L766, !BCLK,  ,  , A1L772,  ,  , !state_PWM.01100,  );


--byte_count[5] is byte_count[5] at LCFF_X21_Y6_N15
byte_count[5] = DFFEAS(A1L769, !BCLK,  ,  , A1L772,  ,  , !state_PWM.01100,  );


--byte_count[6] is byte_count[6] at LCFF_X21_Y6_N17
byte_count[6] = DFFEAS(A1L773, !BCLK,  ,  , A1L772,  ,  , !state_PWM.01100,  );


--A1L872 is rtl~6 at LCCOMB_X21_Y6_N26
A1L872 = !byte_count[6] & A1L881 & byte_count[5] & byte_count[4];


--state_PWM.00010 is state_PWM.00010 at LCFF_X21_Y7_N5
state_PWM.00010 = DFFEAS(A1L544, !BCLK,  ,  ,  ,  ,  ,  ,  );


--sync_count[0] is sync_count[0] at LCFF_X21_Y7_N13
sync_count[0] = DFFEAS(A1L989, !BCLK,  ,  , A1L1016,  ,  , A1L1013,  );


--sync_count[1] is sync_count[1] at LCFF_X21_Y7_N15
sync_count[1] = DFFEAS(A1L992, !BCLK,  ,  , A1L1016,  ,  , A1L1013,  );


--sync_count[2] is sync_count[2] at LCFF_X21_Y7_N17
sync_count[2] = DFFEAS(A1L995, !BCLK,  ,  , A1L1016,  ,  , A1L1013,  );


--sync_count[3] is sync_count[3] at LCFF_X21_Y7_N19
sync_count[3] = DFFEAS(A1L998, !BCLK,  ,  , A1L1016,  ,  , A1L1013,  );


--A1L882 is rtl~364 at LCCOMB_X21_Y7_N30
A1L882 = sync_count[2] & sync_count[3] & sync_count[1] & sync_count[0];


--sync_count[4] is sync_count[4] at LCFF_X21_Y7_N21
sync_count[4] = DFFEAS(A1L1001, !BCLK,  ,  , A1L1016,  ,  , A1L1013,  );


--sync_count[5] is sync_count[5] at LCFF_X21_Y7_N23
sync_count[5] = DFFEAS(A1L1004, !BCLK,  ,  , A1L1016,  ,  , A1L1013,  );


--sync_count[6] is sync_count[6] at LCFF_X21_Y7_N25
sync_count[6] = DFFEAS(A1L1007, !BCLK,  ,  , A1L1016,  ,  , A1L1013,  );


--sync_count[7] is sync_count[7] at LCFF_X21_Y7_N27
sync_count[7] = DFFEAS(A1L1010, !BCLK,  ,  , A1L1016,  ,  , A1L1013,  );


--A1L883 is rtl~365 at LCCOMB_X21_Y7_N8
A1L883 = sync_count[6] & sync_count[7] & sync_count[4] & sync_count[5];


--sync_count[8] is sync_count[8] at LCFF_X21_Y7_N29
sync_count[8] = DFFEAS(A1L1014, !BCLK,  ,  , A1L1016,  ,  , A1L1013,  );


--A1L884 is rtl~366 at LCCOMB_X21_Y7_N2
A1L884 = A1L882 & A1L883 & !sync_count[8];


--state_PWM.01101 is state_PWM.01101 at LCFF_X21_Y6_N3
state_PWM.01101 = DFFEAS(A1L545, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[4] is synced_Rx_used[4] at LCFF_X24_Y4_N15
synced_Rx_used[4] = DFFEAS(A1L1051, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[5] is synced_Rx_used[5] at LCFF_X27_Y3_N1
synced_Rx_used[5] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  ,  , A1L1054,  ,  , VCC);


--synced_Rx_used[6] is synced_Rx_used[6] at LCFF_X24_Y4_N19
synced_Rx_used[6] = DFFEAS(A1L1057, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[7] is synced_Rx_used[7] at LCFF_X24_Y4_N21
synced_Rx_used[7] = DFFEAS(A1L1060, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[8] is synced_Rx_used[8] at LCFF_X24_Y4_N23
synced_Rx_used[8] = DFFEAS(A1L1063, !BCLK,  ,  ,  ,  ,  ,  ,  );


--synced_Rx_used[9] is synced_Rx_used[9] at LCFF_X27_Y4_N1
synced_Rx_used[9] = DFFEAS(A1L1068, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L257 is LessThan~238 at LCCOMB_X24_Y4_N30
A1L257 = synced_Rx_used[7] # synced_Rx_used[6] # synced_Rx_used[9] # synced_Rx_used[8];


--A1L258 is LessThan~239 at LCCOMB_X22_Y4_N8
A1L258 = synced_Rx_used[5] # A1L257 # synced_Rx_used[4] # !A1L533;


--A1L538 is Select~5865 at LCCOMB_X21_Y6_N20
A1L538 = A1L258 & state_PWM.01101;


--A1L539 is Select~5866 at LCCOMB_X21_Y6_N22
A1L539 = A1L538 & (A1L872 # state_PWM.00010 & A1L884) # !A1L538 & state_PWM.00010 & A1L884;


--I_PWM[15] is I_PWM[15] at LCFF_X27_Y8_N23
I_PWM[15] = DFFEAS(A1L166, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--state_PWM.01100 is state_PWM.01100 at LCFF_X22_Y6_N1
state_PWM.01100 = DFFEAS(A1L823, !BCLK,  ,  ,  ,  ,  , LB1_safe_q[8],  );


--A1L540 is Select~5867 at LCCOMB_X22_Y6_N2
A1L540 = LB1_safe_q[8] & state_PWM.01100;


--I_PWM[14] is I_PWM[14] at LCFF_X27_Y8_N21
I_PWM[14] = DFFEAS(A1L164, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[13] is I_PWM[13] at LCFF_X27_Y8_N25
I_PWM[13] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01001, S1_q_a[13],  ,  , VCC);


--I_PWM[12] is I_PWM[12] at LCFF_X27_Y8_N27
I_PWM[12] = DFFEAS(A1L161, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[11] is I_PWM[11] at LCFF_X27_Y8_N19
I_PWM[11] = DFFEAS(A1L159, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[10] is I_PWM[10] at LCFF_X27_Y8_N13
I_PWM[10] = DFFEAS(A1L157, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[9] is I_PWM[9] at LCFF_X27_Y8_N31
I_PWM[9] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01001, S1_q_a[9],  ,  , VCC);


--I_PWM[8] is I_PWM[8] at LCFF_X27_Y8_N7
I_PWM[8] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01001, S1_q_a[8],  ,  , VCC);


--I_PWM[7] is I_PWM[7] at LCFF_X27_Y9_N5
I_PWM[7] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01001, S1_q_a[7],  ,  , VCC);


--I_PWM[6] is I_PWM[6] at LCFF_X27_Y8_N11
I_PWM[6] = DFFEAS(A1L152, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[5] is I_PWM[5] at LCFF_X27_Y8_N29
I_PWM[5] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01001, S1_q_a[5],  ,  , VCC);


--I_PWM[4] is I_PWM[4] at LCFF_X27_Y8_N15
I_PWM[4] = DFFEAS(A1L149, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[3] is I_PWM[3] at LCFF_X27_Y9_N3
I_PWM[3] = DFFEAS(A1L147, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[2] is I_PWM[2] at LCFF_X27_Y9_N11
I_PWM[2] = DFFEAS(A1L145, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--I_PWM[1] is I_PWM[1] at LCFF_X27_Y8_N3
I_PWM[1] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01001, S1_q_a[1],  ,  , VCC);


--I_PWM[0] is I_PWM[0] at LCFF_X27_Y8_N17
I_PWM[0] = DFFEAS(A1L142, !BCLK,  ,  , state_PWM.01001,  ,  ,  ,  );


--Q_PWM[15] is Q_PWM[15] at LCFF_X25_Y6_N3
Q_PWM[15] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01010, S1_q_a[15],  ,  , VCC);


--Q_PWM[14] is Q_PWM[14] at LCFF_X24_Y6_N29
Q_PWM[14] = DFFEAS(A1L345, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[13] is Q_PWM[13] at LCFF_X24_Y6_N9
Q_PWM[13] = DFFEAS(A1L343, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[12] is Q_PWM[12] at LCFF_X22_Y6_N13
Q_PWM[12] = DFFEAS(A1L341, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[11] is Q_PWM[11] at LCFF_X22_Y6_N31
Q_PWM[11] = DFFEAS(A1L339, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[10] is Q_PWM[10] at LCFF_X24_Y6_N3
Q_PWM[10] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01010, S1_q_a[10],  ,  , VCC);


--Q_PWM[9] is Q_PWM[9] at LCFF_X25_Y6_N11
Q_PWM[9] = DFFEAS(A1L336, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[8] is Q_PWM[8] at LCFF_X24_Y6_N23
Q_PWM[8] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01010, S1_q_a[8],  ,  , VCC);


--Q_PWM[7] is Q_PWM[7] at LCFF_X24_Y6_N31
Q_PWM[7] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01010, S1_q_a[7],  ,  , VCC);


--Q_PWM[6] is Q_PWM[6] at LCFF_X25_Y6_N23
Q_PWM[6] = DFFEAS(A1L332, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[5] is Q_PWM[5] at LCFF_X25_Y6_N29
Q_PWM[5] = DFFEAS(A1L330, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[4] is Q_PWM[4] at LCFF_X25_Y6_N13
Q_PWM[4] = DFFEAS(A1L328, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[3] is Q_PWM[3] at LCFF_X25_Y7_N5
Q_PWM[3] = DFFEAS(A1L326, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[2] is Q_PWM[2] at LCFF_X24_Y6_N7
Q_PWM[2] = DFFEAS(A1L324, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[1] is Q_PWM[1] at LCFF_X24_Y6_N11
Q_PWM[1] = DFFEAS(A1L322, !BCLK,  ,  , state_PWM.01010,  ,  ,  ,  );


--Q_PWM[0] is Q_PWM[0] at LCFF_X25_Y6_N27
Q_PWM[0] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.01010, S1_q_a[0],  ,  , VCC);


--B1L24 is I2SAudioOut:I2SAO|Select~170 at LCCOMB_X19_Y7_N28
B1L24 = B1_TLV_state.100 & !A1L871 & (LB1_safe_q[8] # B1_TLV_state.000) # !B1_TLV_state.100 & (LB1_safe_q[8] # B1_TLV_state.000);


--state_PWM.01000 is state_PWM.01000 at LCFF_X27_Y7_N5
state_PWM.01000 = DFFEAS(A1L943, !BCLK,  ,  ,  ,  ,  ,  ,  );


--B1L92 is I2SAudioOut:I2SAO|reduce_or~13 at LCCOMB_X20_Y7_N20
B1L92 = B1_TLV_state.001 # !B1_TLV_state.000;


--B1L25 is I2SAudioOut:I2SAO|Select~171 at LCCOMB_X19_Y7_N0
B1L25 = A1L871 & (B1_TLV_state.010 # !LB1_safe_q[8] & B1_TLV_state.011) # !A1L871 & !LB1_safe_q[8] & B1_TLV_state.011;


--V1_p0addr is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|p0addr at LCFF_X10_Y11_N29
V1_p0addr = DFFEAS(V1L24, GLOBAL(A1L729), V1_rdaclr,  ,  ,  ,  ,  ,  );


--V1_rdptr_g[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[2] at LCFF_X10_Y9_N31
V1_rdptr_g[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L729),  ,  , V1L28, X1_power_modified_counter_values[2],  ,  , VCC);


--V1_rdptr_g[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[4] at LCFF_X10_Y9_N11
V1_rdptr_g[4] = DFFEAS(V1L42, GLOBAL(A1L729),  ,  , V1L28,  ,  ,  ,  );


--GB1_dffe8a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[4] at LCFF_X10_Y9_N29
GB1_dffe8a[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L729),  ,  ,  , GB1_dffe7a[4],  ,  , VCC);


--GB1_dffe8a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[2] at LCFF_X9_Y11_N31
GB1_dffe8a[2] = DFFEAS(GB1L29, GLOBAL(A1L729),  ,  ,  ,  ,  ,  ,  );


--V1L29 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~77 at LCCOMB_X10_Y9_N28
V1L29 = V1_rdptr_g[4] & GB1_dffe8a[4] & (GB1_dffe8a[2] $ !V1_rdptr_g[2]) # !V1_rdptr_g[4] & !GB1_dffe8a[4] & (GB1_dffe8a[2] $ !V1_rdptr_g[2]);


--V1_rdptr_g[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8] at LCFF_X10_Y8_N21
V1_rdptr_g[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L729),  ,  , V1L28, X1_power_modified_counter_values[8],  ,  , VCC);


--V1_rdptr_g[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10] at LCFF_X10_Y9_N27
V1_rdptr_g[10] = DFFEAS(V1L52, GLOBAL(A1L729),  ,  , V1L28,  ,  ,  ,  );


--GB1_dffe8a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[10] at LCFF_X10_Y9_N7
GB1_dffe8a[10] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L729),  ,  ,  , GB1_dffe7a[10],  ,  , VCC);


--GB1_dffe8a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8] at LCFF_X10_Y9_N5
GB1_dffe8a[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L729),  ,  ,  , GB1_dffe7a[8],  ,  , VCC);


--V1L30 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~78 at LCCOMB_X10_Y9_N4
V1L30 = GB1_dffe8a[10] & V1_rdptr_g[10] & (V1_rdptr_g[8] $ !GB1_dffe8a[8]) # !GB1_dffe8a[10] & !V1_rdptr_g[10] & (V1_rdptr_g[8] $ !GB1_dffe8a[8]);


--V1_rdptr_g[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9] at LCFF_X10_Y8_N1
V1_rdptr_g[9] = DFFEAS(V1L50, GLOBAL(A1L729),  ,  , V1L28,  ,  ,  ,  );


--V1_rdptr_g[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0] at LCFF_X9_Y9_N3
V1_rdptr_g[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L729),  ,  , V1L28, X1_power_modified_counter_values[0],  ,  , VCC);


--GB1_dffe8a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[0] at LCFF_X10_Y9_N15
GB1_dffe8a[0] = DFFEAS(GB1L26, GLOBAL(A1L729),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe8a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9] at LCFF_X10_Y9_N17
GB1_dffe8a[9] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L729),  ,  ,  , GB1_dffe7a[9],  ,  , VCC);


--V1L31 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~79 at LCCOMB_X10_Y9_N16
V1L31 = V1_rdptr_g[0] & GB1_dffe8a[0] & (GB1_dffe8a[9] $ !V1_rdptr_g[9]) # !V1_rdptr_g[0] & !GB1_dffe8a[0] & (GB1_dffe8a[9] $ !V1_rdptr_g[9]);


--V1_rdptr_g[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6] at LCFF_X9_Y9_N15
V1_rdptr_g[6] = DFFEAS(V1L46, GLOBAL(A1L729),  ,  , V1L28,  ,  ,  ,  );


--V1_rdptr_g[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7] at LCFF_X10_Y9_N3
V1_rdptr_g[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L729),  ,  , V1L28, X1_power_modified_counter_values[7],  ,  , VCC);


--GB1_dffe8a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7] at LCFF_X10_Y9_N23
GB1_dffe8a[7] = DFFEAS(GB1L36, GLOBAL(A1L729),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe8a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[6] at LCFF_X10_Y9_N21
GB1_dffe8a[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L729),  ,  ,  , GB1_dffe7a[6],  ,  , VCC);


--V1L32 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~80 at LCCOMB_X10_Y9_N20
V1L32 = V1_rdptr_g[6] & GB1_dffe8a[6] & (GB1_dffe8a[7] $ !V1_rdptr_g[7]) # !V1_rdptr_g[6] & !GB1_dffe8a[6] & (GB1_dffe8a[7] $ !V1_rdptr_g[7]);


--V1L33 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~81 at LCCOMB_X10_Y9_N12
V1L33 = V1L31 & V1L30 & V1L32 & V1L29;


--V1_rdptr_g[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[3] at LCFF_X9_Y9_N31
V1_rdptr_g[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L729),  ,  , V1L28, X1_power_modified_counter_values[3],  ,  , VCC);


--V1_rdptr_g[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[1] at LCFF_X9_Y9_N27
V1_rdptr_g[1] = DFFEAS(V1L38, GLOBAL(A1L729),  ,  , V1L28,  ,  ,  ,  );


--GB1_dffe8a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[1] at LCFF_X8_Y9_N3
GB1_dffe8a[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L729),  ,  ,  , GB1_dffe7a[1],  ,  , VCC);


--GB1_dffe8a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[3] at LCFF_X8_Y9_N7
GB1_dffe8a[3] = DFFEAS(GB1L31, GLOBAL(A1L729),  ,  ,  ,  ,  ,  ,  );


--V1L34 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~82 at LCCOMB_X8_Y9_N2
V1L34 = V1_rdptr_g[1] & GB1_dffe8a[1] & (V1_rdptr_g[3] $ !GB1_dffe8a[3]) # !V1_rdptr_g[1] & !GB1_dffe8a[1] & (V1_rdptr_g[3] $ !GB1_dffe8a[3]);


--V1_rdptr_g[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[5] at LCFF_X10_Y9_N1
V1_rdptr_g[5] = DFFEAS(V1L44, GLOBAL(A1L729),  ,  , V1L28,  ,  ,  ,  );


--GB1_dffe8a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[5] at LCFF_X10_Y9_N9
GB1_dffe8a[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L729),  ,  ,  , GB1_dffe7a[5],  ,  , VCC);


--V1L28 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~0 at LCCOMB_X10_Y9_N8
V1L28 = V1_rdptr_g[5] $ GB1_dffe8a[5] # !V1L33 # !V1L34;


--V1_rdcnt_addr_ena is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdcnt_addr_ena at LCCOMB_X10_Y9_N24
V1_rdcnt_addr_ena = V1L28 # !V1_p0addr;


--AB1_power_modified_counter_values[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[2] at LCFF_X9_Y8_N11
AB1_power_modified_counter_values[2] = DFFEAS(AB1_countera2, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--AB1_power_modified_counter_values[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[4] at LCFF_X9_Y8_N15
AB1_power_modified_counter_values[4] = DFFEAS(AB1_countera4, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--V1L54 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~70 at LCCOMB_X8_Y7_N24
V1L54 = JB1_dffe13a[4] & AB1_power_modified_counter_values[4] & (AB1_power_modified_counter_values[2] $ !JB1_dffe13a[2]) # !JB1_dffe13a[4] & !AB1_power_modified_counter_values[4] & (AB1_power_modified_counter_values[2] $ !JB1_dffe13a[2]);


--AB1_power_modified_counter_values[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[8] at LCFF_X9_Y8_N23
AB1_power_modified_counter_values[8] = DFFEAS(AB1_countera8, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--AB1_power_modified_counter_values[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[10] at LCFF_X9_Y8_N27
AB1_power_modified_counter_values[10] = DFFEAS(AB1_countera10, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--V1L55 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~71 at LCCOMB_X10_Y8_N24
V1L55 = AB1_power_modified_counter_values[10] & JB1_dffe13a[10] & (AB1_power_modified_counter_values[8] $ !JB1_dffe13a[8]) # !AB1_power_modified_counter_values[10] & !JB1_dffe13a[10] & (AB1_power_modified_counter_values[8] $ !JB1_dffe13a[8]);


--AB1_power_modified_counter_values[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[9] at LCFF_X9_Y8_N25
AB1_power_modified_counter_values[9] = DFFEAS(AB1_countera9, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--AB1_counter_ffa[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|counter_ffa[0] at LCFF_X9_Y8_N7
AB1_counter_ffa[0] = DFFEAS(AB1_countera0, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--V1L56 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~72 at LCCOMB_X9_Y8_N2
V1L56 = AB1_power_modified_counter_values[9] & JB1_dffe13a[9] & (JB1_dffe13a[0] $ AB1_counter_ffa[0]) # !AB1_power_modified_counter_values[9] & !JB1_dffe13a[9] & (JB1_dffe13a[0] $ AB1_counter_ffa[0]);


--AB1_power_modified_counter_values[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[6] at LCFF_X9_Y8_N19
AB1_power_modified_counter_values[6] = DFFEAS(AB1_countera6, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--AB1_power_modified_counter_values[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[7] at LCFF_X9_Y8_N21
AB1_power_modified_counter_values[7] = DFFEAS(AB1_countera7, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--V1L57 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~73 at LCCOMB_X10_Y8_N14
V1L57 = AB1_power_modified_counter_values[7] & JB1_dffe13a[7] & (AB1_power_modified_counter_values[6] $ !JB1_dffe13a[6]) # !AB1_power_modified_counter_values[7] & !JB1_dffe13a[7] & (AB1_power_modified_counter_values[6] $ !JB1_dffe13a[6]);


--V1L58 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~74 at LCCOMB_X9_Y8_N30
V1L58 = V1L54 & V1L55 & V1L57 & V1L56;


--AB1_power_modified_counter_values[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[1] at LCFF_X9_Y8_N9
AB1_power_modified_counter_values[1] = DFFEAS(AB1_countera1, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--AB1_power_modified_counter_values[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[3] at LCFF_X9_Y8_N13
AB1_power_modified_counter_values[3] = DFFEAS(AB1_countera3, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--V1L59 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~75 at LCCOMB_X9_Y8_N28
V1L59 = JB1_dffe13a[3] & AB1_power_modified_counter_values[3] & (AB1_power_modified_counter_values[1] $ !JB1_dffe13a[1]) # !JB1_dffe13a[3] & !AB1_power_modified_counter_values[3] & (AB1_power_modified_counter_values[1] $ !JB1_dffe13a[1]);


--AB1_power_modified_counter_values[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[5] at LCFF_X9_Y8_N17
AB1_power_modified_counter_values[5] = DFFEAS(AB1_countera5, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--V1L53 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrfull_eq_comp_aeb_int~0 at LCCOMB_X9_Y8_N0
V1L53 = V1L58 & V1L59 & (AB1_power_modified_counter_values[5] $ !JB1_dffe13a[5]);


--Tx_read_clock is Tx_read_clock at LCFF_X1_Y6_N17
Tx_read_clock = DFFEAS(A1L548, GLOBAL(A1L81),  ,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[0] at LCFF_X10_Y11_N5
X1_power_modified_counter_values[0] = DFFEAS(X1_countera0, GLOBAL(A1L729), V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[1] at LCFF_X10_Y11_N7
X1_power_modified_counter_values[1] = DFFEAS(X1_countera1, GLOBAL(A1L729), V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[2] at LCFF_X10_Y11_N9
X1_power_modified_counter_values[2] = DFFEAS(X1_countera2, GLOBAL(A1L729), V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3] at LCFF_X10_Y11_N11
X1_power_modified_counter_values[3] = DFFEAS(X1_countera3, GLOBAL(A1L729), V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4] at LCFF_X10_Y11_N13
X1_power_modified_counter_values[4] = DFFEAS(X1_countera4, GLOBAL(A1L729), V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5] at LCFF_X10_Y11_N15
X1_power_modified_counter_values[5] = DFFEAS(X1_countera5, GLOBAL(A1L729), V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6] at LCFF_X10_Y11_N17
X1_power_modified_counter_values[6] = DFFEAS(X1_countera6, GLOBAL(A1L729), V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7] at LCFF_X10_Y11_N19
X1_power_modified_counter_values[7] = DFFEAS(X1_countera7, GLOBAL(A1L729), V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8] at LCFF_X10_Y11_N21
X1_power_modified_counter_values[8] = DFFEAS(X1_countera8, GLOBAL(A1L729), V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9] at LCFF_X10_Y11_N23
X1_power_modified_counter_values[9] = DFFEAS(X1_countera9, GLOBAL(A1L729), V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_power_modified_counter_values[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] at LCFF_X10_Y11_N25
X1_power_modified_counter_values[10] = DFFEAS(X1_countera10, GLOBAL(A1L729), V1_rdaclr,  ,  ,  ,  ,  ,  );


--register[8] is register[8] at LCFF_X13_Y7_N25
register[8] = DFFEAS(A1L550, BCLK,  ,  , A1L864,  ,  ,  ,  );


--A1L541 is Select~5868 at LCCOMB_X7_Y6_N10
A1L541 = state_FX.1000 # !state_FX.1011 & state_FX.0000 & SLEN;


--register[9] is register[9] at LCFF_X13_Y6_N5
register[9] = DFFEAS(A1L553, BCLK,  ,  , A1L864,  ,  ,  ,  );


--register[10] is register[10] at LCFF_X13_Y6_N29
register[10] = DFFEAS(A1L555, BCLK,  ,  , A1L864,  ,  ,  ,  );


--register[11] is register[11] at LCFF_X13_Y6_N17
register[11] = DFFEAS(A1L557, BCLK,  ,  , A1L864,  ,  ,  ,  );


--register[12] is register[12] at LCFF_X13_Y7_N15
register[12] = DFFEAS(A1L559, BCLK,  ,  , A1L864,  ,  ,  ,  );


--register[13] is register[13] at LCFF_X13_Y6_N31
register[13] = DFFEAS(A1L561, BCLK,  ,  , A1L864,  ,  ,  ,  );


--register[14] is register[14] at LCFF_X13_Y6_N19
register[14] = DFFEAS(A1L563, BCLK,  ,  , A1L864,  ,  ,  ,  );


--register[15] is register[15] at LCFF_X13_Y6_N15
register[15] = DFFEAS(A1L565, BCLK,  ,  , A1L864,  ,  ,  ,  );


--register[0] is register[0] at LCFF_X15_Y9_N31
register[0] = DFFEAS(A1L829, BCLK,  ,  , A1L579,  ,  ,  ,  );


--register[1] is register[1] at LCFF_X15_Y8_N15
register[1] = DFFEAS(A1L831, BCLK,  ,  , A1L844,  ,  ,  ,  );


--register[2] is register[2] at LCFF_X15_Y8_N17
register[2] = DFFEAS(A1L833, BCLK,  ,  , A1L844,  ,  ,  ,  );


--register[3] is register[3] at LCFF_X15_Y8_N27
register[3] = DFFEAS(A1L835, BCLK,  ,  , A1L844,  ,  ,  ,  );


--register[4] is register[4] at LCFF_X15_Y8_N13
register[4] = DFFEAS(A1L837, BCLK,  ,  , A1L844,  ,  ,  ,  );


--register[5] is register[5] at LCFF_X15_Y8_N31
register[5] = DFFEAS(A1L845, BCLK,  ,  , A1L844,  ,  ,  ,  );


--register[6] is register[6] at LCFF_X15_Y8_N1
register[6] = DFFEAS(A1L847, BCLK,  ,  , A1L844,  ,  ,  ,  );


--register[7] is register[7] at LCFF_X15_Y9_N23
register[7] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  , A1L579, A1L608,  ,  , VCC);


--JB1_dffe12a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[10] at LCFF_X10_Y8_N5
JB1_dffe12a[10] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L776),  ,  ,  , V1_rdptr_g[10],  ,  , VCC);


--strobe is strobe at LCFF_X27_Y7_N1
strobe = DFFEAS(A1L953, BCLK,  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[9] at LCFF_X10_Y8_N19
JB1_dffe12a[9] = DFFEAS(JB1L18, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[8] at LCFF_X10_Y8_N9
JB1_dffe12a[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L776),  ,  ,  , V1_rdptr_g[8],  ,  , VCC);


--JB1_dffe12a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[7] at LCFF_X10_Y8_N7
JB1_dffe12a[7] = DFFEAS(JB1L15, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[6] at LCFF_X9_Y9_N9
JB1_dffe12a[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L776),  ,  ,  , V1_rdptr_g[6],  ,  , VCC);


--JB1_dffe12a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[5] at LCFF_X9_Y9_N17
JB1_dffe12a[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L776),  ,  ,  , V1_rdptr_g[5],  ,  , VCC);


--JB1_dffe12a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[4] at LCFF_X8_Y7_N23
JB1_dffe12a[4] = DFFEAS(JB1L11, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[3] at LCFF_X9_Y9_N29
JB1_dffe12a[3] = DFFEAS(JB1L9, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[2] at LCFF_X8_Y7_N5
JB1_dffe12a[2] = DFFEAS(JB1L7, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[1] at LCFF_X9_Y9_N23
JB1_dffe12a[1] = DFFEAS(JB1L5, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--JB1_dffe12a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[0] at LCFF_X9_Y9_N13
JB1_dffe12a[0] = DFFEAS(JB1L3, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--state_PWM.00110 is state_PWM.00110 at LCFF_X27_Y8_N1
state_PWM.00110 = DFFEAS(A1L940, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L542 is Select~5869 at LCCOMB_X21_Y6_N18
A1L542 = state_PWM.00110 # !A1L872 & A1L258 & state_PWM.01101;


--state_PWM.01010 is state_PWM.01010 at LCFF_X27_Y8_N5
state_PWM.01010 = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  ,  , state_PWM.01001,  ,  , VCC);


--A1L543 is Select~5870 at LCCOMB_X22_Y6_N28
A1L543 = state_PWM.01010 # LB1_safe_q[8] & state_PWM.01011;


--L3_xor10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor10 at LCCOMB_X18_Y5_N6
L3_xor10 = H1_wrptr_g[11] $ H1_wrptr_g[10];


--L4_xor10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor10 at LCCOMB_X20_Y4_N12
L4_xor10 = U1_dffe8a[10] $ U1_dffe8a[11];


--L3_xor9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor9 at LCCOMB_X21_Y3_N12
L3_xor9 = H1_wrptr_g[11] $ H1_wrptr_g[9] $ H1_wrptr_g[10];


--L4_xor9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor9 at LCCOMB_X20_Y4_N22
L4_xor9 = U1_dffe8a[10] $ U1_dffe8a[9] $ U1_dffe8a[11];


--L3_xor8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor8 at LCCOMB_X21_Y3_N18
L3_xor8 = H1_wrptr_g[8] $ H1_wrptr_g[11] $ H1_wrptr_g[9] $ H1_wrptr_g[10];


--L4_xor8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor8 at LCCOMB_X20_Y4_N26
L4_xor8 = U1_dffe8a[8] $ U1_dffe8a[10] $ U1_dffe8a[9] $ U1_dffe8a[11];


--L3_xor7 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor7 at LCCOMB_X21_Y3_N30
L3_xor7 = L3_xor8 $ H1_wrptr_g[7];


--L4_xor7 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor7 at LCCOMB_X21_Y4_N10
L4_xor7 = U1_dffe8a[7] $ L4_xor8;


--L3_xor6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor6 at LCCOMB_X21_Y3_N0
L3_xor6 = H1_wrptr_g[6] $ L3_xor8 $ H1_wrptr_g[7];


--L4_xor6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor6 at LCCOMB_X21_Y4_N28
L4_xor6 = U1_dffe8a[6] $ U1_dffe8a[7] $ L4_xor8;


--L3_xor5 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor5 at LCCOMB_X21_Y3_N14
L3_xor5 = H1_wrptr_g[6] $ L3_xor8 $ H1_wrptr_g[5] $ H1_wrptr_g[7];


--L4_xor5 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor5 at LCCOMB_X21_Y4_N2
L4_xor5 = U1_dffe8a[6] $ U1_dffe8a[7] $ U1_dffe8a[5] $ L4_xor8;


--L3_xor4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor4 at LCCOMB_X22_Y3_N6
L3_xor4 = L3_xor5 $ H1_wrptr_g[4];


--L4_xor4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor4 at LCCOMB_X21_Y4_N18
L4_xor4 = L4_xor5 $ U1_dffe8a[4];


--L3_xor3 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor3 at LCCOMB_X22_Y3_N28
L3_xor3 = L3_xor5 $ H1_wrptr_g[4] $ H1_wrptr_g[3];


--L4_xor3 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor3 at LCCOMB_X21_Y4_N0
L4_xor3 = U1_dffe8a[4] $ U1_dffe8a[3] $ L4_xor5;


--L3_xor2 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor2 at LCCOMB_X22_Y3_N22
L3_xor2 = L3_xor5 $ H1_wrptr_g[3] $ H1_wrptr_g[2] $ H1_wrptr_g[4];


--L4_xor2 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor2 at LCCOMB_X21_Y4_N24
L4_xor2 = U1_dffe8a[3] $ L4_xor5 $ U1_dffe8a[2] $ U1_dffe8a[4];


--L3_xor1 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor1 at LCCOMB_X22_Y3_N2
L3_xor1 = L3_xor2 $ H1_wrptr_g[1];


--L4_xor1 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor1 at LCCOMB_X20_Y4_N10
L4_xor1 = U1_dffe8a[1] $ L4_xor2;


--L3_xor0 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin|xor0 at LCCOMB_X22_Y3_N0
L3_xor0 = H1_wrptr_g[1] $ H1_wrptr_g[0] $ L3_xor2;


--L4_xor0 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin|xor0 at LCCOMB_X20_Y4_N28
L4_xor0 = U1_dffe8a[0] $ U1_dffe8a[1] $ L4_xor2;


--A1L754 is byte_count[0]~97 at LCCOMB_X21_Y6_N4
A1L754 = LB1_safe_q[8] & (byte_count[0] $ VCC) # !LB1_safe_q[8] & byte_count[0] & VCC;

--A1L755 is byte_count[0]~98 at LCCOMB_X21_Y6_N4
A1L755 = CARRY(LB1_safe_q[8] & byte_count[0]);


--A1L772 is byte_count[6]~99 at LCCOMB_X21_Y6_N0
A1L772 = state_PWM.00000 & (state_PWM.01100 # state_PWM.00011) # !state_PWM.00000 & !A1L533;


--A1L757 is byte_count[1]~100 at LCCOMB_X21_Y6_N6
A1L757 = byte_count[1] & !A1L755 # !byte_count[1] & (A1L755 # GND);

--A1L758 is byte_count[1]~101 at LCCOMB_X21_Y6_N6
A1L758 = CARRY(!A1L755 # !byte_count[1]);


--A1L760 is byte_count[2]~102 at LCCOMB_X21_Y6_N8
A1L760 = byte_count[2] & (A1L758 $ GND) # !byte_count[2] & !A1L758 & VCC;

--A1L761 is byte_count[2]~103 at LCCOMB_X21_Y6_N8
A1L761 = CARRY(byte_count[2] & !A1L758);


--A1L763 is byte_count[3]~104 at LCCOMB_X21_Y6_N10
A1L763 = byte_count[3] & !A1L761 # !byte_count[3] & (A1L761 # GND);

--A1L764 is byte_count[3]~105 at LCCOMB_X21_Y6_N10
A1L764 = CARRY(!A1L761 # !byte_count[3]);


--A1L766 is byte_count[4]~106 at LCCOMB_X21_Y6_N12
A1L766 = byte_count[4] & (A1L764 $ GND) # !byte_count[4] & !A1L764 & VCC;

--A1L767 is byte_count[4]~107 at LCCOMB_X21_Y6_N12
A1L767 = CARRY(byte_count[4] & !A1L764);


--A1L769 is byte_count[5]~108 at LCCOMB_X21_Y6_N14
A1L769 = byte_count[5] & !A1L767 # !byte_count[5] & (A1L767 # GND);

--A1L770 is byte_count[5]~109 at LCCOMB_X21_Y6_N14
A1L770 = CARRY(!A1L767 # !byte_count[5]);


--A1L773 is byte_count[6]~110 at LCCOMB_X21_Y6_N16
A1L773 = byte_count[6] $ !A1L770;


--A1L544 is Select~5871 at LCCOMB_X21_Y7_N4
A1L544 = state_PWM.00001 & (A1L876 # !A1L884 & state_PWM.00010) # !state_PWM.00001 & !A1L884 & state_PWM.00010;


--A1L989 is sync_count[0]~243 at LCCOMB_X21_Y7_N12
A1L989 = sync_count[0] $ VCC;

--A1L990 is sync_count[0]~244 at LCCOMB_X21_Y7_N12
A1L990 = CARRY(sync_count[0]);


--A1L1013 is sync_count[8]~245 at LCCOMB_X21_Y7_N6
A1L1013 = !state_PWM.00000 & (A1L879 # A1L878 # !A1L876);


--A1L992 is sync_count[1]~246 at LCCOMB_X21_Y7_N14
A1L992 = sync_count[1] & !A1L990 # !sync_count[1] & (A1L990 # GND);

--A1L993 is sync_count[1]~247 at LCCOMB_X21_Y7_N14
A1L993 = CARRY(!A1L990 # !sync_count[1]);


--A1L995 is sync_count[2]~248 at LCCOMB_X21_Y7_N16
A1L995 = sync_count[2] & (A1L993 $ GND) # !sync_count[2] & !A1L993 & VCC;

--A1L996 is sync_count[2]~249 at LCCOMB_X21_Y7_N16
A1L996 = CARRY(sync_count[2] & !A1L993);


--A1L998 is sync_count[3]~250 at LCCOMB_X21_Y7_N18
A1L998 = sync_count[3] & !A1L996 # !sync_count[3] & (A1L996 # GND);

--A1L999 is sync_count[3]~251 at LCCOMB_X21_Y7_N18
A1L999 = CARRY(!A1L996 # !sync_count[3]);


--A1L1001 is sync_count[4]~252 at LCCOMB_X21_Y7_N20
A1L1001 = sync_count[4] & (A1L999 $ GND) # !sync_count[4] & !A1L999 & VCC;

--A1L1002 is sync_count[4]~253 at LCCOMB_X21_Y7_N20
A1L1002 = CARRY(sync_count[4] & !A1L999);


--A1L1004 is sync_count[5]~254 at LCCOMB_X21_Y7_N22
A1L1004 = sync_count[5] & !A1L1002 # !sync_count[5] & (A1L1002 # GND);

--A1L1005 is sync_count[5]~255 at LCCOMB_X21_Y7_N22
A1L1005 = CARRY(!A1L1002 # !sync_count[5]);


--A1L1007 is sync_count[6]~256 at LCCOMB_X21_Y7_N24
A1L1007 = sync_count[6] & (A1L1005 $ GND) # !sync_count[6] & !A1L1005 & VCC;

--A1L1008 is sync_count[6]~257 at LCCOMB_X21_Y7_N24
A1L1008 = CARRY(sync_count[6] & !A1L1005);


--A1L1010 is sync_count[7]~258 at LCCOMB_X21_Y7_N26
A1L1010 = sync_count[7] & !A1L1008 # !sync_count[7] & (A1L1008 # GND);

--A1L1011 is sync_count[7]~259 at LCCOMB_X21_Y7_N26
A1L1011 = CARRY(!A1L1008 # !sync_count[7]);


--A1L1014 is sync_count[8]~260 at LCCOMB_X21_Y7_N28
A1L1014 = A1L1011 $ !sync_count[8];


--A1L545 is Select~5872 at LCCOMB_X21_Y6_N2
A1L545 = A1L258 & state_PWM.01100 & (LB1_safe_q[8]) # !A1L258 & (state_PWM.01101 # state_PWM.01100 & LB1_safe_q[8]);


--state_PWM.01001 is state_PWM.01001 at LCFF_X27_Y8_N9
state_PWM.01001 = DFFEAS(A1L945, !BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L823 is reduce_or~263 at LCCOMB_X22_Y6_N0
A1L823 = state_PWM.01100 # state_PWM.01011;


--V1_rdaclr is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdaclr at LCFF_X10_Y11_N1
V1_rdaclr = DFFEAS(V1L26, !GLOBAL(A1L729),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[4] at LCFF_X10_Y12_N27
GB1_dffe7a[4] = DFFEAS(GB1L11, GLOBAL(A1L729),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[2] at LCFF_X9_Y11_N3
GB1_dffe7a[2] = DFFEAS(GB1L7, GLOBAL(A1L729),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[10] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[10] at LCFF_X10_Y10_N17
GB1_dffe7a[10] = DFFEAS(GB1L23, GLOBAL(A1L729),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[8] at LCFF_X12_Y10_N23
GB1_dffe7a[8] = DFFEAS(GB1L19, GLOBAL(A1L729),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[0] at LCFF_X10_Y9_N19
GB1_dffe7a[0] = DFFEAS(GB1L3, GLOBAL(A1L729),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[9] at LCFF_X10_Y10_N13
GB1_dffe7a[9] = DFFEAS(GB1L21, GLOBAL(A1L729),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[7] at LCFF_X12_Y9_N9
GB1_dffe7a[7] = DFFEAS(GB1L17, GLOBAL(A1L729),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[6] at LCFF_X12_Y11_N29
GB1_dffe7a[6] = DFFEAS(GB1L15, GLOBAL(A1L729),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[1] at LCFF_X8_Y9_N21
GB1_dffe7a[1] = DFFEAS(GB1L5, GLOBAL(A1L729),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[3] at LCFF_X9_Y10_N9
GB1_dffe7a[3] = DFFEAS(GB1L9, GLOBAL(A1L729),  ,  ,  ,  ,  ,  ,  );


--GB1_dffe7a[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[5] at LCFF_X12_Y8_N1
GB1_dffe7a[5] = DFFEAS(GB1L13, GLOBAL(A1L729),  ,  ,  ,  ,  ,  ,  );


--AB1_parity_ff is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|parity_ff at LCFF_X8_Y8_N15
AB1_parity_ff = DFFEAS(AB1L37, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--AB1_parity is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|parity at LCCOMB_X9_Y8_N4
AB1_parity = AB1_parity_ff & V1L53 & VCC # !AB1_parity_ff & !V1L53;

--AB1L38 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|parity~COUT at LCCOMB_X9_Y8_N4
AB1L38 = CARRY(!AB1_parity_ff & !V1L53);


--AB1_countera0 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera0 at LCCOMB_X9_Y8_N6
AB1_countera0 = V1L53 & (AB1_counter_ffa[0] # GND) # !V1L53 & (AB1L38 $ (GND # !AB1_counter_ffa[0]));

--AB1L14 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera0~COUT at LCCOMB_X9_Y8_N6
AB1L14 = CARRY(V1L53 # !AB1L38);


--AB1_countera1 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera1 at LCCOMB_X9_Y8_N8
AB1_countera1 = AB1L14 & (AB1_power_modified_counter_values[1] & VCC) # !AB1L14 & (AB1_counter_ffa[0] $ (!AB1_power_modified_counter_values[1] & VCC));

--AB1L16 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera1~COUT at LCCOMB_X9_Y8_N8
AB1L16 = CARRY(AB1_counter_ffa[0] & !AB1L14);


--AB1_countera2 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera2 at LCCOMB_X9_Y8_N10
AB1_countera2 = AB1L16 & (AB1_power_modified_counter_values[1] $ (AB1_power_modified_counter_values[2] & VCC)) # !AB1L16 & (AB1_power_modified_counter_values[2] # GND);

--AB1L18 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera2~COUT at LCCOMB_X9_Y8_N10
AB1L18 = CARRY(AB1_power_modified_counter_values[1] # !AB1L16);


--AB1_countera3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera3 at LCCOMB_X9_Y8_N12
AB1_countera3 = AB1L18 & AB1_power_modified_counter_values[3] & (VCC) # !AB1L18 & (AB1_power_modified_counter_values[2] $ (AB1_power_modified_counter_values[3] # GND));

--AB1L20 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera3~COUT at LCCOMB_X9_Y8_N12
AB1L20 = CARRY(!AB1_power_modified_counter_values[2] & !AB1L18);


--AB1_countera4 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera4 at LCCOMB_X9_Y8_N14
AB1_countera4 = AB1L20 & (AB1_power_modified_counter_values[3] $ (AB1_power_modified_counter_values[4] & VCC)) # !AB1L20 & (AB1_power_modified_counter_values[4] # GND);

--AB1L22 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera4~COUT at LCCOMB_X9_Y8_N14
AB1L22 = CARRY(AB1_power_modified_counter_values[3] # !AB1L20);


--AB1_countera5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera5 at LCCOMB_X9_Y8_N16
AB1_countera5 = AB1L22 & AB1_power_modified_counter_values[5] & (VCC) # !AB1L22 & (AB1_power_modified_counter_values[4] $ (AB1_power_modified_counter_values[5] # GND));

--AB1L24 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera5~COUT at LCCOMB_X9_Y8_N16
AB1L24 = CARRY(!AB1_power_modified_counter_values[4] & !AB1L22);


--AB1_countera6 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera6 at LCCOMB_X9_Y8_N18
AB1_countera6 = AB1L24 & (AB1_power_modified_counter_values[5] $ (AB1_power_modified_counter_values[6] & VCC)) # !AB1L24 & (AB1_power_modified_counter_values[6] # GND);

--AB1L26 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera6~COUT at LCCOMB_X9_Y8_N18
AB1L26 = CARRY(AB1_power_modified_counter_values[5] # !AB1L24);


--AB1_countera7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera7 at LCCOMB_X9_Y8_N20
AB1_countera7 = AB1L26 & AB1_power_modified_counter_values[7] & (VCC) # !AB1L26 & (AB1_power_modified_counter_values[6] $ (AB1_power_modified_counter_values[7] # GND));

--AB1L28 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera7~COUT at LCCOMB_X9_Y8_N20
AB1L28 = CARRY(!AB1_power_modified_counter_values[6] & !AB1L26);


--AB1_countera8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera8 at LCCOMB_X9_Y8_N22
AB1_countera8 = AB1L28 & (AB1_power_modified_counter_values[7] $ (AB1_power_modified_counter_values[8] & VCC)) # !AB1L28 & (AB1_power_modified_counter_values[8] # GND);

--AB1L30 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera8~COUT at LCCOMB_X9_Y8_N22
AB1L30 = CARRY(AB1_power_modified_counter_values[7] # !AB1L28);


--AB1_countera9 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera9 at LCCOMB_X9_Y8_N24
AB1_countera9 = AB1L30 & AB1_power_modified_counter_values[9] & (VCC) # !AB1L30 & (AB1_power_modified_counter_values[8] $ (AB1_power_modified_counter_values[9] # GND));

--AB1L32 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera9~COUT at LCCOMB_X9_Y8_N24
AB1L32 = CARRY(!AB1_power_modified_counter_values[8] & !AB1L30);


--AB1_countera10 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|countera10 at LCCOMB_X9_Y8_N26
AB1_countera10 = AB1_power_modified_counter_values[10] $ AB1L32;


--A1L546 is Select~5873 at LCCOMB_X7_Y6_N18
A1L546 = !state_FX.1001 & state_FX.0000;


--A1L547 is Select~5874 at LCCOMB_X8_Y6_N0
A1L547 = !FLAGC & state_FX.1001;


--A1L548 is Select~5875 at LCCOMB_X1_Y6_N16
A1L548 = state_FX.0111 # Tx_read_clock & (A1L547 # A1L546);


--X1_parity_ff is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity_ff at LCFF_X10_Y11_N3
X1_parity_ff = DFFEAS(X1_parity, GLOBAL(A1L729), V1_rdaclr,  ,  ,  ,  ,  ,  );


--X1_parity is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity at LCCOMB_X10_Y11_N2
X1_parity = V1_rdcnt_addr_ena & (X1_parity_ff $ VCC) # !V1_rdcnt_addr_ena & X1_parity_ff & VCC;

--X1L37 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT at LCCOMB_X10_Y11_N2
X1L37 = CARRY(V1_rdcnt_addr_ena & X1_parity_ff);


--X1_countera0 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera0 at LCCOMB_X10_Y11_N4
X1_countera0 = V1_rdcnt_addr_ena & (X1L37 $ (GND # !X1_power_modified_counter_values[0])) # !V1_rdcnt_addr_ena & (X1_power_modified_counter_values[0] # GND);

--X1L14 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT at LCCOMB_X10_Y11_N4
X1L14 = CARRY(!X1L37 # !V1_rdcnt_addr_ena);


--X1_countera1 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera1 at LCCOMB_X10_Y11_N6
X1_countera1 = X1L14 & X1_power_modified_counter_values[1] & (VCC) # !X1L14 & (X1_power_modified_counter_values[0] $ (X1_power_modified_counter_values[1] # GND));

--X1L16 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT at LCCOMB_X10_Y11_N6
X1L16 = CARRY(!X1_power_modified_counter_values[0] & !X1L14);


--X1_countera2 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera2 at LCCOMB_X10_Y11_N8
X1_countera2 = X1L16 & (X1_power_modified_counter_values[1] $ (X1_power_modified_counter_values[2] & VCC)) # !X1L16 & (X1_power_modified_counter_values[2] # GND);

--X1L18 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT at LCCOMB_X10_Y11_N8
X1L18 = CARRY(X1_power_modified_counter_values[1] # !X1L16);


--X1_countera3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera3 at LCCOMB_X10_Y11_N10
X1_countera3 = X1L18 & X1_power_modified_counter_values[3] & (VCC) # !X1L18 & (X1_power_modified_counter_values[2] $ (X1_power_modified_counter_values[3] # GND));

--X1L20 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT at LCCOMB_X10_Y11_N10
X1L20 = CARRY(!X1_power_modified_counter_values[2] & !X1L18);


--X1_countera4 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera4 at LCCOMB_X10_Y11_N12
X1_countera4 = X1L20 & (X1_power_modified_counter_values[3] $ (X1_power_modified_counter_values[4] & VCC)) # !X1L20 & (X1_power_modified_counter_values[4] # GND);

--X1L22 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT at LCCOMB_X10_Y11_N12
X1L22 = CARRY(X1_power_modified_counter_values[3] # !X1L20);


--X1_countera5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera5 at LCCOMB_X10_Y11_N14
X1_countera5 = X1L22 & X1_power_modified_counter_values[5] & (VCC) # !X1L22 & (X1_power_modified_counter_values[4] $ (X1_power_modified_counter_values[5] # GND));

--X1L24 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT at LCCOMB_X10_Y11_N14
X1L24 = CARRY(!X1_power_modified_counter_values[4] & !X1L22);


--X1_countera6 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera6 at LCCOMB_X10_Y11_N16
X1_countera6 = X1L24 & (X1_power_modified_counter_values[5] $ (X1_power_modified_counter_values[6] & VCC)) # !X1L24 & (X1_power_modified_counter_values[6] # GND);

--X1L26 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT at LCCOMB_X10_Y11_N16
X1L26 = CARRY(X1_power_modified_counter_values[5] # !X1L24);


--X1_countera7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera7 at LCCOMB_X10_Y11_N18
X1_countera7 = X1L26 & (X1_power_modified_counter_values[7] & VCC) # !X1L26 & (X1_power_modified_counter_values[6] $ (X1_power_modified_counter_values[7] # GND));

--X1L28 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT at LCCOMB_X10_Y11_N18
X1L28 = CARRY(!X1_power_modified_counter_values[6] & !X1L26);


--X1_countera8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera8 at LCCOMB_X10_Y11_N20
X1_countera8 = X1L28 & (X1_power_modified_counter_values[7] $ (X1_power_modified_counter_values[8] & VCC)) # !X1L28 & (X1_power_modified_counter_values[8] # GND);

--X1L30 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT at LCCOMB_X10_Y11_N20
X1L30 = CARRY(X1_power_modified_counter_values[7] # !X1L28);


--X1_countera9 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera9 at LCCOMB_X10_Y11_N22
X1_countera9 = X1L30 & (X1_power_modified_counter_values[9] & VCC) # !X1L30 & (X1_power_modified_counter_values[8] $ (X1_power_modified_counter_values[9] # GND));

--X1L32 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT at LCCOMB_X10_Y11_N22
X1L32 = CARRY(!X1_power_modified_counter_values[8] & !X1L30);


--X1_countera10 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera10 at LCCOMB_X10_Y11_N24
X1_countera10 = X1_power_modified_counter_values[10] $ X1L32;


--Tx_data[8] is Tx_data[8] at LCFF_X17_Y6_N17
Tx_data[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(LB1L33),  ,  , A1L33, Tx_q[8],  ,  , VCC);


--rx_avail[4] is rx_avail[4] at LCFF_X14_Y6_N29
rx_avail[4] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  , A1L889, A1L892,  ,  , VCC);


--AD_state[0] is AD_state[0] at LCFF_X13_Y9_N15
AD_state[0] = DFFEAS(A1L615, BCLK,  ,  ,  ,  ,  ,  ,  );


--AD_state[2] is AD_state[2] at LCFF_X13_Y8_N1
AD_state[2] = DFFEAS(A1L12, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L857 is register[15]~2412 at LCCOMB_X13_Y7_N2
A1L857 = AD_state[0] # !AD_state[2];


--q[8] is q[8] at LCFF_X13_Y7_N27
q[8] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[7],  ,  , VCC);


--RX_wait[0] is RX_wait[0] at LCFF_X12_Y6_N11
RX_wait[0] = DFFEAS(A1L402, GLOBAL(A1L81),  ,  , A1L619,  ,  ,  ,  );


--AD_state[4] is AD_state[4] at LCFF_X13_Y8_N3
AD_state[4] = DFFEAS(A1L621, BCLK,  ,  ,  ,  ,  ,  ,  );


--AD_state[3] is AD_state[3] at LCFF_X13_Y8_N29
AD_state[3] = DFFEAS(A1L14, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L890 is rx_avail[4]~67 at LCCOMB_X13_Y9_N30
A1L890 = !AD_state[4] & !AD_state[3];


--AD_state[1] is AD_state[1] at LCFF_X27_Y7_N29
AD_state[1] = DFFEAS(A1L4, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L858 is register[15]~2413 at LCCOMB_X13_Y7_N18
A1L858 = AD_state[2] & (AD_state[1] # AD_state[0]);


--A1L549 is Select~5876 at LCCOMB_X13_Y7_N26
A1L549 = A1L858 & RX_wait[0] & (A1L865) # !A1L858 & (q[8] # !A1L865);


--A1L550 is Select~5877 at LCCOMB_X13_Y7_N24
A1L550 = A1L549 & (Tx_data[8] # A1L857) # !A1L549 & rx_avail[4] & (!A1L857);


--AD_state[5] is AD_state[5] at LCFF_X13_Y8_N5
AD_state[5] = DFFEAS(A1L17, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L859 is register[15]~2414 at LCCOMB_X13_Y7_N6
A1L859 = AD_state[1] & (!AD_state[0] # !AD_state[5]) # !AD_state[1] & (AD_state[5] # AD_state[0]);


--loop_counter[0] is loop_counter[0] at LCFF_X13_Y10_N15
loop_counter[0] = DFFEAS(A1L781, BCLK,  ,  , A1L785,  ,  , A1L35,  );


--loop_counter[1] is loop_counter[1] at LCFF_X13_Y10_N17
loop_counter[1] = DFFEAS(A1L787, BCLK,  ,  , A1L785,  ,  , A1L35,  );


--loop_counter[2] is loop_counter[2] at LCFF_X13_Y10_N19
loop_counter[2] = DFFEAS(A1L790, BCLK,  ,  , A1L785,  ,  , A1L35,  );


--loop_counter[3] is loop_counter[3] at LCFF_X13_Y10_N21
loop_counter[3] = DFFEAS(A1L793, BCLK,  ,  , A1L785,  ,  , A1L35,  );


--A1L885 is rtl~367 at LCCOMB_X13_Y10_N12
A1L885 = loop_counter[1] # loop_counter[0] # loop_counter[3] # loop_counter[2];


--loop_counter[4] is loop_counter[4] at LCFF_X13_Y10_N23
loop_counter[4] = DFFEAS(A1L796, BCLK,  ,  , A1L785,  ,  , A1L35,  );


--loop_counter[5] is loop_counter[5] at LCFF_X13_Y10_N25
loop_counter[5] = DFFEAS(A1L799, BCLK,  ,  , A1L785,  ,  , A1L35,  );


--loop_counter[6] is loop_counter[6] at LCFF_X13_Y10_N27
loop_counter[6] = DFFEAS(A1L802, BCLK,  ,  , A1L785,  ,  , A1L35,  );


--A1L886 is rtl~368 at LCCOMB_X13_Y10_N10
A1L886 = loop_counter[6] # loop_counter[4] # loop_counter[5];


--A1L551 is Select~5878 at LCCOMB_X13_Y9_N20
A1L551 = !AD_state[5] & !A1L885 & !A1L886;


--A1L860 is register[15]~2415 at LCCOMB_X13_Y7_N28
A1L860 = AD_state[4] & A1L859 # !AD_state[4] & (!AD_state[1] # !A1L551);


--A1L861 is register[15]~2416 at LCCOMB_X13_Y7_N4
A1L861 = !AD_state[3] & !AD_state[2] & A1L860;


--AD_state[6] is AD_state[6] at LCFF_X13_Y7_N13
AD_state[6] = DFFEAS(A1L19, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L862 is register[15]~2417 at LCCOMB_X13_Y7_N8
A1L862 = !AD_state[5] & !AD_state[2] & !AD_state[1] & AD_state[4];


--A1L863 is register[15]~2418 at LCCOMB_X13_Y7_N22
A1L863 = AD_state[6] # AD_state[3] & (AD_state[0] # !A1L862);


--A1L864 is register[15]~2419 at LCCOMB_X13_Y7_N20
A1L864 = !A1L861 & !A1L863 & (!AD_state[2] # !A1L867);


--Tx_data[9] is Tx_data[9] at LCFF_X17_Y6_N1
Tx_data[9] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(LB1L33),  ,  , A1L33, Tx_q[9],  ,  , VCC);


--rx_avail[5] is rx_avail[5] at LCFF_X14_Y6_N9
rx_avail[5] = DFFEAS(A1L895, BCLK,  ,  , A1L889,  ,  ,  ,  );


--q[9] is q[9] at LCFF_X13_Y6_N13
q[9] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[8],  ,  , VCC);


--RX_wait[1] is RX_wait[1] at LCFF_X12_Y6_N13
RX_wait[1] = DFFEAS(A1L405, GLOBAL(A1L81),  ,  , A1L619,  ,  ,  ,  );


--A1L552 is Select~5879 at LCCOMB_X13_Y6_N12
A1L552 = A1L865 & (A1L858 & (RX_wait[1]) # !A1L858 & q[9]) # !A1L865 & !A1L858;


--A1L553 is Select~5880 at LCCOMB_X13_Y6_N4
A1L553 = A1L857 & (A1L552) # !A1L857 & (A1L552 & Tx_data[9] # !A1L552 & (rx_avail[5]));


--Tx_data[10] is Tx_data[10] at LCFF_X17_Y6_N11
Tx_data[10] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(LB1L33),  ,  , A1L33, Tx_q[10],  ,  , VCC);


--rx_avail[6] is rx_avail[6] at LCFF_X14_Y6_N13
rx_avail[6] = DFFEAS(A1L898, BCLK,  ,  , A1L889,  ,  ,  ,  );


--q[10] is q[10] at LCFF_X13_Y6_N9
q[10] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[9],  ,  , VCC);


--RX_wait[2] is RX_wait[2] at LCFF_X12_Y6_N15
RX_wait[2] = DFFEAS(A1L408, GLOBAL(A1L81),  ,  , A1L619,  ,  ,  ,  );


--A1L554 is Select~5881 at LCCOMB_X13_Y6_N8
A1L554 = A1L858 & RX_wait[2] & (A1L865) # !A1L858 & (q[10] # !A1L865);


--A1L555 is Select~5882 at LCCOMB_X13_Y6_N28
A1L555 = A1L554 & (A1L857 # Tx_data[10]) # !A1L554 & rx_avail[6] & !A1L857;


--Tx_data[11] is Tx_data[11] at LCFF_X17_Y5_N29
Tx_data[11] = DFFEAS(A1L686, GLOBAL(LB1L33),  ,  , A1L33,  ,  ,  ,  );


--rx_avail[7] is rx_avail[7] at LCFF_X14_Y6_N25
rx_avail[7] = DFFEAS(A1L901, BCLK,  ,  , A1L889,  ,  ,  ,  );


--q[11] is q[11] at LCFF_X13_Y6_N25
q[11] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[10],  ,  , VCC);


--RX_wait[3] is RX_wait[3] at LCFF_X12_Y6_N17
RX_wait[3] = DFFEAS(A1L411, GLOBAL(A1L81),  ,  , A1L619,  ,  ,  ,  );


--A1L556 is Select~5883 at LCCOMB_X13_Y6_N24
A1L556 = A1L858 & RX_wait[3] & (A1L865) # !A1L858 & (q[11] # !A1L865);


--A1L557 is Select~5884 at LCCOMB_X13_Y6_N16
A1L557 = A1L556 & (A1L857 # Tx_data[11]) # !A1L556 & rx_avail[7] & !A1L857;


--Tx_data[12] is Tx_data[12] at LCFF_X17_Y5_N5
Tx_data[12] = DFFEAS(A1L688, GLOBAL(LB1L33),  ,  , A1L33,  ,  ,  ,  );


--rx_avail[8] is rx_avail[8] at LCFF_X14_Y6_N21
rx_avail[8] = DFFEAS(A1L904, BCLK,  ,  , A1L889,  ,  ,  ,  );


--q[12] is q[12] at LCFF_X13_Y6_N23
q[12] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[11],  ,  , VCC);


--RX_wait[4] is RX_wait[4] at LCFF_X12_Y6_N19
RX_wait[4] = DFFEAS(A1L414, GLOBAL(A1L81),  ,  , A1L619,  ,  ,  ,  );


--A1L558 is Select~5885 at LCCOMB_X13_Y6_N22
A1L558 = A1L858 & RX_wait[4] & (A1L865) # !A1L858 & (q[12] # !A1L865);


--A1L559 is Select~5886 at LCCOMB_X13_Y7_N14
A1L559 = A1L857 & (A1L558) # !A1L857 & (A1L558 & (Tx_data[12]) # !A1L558 & rx_avail[8]);


--Tx_data[13] is Tx_data[13] at LCFF_X17_Y5_N7
Tx_data[13] = DFFEAS(A1L690, GLOBAL(LB1L33),  ,  , A1L33,  ,  ,  ,  );


--rx_avail[9] is rx_avail[9] at LCFF_X14_Y6_N31
rx_avail[9] = DFFEAS(A1L907, BCLK,  ,  , A1L889,  ,  ,  ,  );


--q[13] is q[13] at LCFF_X13_Y6_N21
q[13] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[12],  ,  , VCC);


--RX_wait[5] is RX_wait[5] at LCFF_X12_Y6_N21
RX_wait[5] = DFFEAS(A1L417, GLOBAL(A1L81),  ,  , A1L619,  ,  ,  ,  );


--A1L560 is Select~5887 at LCCOMB_X13_Y6_N20
A1L560 = A1L858 & RX_wait[5] & (A1L865) # !A1L858 & (q[13] # !A1L865);


--A1L561 is Select~5888 at LCCOMB_X13_Y6_N30
A1L561 = A1L560 & (Tx_data[13] # A1L857) # !A1L560 & (!A1L857 & rx_avail[9]);


--Tx_data[14] is Tx_data[14] at LCFF_X17_Y6_N7
Tx_data[14] = DFFEAS(A1L692, GLOBAL(LB1L33),  ,  , A1L33,  ,  ,  ,  );


--rx_avail[10] is rx_avail[10] at LCFF_X14_Y6_N15
rx_avail[10] = DFFEAS(A1L910, BCLK,  ,  , A1L889,  ,  ,  ,  );


--q[14] is q[14] at LCFF_X13_Y6_N11
q[14] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[13],  ,  , VCC);


--RX_wait[6] is RX_wait[6] at LCFF_X12_Y6_N23
RX_wait[6] = DFFEAS(A1L420, GLOBAL(A1L81),  ,  , A1L619,  ,  ,  ,  );


--A1L562 is Select~5889 at LCCOMB_X13_Y6_N10
A1L562 = A1L858 & RX_wait[6] & (A1L865) # !A1L858 & (q[14] # !A1L865);


--A1L563 is Select~5890 at LCCOMB_X13_Y6_N18
A1L563 = A1L562 & (A1L857 # Tx_data[14]) # !A1L562 & rx_avail[10] & !A1L857;


--Tx_data[15] is Tx_data[15] at LCFF_X17_Y6_N19
Tx_data[15] = DFFEAS(A1L694, GLOBAL(LB1L33),  ,  , A1L33,  ,  ,  ,  );


--rx_avail[11] is rx_avail[11] at LCFF_X14_Y6_N17
rx_avail[11] = DFFEAS(A1L913, BCLK,  ,  , A1L889,  ,  ,  ,  );


--q[15] is q[15] at LCFF_X13_Y6_N27
q[15] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[14],  ,  , VCC);


--RX_wait[7] is RX_wait[7] at LCFF_X12_Y6_N25
RX_wait[7] = DFFEAS(A1L423, GLOBAL(A1L81),  ,  , A1L619,  ,  ,  ,  );


--A1L564 is Select~5891 at LCCOMB_X13_Y6_N26
A1L564 = A1L858 & (RX_wait[7] # !A1L865) # !A1L858 & (q[15] & A1L865);


--A1L565 is Select~5892 at LCCOMB_X13_Y6_N14
A1L565 = A1L564 & (rx_avail[11] # A1L857) # !A1L564 & (!A1L857 & Tx_data[15]);


--q[0] is q[0] at LCFF_X15_Y6_N13
q[0] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , DOUT,  ,  , VCC);


--A1L566 is Select~5893 at LCCOMB_X15_Y9_N10
A1L566 = AD_state[5] & (AD_state[2] # !AD_state[1] # !AD_state[0]) # !AD_state[5] & !AD_state[2] & (AD_state[0] # AD_state[1]);


--A1L567 is Select~5894 at LCCOMB_X15_Y9_N26
A1L567 = A1L566 & (register[0] # AD_state[2]) # !A1L566 & (q[0] & !AD_state[2]);


--Tx_data[0] is Tx_data[0] at LCFF_X17_Y6_N3
Tx_data[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(LB1L33),  ,  , A1L33, Tx_q[0],  ,  , VCC);


--A1L568 is Select~5895 at LCCOMB_X17_Y6_N2
A1L568 = AD_state[1] & register[0] # !AD_state[1] & (AD_state[0] & register[0] # !AD_state[0] & (Tx_data[0]));


--A1L569 is Select~5896 at LCCOMB_X15_Y9_N12
A1L569 = AD_state[2] & (A1L567 & (A1L568) # !A1L567 & register[0]) # !AD_state[2] & (A1L567);


--A1L570 is Select~5897 at LCCOMB_X15_Y6_N12
A1L570 = AD_state[0] & (AD_state[1] & q[0] # !AD_state[1] & (register[0])) # !AD_state[0] & (register[0]);


--Rx_control_4[0] is Rx_control_4[0] at LCFF_X15_Y9_N7
Rx_control_4[0] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00110, S1_q_a[0],  ,  , VCC);


--TX_wait[0] is TX_wait[0] at LCFF_X18_Y8_N9
TX_wait[0] = DFFEAS(A1L647, GLOBAL(A1L81),  ,  , A1L547,  ,  ,  ,  );


--F1_clean_pb is debounce:de_PTT|clean_pb at LCFF_X25_Y9_N29
F1_clean_pb = DFFEAS(F1L3, GLOBAL(A1L46),  ,  ,  ,  ,  ,  ,  );


--A1L571 is Select~5898 at LCCOMB_X15_Y9_N24
A1L571 = AD_state[0] & (AD_state[1] # !TX_wait[0]) # !AD_state[0] & F1_clean_pb & !AD_state[1];


--A1L572 is Select~5899 at LCCOMB_X15_Y9_N6
A1L572 = A1L571 & (!register[0] # !AD_state[1]) # !A1L571 & AD_state[1] & !Rx_control_4[0];


--A1L573 is Select~5900 at LCCOMB_X15_Y9_N20
A1L573 = A1L886 & (register[0]) # !A1L886 & (A1L885 & (register[0]) # !A1L885 & !A1L572);


--A1L574 is Select~5901 at LCCOMB_X14_Y8_N2
A1L574 = !AD_state[0] & AD_state[1];


--A1L575 is Select~5902 at LCCOMB_X15_Y9_N18
A1L575 = register[0] # A1L574 & !A1L885 & !A1L886;


--A1L576 is Select~5903 at LCCOMB_X15_Y9_N14
A1L576 = AD_state[2] & (AD_state[5] # A1L573) # !AD_state[2] & !AD_state[5] & (A1L575);


--A1L577 is Select~5904 at LCCOMB_X15_Y9_N8
A1L577 = AD_state[5] & (A1L576 & (register[0]) # !A1L576 & A1L570) # !AD_state[5] & (A1L576);


--A1L578 is Select~5905 at LCCOMB_X15_Y9_N28
A1L578 = AD_state[4] & (A1L569) # !AD_state[4] & A1L577;


--A1L579 is Select~5906 at LCCOMB_X14_Y8_N0
A1L579 = !AD_state[3] & !AD_state[6];


--Tx_data[1] is Tx_data[1] at LCFF_X17_Y6_N13
Tx_data[1] = DFFEAS(A1L673, GLOBAL(LB1L33),  ,  , A1L33,  ,  ,  ,  );


--A1L839 is register[5]~2420 at LCCOMB_X15_Y8_N10
A1L839 = AD_state[0] & (!AD_state[2]) # !AD_state[0] & (AD_state[5] # AD_state[4]);


--TX_wait[1] is TX_wait[1] at LCFF_X18_Y8_N11
TX_wait[1] = DFFEAS(A1L650, GLOBAL(A1L81),  ,  , A1L547,  ,  ,  ,  );


--A1L840 is register[5]~2421 at LCCOMB_X15_Y8_N18
A1L840 = AD_state[0] # !AD_state[5] & AD_state[4];


--Rx_control_4[1] is Rx_control_4[1] at LCFF_X19_Y8_N11
Rx_control_4[1] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00110, S1_q_a[1],  ,  , VCC);


--A1L580 is Select~5907 at LCCOMB_X19_Y8_N10
A1L580 = AD_state[1] & (Rx_control_4[1] # !AD_state[2]);


--A1L581 is Select~5908 at LCCOMB_X18_Y8_N0
A1L581 = A1L839 & (A1L840) # !A1L839 & (A1L840 & TX_wait[1] # !A1L840 & (A1L580));


--q[1] is q[1] at LCFF_X25_Y8_N27
q[1] = DFFEAS(A1L807, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L582 is Select~5909 at LCCOMB_X18_Y8_N24
A1L582 = A1L581 & (q[1] # !A1L839) # !A1L581 & Tx_data[1] & (A1L839);


--A1L841 is register[5]~2422 at LCCOMB_X15_Y8_N28
A1L841 = AD_state[2] & !AD_state[5] & (!AD_state[0] # !AD_state[1]) # !AD_state[2] & AD_state[1] & (AD_state[5] $ !AD_state[0]);


--A1L873 is rtl~8 at LCCOMB_X13_Y10_N28
A1L873 = loop_counter[5] # loop_counter[4] # loop_counter[6] # A1L885;


--A1L842 is register[5]~2423 at LCCOMB_X15_Y8_N6
A1L842 = AD_state[5] & (AD_state[1] # AD_state[0] # !AD_state[2]) # !AD_state[5] & AD_state[0] & (AD_state[1] # !AD_state[2]);


--A1L843 is register[5]~2424 at LCCOMB_X15_Y8_N24
A1L843 = AD_state[4] & (A1L842) # !AD_state[4] & A1L873 & !A1L842;


--A1L844 is register[5]~2425 at LCCOMB_X15_Y8_N20
A1L844 = A1L579 & (A1L843 & AD_state[4] & A1L841 # !A1L843 & (AD_state[4] $ A1L841));


--TX_wait[2] is TX_wait[2] at LCFF_X18_Y8_N13
TX_wait[2] = DFFEAS(A1L653, GLOBAL(A1L81),  ,  , A1L547,  ,  ,  ,  );


--Tx_data[2] is Tx_data[2] at LCFF_X17_Y8_N3
Tx_data[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(LB1L33),  ,  , A1L33, Tx_q[2],  ,  , VCC);


--Rx_control_4[2] is Rx_control_4[2] at LCFF_X19_Y8_N7
Rx_control_4[2] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00110, S1_q_a[2],  ,  , VCC);


--A1L583 is Select~5910 at LCCOMB_X19_Y8_N6
A1L583 = AD_state[1] & (Rx_control_4[2] # !AD_state[2]);


--A1L584 is Select~5911 at LCCOMB_X17_Y8_N2
A1L584 = A1L839 & (Tx_data[2] # A1L840) # !A1L839 & A1L583 & (!A1L840);


--q[2] is q[2] at LCFF_X25_Y8_N9
q[2] = DFFEAS(A1L809, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L585 is Select~5912 at LCCOMB_X17_Y8_N6
A1L585 = A1L584 & (q[2] # !A1L840) # !A1L584 & (TX_wait[2] & A1L840);


--Tx_data[3] is Tx_data[3] at LCFF_X17_Y6_N5
Tx_data[3] = DFFEAS(A1L676, GLOBAL(LB1L33),  ,  , A1L33,  ,  ,  ,  );


--TX_wait[3] is TX_wait[3] at LCFF_X18_Y8_N15
TX_wait[3] = DFFEAS(A1L656, GLOBAL(A1L81),  ,  , A1L547,  ,  ,  ,  );


--Rx_control_4[3] is Rx_control_4[3] at LCFF_X19_Y8_N31
Rx_control_4[3] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00110, S1_q_a[3],  ,  , VCC);


--A1L586 is Select~5913 at LCCOMB_X19_Y8_N30
A1L586 = AD_state[1] & (Rx_control_4[3] # !AD_state[2]);


--A1L587 is Select~5914 at LCCOMB_X18_Y8_N26
A1L587 = A1L840 & (TX_wait[3] # A1L839) # !A1L840 & A1L586 & (!A1L839);


--q[3] is q[3] at LCFF_X27_Y7_N17
q[3] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[2],  ,  , VCC);


--A1L588 is Select~5915 at LCCOMB_X18_Y8_N28
A1L588 = A1L587 & (q[3] # !A1L839) # !A1L587 & Tx_data[3] & (A1L839);


--TX_wait[4] is TX_wait[4] at LCFF_X18_Y8_N17
TX_wait[4] = DFFEAS(A1L659, GLOBAL(A1L81),  ,  , A1L547,  ,  ,  ,  );


--Tx_data[4] is Tx_data[4] at LCFF_X17_Y8_N29
Tx_data[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(LB1L33),  ,  , A1L33, Tx_q[4],  ,  , VCC);


--Rx_control_4[4] is Rx_control_4[4] at LCFF_X19_Y8_N13
Rx_control_4[4] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00110, S1_q_a[4],  ,  , VCC);


--A1L589 is Select~5916 at LCCOMB_X19_Y8_N12
A1L589 = AD_state[1] & (Rx_control_4[4] # !AD_state[2]);


--A1L590 is Select~5917 at LCCOMB_X17_Y8_N28
A1L590 = A1L839 & (Tx_data[4] # A1L840) # !A1L839 & A1L589 & (!A1L840);


--q[4] is q[4] at LCFF_X27_Y7_N9
q[4] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[3],  ,  , VCC);


--A1L591 is Select~5918 at LCCOMB_X17_Y8_N12
A1L591 = A1L590 & (q[4] # !A1L840) # !A1L590 & (TX_wait[4] & A1L840);


--Tx_data[5] is Tx_data[5] at LCFF_X17_Y6_N9
Tx_data[5] = DFFEAS(A1L679, GLOBAL(LB1L33),  ,  , A1L33,  ,  ,  ,  );


--TX_wait[5] is TX_wait[5] at LCFF_X18_Y8_N19
TX_wait[5] = DFFEAS(A1L662, GLOBAL(A1L81),  ,  , A1L547,  ,  ,  ,  );


--Rx_control_4[5] is Rx_control_4[5] at LCFF_X19_Y8_N5
Rx_control_4[5] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00110, S1_q_a[5],  ,  , VCC);


--A1L592 is Select~5919 at LCCOMB_X19_Y8_N4
A1L592 = AD_state[1] & (Rx_control_4[5] # !AD_state[2]);


--A1L593 is Select~5920 at LCCOMB_X18_Y8_N4
A1L593 = A1L840 & (A1L839 # TX_wait[5]) # !A1L840 & !A1L839 & A1L592;


--q[5] is q[5] at LCFF_X27_Y7_N15
q[5] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[4],  ,  , VCC);


--A1L594 is Select~5921 at LCCOMB_X18_Y8_N6
A1L594 = A1L839 & (A1L593 & q[5] # !A1L593 & (Tx_data[5])) # !A1L839 & (A1L593);


--TX_wait[6] is TX_wait[6] at LCFF_X18_Y8_N21
TX_wait[6] = DFFEAS(A1L665, GLOBAL(A1L81),  ,  , A1L547,  ,  ,  ,  );


--Tx_data[6] is Tx_data[6] at LCFF_X17_Y8_N27
Tx_data[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(LB1L33),  ,  , A1L33, Tx_q[6],  ,  , VCC);


--Rx_control_4[6] is Rx_control_4[6] at LCFF_X19_Y8_N29
Rx_control_4[6] = DFFEAS(UNCONNECTED_DATAIN, !BCLK,  ,  , state_PWM.00110, S1_q_a[6],  ,  , VCC);


--A1L595 is Select~5922 at LCCOMB_X19_Y8_N28
A1L595 = AD_state[1] & (Rx_control_4[6] # !AD_state[2]);


--A1L596 is Select~5923 at LCCOMB_X17_Y8_N26
A1L596 = A1L839 & (Tx_data[6] # A1L840) # !A1L839 & A1L595 & (!A1L840);


--q[6] is q[6] at LCFF_X27_Y7_N23
q[6] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[5],  ,  , VCC);


--A1L597 is Select~5924 at LCCOMB_X17_Y8_N10
A1L597 = A1L840 & (A1L596 & (q[6]) # !A1L596 & TX_wait[6]) # !A1L840 & (A1L596);


--q[7] is q[7] at LCFF_X15_Y8_N9
q[7] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , q[6],  ,  , VCC);


--A1L598 is Select~5925 at LCCOMB_X15_Y8_N4
A1L598 = AD_state[2] & (A1L566) # !AD_state[2] & (A1L566 & (register[7]) # !A1L566 & q[7]);


--Tx_data[7] is Tx_data[7] at LCFF_X17_Y6_N27
Tx_data[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(LB1L33),  ,  , A1L33, Tx_q[7],  ,  , VCC);


--A1L599 is Select~5926 at LCCOMB_X17_Y6_N26
A1L599 = AD_state[1] & register[7] # !AD_state[1] & (AD_state[0] & register[7] # !AD_state[0] & (Tx_data[7]));


--A1L600 is Select~5927 at LCCOMB_X15_Y8_N22
A1L600 = AD_state[2] & (A1L598 & A1L599 # !A1L598 & (register[7])) # !AD_state[2] & (A1L598);


--TX_wait[7] is TX_wait[7] at LCFF_X18_Y8_N23
TX_wait[7] = DFFEAS(A1L668, GLOBAL(A1L81),  ,  , A1L547,  ,  ,  ,  );


--A1L601 is Select~5928 at LCCOMB_X14_Y8_N26
A1L601 = AD_state[2] & !AD_state[1];


--A1L602 is Select~5929 at LCCOMB_X15_Y8_N2
A1L602 = A1L873 & (register[7]) # !A1L873 & (A1L601 & TX_wait[7] # !A1L601 & (register[7]));


--Rx_control_4[7] is Rx_control_4[7] at LCFF_X19_Y8_N23
Rx_control_4[7] = DFFEAS(A1L481, !BCLK,  ,  , state_PWM.00110,  ,  ,  ,  );


--A1L603 is Select~5930 at LCCOMB_X19_Y8_N0
A1L603 = AD_state[1] & (Rx_control_4[7] # !AD_state[2]);


--A1L604 is Select~5931 at LCCOMB_X15_Y9_N16
A1L604 = A1L873 & (register[7]) # !A1L873 & (AD_state[2] & (A1L603) # !AD_state[2] & register[7] & !A1L603);


--A1L605 is Select~5932 at LCCOMB_X15_Y9_N2
A1L605 = AD_state[0] & (AD_state[5]) # !AD_state[0] & (AD_state[5] & register[7] # !AD_state[5] & (A1L604));


--A1L606 is Select~5933 at LCCOMB_X15_Y8_N8
A1L606 = AD_state[2] & (register[7]) # !AD_state[2] & (AD_state[1] & q[7] # !AD_state[1] & (register[7]));


--A1L607 is Select~5934 at LCCOMB_X15_Y9_N0
A1L607 = AD_state[0] & (A1L605 & (A1L606) # !A1L605 & A1L602) # !AD_state[0] & (A1L605);


--A1L608 is Select~5935 at LCCOMB_X15_Y9_N4
A1L608 = AD_state[4] & A1L600 # !AD_state[4] & (A1L607);


--A1L609 is Select~5936 at LCCOMB_X14_Y8_N8
A1L609 = !AD_state[2] & AD_state[5] & AD_state[0] & AD_state[1];


--A1L610 is Select~5937 at LCCOMB_X14_Y8_N20
A1L610 = A1L609 # A1L551 & (A1L574 # A1L601);


--A1L611 is Select~5938 at LCCOMB_X14_Y8_N28
A1L611 = AD_state[0] & (AD_state[2] # !AD_state[1] # !AD_state[5]) # !AD_state[0] & (AD_state[1] # AD_state[2] $ AD_state[5]);


--A1L612 is Select~5939 at LCCOMB_X14_Y8_N16
A1L612 = A1L579 & (AD_state[4] & (!A1L611) # !AD_state[4] & A1L610);


--V1_delayed_wrptr_g[4] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[4] at LCFF_X10_Y12_N19
V1_delayed_wrptr_g[4] = DFFEAS(V1L10, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[2] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[2] at LCFF_X9_Y11_N7
V1_delayed_wrptr_g[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L776),  ,  ,  , V1_wrptr_g[2],  ,  , VCC);


--V1_delayed_wrptr_g[8] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[8] at LCFF_X12_Y10_N7
V1_delayed_wrptr_g[8] = DFFEAS(V1L18, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[0] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[0] at LCFF_X9_Y9_N25
V1_delayed_wrptr_g[0] = DFFEAS(V1L3, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[9] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[9] at LCFF_X10_Y10_N1
V1_delayed_wrptr_g[9] = DFFEAS(V1L20, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[7] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[7] at LCFF_X12_Y9_N7
V1_delayed_wrptr_g[7] = DFFEAS(V1L16, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[6] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[6] at LCFF_X12_Y11_N7
V1_delayed_wrptr_g[6] = DFFEAS(V1L14, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[1] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[1] at LCFF_X9_Y9_N5
V1_delayed_wrptr_g[1] = DFFEAS(V1L5, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[3] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[3] at LCFF_X9_Y10_N7
V1_delayed_wrptr_g[3] = DFFEAS(V1L8, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--V1_delayed_wrptr_g[5] is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[5] at LCFF_X12_Y8_N7
V1_delayed_wrptr_g[5] = DFFEAS(V1L12, GLOBAL(A1L776),  ,  ,  ,  ,  ,  ,  );


--Tx_q[8] is Tx_q[8] at LCFF_X17_Y8_N21
Tx_q[8] = DFFEAS(A1L713, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--TX_state[1] is TX_state[1] at LCFF_X18_Y6_N13
TX_state[1] = DFFEAS(A1L638, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--TX_state[4] is TX_state[4] at LCFF_X17_Y6_N23
TX_state[4] = DFFEAS(A1L642, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--TX_state[3] is TX_state[3] at LCFF_X17_Y6_N15
TX_state[3] = DFFEAS(A1L643, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--TX_state[2] is TX_state[2] at LCFF_X17_Y6_N31
TX_state[2] = DFFEAS(A1L644, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--A1L32 is Decoder~628 at LCCOMB_X17_Y6_N28
A1L32 = !TX_state[3] & !TX_state[2] & TX_state[4];


--TX_state[0] is TX_state[0] at LCFF_X18_Y6_N29
TX_state[0] = DFFEAS(A1L636, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--A1L33 is Decoder~629 at LCCOMB_X17_Y6_N24
A1L33 = A1L32 & TX_state[1] & !TX_state[0];


--sync_Rx_used[4] is sync_Rx_used[4] at LCFF_X20_Y6_N15
sync_Rx_used[4] = DFFEAS(A1L964, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L891 is rx_avail[4]~68 at LCCOMB_X14_Y8_N10
A1L891 = !AD_state[6] & !AD_state[4] & !AD_state[0] & !AD_state[3];


--A1L889 is rx_avail[4]~7 at LCCOMB_X14_Y8_N22
A1L889 = A1L891 & !A1L873 & !AD_state[5] & A1L601;


--A1L613 is Select~5940 at LCCOMB_X13_Y9_N10
A1L613 = AD_state[5] # AD_state[2] # AD_state[1];


--A1L730 is add~1059 at LCCOMB_X13_Y8_N8
A1L730 = AD_state[0] $ VCC;

--A1L731 is add~1060 at LCCOMB_X13_Y8_N8
A1L731 = CARRY(AD_state[0]);


--A1L614 is Select~5941 at LCCOMB_X13_Y9_N28
A1L614 = AD_state[6] & A1L890 & A1L730 # !AD_state[6] & (A1L633);


--A1L615 is Select~5942 at LCCOMB_X13_Y9_N14
A1L615 = A1L613 & (!AD_state[0]) # !A1L613 & (A1L614 # !AD_state[0] & !A1L890);


--A1L733 is add~1062 at LCCOMB_X13_Y8_N10
A1L733 = CARRY(!A1L731 # !AD_state[1]);


--A1L734 is add~1063 at LCCOMB_X13_Y8_N12
A1L734 = AD_state[2] & (A1L733 $ GND) # !AD_state[2] & !A1L733 & VCC;

--A1L735 is add~1064 at LCCOMB_X13_Y8_N12
A1L735 = CARRY(AD_state[2] & !A1L733);


--A1L6 is AD_state[2]~1417 at LCCOMB_X13_Y9_N26
A1L6 = AD_state[1] & (!AD_state[4] & AD_state[2] # !AD_state[0]) # !AD_state[1] & (!AD_state[2] # !AD_state[4]);


--A1L7 is AD_state[2]~1418 at LCCOMB_X13_Y9_N22
A1L7 = AD_state[5] & (AD_state[3] # A1L6);


--A1L8 is AD_state[2]~1419 at LCCOMB_X13_Y9_N6
A1L8 = AD_state[1] & AD_state[0] & AD_state[2];


--A1L9 is AD_state[2]~1420 at LCCOMB_X13_Y9_N12
A1L9 = AD_state[1] # AD_state[2] # !AD_state[3] & AD_state[0];


--A1L10 is AD_state[2]~1421 at LCCOMB_X13_Y9_N8
A1L10 = AD_state[4] & (!AD_state[5] & A1L9) # !AD_state[4] & AD_state[3];


--A1L11 is AD_state[2]~1422 at LCCOMB_X13_Y9_N16
A1L11 = A1L8 # AD_state[6] # A1L10 # A1L7;


--A1L616 is Select~5943 at LCCOMB_X13_Y8_N6
A1L616 = AD_state[0] & (AD_state[1] # AD_state[2] & !AD_state[4]) # !AD_state[0] & (AD_state[2] # AD_state[1] & AD_state[4]);


--A1L617 is Select~5944 at LCCOMB_X13_Y8_N22
A1L617 = A1L616 # !AD_state[4] & AD_state[5];


--A1L618 is Select~5945 at LCCOMB_X13_Y8_N30
A1L618 = A1L11 & A1L734 # !A1L11 & (!AD_state[3] & A1L617);


--A1L402 is RX_wait[0]~80 at LCCOMB_X12_Y6_N10
A1L402 = RX_wait[0] $ VCC;

--A1L403 is RX_wait[0]~81 at LCCOMB_X12_Y6_N10
A1L403 = CARRY(RX_wait[0]);


--A1L619 is Select~5946 at LCCOMB_X12_Y6_N6
A1L619 = !FLAGA & state_FX.0010;


--A1L736 is add~1065 at LCCOMB_X13_Y8_N14
A1L736 = AD_state[3] & !A1L735 # !AD_state[3] & (A1L735 # GND);

--A1L737 is add~1066 at LCCOMB_X13_Y8_N14
A1L737 = CARRY(!A1L735 # !AD_state[3]);


--A1L738 is add~1067 at LCCOMB_X13_Y8_N16
A1L738 = AD_state[4] & (A1L737 $ GND) # !AD_state[4] & !A1L737 & VCC;

--A1L739 is add~1068 at LCCOMB_X13_Y8_N16
A1L739 = CARRY(AD_state[4] & !A1L737);


--A1L620 is Select~5947 at LCCOMB_X14_Y8_N30
A1L620 = AD_state[4] & (AD_state[1] # !AD_state[0]);


--A1L621 is Select~5948 at LCCOMB_X13_Y8_N2
A1L621 = A1L11 & (A1L738) # !A1L11 & (AD_state[3] # A1L620);


--A1L14 is AD_state[3]~1423 at LCCOMB_X13_Y8_N28
A1L14 = A1L11 & A1L736 # !A1L11 & (AD_state[3]);


--A1L34 is Decoder~630 at LCCOMB_X13_Y9_N4
A1L34 = !AD_state[3] & AD_state[4] & AD_state[5] & AD_state[2];


--A1L622 is Select~5949 at LCCOMB_X13_Y9_N24
A1L622 = LRCLK & !AD_state[4] & !AD_state[3] # !LRCLK & AD_state[4] & AD_state[3];


--A1L623 is Select~5950 at LCCOMB_X13_Y9_N18
A1L623 = A1L34 # A1L622 & !AD_state[5] & !AD_state[2];


--A1L624 is Select~5951 at LCCOMB_X14_Y8_N24
A1L624 = AD_state[1] & !AD_state[0] # !AD_state[1] & AD_state[0] & (AD_state[6] # !A1L623);


--A1L740 is add~1069 at LCCOMB_X13_Y8_N18
A1L740 = AD_state[5] & !A1L739 # !AD_state[5] & (A1L739 # GND);

--A1L741 is add~1070 at LCCOMB_X13_Y8_N18
A1L741 = CARRY(!A1L739 # !AD_state[5]);


--A1L625 is Select~5952 at LCCOMB_X13_Y7_N0
A1L625 = AD_state[4] & (AD_state[1] # !A1L857) # !AD_state[4] & AD_state[5];


--A1L626 is Select~5953 at LCCOMB_X13_Y8_N26
A1L626 = A1L11 & (A1L740) # !A1L11 & !AD_state[3] & (A1L625);


--A1L781 is loop_counter[0]~254 at LCCOMB_X13_Y10_N14
A1L781 = loop_counter[0] $ VCC;

--A1L782 is loop_counter[0]~255 at LCCOMB_X13_Y10_N14
A1L782 = CARRY(loop_counter[0]);


--A1L35 is Decoder~631 at LCCOMB_X13_Y9_N0
A1L35 = AD_state[1] # AD_state[6] # !A1L34 # !AD_state[0];


--A1L783 is loop_counter[0]~256 at LCCOMB_X13_Y10_N4
A1L783 = !loop_counter[2] # !loop_counter[3] # !loop_counter[0] # !loop_counter[1];


--A1L784 is loop_counter[0]~257 at LCCOMB_X13_Y10_N6
A1L784 = loop_counter[6] # !loop_counter[5];


--A1L785 is loop_counter[0]~258 at LCCOMB_X13_Y10_N8
A1L785 = !A1L784 & !A1L783 & loop_counter[4] # !A1L35;


--A1L787 is loop_counter[1]~259 at LCCOMB_X13_Y10_N16
A1L787 = loop_counter[1] & !A1L782 # !loop_counter[1] & (A1L782 # GND);

--A1L788 is loop_counter[1]~260 at LCCOMB_X13_Y10_N16
A1L788 = CARRY(!A1L782 # !loop_counter[1]);


--A1L790 is loop_counter[2]~261 at LCCOMB_X13_Y10_N18
A1L790 = loop_counter[2] & (A1L788 $ GND) # !loop_counter[2] & !A1L788 & VCC;

--A1L791 is loop_counter[2]~262 at LCCOMB_X13_Y10_N18
A1L791 = CARRY(loop_counter[2] & !A1L788);


--A1L793 is loop_counter[3]~263 at LCCOMB_X13_Y10_N20
A1L793 = loop_counter[3] & !A1L791 # !loop_counter[3] & (A1L791 # GND);

--A1L794 is loop_counter[3]~264 at LCCOMB_X13_Y10_N20
A1L794 = CARRY(!A1L791 # !loop_counter[3]);


--A1L796 is loop_counter[4]~265 at LCCOMB_X13_Y10_N22
A1L796 = loop_counter[4] & (A1L794 $ GND) # !loop_counter[4] & !A1L794 & VCC;

--A1L797 is loop_counter[4]~266 at LCCOMB_X13_Y10_N22
A1L797 = CARRY(loop_counter[4] & !A1L794);


--A1L799 is loop_counter[5]~267 at LCCOMB_X13_Y10_N24
A1L799 = loop_counter[5] & !A1L797 # !loop_counter[5] & (A1L797 # GND);

--A1L800 is loop_counter[5]~268 at LCCOMB_X13_Y10_N24
A1L800 = CARRY(!A1L797 # !loop_counter[5]);


--A1L802 is loop_counter[6]~269 at LCCOMB_X13_Y10_N26
A1L802 = loop_counter[6] $ !A1L800;


--A1L742 is add~1071 at LCCOMB_X13_Y8_N20
A1L742 = AD_state[6] $ !A1L741;


--A1L824 is reduce_or~264 at LCCOMB_X14_Y8_N12
A1L824 = AD_state[2] & (AD_state[4] # AD_state[0] & AD_state[1]) # !AD_state[2] & AD_state[4] & (AD_state[0] # AD_state[1]);


--A1L20 is AD_state~1424 at LCCOMB_X14_Y8_N6
A1L20 = !AD_state[3] & !AD_state[5] & A1L824;


--A1L825 is reduce_or~265 at LCCOMB_X14_Y8_N14
A1L825 = AD_state[2] & (AD_state[4] & !AD_state[1]) # !AD_state[2] & AD_state[0] & (AD_state[1]);


--A1L21 is AD_state~1425 at LCCOMB_X14_Y8_N4
A1L21 = A1L20 # AD_state[6] # AD_state[5] & !A1L825;


--A1L22 is AD_state~1426 at LCCOMB_X13_Y8_N24
A1L22 = A1L742 & (A1L21 # AD_state[3] & !A1L862);


--Tx_q[9] is Tx_q[9] at LCFF_X17_Y5_N21
Tx_q[9] = DFFEAS(A1L715, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[5] is sync_Rx_used[5] at LCFF_X20_Y6_N17
sync_Rx_used[5] = DFFEAS(A1L967, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L405 is RX_wait[1]~82 at LCCOMB_X12_Y6_N12
A1L405 = RX_wait[1] & !A1L403 # !RX_wait[1] & (A1L403 # GND);

--A1L406 is RX_wait[1]~83 at LCCOMB_X12_Y6_N12
A1L406 = CARRY(!A1L403 # !RX_wait[1]);


--Tx_q[10] is Tx_q[10] at LCFF_X17_Y5_N13
Tx_q[10] = DFFEAS(A1L717, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[6] is sync_Rx_used[6] at LCFF_X20_Y6_N19
sync_Rx_used[6] = DFFEAS(A1L970, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L408 is RX_wait[2]~84 at LCCOMB_X12_Y6_N14
A1L408 = RX_wait[2] & (A1L406 $ GND) # !RX_wait[2] & !A1L406 & VCC;

--A1L409 is RX_wait[2]~85 at LCCOMB_X12_Y6_N14
A1L409 = CARRY(RX_wait[2] & !A1L406);


--Tx_q[11] is Tx_q[11] at LCFF_X17_Y5_N27
Tx_q[11] = DFFEAS(A1L719, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[7] is sync_Rx_used[7] at LCFF_X20_Y6_N21
sync_Rx_used[7] = DFFEAS(A1L973, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L411 is RX_wait[3]~86 at LCCOMB_X12_Y6_N16
A1L411 = RX_wait[3] & !A1L409 # !RX_wait[3] & (A1L409 # GND);

--A1L412 is RX_wait[3]~87 at LCCOMB_X12_Y6_N16
A1L412 = CARRY(!A1L409 # !RX_wait[3]);


--Tx_q[12] is Tx_q[12] at LCFF_X17_Y5_N19
Tx_q[12] = DFFEAS(A1L721, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[8] is sync_Rx_used[8] at LCFF_X20_Y6_N23
sync_Rx_used[8] = DFFEAS(A1L976, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L414 is RX_wait[4]~88 at LCCOMB_X12_Y6_N18
A1L414 = RX_wait[4] & (A1L412 $ GND) # !RX_wait[4] & !A1L412 & VCC;

--A1L415 is RX_wait[4]~89 at LCCOMB_X12_Y6_N18
A1L415 = CARRY(RX_wait[4] & !A1L412);


--Tx_q[13] is Tx_q[13] at LCFF_X17_Y5_N23
Tx_q[13] = DFFEAS(A1L723, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[9] is sync_Rx_used[9] at LCFF_X20_Y6_N25
sync_Rx_used[9] = DFFEAS(A1L979, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L417 is RX_wait[5]~90 at LCCOMB_X12_Y6_N20
A1L417 = RX_wait[5] & !A1L415 # !RX_wait[5] & (A1L415 # GND);

--A1L418 is RX_wait[5]~91 at LCCOMB_X12_Y6_N20
A1L418 = CARRY(!A1L415 # !RX_wait[5]);


--Tx_q[14] is Tx_q[14] at LCFF_X17_Y5_N1
Tx_q[14] = DFFEAS(A1L725, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[10] is sync_Rx_used[10] at LCFF_X20_Y6_N27
sync_Rx_used[10] = DFFEAS(A1L982, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L420 is RX_wait[6]~92 at LCCOMB_X12_Y6_N22
A1L420 = RX_wait[6] & (A1L418 $ GND) # !RX_wait[6] & !A1L418 & VCC;

--A1L421 is RX_wait[6]~93 at LCCOMB_X12_Y6_N22
A1L421 = CARRY(RX_wait[6] & !A1L418);


--Tx_q[15] is Tx_q[15] at LCFF_X17_Y5_N25
Tx_q[15] = DFFEAS(A1L727, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--sync_Rx_used[11] is sync_Rx_used[11] at LCFF_X20_Y6_N29
sync_Rx_used[11] = DFFEAS(A1L985, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L423 is RX_wait[7]~94 at LCCOMB_X12_Y6_N24
A1L423 = RX_wait[7] $ A1L421;


--Tx_q[0] is Tx_q[0] at LCFF_X17_Y8_N31
Tx_q[0] = DFFEAS(A1L697, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--A1L647 is TX_wait[0]~80 at LCCOMB_X18_Y8_N8
A1L647 = TX_wait[0] $ VCC;

--A1L648 is TX_wait[0]~81 at LCCOMB_X18_Y8_N8
A1L648 = CARRY(TX_wait[0]);


--F1_pb_history[3] is debounce:de_PTT|pb_history[3] at LCFF_X25_Y9_N23
F1_pb_history[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L46),  ,  ,  , F1_pb_history[2],  ,  , VCC);


--F1_pb_history[2] is debounce:de_PTT|pb_history[2] at LCFF_X25_Y9_N3
F1_pb_history[2] = DFFEAS(F1L68, GLOBAL(A1L46),  ,  ,  ,  ,  ,  ,  );


--F1_count[18] is debounce:de_PTT|count[18] at LCFF_X24_Y9_N19
F1_count[18] = DFFEAS(F1L60, GLOBAL(A1L46),  ,  ,  ,  ,  , F1L1,  );


--F1L3 is debounce:de_PTT|clean_pb~106 at LCCOMB_X25_Y9_N28
F1L3 = F1_count[18] & (F1_pb_history[2] & (F1_clean_pb # F1_pb_history[3]) # !F1_pb_history[2] & F1_clean_pb & F1_pb_history[3]) # !F1_count[18] & (F1_clean_pb);


--Tx_q[1] is Tx_q[1] at LCFF_X17_Y8_N23
Tx_q[1] = DFFEAS(A1L699, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--A1L650 is TX_wait[1]~82 at LCCOMB_X18_Y8_N10
A1L650 = TX_wait[1] & !A1L648 # !TX_wait[1] & (A1L648 # GND);

--A1L651 is TX_wait[1]~83 at LCCOMB_X18_Y8_N10
A1L651 = CARRY(!A1L648 # !TX_wait[1]);


--A1L653 is TX_wait[2]~84 at LCCOMB_X18_Y8_N12
A1L653 = TX_wait[2] & (A1L651 $ GND) # !TX_wait[2] & !A1L651 & VCC;

--A1L654 is TX_wait[2]~85 at LCCOMB_X18_Y8_N12
A1L654 = CARRY(TX_wait[2] & !A1L651);


--Tx_q[2] is Tx_q[2] at LCFF_X17_Y8_N5
Tx_q[2] = DFFEAS(A1L701, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--Tx_q[3] is Tx_q[3] at LCFF_X17_Y8_N19
Tx_q[3] = DFFEAS(A1L703, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--A1L656 is TX_wait[3]~86 at LCCOMB_X18_Y8_N14
A1L656 = TX_wait[3] & !A1L654 # !TX_wait[3] & (A1L654 # GND);

--A1L657 is TX_wait[3]~87 at LCCOMB_X18_Y8_N14
A1L657 = CARRY(!A1L654 # !TX_wait[3]);


--A1L659 is TX_wait[4]~88 at LCCOMB_X18_Y8_N16
A1L659 = TX_wait[4] & (A1L657 $ GND) # !TX_wait[4] & !A1L657 & VCC;

--A1L660 is TX_wait[4]~89 at LCCOMB_X18_Y8_N16
A1L660 = CARRY(TX_wait[4] & !A1L657);


--Tx_q[4] is Tx_q[4] at LCFF_X17_Y8_N17
Tx_q[4] = DFFEAS(A1L705, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--Tx_q[5] is Tx_q[5] at LCFF_X17_Y8_N9
Tx_q[5] = DFFEAS(A1L707, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--A1L662 is TX_wait[5]~90 at LCCOMB_X18_Y8_N18
A1L662 = TX_wait[5] & !A1L660 # !TX_wait[5] & (A1L660 # GND);

--A1L663 is TX_wait[5]~91 at LCCOMB_X18_Y8_N18
A1L663 = CARRY(!A1L660 # !TX_wait[5]);


--A1L665 is TX_wait[6]~92 at LCCOMB_X18_Y8_N20
A1L665 = TX_wait[6] & (A1L663 $ GND) # !TX_wait[6] & !A1L663 & VCC;

--A1L666 is TX_wait[6]~93 at LCCOMB_X18_Y8_N20
A1L666 = CARRY(TX_wait[6] & !A1L663);


--Tx_q[6] is Tx_q[6] at LCFF_X17_Y8_N25
Tx_q[6] = DFFEAS(A1L709, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--Tx_q[7] is Tx_q[7] at LCFF_X17_Y8_N15
Tx_q[7] = DFFEAS(A1L711, GLOBAL(LB1L33),  ,  ,  ,  ,  ,  ,  );


--A1L668 is TX_wait[7]~94 at LCCOMB_X18_Y8_N22
A1L668 = TX_wait[7] $ A1L666;


--A1L744 is add~1073 at LCCOMB_X18_Y6_N2
A1L744 = TX_state[1] & (TX_state[0] $ VCC) # !TX_state[1] & TX_state[0] & VCC;

--A1L745 is add~1074 at LCCOMB_X18_Y6_N2
A1L745 = CARRY(TX_state[1] & TX_state[0]);


--A1L627 is Select~5954 at LCCOMB_X18_Y6_N10
A1L627 = !LB1_safe_q[8] & !TX_state[1];


--A1L36 is Decoder~632 at LCCOMB_X18_Y6_N26
A1L36 = !TX_state[2] & !TX_state[3];


--A1L628 is Select~5955 at LCCOMB_X18_Y6_N14
A1L628 = A1L744 & (!A1L627 & !TX_state[4] # !A1L36);


--A1L629 is Select~5956 at LCCOMB_X18_Y6_N24
A1L629 = A1L628 # !TX_state[1] & TX_state[0] & A1L32;


--A1L746 is add~1075 at LCCOMB_X18_Y6_N4
A1L746 = TX_state[2] & !A1L745 # !TX_state[2] & (A1L745 # GND);

--A1L747 is add~1076 at LCCOMB_X18_Y6_N4
A1L747 = CARRY(!A1L745 # !TX_state[2]);


--A1L748 is add~1077 at LCCOMB_X18_Y6_N6
A1L748 = TX_state[3] & (A1L747 $ GND) # !TX_state[3] & !A1L747 & VCC;

--A1L749 is add~1078 at LCCOMB_X18_Y6_N6
A1L749 = CARRY(TX_state[3] & !A1L747);


--A1L750 is add~1079 at LCCOMB_X18_Y6_N8
A1L750 = A1L749 $ TX_state[4];


--A1L826 is reduce_or~266 at LCCOMB_X17_Y6_N20
A1L826 = TX_state[2] # TX_state[4] & (TX_state[0] # !TX_state[1]) # !TX_state[4] & TX_state[1];


--A1L642 is TX_state~114 at LCCOMB_X17_Y6_N22
A1L642 = A1L750 & (A1L826 # TX_state[3]);


--A1L643 is TX_state~115 at LCCOMB_X17_Y6_N14
A1L643 = A1L748 & (A1L826 # TX_state[3]);


--A1L644 is TX_state~116 at LCCOMB_X17_Y6_N30
A1L644 = A1L746 & (TX_state[3] # A1L826);


--A1L630 is Select~5957 at LCCOMB_X18_Y6_N18
A1L630 = TX_state[1] & !TX_state[4] # !TX_state[1] & (TX_state[4] # !LB1_safe_q[8]) # !A1L36;


--A1L631 is Select~5958 at LCCOMB_X18_Y6_N0
A1L631 = !LB1_safe_q[8] & !TX_state[1] & !TX_state[2] & !TX_state[3];


--A1L632 is Select~5959 at LCCOMB_X18_Y6_N16
A1L632 = TX_state[4] & (!TX_state[0] & A1L630) # !TX_state[4] & (A1L631 # !TX_state[0] & A1L630);


--N2_dffe5a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[4] at LCFF_X27_Y7_N19
N2_dffe5a[4] = DFFEAS(N2L8, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[4] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[4] at LCFF_X27_Y7_N21
N1_dffe5a[4] = DFFEAS(N1L9, BCLK,  ,  ,  ,  ,  ,  ,  );


--N2_dffe5a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[3] at LCFF_X19_Y6_N11
N2_dffe5a[3] = DFFEAS(L2_xor3, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[3] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[3] at LCFF_X20_Y6_N31
N1_dffe5a[3] = DFFEAS(L1_xor3, BCLK,  ,  ,  ,  ,  ,  ,  );


--N2_dffe5a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[2] at LCFF_X19_Y6_N21
N2_dffe5a[2] = DFFEAS(N2L5, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[2] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[2] at LCFF_X27_Y2_N17
N1_dffe5a[2] = DFFEAS(N1L6, BCLK,  ,  ,  ,  ,  ,  ,  );


--N2_dffe5a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[1] at LCFF_X27_Y3_N5
N2_dffe5a[1] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , L2_xor1,  ,  , VCC);


--N1_dffe5a[1] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[1] at LCFF_X27_Y7_N11
N1_dffe5a[1] = DFFEAS(N1L4, BCLK,  ,  ,  ,  ,  ,  ,  );


--N2_dffe5a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0] at LCFF_X19_Y6_N9
N2_dffe5a[0] = DFFEAS(L2_xor0, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[0] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[0] at LCFF_X19_Y6_N7
N1_dffe5a[0] = DFFEAS(L1_xor0, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L957 is sync_Rx_used[4]~95 at LCCOMB_X20_Y6_N6
A1L957 = CARRY(N2_dffe5a[0] # !N1_dffe5a[0]);


--A1L959 is sync_Rx_used[4]~97 at LCCOMB_X20_Y6_N8
A1L959 = CARRY(N2_dffe5a[1] & N1_dffe5a[1] & !A1L957 # !N2_dffe5a[1] & (N1_dffe5a[1] # !A1L957));


--A1L961 is sync_Rx_used[4]~99 at LCCOMB_X20_Y6_N10
A1L961 = CARRY(N2_dffe5a[2] & (!A1L959 # !N1_dffe5a[2]) # !N2_dffe5a[2] & !N1_dffe5a[2] & !A1L959);


--A1L963 is sync_Rx_used[4]~101 at LCCOMB_X20_Y6_N12
A1L963 = CARRY(N2_dffe5a[3] & N1_dffe5a[3] & !A1L961 # !N2_dffe5a[3] & (N1_dffe5a[3] # !A1L961));


--A1L964 is sync_Rx_used[4]~102 at LCCOMB_X20_Y6_N14
A1L964 = (N1_dffe5a[4] $ N2_dffe5a[4] $ A1L963) # GND;

--A1L965 is sync_Rx_used[4]~103 at LCCOMB_X20_Y6_N14
A1L965 = CARRY(N1_dffe5a[4] & N2_dffe5a[4] & !A1L963 # !N1_dffe5a[4] & (N2_dffe5a[4] # !A1L963));


--N2_dffe5a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[5] at LCFF_X20_Y6_N1
N2_dffe5a[5] = DFFEAS(N2L10, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[5] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[5] at LCFF_X26_Y6_N21
N1_dffe5a[5] = DFFEAS(N1L11, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L967 is sync_Rx_used[5]~104 at LCCOMB_X20_Y6_N16
A1L967 = N1_dffe5a[5] & (N2_dffe5a[5] & !A1L965 # !N2_dffe5a[5] & (A1L965 # GND)) # !N1_dffe5a[5] & (N2_dffe5a[5] & A1L965 & VCC # !N2_dffe5a[5] & !A1L965);

--A1L968 is sync_Rx_used[5]~105 at LCCOMB_X20_Y6_N16
A1L968 = CARRY(N1_dffe5a[5] & (!A1L965 # !N2_dffe5a[5]) # !N1_dffe5a[5] & !N2_dffe5a[5] & !A1L965);


--N2_dffe5a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[6] at LCFF_X27_Y7_N3
N2_dffe5a[6] = DFFEAS(L2_xor6, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[6] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[6] at LCFF_X19_Y6_N5
N1_dffe5a[6] = DFFEAS(L1_xor6, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L970 is sync_Rx_used[6]~106 at LCCOMB_X20_Y6_N18
A1L970 = (N2_dffe5a[6] $ N1_dffe5a[6] $ A1L968) # GND;

--A1L971 is sync_Rx_used[6]~107 at LCCOMB_X20_Y6_N18
A1L971 = CARRY(N2_dffe5a[6] & (!A1L968 # !N1_dffe5a[6]) # !N2_dffe5a[6] & !N1_dffe5a[6] & !A1L968);


--N2_dffe5a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[7] at LCFF_X27_Y7_N13
N2_dffe5a[7] = DFFEAS(N2L13, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[7] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[7] at LCFF_X27_Y7_N25
N1_dffe5a[7] = DFFEAS(N1L14, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L973 is sync_Rx_used[7]~108 at LCCOMB_X20_Y6_N20
A1L973 = N1_dffe5a[7] & (N2_dffe5a[7] & !A1L971 # !N2_dffe5a[7] & (A1L971 # GND)) # !N1_dffe5a[7] & (N2_dffe5a[7] & A1L971 & VCC # !N2_dffe5a[7] & !A1L971);

--A1L974 is sync_Rx_used[7]~109 at LCCOMB_X20_Y6_N20
A1L974 = CARRY(N1_dffe5a[7] & (!A1L971 # !N2_dffe5a[7]) # !N1_dffe5a[7] & !N2_dffe5a[7] & !A1L971);


--N2_dffe5a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[8] at LCFF_X27_Y7_N27
N2_dffe5a[8] = DFFEAS(N2L15, BCLK,  ,  ,  ,  ,  ,  ,  );


--N1_dffe5a[8] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[8] at LCFF_X20_Y6_N5
N1_dffe5a[8] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , L1_xor8,  ,  , VCC);


--A1L976 is sync_Rx_used[8]~110 at LCCOMB_X20_Y6_N22
A1L976 = (N2_dffe5a[8] $ N1_dffe5a[8] $ A1L974) # GND;

--A1L977 is sync_Rx_used[8]~111 at LCCOMB_X20_Y6_N22
A1L977 = CARRY(N2_dffe5a[8] & (!A1L974 # !N1_dffe5a[8]) # !N2_dffe5a[8] & !N1_dffe5a[8] & !A1L974);


--N2_dffe5a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[9] at LCFF_X20_Y6_N3
N2_dffe5a[9] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , L2_xor9,  ,  , VCC);


--N1_dffe5a[9] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[9] at LCFF_X19_Y6_N13
N1_dffe5a[9] = DFFEAS(N1L17, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L979 is sync_Rx_used[9]~112 at LCCOMB_X20_Y6_N24
A1L979 = N1_dffe5a[9] & (N2_dffe5a[9] & !A1L977 # !N2_dffe5a[9] & (A1L977 # GND)) # !N1_dffe5a[9] & (N2_dffe5a[9] & A1L977 & VCC # !N2_dffe5a[9] & !A1L977);

--A1L980 is sync_Rx_used[9]~113 at LCCOMB_X20_Y6_N24
A1L980 = CARRY(N1_dffe5a[9] & (!A1L977 # !N2_dffe5a[9]) # !N1_dffe5a[9] & !N2_dffe5a[9] & !A1L977);


--N2_dffe5a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[10] at LCFF_X19_Y6_N31
N2_dffe5a[10] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , L2_xor10,  ,  , VCC);


--N1_dffe5a[10] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[10] at LCFF_X19_Y6_N29
N1_dffe5a[10] = DFFEAS(N1L19, BCLK,  ,  ,  ,  ,  ,  ,  );


--A1L982 is sync_Rx_used[10]~114 at LCCOMB_X20_Y6_N26
A1L982 = (N2_dffe5a[10] $ N1_dffe5a[10] $ A1L980) # GND;

--A1L983 is sync_Rx_used[10]~115 at LCCOMB_X20_Y6_N26
A1L983 = CARRY(N2_dffe5a[10] & (!A1L980 # !N1_dffe5a[10]) # !N2_dffe5a[10] & !N1_dffe5a[10] & !A1L980);


--N2_dffe5a[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[11] at LCFF_X27_Y7_N31
N2_dffe5a[11] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , T1_dffe6a[11],  ,  , VCC);


--N1_dffe5a[11] is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[11] at LCFF_X26_Y6_N9
N1_dffe5a[11] = DFFEAS(UNCONNECTED_DATAIN, BCLK,  ,  ,  , H1_rdptr_g[11],  ,  , VCC);


--A1L985 is sync_Rx_used[11]~116 at LCCOMB_X20_Y6_N28
A1L985 = N2_dffe5a[11] $ A1L983 $ !N1_dffe5a[11];


--F1_pb_history[1] is debounce:de_PTT|pb_history[1] at LCFF_X25_Y9_N13
F1_pb_history[1] = DFFEAS(F1L66, GLOBAL(A1L46),  ,  ,  ,  ,  ,  ,  );


--F1_count[17] is debounce:de_PTT|count[17] at LCFF_X24_Y9_N17
F1_count[17] = DFFEAS(F1L57, GLOBAL(A1L46),  ,  ,  ,  ,  , F1L1,  );


--F1_count[16] is debounce:de_PTT|count[16] at LCFF_X24_Y9_N15
F1_count[16] = DFFEAS(F1L54, GLOBAL(A1L46),  ,  ,  ,  ,  , F1L1,  );


--F1_count[15] is debounce:de_PTT|count[15] at LCFF_X24_Y9_N13
F1_count[15] = DFFEAS(F1L51, GLOBAL(A1L46),  ,  ,  ,  ,  , F1L1,  );


--F1_count[14] is debounce:de_PTT|count[14] at LCFF_X24_Y9_N11
F1_count[14] = DFFEAS(F1L48, GLOBAL(A1L46),  ,  ,  ,  ,  , F1L1,  );


--F1_count[13] is debounce:de_PTT|count[13] at LCFF_X24_Y9_N9
F1_count[13] = DFFEAS(F1L45, GLOBAL(A1L46),  ,  ,  ,  ,  , F1L1,  );


--F1_count[12] is debounce:de_PTT|count[12] at LCFF_X24_Y9_N7
F1_count[12] = DFFEAS(F1L42, GLOBAL(A1L46),  ,  ,  ,  ,  , F1L1,  );


--F1_count[11] is debounce:de_PTT|count[11] at LCFF_X24_Y9_N5
F1_count[11] = DFFEAS(F1L39, GLOBAL(A1L46),  ,  ,  ,  ,  , F1L1,  );


--F1_count[10] is debounce:de_PTT|count[10] at LCFF_X24_Y9_N3
F1_count[10] = DFFEAS(F1L36, GLOBAL(A1L46),  ,  ,  ,  ,  , F1L1,  );


--F1_count[9] is debounce:de_PTT|count[9] at LCFF_X24_Y9_N1
F1_count[9] = DFFEAS(F1L33, GLOBAL(A1L46),  ,  ,  ,  ,  , F1L1,  );


--F1_count[8] is debounce:de_PTT|count[8] at LCFF_X24_Y10_N31
F1_count[8] = DFFEAS(F1L30, GLOBAL(A1L46),  ,  ,  ,  ,  , F1L1,  );


--F1_count[7] is debounce:de_PTT|count[7] at LCFF_X24_Y10_N29
F1_count[7] = DFFEAS(F1L27, GLOBAL(A1L46),  ,  ,  ,  ,  , F1L1,  );


--F1_count[6] is debounce:de_PTT|count[6] at LCFF_X24_Y10_N27
F1_count[6] = DFFEAS(F1L24, GLOBAL(A1L46),  ,  ,  ,  ,  , F1L1,  );


--F1_count[5] is debounce:de_PTT|count[5] at LCFF_X24_Y10_N25
F1_count[5] = DFFEAS(F1L21, GLOBAL(A1L46),  ,  ,  ,  ,  , F1L1,  );


--F1_count[4] is debounce:de_PTT|count[4] at LCFF_X24_Y10_N23
F1_count[4] = DFFEAS(F1L18, GLOBAL(A1L46),  ,  ,  ,  ,  , F1L1,  );


--F1_count[3] is debounce:de_PTT|count[3] at LCFF_X24_Y10_N21
F1_count[3] = DFFEAS(F1L15, GLOBAL(A1L46),  ,  ,  ,  ,  , F1L1,  );


--F1_count[2] is debounce:de_PTT|count[2] at LCFF_X24_Y10_N19
F1_count[2] = DFFEAS(F1L12, GLOBAL(A1L46),  ,  ,  ,  ,  , F1L1,  );


--F1_count[1] is debounce:de_PTT|count[1] at LCFF_X24_Y10_N17
F1_count[1] = DFFEAS(F1L9, GLOBAL(A1L46),  ,  ,  ,  ,  , F1L1,  );


--F1_count[0] is debounce:de_PTT|count[0] at LCFF_X24_Y10_N15
F1_count[0] = DFFEAS(F1L6, GLOBAL(A1L46),  ,  ,  ,  ,  , F1L1,  );


--F1L6 is debounce:de_PTT|count[0]~253 at LCCOMB_X24_Y10_N14
F1L6 = F1_count[18] & F1_count[0] & VCC # !F1_count[18] & (F1_count[0] $ VCC);

--F1L7 is debounce:de_PTT|count[0]~254 at LCCOMB_X24_Y10_N14
F1L7 = CARRY(!F1_count[18] & F1_count[0]);


--F1L9 is debounce:de_PTT|count[1]~255 at LCCOMB_X24_Y10_N16
F1L9 = F1_count[1] & !F1L7 # !F1_count[1] & (F1L7 # GND);

--F1L10 is debounce:de_PTT|count[1]~256 at LCCOMB_X24_Y10_N16
F1L10 = CARRY(!F1L7 # !F1_count[1]);


--F1L12 is debounce:de_PTT|count[2]~257 at LCCOMB_X24_Y10_N18
F1L12 = F1_count[2] & (F1L10 $ GND) # !F1_count[2] & !F1L10 & VCC;

--F1L13 is debounce:de_PTT|count[2]~258 at LCCOMB_X24_Y10_N18
F1L13 = CARRY(F1_count[2] & !F1L10);


--F1L15 is debounce:de_PTT|count[3]~259 at LCCOMB_X24_Y10_N20
F1L15 = F1_count[3] & !F1L13 # !F1_count[3] & (F1L13 # GND);

--F1L16 is debounce:de_PTT|count[3]~260 at LCCOMB_X24_Y10_N20
F1L16 = CARRY(!F1L13 # !F1_count[3]);


--F1L18 is debounce:de_PTT|count[4]~261 at LCCOMB_X24_Y10_N22
F1L18 = F1_count[4] & (F1L16 $ GND) # !F1_count[4] & !F1L16 & VCC;

--F1L19 is debounce:de_PTT|count[4]~262 at LCCOMB_X24_Y10_N22
F1L19 = CARRY(F1_count[4] & !F1L16);


--F1L21 is debounce:de_PTT|count[5]~263 at LCCOMB_X24_Y10_N24
F1L21 = F1_count[5] & !F1L19 # !F1_count[5] & (F1L19 # GND);

--F1L22 is debounce:de_PTT|count[5]~264 at LCCOMB_X24_Y10_N24
F1L22 = CARRY(!F1L19 # !F1_count[5]);


--F1L24 is debounce:de_PTT|count[6]~265 at LCCOMB_X24_Y10_N26
F1L24 = F1_count[6] & (F1L22 $ GND) # !F1_count[6] & !F1L22 & VCC;

--F1L25 is debounce:de_PTT|count[6]~266 at LCCOMB_X24_Y10_N26
F1L25 = CARRY(F1_count[6] & !F1L22);


--F1L27 is debounce:de_PTT|count[7]~267 at LCCOMB_X24_Y10_N28
F1L27 = F1_count[7] & !F1L25 # !F1_count[7] & (F1L25 # GND);

--F1L28 is debounce:de_PTT|count[7]~268 at LCCOMB_X24_Y10_N28
F1L28 = CARRY(!F1L25 # !F1_count[7]);


--F1L30 is debounce:de_PTT|count[8]~269 at LCCOMB_X24_Y10_N30
F1L30 = F1_count[8] & (F1L28 $ GND) # !F1_count[8] & !F1L28 & VCC;

--F1L31 is debounce:de_PTT|count[8]~270 at LCCOMB_X24_Y10_N30
F1L31 = CARRY(F1_count[8] & !F1L28);


--F1L33 is debounce:de_PTT|count[9]~271 at LCCOMB_X24_Y9_N0
F1L33 = F1_count[9] & !F1L31 # !F1_count[9] & (F1L31 # GND);

--F1L34 is debounce:de_PTT|count[9]~272 at LCCOMB_X24_Y9_N0
F1L34 = CARRY(!F1L31 # !F1_count[9]);


--F1L36 is debounce:de_PTT|count[10]~273 at LCCOMB_X24_Y9_N2
F1L36 = F1_count[10] & (F1L34 $ GND) # !F1_count[10] & !F1L34 & VCC;

--F1L37 is debounce:de_PTT|count[10]~274 at LCCOMB_X24_Y9_N2
F1L37 = CARRY(F1_count[10] & !F1L34);


--F1L39 is debounce:de_PTT|count[11]~275 at LCCOMB_X24_Y9_N4
F1L39 = F1_count[11] & !F1L37 # !F1_count[11] & (F1L37 # GND);

--F1L40 is debounce:de_PTT|count[11]~276 at LCCOMB_X24_Y9_N4
F1L40 = CARRY(!F1L37 # !F1_count[11]);


--F1L42 is debounce:de_PTT|count[12]~277 at LCCOMB_X24_Y9_N6
F1L42 = F1_count[12] & (F1L40 $ GND) # !F1_count[12] & !F1L40 & VCC;

--F1L43 is debounce:de_PTT|count[12]~278 at LCCOMB_X24_Y9_N6
F1L43 = CARRY(F1_count[12] & !F1L40);


--F1L45 is debounce:de_PTT|count[13]~279 at LCCOMB_X24_Y9_N8
F1L45 = F1_count[13] & !F1L43 # !F1_count[13] & (F1L43 # GND);

--F1L46 is debounce:de_PTT|count[13]~280 at LCCOMB_X24_Y9_N8
F1L46 = CARRY(!F1L43 # !F1_count[13]);


--F1L48 is debounce:de_PTT|count[14]~281 at LCCOMB_X24_Y9_N10
F1L48 = F1_count[14] & (F1L46 $ GND) # !F1_count[14] & !F1L46 & VCC;

--F1L49 is debounce:de_PTT|count[14]~282 at LCCOMB_X24_Y9_N10
F1L49 = CARRY(F1_count[14] & !F1L46);


--F1L51 is debounce:de_PTT|count[15]~283 at LCCOMB_X24_Y9_N12
F1L51 = F1_count[15] & !F1L49 # !F1_count[15] & (F1L49 # GND);

--F1L52 is debounce:de_PTT|count[15]~284 at LCCOMB_X24_Y9_N12
F1L52 = CARRY(!F1L49 # !F1_count[15]);


--F1L54 is debounce:de_PTT|count[16]~285 at LCCOMB_X24_Y9_N14
F1L54 = F1_count[16] & (F1L52 $ GND) # !F1_count[16] & !F1L52 & VCC;

--F1L55 is debounce:de_PTT|count[16]~286 at LCCOMB_X24_Y9_N14
F1L55 = CARRY(F1_count[16] & !F1L52);


--F1L57 is debounce:de_PTT|count[17]~287 at LCCOMB_X24_Y9_N16
F1L57 = F1_count[17] & !F1L55 # !F1_count[17] & (F1L55 # GND);

--F1L58 is debounce:de_PTT|count[17]~288 at LCCOMB_X24_Y9_N16
F1L58 = CARRY(!F1L55 # !F1_count[17]);


--F1L60 is debounce:de_PTT|count[18]~289 at LCCOMB_X24_Y9_N18
F1L60 = F1L58 $ !F1_count[18];


--F1L1 is debounce:de_PTT|always0~0 at LCCOMB_X25_Y9_N22
F1L1 = F1_pb_history[3] $ F1_pb_history[2];


--L2_xor8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor8 at LCCOMB_X20_Y5_N12
L2_xor8 = T1_dffe6a[11] $ T1_dffe6a[10] $ T1_dffe6a[8] $ T1_dffe6a[9];


--L2_xor5 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor5 at LCCOMB_X20_Y5_N30
L2_xor5 = L2_xor8 $ T1_dffe6a[6] $ T1_dffe6a[7] $ T1_dffe6a[5];


--L2_xor4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor4 at LCCOMB_X19_Y6_N0
L2_xor4 = L2_xor5 $ T1_dffe6a[4];


--L1_xor8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor8 at LCCOMB_X19_Y5_N2
L1_xor8 = H1_rdptr_g[11] $ H1_rdptr_g[10] $ H1_rdptr_g[8] $ H1_rdptr_g[9];


--L1_xor5 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor5 at LCCOMB_X20_Y5_N6
L1_xor5 = H1_rdptr_g[7] $ H1_rdptr_g[6] $ L1_xor8 $ H1_rdptr_g[5];


--L1_xor4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor4 at LCCOMB_X21_Y5_N4
L1_xor4 = L1_xor5 $ H1_rdptr_g[4];


--L2_xor3 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor3 at LCCOMB_X19_Y6_N10
L2_xor3 = T1_dffe6a[4] $ L2_xor5 $ T1_dffe6a[3];


--L1_xor3 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor3 at LCCOMB_X20_Y6_N30
L1_xor3 = L1_xor5 $ H1_rdptr_g[3] $ H1_rdptr_g[4];


--L2_xor2 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor2 at LCCOMB_X20_Y5_N2
L2_xor2 = T1_dffe6a[4] $ L2_xor5 $ T1_dffe6a[3] $ T1_dffe6a[2];


--L1_xor2 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor2 at LCCOMB_X21_Y5_N20
L1_xor2 = H1_rdptr_g[2] $ H1_rdptr_g[3] $ L1_xor5 $ H1_rdptr_g[4];


--L2_xor1 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor1 at LCCOMB_X20_Y5_N0
L2_xor1 = T1_dffe6a[1] $ L2_xor2;


--L1_xor1 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor1 at LCCOMB_X19_Y6_N24
L1_xor1 = H1_rdptr_g[1] $ L1_xor2;


--L2_xor0 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor0 at LCCOMB_X19_Y6_N8
L2_xor0 = L2_xor2 $ T1_dffe6a[1] $ T1_dffe6a[0];


--L1_xor0 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor0 at LCCOMB_X19_Y6_N6
L1_xor0 = L1_xor2 $ H1_rdptr_g[1] $ H1_rdptr_g[0];


--L2_xor6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor6 at LCCOMB_X27_Y7_N2
L2_xor6 = L2_xor8 $ T1_dffe6a[7] $ T1_dffe6a[6];


--L1_xor6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor6 at LCCOMB_X19_Y6_N4
L1_xor6 = L1_xor8 $ H1_rdptr_g[6] $ H1_rdptr_g[7];


--L2_xor7 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor7 at LCCOMB_X24_Y7_N12
L2_xor7 = T1_dffe6a[7] $ L2_xor8;


--L1_xor7 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor7 at LCCOMB_X19_Y6_N2
L1_xor7 = L1_xor8 $ H1_rdptr_g[7];


--L2_xor9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor9 at LCCOMB_X20_Y5_N24
L2_xor9 = T1_dffe6a[10] $ T1_dffe6a[11] $ T1_dffe6a[9];


--L1_xor9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor9 at LCCOMB_X19_Y5_N8
L1_xor9 = H1_rdptr_g[11] $ H1_rdptr_g[9] $ H1_rdptr_g[10];


--L2_xor10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rs_dgwp_gray2bin|xor10 at LCCOMB_X20_Y5_N26
L2_xor10 = T1_dffe6a[11] $ T1_dffe6a[10];


--L1_xor10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_gray2bin_mdb:rdptr_g_gray2bin|xor10 at LCCOMB_X19_Y5_N16
L1_xor10 = H1_rdptr_g[11] $ H1_rdptr_g[10];


--F1_pb_history[0] is debounce:de_PTT|pb_history[0] at LCFF_X25_Y9_N1
F1_pb_history[0] = DFFEAS(F1L64, GLOBAL(A1L46),  ,  ,  ,  ,  ,  ,  );


--A1L951 is state_PWM~125 at LCCOMB_X22_Y7_N6
A1L951 = !A1L880 & !state_PWM.00000 & (synced_Rx_used[11] # synced_Rx_used[10]);


--A1L1016 is sync_count[8]~262 at LCCOMB_X21_Y7_N10
A1L1016 = A1L544 # !state_PWM.00000 & (synced_Rx_used[10] # synced_Rx_used[11]);


--A1L865 is register[15]~2426 at LCCOMB_X13_Y7_N30
A1L865 = AD_state[2] & (AD_state[0]) # !AD_state[2] & (AD_state[3] # AD_state[4]);


--A1L633 is Select~5960 at LCCOMB_X13_Y9_N2
A1L633 = AD_state[4] & AD_state[3] & !LRCLK # !AD_state[4] & !AD_state[3] & LRCLK;


--A1L866 is register[15]~2427 at LCCOMB_X13_Y7_N10
A1L866 = AD_state[4] & (AD_state[1] # AD_state[0] # !AD_state[5]) # !AD_state[4] & (AD_state[1] $ !AD_state[0]);


--A1L867 is register[15]~2428 at LCCOMB_X13_Y7_N16
A1L867 = A1L866 # !A1L551 & !AD_state[4];


--A1L139 is I_Data_in[15]~32 at LCCOMB_X26_Y5_N14
A1L139 = !I_Data[15];


--A1L318 is Q_Data_in[15]~32 at LCCOMB_X26_Y5_N22
A1L318 = !Q_Data[15];


--B1L37 is I2SAudioOut:I2SAO|bit_count[0]~35 at LCCOMB_X15_Y7_N30
B1L37 = !B1_bit_count[0];


--A1L917 is state_FX.0001~6 at LCCOMB_X12_Y6_N2
A1L917 = !state_FX.0000;


--H1L67 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[0]~24 at LCCOMB_X22_Y3_N10
H1L67 = !Q1_counter_ffa[0];


--V1L62 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[0]~22 at LCCOMB_X9_Y6_N12
V1L62 = !AB1_counter_ffa[0];


--A1L892 is rx_avail[4]~69 at LCCOMB_X14_Y6_N4
A1L892 = !sync_Rx_used[4];


--A1L894 is rx_avail[5]~70 at LCCOMB_X14_Y6_N6
A1L894 = !sync_Rx_used[5];


--A1L897 is rx_avail[6]~71 at LCCOMB_X14_Y6_N10
A1L897 = !sync_Rx_used[6];


--A1L900 is rx_avail[7]~72 at LCCOMB_X14_Y6_N18
A1L900 = !sync_Rx_used[7];


--A1L903 is rx_avail[8]~73 at LCCOMB_X14_Y6_N22
A1L903 = !sync_Rx_used[8];


--A1L906 is rx_avail[9]~74 at LCCOMB_X14_Y6_N26
A1L906 = !sync_Rx_used[9];


--A1L909 is rx_avail[10]~75 at LCCOMB_X14_Y6_N0
A1L909 = !sync_Rx_used[10];


--A1L912 is rx_avail[11]~76 at LCCOMB_X14_Y6_N2
A1L912 = !sync_Rx_used[11];


--FLAGB is FLAGB at PIN_197
--operation mode is input

FLAGB = INPUT();


--FLAGC is FLAGC at PIN_5
--operation mode is input

FLAGC = INPUT();


--FLAGA is FLAGA at PIN_198
--operation mode is input

FLAGA = INPUT();


--CLK_24MHZ is CLK_24MHZ at PIN_120
--operation mode is input

CLK_24MHZ = INPUT();


--IFCLK is IFCLK at PIN_24
--operation mode is input

IFCLK = INPUT();


--BCLK is BCLK at PIN_127
--operation mode is input

BCLK = INPUT();


--LRCLK is LRCLK at PIN_133
--operation mode is input

LRCLK = INPUT();


--DOUT is DOUT at PIN_128
--operation mode is input

DOUT = INPUT();


--FX2_CLK is FX2_CLK at PIN_23
--operation mode is input

FX2_CLK = INPUT();


--CDOUT is CDOUT at PIN_117
--operation mode is input

CDOUT = INPUT();


--PTT is PTT at PIN_137
--operation mode is input

PTT = INPUT();


--SLWR is SLWR at PIN_31
--operation mode is output

SLWR = OUTPUT(A1L520Q);


--SLRD is SLRD at PIN_30
--operation mode is output

SLRD = OUTPUT(A1L516Q);


--SLOE is SLOE at PIN_13
--operation mode is output

SLOE = OUTPUT(A1L513Q);


--PKEND is PKEND at PIN_8
--operation mode is output

PKEND = OUTPUT(VCC);


--FIFO_ADR[0] is FIFO_ADR[0] at PIN_11
--operation mode is output

FIFO_ADR[0] = OUTPUT(GND);


--FIFO_ADR[1] is FIFO_ADR[1] at PIN_10
--operation mode is output

FIFO_ADR[1] = OUTPUT(A1L40Q);


--LED[0] is LED[0] at PIN_67
--operation mode is output

LED[0] = OUTPUT(H1L56);


--LED[1] is LED[1] at PIN_68
--operation mode is output

LED[1] = OUTPUT(!FLAGC);


--LED[2] is LED[2] at PIN_69
--operation mode is output

LED[2] = OUTPUT(!LED_sync);


--LED[3] is LED[3] at PIN_70
--operation mode is output

LED[3] = OUTPUT(!FLAGA);


--LED[4] is LED[4] at PIN_72
--operation mode is output

LED[4] = OUTPUT(VCC);


--LED[5] is LED[5] at PIN_74
--operation mode is output

LED[5] = OUTPUT(LB1_safe_q[8]);


--LED[6] is LED[6] at PIN_75
--operation mode is output

LED[6] = OUTPUT(LB1_safe_q[2]);


--LED[7] is LED[7] at PIN_76
--operation mode is output

LED[7] = OUTPUT(CLK_24MHZ);


--I_PWM_out is I_PWM_out at PIN_144
--operation mode is output

I_PWM_out = OUTPUT(I_PWM_accumulator[16]);


--Q_PWM_out is Q_PWM_out at PIN_113
--operation mode is output

Q_PWM_out = OUTPUT(Q_PWM_accumulator[16]);


--CBCLK is CBCLK at PIN_139
--operation mode is output

CBCLK = OUTPUT(LB1_safe_q[2]);


--CLRCLK is CLRCLK at PIN_141
--operation mode is output

CLRCLK = OUTPUT(LB1_safe_q[8]);


--CDIN is CDIN at PIN_116
--operation mode is output

CDIN = OUTPUT(B1_outbit_o);


--S0 is S0 at PIN_134
--operation mode is output

S0 = OUTPUT(DFS0);


--S1 is S1 at PIN_118
--operation mode is output

S1 = OUTPUT(DFS1);


--A1L49 is FX2_FD[0]~15 at PIN_56
--operation mode is bidir

A1L49 = FX2_FD[0];

--FX2_FD[0] is FX2_FD[0] at PIN_56
--operation mode is bidir

FX2_FD[0]_tri_out = TRI(FB1_q_a[8], SLEN);
FX2_FD[0] = BIDIR(FX2_FD[0]_tri_out);


--A1L51 is FX2_FD[1]~14 at PIN_57
--operation mode is bidir

A1L51 = FX2_FD[1];

--FX2_FD[1] is FX2_FD[1] at PIN_57
--operation mode is bidir

FX2_FD[1]_tri_out = TRI(FB1_q_a[9], SLEN);
FX2_FD[1] = BIDIR(FX2_FD[1]_tri_out);


--A1L53 is FX2_FD[2]~13 at PIN_58
--operation mode is bidir

A1L53 = FX2_FD[2];

--FX2_FD[2] is FX2_FD[2] at PIN_58
--operation mode is bidir

FX2_FD[2]_tri_out = TRI(FB1_q_a[10], SLEN);
FX2_FD[2] = BIDIR(FX2_FD[2]_tri_out);


--A1L55 is FX2_FD[3]~12 at PIN_59
--operation mode is bidir

A1L55 = FX2_FD[3];

--FX2_FD[3] is FX2_FD[3] at PIN_59
--operation mode is bidir

FX2_FD[3]_tri_out = TRI(FB1_q_a[11], SLEN);
FX2_FD[3] = BIDIR(FX2_FD[3]_tri_out);


--A1L57 is FX2_FD[4]~11 at PIN_60
--operation mode is bidir

A1L57 = FX2_FD[4];

--FX2_FD[4] is FX2_FD[4] at PIN_60
--operation mode is bidir

FX2_FD[4]_tri_out = TRI(FB1_q_a[12], SLEN);
FX2_FD[4] = BIDIR(FX2_FD[4]_tri_out);


--A1L59 is FX2_FD[5]~10 at PIN_61
--operation mode is bidir

A1L59 = FX2_FD[5];

--FX2_FD[5] is FX2_FD[5] at PIN_61
--operation mode is bidir

FX2_FD[5]_tri_out = TRI(FB1_q_a[13], SLEN);
FX2_FD[5] = BIDIR(FX2_FD[5]_tri_out);


--A1L61 is FX2_FD[6]~9 at PIN_63
--operation mode is bidir

A1L61 = FX2_FD[6];

--FX2_FD[6] is FX2_FD[6] at PIN_63
--operation mode is bidir

FX2_FD[6]_tri_out = TRI(FB1_q_a[14], SLEN);
FX2_FD[6] = BIDIR(FX2_FD[6]_tri_out);


--A1L63 is FX2_FD[7]~8 at PIN_64
--operation mode is bidir

A1L63 = FX2_FD[7];

--FX2_FD[7] is FX2_FD[7] at PIN_64
--operation mode is bidir

FX2_FD[7]_tri_out = TRI(FB1_q_a[15], SLEN);
FX2_FD[7] = BIDIR(FX2_FD[7]_tri_out);


--A1L65 is FX2_FD[8]~7 at PIN_208
--operation mode is bidir

A1L65 = FX2_FD[8];

--FX2_FD[8] is FX2_FD[8] at PIN_208
--operation mode is bidir

FX2_FD[8]_tri_out = TRI(FB1_q_a[0], SLEN);
FX2_FD[8] = BIDIR(FX2_FD[8]_tri_out);


--A1L67 is FX2_FD[9]~6 at PIN_207
--operation mode is bidir

A1L67 = FX2_FD[9];

--FX2_FD[9] is FX2_FD[9] at PIN_207
--operation mode is bidir

FX2_FD[9]_tri_out = TRI(FB1_q_a[1], SLEN);
FX2_FD[9] = BIDIR(FX2_FD[9]_tri_out);


--A1L69 is FX2_FD[10]~5 at PIN_206
--operation mode is bidir

A1L69 = FX2_FD[10];

--FX2_FD[10] is FX2_FD[10] at PIN_206
--operation mode is bidir

FX2_FD[10]_tri_out = TRI(FB1_q_a[2], SLEN);
FX2_FD[10] = BIDIR(FX2_FD[10]_tri_out);


--A1L71 is FX2_FD[11]~4 at PIN_205
--operation mode is bidir

A1L71 = FX2_FD[11];

--FX2_FD[11] is FX2_FD[11] at PIN_205
--operation mode is bidir

FX2_FD[11]_tri_out = TRI(FB1_q_a[3], SLEN);
FX2_FD[11] = BIDIR(FX2_FD[11]_tri_out);


--A1L73 is FX2_FD[12]~3 at PIN_203
--operation mode is bidir

A1L73 = FX2_FD[12];

--FX2_FD[12] is FX2_FD[12] at PIN_203
--operation mode is bidir

FX2_FD[12]_tri_out = TRI(FB1_q_a[4], SLEN);
FX2_FD[12] = BIDIR(FX2_FD[12]_tri_out);


--A1L75 is FX2_FD[13]~2 at PIN_201
--operation mode is bidir

A1L75 = FX2_FD[13];

--FX2_FD[13] is FX2_FD[13] at PIN_201
--operation mode is bidir

FX2_FD[13]_tri_out = TRI(FB1_q_a[5], SLEN);
FX2_FD[13] = BIDIR(FX2_FD[13]_tri_out);


--A1L77 is FX2_FD[14]~1 at PIN_200
--operation mode is bidir

A1L77 = FX2_FD[14];

--FX2_FD[14] is FX2_FD[14] at PIN_200
--operation mode is bidir

FX2_FD[14]_tri_out = TRI(FB1_q_a[6], SLEN);
FX2_FD[14] = BIDIR(FX2_FD[14]_tri_out);


--A1L79 is FX2_FD[15]~0 at PIN_199
--operation mode is bidir

A1L79 = FX2_FD[15];

--FX2_FD[15] is FX2_FD[15] at PIN_199
--operation mode is bidir

FX2_FD[15]_tri_out = TRI(FB1_q_a[7], SLEN);
FX2_FD[15] = BIDIR(FX2_FD[15]_tri_out);


--H1L64 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~84 at LCCOMB_X20_Y3_N30
H1L64 = !H1L56;






--A1L776 is data_flag~clkctrl at CLKCTRL_G5
A1L776 = cycloneii_clkctrl(.INCLK[0] = data_flag) WITH (clock_type = "Global Clock");


--A1L517 is SLRD~reg0clkctrl at CLKCTRL_G1
A1L517 = cycloneii_clkctrl(.INCLK[0] = A1L516Q) WITH (clock_type = "Global Clock");


--A1L46 is FX2_CLK~clkctrl at CLKCTRL_G0
A1L46 = cycloneii_clkctrl(.INCLK[0] = FX2_CLK) WITH (clock_type = "Global Clock");


--A1L81 is IFCLK~clkctrl at CLKCTRL_G2
A1L81 = cycloneii_clkctrl(.INCLK[0] = IFCLK) WITH (clock_type = "Global Clock");


--H1L25 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdaclr~clkctrl at CLKCTRL_G6
H1L25 = cycloneii_clkctrl(.INCLK[0] = H1_rdaclr) WITH (clock_type = "Global Clock");


--LB1L40 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]~clkctrl at CLKCTRL_G4
LB1L40 = cycloneii_clkctrl(.INCLK[0] = LB1_safe_q[8]) WITH (clock_type = "Global Clock");


--A1L729 is Tx_read_clock~clkctrl at CLKCTRL_G3
A1L729 = cycloneii_clkctrl(.INCLK[0] = Tx_read_clock) WITH (clock_type = "Global Clock");


--LB1L33 is clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl at CLKCTRL_G7
LB1L33 = cycloneii_clkctrl(.INCLK[0] = LB1_safe_q[2]) WITH (clock_type = "Global Clock");


--A1L498 is Rx_register[10]~feeder at LCCOMB_X10_Y5_N26
A1L498 = A1L53;


--A1L501 is Rx_register[12]~feeder at LCCOMB_X10_Y5_N0
A1L501 = A1L57;


--A1L503 is Rx_register[13]~feeder at LCCOMB_X10_Y5_N4
A1L503 = A1L59;


--A1L505 is Rx_register[14]~feeder at LCCOMB_X10_Y5_N18
A1L505 = A1L61;


--A1L507 is Rx_register[15]~feeder at LCCOMB_X10_Y5_N10
A1L507 = A1L63;


--A1L484 is Rx_register[0]~feeder at LCCOMB_X10_Y5_N14
A1L484 = A1L65;


--A1L487 is Rx_register[2]~feeder at LCCOMB_X10_Y5_N16
A1L487 = A1L69;


--A1L492 is Rx_register[6]~feeder at LCCOMB_X7_Y12_N26
A1L492 = A1L77;


--A1L494 is Rx_register[7]~feeder at LCCOMB_X10_Y5_N12
A1L494 = A1L79;


--N3L20 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[11]~feeder at LCCOMB_X21_Y4_N6
N3L20 = U1_dffe8a[11];


--H1L80 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[6]~feeder at LCCOMB_X21_Y3_N20
H1L80 = Q1_power_modified_counter_values[6];


--H1L89 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[11]~feeder at LCCOMB_X21_Y3_N2
H1L89 = Q1_power_modified_counter_values[11];


--H1L85 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[9]~feeder at LCCOMB_X21_Y3_N24
H1L85 = Q1_power_modified_counter_values[9];


--H1L78 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[5]~feeder at LCCOMB_X21_Y3_N4
H1L78 = Q1_power_modified_counter_values[5];


--H1L70 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[1]~feeder at LCCOMB_X22_Y3_N18
H1L70 = Q1_power_modified_counter_values[1];


--H1L74 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[3]~feeder at LCCOMB_X22_Y3_N20
H1L74 = Q1_power_modified_counter_values[3];


--H1L76 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[4]~feeder at LCCOMB_X22_Y3_N12
H1L76 = Q1_power_modified_counter_values[4];


--H1L87 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[10]~feeder at LCCOMB_X20_Y3_N2
H1L87 = Q1_power_modified_counter_values[10];


--H1L83 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[8]~feeder at LCCOMB_X21_Y3_N10
H1L83 = Q1_power_modified_counter_values[8];


--H1L72 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[2]~feeder at LCCOMB_X20_Y3_N0
H1L72 = Q1_power_modified_counter_values[2];


--A1L928 is state_FX.1010~feeder at LCCOMB_X8_Y6_N4
A1L928 = A1L521;


--A1L930 is state_FX.1011~feeder at LCCOMB_X7_Y6_N6
A1L930 = state_FX.1010;


--A1L518 is SLRD~reg0feeder at LCCOMB_X1_Y6_N20
A1L518 = A1L525;


--A1L514 is SLOE~reg0feeder at LCCOMB_X12_Y6_N26
A1L514 = A1L527;


--A1L41 is FIFO_ADR[1]~reg0feeder at LCCOMB_X7_Y6_N2
A1L41 = A1L528;


--U1L18 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[11]~feeder at LCCOMB_X20_Y4_N18
U1L18 = H1_rdptr_g[11];


--Q1L40 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity_ff~feeder at LCCOMB_X19_Y3_N14
Q1L40 = Q1_parity;


--U1L10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[5]~feeder at LCCOMB_X21_Y4_N16
U1L10 = H1_rdptr_g[5];


--U1L4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1]~feeder at LCCOMB_X20_Y5_N16
U1L4 = H1_rdptr_g[1];


--U1L16 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[10]~feeder at LCCOMB_X20_Y4_N0
U1L16 = H1_rdptr_g[10];


--U1L6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[2]~feeder at LCCOMB_X21_Y4_N4
U1L6 = H1_rdptr_g[2];


--A1L343 is Q_PWM[13]~feeder at LCCOMB_X24_Y6_N8
A1L343 = S1_q_a[13];


--A1L341 is Q_PWM[12]~feeder at LCCOMB_X22_Y6_N12
A1L341 = S1_q_a[12];


--A1L161 is I_PWM[12]~feeder at LCCOMB_X27_Y8_N26
A1L161 = S1_q_a[12];


--A1L449 is Right_PWM[12]~feeder at LCCOMB_X27_Y9_N28
A1L449 = S1_q_a[12];


--A1L164 is I_PWM[14]~feeder at LCCOMB_X27_Y8_N20
A1L164 = S1_q_a[14];


--A1L345 is Q_PWM[14]~feeder at LCCOMB_X24_Y6_N28
A1L345 = S1_q_a[14];


--A1L452 is Right_PWM[14]~feeder at LCCOMB_X27_Y9_N0
A1L452 = S1_q_a[14];


--A1L254 is Left_PWM[14]~feeder at LCCOMB_X27_Y4_N24
A1L254 = S1_q_a[14];


--A1L256 is Left_PWM[15]~feeder at LCCOMB_X27_Y4_N6
A1L256 = S1_q_a[15];


--A1L454 is Right_PWM[15]~feeder at LCCOMB_X27_Y9_N18
A1L454 = S1_q_a[15];


--A1L166 is I_PWM[15]~feeder at LCCOMB_X27_Y8_N22
A1L166 = S1_q_a[15];


--A1L339 is Q_PWM[11]~feeder at LCCOMB_X22_Y6_N30
A1L339 = S1_q_a[11];


--A1L159 is I_PWM[11]~feeder at LCCOMB_X27_Y8_N18
A1L159 = S1_q_a[11];


--A1L447 is Right_PWM[11]~feeder at LCCOMB_X27_Y9_N16
A1L447 = S1_q_a[11];


--A1L445 is Right_PWM[10]~feeder at LCCOMB_X27_Y9_N6
A1L445 = S1_q_a[10];


--A1L157 is I_PWM[10]~feeder at LCCOMB_X27_Y8_N12
A1L157 = S1_q_a[10];


--A1L443 is Right_PWM[9]~feeder at LCCOMB_X24_Y7_N22
A1L443 = S1_q_a[9];


--A1L336 is Q_PWM[9]~feeder at LCCOMB_X25_Y6_N10
A1L336 = S1_q_a[9];


--A1L471 is Rx_control_1[1]~feeder at LCCOMB_X25_Y8_N10
A1L471 = S1_q_a[9];


--A1L248 is Left_PWM[9]~feeder at LCCOMB_X27_Y4_N4
A1L248 = S1_q_a[9];


--A1L246 is Left_PWM[8]~feeder at LCCOMB_X27_Y4_N18
A1L246 = S1_q_a[8];


--A1L441 is Right_PWM[8]~feeder at LCCOMB_X24_Y7_N26
A1L441 = S1_q_a[8];


--B1L90 is I2SAudioOut:I2SAO|outbit_o~feeder at LCCOMB_X17_Y7_N16
B1L90 = B1L21;


--A1L915 is state_FX.0000~feeder at LCCOMB_X7_Y6_N8
A1L915 = A1L531;


--GB1L23 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[10]~feeder at LCCOMB_X10_Y10_N16
GB1L23 = V1_delayed_wrptr_g[10];


--H1L54 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[11]~feeder at LCCOMB_X19_Y5_N12
H1L54 = K1_power_modified_counter_values[11];


--H1L50 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[9]~feeder at LCCOMB_X19_Y5_N18
H1L50 = K1_power_modified_counter_values[9];


--H1L38 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[1]~feeder at LCCOMB_X19_Y5_N24
H1L38 = K1_power_modified_counter_values[1];


--H1L46 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[7]~feeder at LCCOMB_X21_Y5_N16
H1L46 = K1_power_modified_counter_values[7];


--H1L52 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[10]~feeder at LCCOMB_X19_Y5_N30
H1L52 = K1_power_modified_counter_values[10];


--H1L40 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[2]~feeder at LCCOMB_X24_Y3_N24
H1L40 = K1_power_modified_counter_values[2];


--H1L48 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[8]~feeder at LCCOMB_X19_Y5_N28
H1L48 = K1_power_modified_counter_values[8];


--A1L467 is Rx_control_0[7]~feeder at LCCOMB_X22_Y7_N2
A1L467 = S1_q_a[7];


--A1L481 is Rx_control_4[7]~feeder at LCCOMB_X19_Y8_N22
A1L481 = S1_q_a[7];


--A1L244 is Left_PWM[7]~feeder at LCCOMB_X27_Y4_N20
A1L244 = S1_q_a[7];


--A1L464 is Rx_control_0[6]~feeder at LCCOMB_X22_Y7_N26
A1L464 = S1_q_a[6];


--A1L152 is I_PWM[6]~feeder at LCCOMB_X27_Y8_N10
A1L152 = S1_q_a[6];


--A1L332 is Q_PWM[6]~feeder at LCCOMB_X25_Y6_N22
A1L332 = S1_q_a[6];


--A1L437 is Right_PWM[5]~feeder at LCCOMB_X27_Y9_N20
A1L437 = S1_q_a[5];


--A1L330 is Q_PWM[5]~feeder at LCCOMB_X25_Y6_N28
A1L330 = S1_q_a[5];


--A1L328 is Q_PWM[4]~feeder at LCCOMB_X25_Y6_N12
A1L328 = S1_q_a[4];


--A1L149 is I_PWM[4]~feeder at LCCOMB_X27_Y8_N14
A1L149 = S1_q_a[4];


--A1L435 is Right_PWM[4]~feeder at LCCOMB_X27_Y9_N22
A1L435 = S1_q_a[4];


--A1L240 is Left_PWM[4]~feeder at LCCOMB_X27_Y4_N16
A1L240 = S1_q_a[4];


--A1L238 is Left_PWM[3]~feeder at LCCOMB_X27_Y4_N10
A1L238 = S1_q_a[3];


--A1L460 is Rx_control_0[3]~feeder at LCCOMB_X25_Y7_N0
A1L460 = S1_q_a[3];


--A1L326 is Q_PWM[3]~feeder at LCCOMB_X25_Y7_N4
A1L326 = S1_q_a[3];


--A1L433 is Right_PWM[3]~feeder at LCCOMB_X27_Y9_N14
A1L433 = S1_q_a[3];


--A1L147 is I_PWM[3]~feeder at LCCOMB_X27_Y9_N2
A1L147 = S1_q_a[3];


--A1L431 is Right_PWM[2]~feeder at LCCOMB_X27_Y9_N12
A1L431 = S1_q_a[2];


--A1L145 is I_PWM[2]~feeder at LCCOMB_X27_Y9_N10
A1L145 = S1_q_a[2];


--A1L324 is Q_PWM[2]~feeder at LCCOMB_X24_Y6_N6
A1L324 = S1_q_a[2];


--A1L458 is Rx_control_0[2]~feeder at LCCOMB_X22_Y7_N18
A1L458 = S1_q_a[2];


--A1L429 is Right_PWM[1]~feeder at LCCOMB_X24_Y7_N6
A1L429 = S1_q_a[1];


--A1L322 is Q_PWM[1]~feeder at LCCOMB_X24_Y6_N10
A1L322 = S1_q_a[1];


--A1L235 is Left_PWM[1]~feeder at LCCOMB_X27_Y4_N28
A1L235 = S1_q_a[1];


--A1L142 is I_PWM[0]~feeder at LCCOMB_X27_Y8_N16
A1L142 = S1_q_a[0];


--A1L233 is Left_PWM[0]~feeder at LCCOMB_X27_Y4_N26
A1L233 = S1_q_a[0];


--A1L427 is Right_PWM[0]~feeder at LCCOMB_X27_Y9_N30
A1L427 = S1_q_a[0];


--H1L3 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[0]~feeder at LCCOMB_X19_Y6_N16
H1L3 = H1_wrptr_g[0];


--H1L5 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[1]~feeder at LCCOMB_X18_Y5_N4
H1L5 = H1_wrptr_g[1];


--H1L8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[3]~feeder at LCCOMB_X20_Y5_N14
H1L8 = H1_wrptr_g[3];


--H1L10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[4]~feeder at LCCOMB_X19_Y6_N26
H1L10 = H1_wrptr_g[4];


--H1L14 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[7]~feeder at LCCOMB_X19_Y6_N14
H1L14 = H1_wrptr_g[7];


--H1L16 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[8]~feeder at LCCOMB_X21_Y3_N22
H1L16 = H1_wrptr_g[8];


--H1L18 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[9]~feeder at LCCOMB_X20_Y7_N8
H1L18 = H1_wrptr_g[9];


--H1L20 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[10]~feeder at LCCOMB_X19_Y4_N0
H1L20 = H1_wrptr_g[10];


--A1L137 is I_Data_in[14]~feeder at LCCOMB_X27_Y5_N28
A1L137 = I_Data[14];


--A1L135 is I_Data_in[13]~feeder at LCCOMB_X27_Y5_N22
A1L135 = I_Data[13];


--A1L133 is I_Data_in[12]~feeder at LCCOMB_X27_Y5_N20
A1L133 = I_Data[12];


--A1L128 is I_Data_in[8]~feeder at LCCOMB_X27_Y5_N30
A1L128 = I_Data[8];


--A1L126 is I_Data_in[7]~feeder at LCCOMB_X27_Y6_N4
A1L126 = I_Data[7];


--A1L124 is I_Data_in[6]~feeder at LCCOMB_X27_Y6_N0
A1L124 = I_Data[6];


--A1L122 is I_Data_in[5]~feeder at LCCOMB_X27_Y6_N6
A1L122 = I_Data[5];


--A1L120 is I_Data_in[4]~feeder at LCCOMB_X27_Y6_N8
A1L120 = I_Data[4];


--A1L118 is I_Data_in[3]~feeder at LCCOMB_X27_Y6_N10
A1L118 = I_Data[3];


--A1L116 is I_Data_in[2]~feeder at LCCOMB_X27_Y6_N2
A1L116 = I_Data[2];


--A1L114 is I_Data_in[1]~feeder at LCCOMB_X27_Y6_N12
A1L114 = I_Data[1];


--A1L112 is I_Data_in[0]~feeder at LCCOMB_X27_Y6_N14
A1L112 = I_Data[0];


--A1L316 is Q_Data_in[14]~feeder at LCCOMB_X25_Y4_N28
A1L316 = Q_Data[14];


--A1L312 is Q_Data_in[11]~feeder at LCCOMB_X25_Y4_N18
A1L312 = Q_Data[11];


--A1L310 is Q_Data_in[10]~feeder at LCCOMB_X25_Y4_N24
A1L310 = Q_Data[10];


--A1L308 is Q_Data_in[9]~feeder at LCCOMB_X25_Y4_N26
A1L308 = Q_Data[9];


--A1L305 is Q_Data_in[7]~feeder at LCCOMB_X25_Y5_N12
A1L305 = Q_Data[7];


--A1L301 is Q_Data_in[4]~feeder at LCCOMB_X25_Y5_N14
A1L301 = Q_Data[4];


--A1L299 is Q_Data_in[3]~feeder at LCCOMB_X25_Y5_N10
A1L299 = Q_Data[3];


--A1L296 is Q_Data_in[1]~feeder at LCCOMB_X25_Y5_N6
A1L296 = Q_Data[1];


--B1L51 is I2SAudioOut:I2SAO|local_left_sample[5]~feeder at LCCOMB_X18_Y7_N20
B1L51 = Left_PWM[5];


--B1L39 is I2SAudioOut:I2SAO|bit_count[1]~feeder at LCCOMB_X17_Y7_N28
B1L39 = B1L32;


--B1L41 is I2SAudioOut:I2SAO|bit_count[2]~feeder at LCCOMB_X14_Y7_N24
B1L41 = B1L33;


--B1L58 is I2SAudioOut:I2SAO|local_left_sample[10]~feeder at LCCOMB_X18_Y7_N28
B1L58 = Left_PWM[10];


--B1L56 is I2SAudioOut:I2SAO|local_left_sample[9]~feeder at LCCOMB_X18_Y7_N22
B1L56 = Left_PWM[9];


--B1L45 is I2SAudioOut:I2SAO|local_left_sample[0]~feeder at LCCOMB_X18_Y7_N24
B1L45 = Left_PWM[0];


--B1L62 is I2SAudioOut:I2SAO|local_left_sample[13]~feeder at LCCOMB_X15_Y7_N10
B1L62 = Left_PWM[13];


--B1L81 is I2SAudioOut:I2SAO|local_right_sample[10]~feeder at LCCOMB_X14_Y7_N0
B1L81 = Right_PWM[10];


--B1L70 is I2SAudioOut:I2SAO|local_right_sample[2]~feeder at LCCOMB_X14_Y7_N26
B1L70 = Right_PWM[2];


--B1L85 is I2SAudioOut:I2SAO|local_right_sample[13]~feeder at LCCOMB_X18_Y7_N0
B1L85 = Right_PWM[13];


--B1L78 is I2SAudioOut:I2SAO|local_right_sample[8]~feeder at LCCOMB_X18_Y7_N2
B1L78 = Right_PWM[8];


--B1L76 is I2SAudioOut:I2SAO|local_right_sample[7]~feeder at LCCOMB_X14_Y7_N4
B1L76 = Right_PWM[7];


--B1L88 is I2SAudioOut:I2SAO|local_right_sample[15]~feeder at LCCOMB_X14_Y7_N18
B1L88 = Right_PWM[15];


--A1L940 is state_PWM.00110~feeder at LCCOMB_X27_Y8_N0
A1L940 = state_PWM.00101;


--DB1L22 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[10]~feeder at LCCOMB_X9_Y7_N30
DB1L22 = JB1_dffe13a[10];


--V1L22 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[10]~feeder at LCCOMB_X10_Y10_N2
V1L22 = V1_wrptr_g[10];


--V1L20 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[9]~feeder at LCCOMB_X10_Y10_N0
V1L20 = V1_wrptr_g[9];


--DB2L19 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[9]~feeder at LCCOMB_X10_Y6_N8
DB2L19 = BB1_xor9;


--DB1L20 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[9]~feeder at LCCOMB_X10_Y8_N10
DB1L20 = BB2_xor9;


--V1L18 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[8]~feeder at LCCOMB_X12_Y10_N6
V1L18 = V1_wrptr_g[8];


--DB1L18 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[8]~feeder at LCCOMB_X10_Y8_N2
DB1L18 = BB2_xor8;


--V1L16 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[7]~feeder at LCCOMB_X12_Y9_N6
V1L16 = V1_wrptr_g[7];


--V1L14 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[6]~feeder at LCCOMB_X12_Y11_N6
V1L14 = V1_wrptr_g[6];


--DB2L15 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[6]~feeder at LCCOMB_X10_Y7_N30
DB2L15 = BB1_xor6;


--DB1L15 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[6]~feeder at LCCOMB_X8_Y7_N0
DB1L15 = BB2_xor6;


--V1L12 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[5]~feeder at LCCOMB_X12_Y8_N6
V1L12 = V1_wrptr_g[5];


--DB2L13 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[5]~feeder at LCCOMB_X10_Y7_N14
DB2L13 = BB1_xor5;


--DB1L13 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[5]~feeder at LCCOMB_X8_Y7_N20
DB1L13 = BB2_xor5;


--V1L10 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[4]~feeder at LCCOMB_X10_Y12_N18
V1L10 = V1_wrptr_g[4];


--DB2L11 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[4]~feeder at LCCOMB_X9_Y7_N22
DB2L11 = BB1_xor4;


--DB1L11 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[4]~feeder at LCCOMB_X8_Y7_N2
DB1L11 = BB2_xor4;


--V1L8 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[3]~feeder at LCCOMB_X9_Y10_N6
V1L8 = V1_wrptr_g[3];


--DB2L9 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[3]~feeder at LCCOMB_X9_Y6_N16
DB2L9 = BB1_xor3;


--DB1L9 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[3]~feeder at LCCOMB_X8_Y7_N30
DB1L9 = BB2_xor3;


--DB2L7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[2]~feeder at LCCOMB_X9_Y6_N30
DB2L7 = BB1_xor2;


--DB1L7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[2]~feeder at LCCOMB_X8_Y7_N14
DB1L7 = BB2_xor2;


--V1L5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[1]~feeder at LCCOMB_X9_Y9_N4
V1L5 = V1_wrptr_g[1];


--DB2L5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[1]~feeder at LCCOMB_X9_Y6_N0
DB2L5 = BB1_xor1;


--DB1L5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[1]~feeder at LCCOMB_X9_Y7_N24
DB1L5 = BB2_xor1;


--V1L3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[0]~feeder at LCCOMB_X9_Y9_N24
V1L3 = V1_wrptr_g[0];


--DB2L3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[0]~feeder at LCCOMB_X9_Y6_N24
DB2L3 = BB1_xor0;


--DB1L3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[0]~feeder at LCCOMB_X9_Y7_N28
DB1L3 = BB2_xor0;


--A1L943 is state_PWM.01000~feeder at LCCOMB_X27_Y7_N4
A1L943 = state_PWM.00111;


--T1L18 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[11]~feeder at LCCOMB_X24_Y4_N0
T1L18 = H1_delayed_wrptr_g[11];


--T1L9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[5]~feeder at LCCOMB_X20_Y5_N18
T1L9 = H1_delayed_wrptr_g[5];


--T1L7 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[4]~feeder at LCCOMB_X19_Y6_N18
T1L7 = H1_delayed_wrptr_g[4];


--T1L16 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[10]~feeder at LCCOMB_X19_Y5_N22
T1L16 = H1_delayed_wrptr_g[10];


--T1L13 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[8]~feeder at LCCOMB_X21_Y5_N10
T1L13 = H1_delayed_wrptr_g[8];


--A1L1068 is synced_Rx_used[9]~feeder at LCCOMB_X27_Y4_N0
A1L1068 = A1L1066;


--A1L109 is I_Data[15]~feeder at LCCOMB_X26_Y6_N16
A1L109 = I_PWM[15];


--A1L105 is I_Data[12]~feeder at LCCOMB_X25_Y6_N16
A1L105 = I_PWM[12];


--A1L103 is I_Data[11]~feeder at LCCOMB_X26_Y6_N28
A1L103 = I_PWM[11];


--A1L101 is I_Data[10]~feeder at LCCOMB_X26_Y6_N30
A1L101 = I_PWM[10];


--A1L98 is I_Data[8]~feeder at LCCOMB_X26_Y6_N4
A1L98 = I_PWM[8];


--A1L96 is I_Data[7]~feeder at LCCOMB_X25_Y6_N30
A1L96 = I_PWM[7];


--A1L94 is I_Data[6]~feeder at LCCOMB_X26_Y6_N14
A1L94 = I_PWM[6];


--A1L92 is I_Data[5]~feeder at LCCOMB_X26_Y6_N26
A1L92 = I_PWM[5];


--A1L89 is I_Data[3]~feeder at LCCOMB_X26_Y6_N22
A1L89 = I_PWM[3];


--A1L86 is I_Data[1]~feeder at LCCOMB_X25_Y6_N24
A1L86 = I_PWM[1];


--A1L84 is I_Data[0]~feeder at LCCOMB_X26_Y6_N2
A1L84 = I_PWM[0];


--A1L292 is Q_Data[15]~feeder at LCCOMB_X25_Y6_N4
A1L292 = Q_PWM[15];


--A1L290 is Q_Data[14]~feeder at LCCOMB_X24_Y6_N12
A1L290 = Q_PWM[14];


--A1L287 is Q_Data[12]~feeder at LCCOMB_X24_Y6_N26
A1L287 = Q_PWM[12];


--A1L285 is Q_Data[11]~feeder at LCCOMB_X24_Y6_N18
A1L285 = Q_PWM[11];


--A1L283 is Q_Data[10]~feeder at LCCOMB_X24_Y6_N0
A1L283 = Q_PWM[10];


--A1L281 is Q_Data[9]~feeder at LCCOMB_X25_Y6_N8
A1L281 = Q_PWM[9];


--A1L279 is Q_Data[8]~feeder at LCCOMB_X24_Y6_N24
A1L279 = Q_PWM[8];


--A1L277 is Q_Data[7]~feeder at LCCOMB_X24_Y6_N14
A1L277 = Q_PWM[7];


--A1L275 is Q_Data[6]~feeder at LCCOMB_X25_Y6_N18
A1L275 = Q_PWM[6];


--A1L273 is Q_Data[5]~feeder at LCCOMB_X25_Y6_N6
A1L273 = Q_PWM[5];


--A1L271 is Q_Data[4]~feeder at LCCOMB_X25_Y6_N14
A1L271 = Q_PWM[4];


--A1L269 is Q_Data[3]~feeder at LCCOMB_X25_Y6_N0
A1L269 = Q_PWM[3];


--A1L267 is Q_Data[2]~feeder at LCCOMB_X24_Y6_N16
A1L267 = Q_PWM[2];


--A1L265 is Q_Data[1]~feeder at LCCOMB_X24_Y6_N4
A1L265 = Q_PWM[1];


--A1L263 is Q_Data[0]~feeder at LCCOMB_X25_Y6_N20
A1L263 = Q_PWM[0];


--B1L27 is I2SAudioOut:I2SAO|TLV_state.000~feeder at LCCOMB_X19_Y7_N30
B1L27 = B1L24;


--A1L945 is state_PWM.01001~feeder at LCCOMB_X27_Y8_N8
A1L945 = state_PWM.01000;


--JB1L7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[2]~feeder at LCCOMB_X8_Y7_N4
JB1L7 = V1_rdptr_g[2];


--JB1L11 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[4]~feeder at LCCOMB_X8_Y7_N22
JB1L11 = V1_rdptr_g[4];


--JB1L18 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[9]~feeder at LCCOMB_X10_Y8_N18
JB1L18 = V1_rdptr_g[9];


--JB1L3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[0]~feeder at LCCOMB_X9_Y9_N12
JB1L3 = V1_rdptr_g[0];


--JB1L15 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[7]~feeder at LCCOMB_X10_Y8_N6
JB1L15 = V1_rdptr_g[7];


--JB1L9 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[3]~feeder at LCCOMB_X9_Y9_N28
JB1L9 = V1_rdptr_g[3];


--JB1L5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[1]~feeder at LCCOMB_X9_Y9_N22
JB1L5 = V1_rdptr_g[1];


--V1L67 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[2]~feeder at LCCOMB_X9_Y6_N26
V1L67 = AB1_power_modified_counter_values[2];


--V1L71 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[4]~feeder at LCCOMB_X10_Y7_N10
V1L71 = AB1_power_modified_counter_values[4];


--V1L77 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[8]~feeder at LCCOMB_X10_Y7_N0
V1L77 = AB1_power_modified_counter_values[8];


--V1L80 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[10]~feeder at LCCOMB_X10_Y7_N28
V1L80 = AB1_power_modified_counter_values[10];


--V1L65 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[1]~feeder at LCCOMB_X9_Y6_N2
V1L65 = AB1_power_modified_counter_values[1];


--V1L69 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[3]~feeder at LCCOMB_X9_Y6_N28
V1L69 = AB1_power_modified_counter_values[3];


--V1L73 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[5]~feeder at LCCOMB_X10_Y7_N22
V1L73 = AB1_power_modified_counter_values[5];


--V1L38 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[1]~feeder at LCCOMB_X9_Y9_N26
V1L38 = X1_power_modified_counter_values[1];


--V1L42 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[4]~feeder at LCCOMB_X10_Y9_N10
V1L42 = X1_power_modified_counter_values[4];


--V1L44 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[5]~feeder at LCCOMB_X10_Y9_N0
V1L44 = X1_power_modified_counter_values[5];


--V1L46 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]~feeder at LCCOMB_X9_Y9_N14
V1L46 = X1_power_modified_counter_values[6];


--V1L50 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]~feeder at LCCOMB_X10_Y8_N0
V1L50 = X1_power_modified_counter_values[9];


--V1L52 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]~feeder at LCCOMB_X10_Y9_N26
V1L52 = X1_power_modified_counter_values[10];


--A1L511 is SLEN~feeder at LCCOMB_X7_Y6_N24
A1L511 = A1L541;


--A1L777 is data_flag~feeder at LCCOMB_X27_Y7_N6
A1L777 = strobe;


--JB1L34 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[9]~feeder at LCCOMB_X10_Y8_N30
JB1L34 = JB1_dffe12a[9];


--JB1L31 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[7]~feeder at LCCOMB_X10_Y8_N26
JB1L31 = JB1_dffe12a[7];


--JB1L27 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[4]~feeder at LCCOMB_X8_Y7_N6
JB1L27 = JB1_dffe12a[4];


--JB1L25 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[3]~feeder at LCCOMB_X9_Y9_N20
JB1L25 = JB1_dffe12a[3];


--N4L20 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[10]~feeder at LCCOMB_X18_Y5_N16
N4L20 = L3_xor10;


--N3L18 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[10]~feeder at LCCOMB_X22_Y4_N12
N3L18 = L4_xor10;


--N4L18 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[9]~feeder at LCCOMB_X22_Y3_N30
N4L18 = L3_xor9;


--N3L16 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[9]~feeder at LCCOMB_X20_Y4_N2
N3L16 = L4_xor9;


--N4L16 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[8]~feeder at LCCOMB_X21_Y3_N16
N4L16 = L3_xor8;


--N3L14 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[8]~feeder at LCCOMB_X21_Y4_N20
N3L14 = L4_xor8;


--N4L14 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[7]~feeder at LCCOMB_X21_Y3_N26
N4L14 = L3_xor7;


--N3L12 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[7]~feeder at LCCOMB_X21_Y4_N14
N3L12 = L4_xor7;


--N4L11 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[5]~feeder at LCCOMB_X22_Y3_N14
N4L11 = L3_xor5;


--N4L9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[4]~feeder at LCCOMB_X22_Y3_N16
N4L9 = L3_xor4;


--N3L8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[4]~feeder at LCCOMB_X21_Y4_N22
N3L8 = L4_xor4;


--N4L6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[2]~feeder at LCCOMB_X22_Y3_N24
N4L6 = L3_xor2;


--N4L4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[1]~feeder at LCCOMB_X22_Y3_N26
N4L4 = L3_xor1;


--N3L4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[1]~feeder at LCCOMB_X20_Y4_N20
N3L4 = L4_xor1;


--GB1L29 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[2]~feeder at LCCOMB_X9_Y11_N30
GB1L29 = GB1_dffe7a[2];


--GB1L26 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[0]~feeder at LCCOMB_X10_Y9_N14
GB1L26 = GB1_dffe7a[0];


--GB1L36 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]~feeder at LCCOMB_X10_Y9_N22
GB1L36 = GB1_dffe7a[7];


--GB1L31 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[3]~feeder at LCCOMB_X8_Y9_N6
GB1L31 = GB1_dffe7a[3];


--AB1L37 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|parity_ff~feeder at LCCOMB_X8_Y8_N14
AB1L37 = AB1_parity;


--A1L807 is q[1]~feeder at LCCOMB_X25_Y8_N26
A1L807 = q[0];


--A1L829 is register[0]~feeder at LCCOMB_X15_Y9_N30
A1L829 = A1L578;


--A1L809 is q[2]~feeder at LCCOMB_X25_Y8_N8
A1L809 = q[1];


--A1L831 is register[1]~feeder at LCCOMB_X15_Y8_N14
A1L831 = A1L582;


--A1L833 is register[2]~feeder at LCCOMB_X15_Y8_N16
A1L833 = A1L585;


--A1L835 is register[3]~feeder at LCCOMB_X15_Y8_N26
A1L835 = A1L588;


--A1L837 is register[4]~feeder at LCCOMB_X15_Y8_N12
A1L837 = A1L591;


--A1L845 is register[5]~feeder at LCCOMB_X15_Y8_N30
A1L845 = A1L594;


--A1L847 is register[6]~feeder at LCCOMB_X15_Y8_N0
A1L847 = A1L597;


--A1L953 is strobe~feeder at LCCOMB_X27_Y7_N0
A1L953 = A1L612;


--GB1L11 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[4]~feeder at LCCOMB_X10_Y12_N26
GB1L11 = V1_delayed_wrptr_g[4];


--GB1L7 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[2]~feeder at LCCOMB_X9_Y11_N2
GB1L7 = V1_delayed_wrptr_g[2];


--GB1L19 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[8]~feeder at LCCOMB_X12_Y10_N22
GB1L19 = V1_delayed_wrptr_g[8];


--GB1L3 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[0]~feeder at LCCOMB_X10_Y9_N18
GB1L3 = V1_delayed_wrptr_g[0];


--GB1L21 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[9]~feeder at LCCOMB_X10_Y10_N12
GB1L21 = V1_delayed_wrptr_g[9];


--GB1L17 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[7]~feeder at LCCOMB_X12_Y9_N8
GB1L17 = V1_delayed_wrptr_g[7];


--GB1L15 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[6]~feeder at LCCOMB_X12_Y11_N28
GB1L15 = V1_delayed_wrptr_g[6];


--GB1L5 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[1]~feeder at LCCOMB_X8_Y9_N20
GB1L5 = V1_delayed_wrptr_g[1];


--GB1L9 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[3]~feeder at LCCOMB_X9_Y10_N8
GB1L9 = V1_delayed_wrptr_g[3];


--GB1L13 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[5]~feeder at LCCOMB_X12_Y8_N0
GB1L13 = V1_delayed_wrptr_g[5];


--A1L715 is Tx_q[9]~feeder at LCCOMB_X17_Y5_N20
A1L715 = Tx_q[8];


--A1L12 is AD_state[2]~feeder at LCCOMB_X13_Y8_N0
A1L12 = A1L618;


--A1L4 is AD_state[1]~feeder at LCCOMB_X27_Y7_N28
A1L4 = A1L624;


--A1L17 is AD_state[5]~feeder at LCCOMB_X13_Y8_N4
A1L17 = A1L626;


--A1L19 is AD_state[6]~feeder at LCCOMB_X13_Y7_N12
A1L19 = A1L22;


--A1L717 is Tx_q[10]~feeder at LCCOMB_X17_Y5_N12
A1L717 = Tx_q[9];


--A1L719 is Tx_q[11]~feeder at LCCOMB_X17_Y5_N26
A1L719 = Tx_q[10];


--A1L686 is Tx_data[11]~feeder at LCCOMB_X17_Y5_N28
A1L686 = Tx_q[11];


--A1L721 is Tx_q[12]~feeder at LCCOMB_X17_Y5_N18
A1L721 = Tx_q[11];


--A1L688 is Tx_data[12]~feeder at LCCOMB_X17_Y5_N4
A1L688 = Tx_q[12];


--A1L723 is Tx_q[13]~feeder at LCCOMB_X17_Y5_N22
A1L723 = Tx_q[12];


--A1L690 is Tx_data[13]~feeder at LCCOMB_X17_Y5_N6
A1L690 = Tx_q[13];


--A1L725 is Tx_q[14]~feeder at LCCOMB_X17_Y5_N0
A1L725 = Tx_q[13];


--A1L727 is Tx_q[15]~feeder at LCCOMB_X17_Y5_N24
A1L727 = Tx_q[14];


--A1L692 is Tx_data[14]~feeder at LCCOMB_X17_Y6_N6
A1L692 = Tx_q[14];


--A1L694 is Tx_data[15]~feeder at LCCOMB_X17_Y6_N18
A1L694 = Tx_q[15];


--A1L699 is Tx_q[1]~feeder at LCCOMB_X17_Y8_N22
A1L699 = Tx_q[0];


--A1L701 is Tx_q[2]~feeder at LCCOMB_X17_Y8_N4
A1L701 = Tx_q[1];


--A1L673 is Tx_data[1]~feeder at LCCOMB_X17_Y6_N12
A1L673 = Tx_q[1];


--A1L703 is Tx_q[3]~feeder at LCCOMB_X17_Y8_N18
A1L703 = Tx_q[2];


--A1L705 is Tx_q[4]~feeder at LCCOMB_X17_Y8_N16
A1L705 = Tx_q[3];


--A1L676 is Tx_data[3]~feeder at LCCOMB_X17_Y6_N4
A1L676 = Tx_q[3];


--A1L707 is Tx_q[5]~feeder at LCCOMB_X17_Y8_N8
A1L707 = Tx_q[4];


--A1L709 is Tx_q[6]~feeder at LCCOMB_X17_Y8_N24
A1L709 = Tx_q[5];


--A1L679 is Tx_data[5]~feeder at LCCOMB_X17_Y6_N8
A1L679 = Tx_q[5];


--A1L711 is Tx_q[7]~feeder at LCCOMB_X17_Y8_N14
A1L711 = Tx_q[6];


--A1L713 is Tx_q[8]~feeder at LCCOMB_X17_Y8_N20
A1L713 = Tx_q[7];


--A1L638 is TX_state[1]~feeder at LCCOMB_X18_Y6_N12
A1L638 = A1L629;


--A1L636 is TX_state[0]~feeder at LCCOMB_X18_Y6_N28
A1L636 = A1L632;


--A1L697 is Tx_q[0]~feeder at LCCOMB_X17_Y8_N30
A1L697 = CDOUT;


--F1L68 is debounce:de_PTT|pb_history[2]~feeder at LCCOMB_X25_Y9_N2
F1L68 = F1_pb_history[1];


--N2L15 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[8]~feeder at LCCOMB_X27_Y7_N26
N2L15 = L2_xor8;


--N2L10 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[5]~feeder at LCCOMB_X20_Y6_N0
N2L10 = L2_xor5;


--N2L8 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[4]~feeder at LCCOMB_X27_Y7_N18
N2L8 = L2_xor4;


--N1L11 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[5]~feeder at LCCOMB_X26_Y6_N20
N1L11 = L1_xor5;


--N1L9 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[4]~feeder at LCCOMB_X27_Y7_N20
N1L9 = L1_xor4;


--N2L5 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[2]~feeder at LCCOMB_X19_Y6_N20
N2L5 = L2_xor2;


--N1L6 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[2]~feeder at LCCOMB_X27_Y2_N16
N1L6 = L1_xor2;


--N1L4 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[1]~feeder at LCCOMB_X27_Y7_N10
N1L4 = L1_xor1;


--N2L13 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[7]~feeder at LCCOMB_X27_Y7_N12
N2L13 = L2_xor7;


--N1L14 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[7]~feeder at LCCOMB_X27_Y7_N24
N1L14 = L1_xor7;


--N1L17 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[9]~feeder at LCCOMB_X19_Y6_N12
N1L17 = L1_xor9;


--N1L19 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[10]~feeder at LCCOMB_X19_Y6_N28
N1L19 = L1_xor10;


--F1L66 is debounce:de_PTT|pb_history[1]~feeder at LCCOMB_X25_Y9_N12
F1L66 = F1_pb_history[0];


--F1L64 is debounce:de_PTT|pb_history[0]~feeder at LCCOMB_X25_Y9_N0
F1L64 = PTT;


--A1L918 is state_FX.0001~feeder at LCCOMB_X12_Y6_N30
A1L918 = A1L917;


--H1L68 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[0]~feeder at LCCOMB_X22_Y3_N8
H1L68 = H1L67;


--V1L63 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[0]~feeder at LCCOMB_X9_Y6_N8
V1L63 = V1L62;


--A1L895 is rx_avail[5]~feeder at LCCOMB_X14_Y6_N8
A1L895 = A1L894;


--A1L898 is rx_avail[6]~feeder at LCCOMB_X14_Y6_N12
A1L898 = A1L897;


--A1L901 is rx_avail[7]~feeder at LCCOMB_X14_Y6_N24
A1L901 = A1L900;


--A1L904 is rx_avail[8]~feeder at LCCOMB_X14_Y6_N20
A1L904 = A1L903;


--A1L907 is rx_avail[9]~feeder at LCCOMB_X14_Y6_N30
A1L907 = A1L906;


--A1L910 is rx_avail[10]~feeder at LCCOMB_X14_Y6_N14
A1L910 = A1L909;


--A1L913 is rx_avail[11]~feeder at LCCOMB_X14_Y6_N16
A1L913 = A1L912;


--H1L23 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|p0addr~feeder at LCCOMB_X26_Y6_N24
H1L23 = VCC;


--H1L26 is Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdaclr~feeder at LCCOMB_X27_Y2_N0
H1L26 = VCC;


--V1L24 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|p0addr~feeder at LCCOMB_X10_Y11_N28
V1L24 = VCC;


--V1L26 is Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdaclr~feeder at LCCOMB_X10_Y11_N0
V1L26 = VCC;


