{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1650026431212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1650026431213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 18:10:30 2022 " "Processing started: Fri Apr 15 18:10:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1650026431213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1650026431213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MPSoC -c toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off MPSoC -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1650026431213 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1650026431710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC " "Found entity 1: SoC" {  } { { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_irq_mapper_001 " "Found entity 1: SoC_irq_mapper_001" {  } { { "SoC/synthesis/submodules/SoC_irq_mapper_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_irq_mapper " "Found entity 1: SoC_irq_mapper" {  } { { "SoC/synthesis/submodules/SoC_irq_mapper.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431774 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_mux_001 " "Found entity 1: SoC_rsp_xbar_mux_001" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_mux " "Found entity 1: SoC_rsp_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_demux_003 " "Found entity 1: SoC_rsp_xbar_demux_003" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_demux_003.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_demux_001 " "Found entity 1: SoC_rsp_xbar_demux_001" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_demux_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_rsp_xbar_demux " "Found entity 1: SoC_rsp_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_demux.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_mux_003 " "Found entity 1: SoC_cmd_xbar_mux_003" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_mux_003.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_mux " "Found entity 1: SoC_cmd_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux_001 " "Found entity 1: SoC_cmd_xbar_demux_001" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_demux_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cmd_xbar_demux " "Found entity 1: SoC_cmd_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_demux.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_012_default_decode " "Found entity 1: SoC_id_router_012_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_012.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_id_router_012.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431812 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_012 " "Found entity 2: SoC_id_router_012" {  } { { "SoC/synthesis/submodules/SoC_id_router_012.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_id_router_012.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_008_default_decode " "Found entity 1: SoC_id_router_008_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_008.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_id_router_008.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431816 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_008 " "Found entity 2: SoC_id_router_008" {  } { { "SoC/synthesis/submodules/SoC_id_router_008.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_id_router_008.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_007_default_decode " "Found entity 1: SoC_id_router_007_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_007.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_id_router_007.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431819 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_007 " "Found entity 2: SoC_id_router_007" {  } { { "SoC/synthesis/submodules/SoC_id_router_007.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_id_router_007.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_004_default_decode " "Found entity 1: SoC_id_router_004_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_004.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_id_router_004.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431821 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_004 " "Found entity 2: SoC_id_router_004" {  } { { "SoC/synthesis/submodules/SoC_id_router_004.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_id_router_004.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_003_default_decode " "Found entity 1: SoC_id_router_003_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_003.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_id_router_003.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431824 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_003 " "Found entity 2: SoC_id_router_003" {  } { { "SoC/synthesis/submodules/SoC_id_router_003.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_id_router_003.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_001_default_decode " "Found entity 1: SoC_id_router_001_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_id_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431827 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router_001 " "Found entity 2: SoC_id_router_001" {  } { { "SoC/synthesis/submodules/SoC_id_router_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_id_router_001.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_id_router_default_decode " "Found entity 1: SoC_id_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_id_router.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431830 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_id_router " "Found entity 2: SoC_id_router" {  } { { "SoC/synthesis/submodules/SoC_id_router.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_id_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_003_default_decode " "Found entity 1: SoC_addr_router_003_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_003.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_addr_router_003.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431833 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_003 " "Found entity 2: SoC_addr_router_003" {  } { { "SoC/synthesis/submodules/SoC_addr_router_003.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_addr_router_003.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_002_default_decode " "Found entity 1: SoC_addr_router_002_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_002.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_addr_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431835 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_002 " "Found entity 2: SoC_addr_router_002" {  } { { "SoC/synthesis/submodules/SoC_addr_router_002.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_addr_router_002.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_001_default_decode " "Found entity 1: SoC_addr_router_001_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_addr_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431838 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router_001 " "Found entity 2: SoC_addr_router_001" {  } { { "SoC/synthesis/submodules/SoC_addr_router_001.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_addr_router_001.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_addr_router_default_decode " "Found entity 1: SoC_addr_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_addr_router.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431841 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_addr_router " "Found entity 2: SoC_addr_router" {  } { { "SoC/synthesis/submodules/SoC_addr_router.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_addr_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_fifo_0.v 3 3 " "Found 3 design units, including 3 entities, in source file soc/synthesis/submodules/soc_fifo_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_fifo_0_single_clock_fifo " "Found entity 1: SoC_fifo_0_single_clock_fifo" {  } { { "SoC/synthesis/submodules/SoC_fifo_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_fifo_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431864 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_fifo_0_scfifo_with_controls " "Found entity 2: SoC_fifo_0_scfifo_with_controls" {  } { { "SoC/synthesis/submodules/SoC_fifo_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_fifo_0.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431864 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_fifo_0 " "Found entity 3: SoC_fifo_0" {  } { { "SoC/synthesis/submodules/SoC_fifo_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_fifo_0.v" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026431864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026431864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1.v 24 24 " "Found 24 design units, including 24 entities, in source file soc/synthesis/submodules/soc_cpu_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_ic_data_module " "Found entity 1: SoC_cpu_1_ic_data_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432621 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_1_ic_tag_module " "Found entity 2: SoC_cpu_1_ic_tag_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432621 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_1_register_bank_a_module " "Found entity 3: SoC_cpu_1_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432621 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_1_register_bank_b_module " "Found entity 4: SoC_cpu_1_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432621 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_1_nios2_oci_debug " "Found entity 5: SoC_cpu_1_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432621 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_1_ociram_lpm_dram_bdp_component_module " "Found entity 6: SoC_cpu_1_ociram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432621 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_1_nios2_ocimem " "Found entity 7: SoC_cpu_1_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432621 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_1_nios2_avalon_reg " "Found entity 8: SoC_cpu_1_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432621 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_1_nios2_oci_break " "Found entity 9: SoC_cpu_1_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432621 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_1_nios2_oci_xbrk " "Found entity 10: SoC_cpu_1_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432621 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_1_nios2_oci_dbrk " "Found entity 11: SoC_cpu_1_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 1247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432621 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_1_nios2_oci_itrace " "Found entity 12: SoC_cpu_1_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 1435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432621 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_1_nios2_oci_td_mode " "Found entity 13: SoC_cpu_1_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 1780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432621 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_1_nios2_oci_dtrace " "Found entity 14: SoC_cpu_1_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 1847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432621 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_1_nios2_oci_compute_tm_count " "Found entity 15: SoC_cpu_1_nios2_oci_compute_tm_count" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 1941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432621 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_1_nios2_oci_fifowp_inc " "Found entity 16: SoC_cpu_1_nios2_oci_fifowp_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2012 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432621 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_1_nios2_oci_fifocount_inc " "Found entity 17: SoC_cpu_1_nios2_oci_fifocount_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432621 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_1_nios2_oci_fifo " "Found entity 18: SoC_cpu_1_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432621 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_1_nios2_oci_pib " "Found entity 19: SoC_cpu_1_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432621 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_1_traceram_lpm_dram_bdp_component_module " "Found entity 20: SoC_cpu_1_traceram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432621 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu_1_nios2_oci_im " "Found entity 21: SoC_cpu_1_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2762 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432621 ""} { "Info" "ISGN_ENTITY_NAME" "22 SoC_cpu_1_nios2_performance_monitors " "Found entity 22: SoC_cpu_1_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432621 ""} { "Info" "ISGN_ENTITY_NAME" "23 SoC_cpu_1_nios2_oci " "Found entity 23: SoC_cpu_1_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432621 ""} { "Info" "ISGN_ENTITY_NAME" "24 SoC_cpu_1 " "Found entity 24: SoC_cpu_1" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026432621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu_1_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_sysclk.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026432625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_jtag_debug_module_tck " "Found entity 1: SoC_cpu_1_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_tck.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026432628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu_1_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026432631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_oci_test_bench " "Found entity 1: SoC_cpu_1_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_oci_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026432634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_1_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_1_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_1_test_bench " "Found entity 1: SoC_cpu_1_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026432638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_data_mem_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_data_mem_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_data_mem_1 " "Found entity 1: SoC_data_mem_1" {  } { { "SoC/synthesis/submodules/SoC_data_mem_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_data_mem_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026432641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_ins_mem_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_ins_mem_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_ins_mem_1 " "Found entity 1: SoC_ins_mem_1" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_ins_mem_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026432644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_timer_0 " "Found entity 1: SoC_timer_0" {  } { { "SoC/synthesis/submodules/SoC_timer_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026432647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_jtag_uart_0.v 7 7 " "Found 7 design units, including 7 entities, in source file soc/synthesis/submodules/soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_jtag_uart_0_log_module " "Found entity 1: SoC_jtag_uart_0_log_module" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432652 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_jtag_uart_0_sim_scfifo_w " "Found entity 2: SoC_jtag_uart_0_sim_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432652 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_jtag_uart_0_scfifo_w " "Found entity 3: SoC_jtag_uart_0_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432652 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_jtag_uart_0_drom_module " "Found entity 4: SoC_jtag_uart_0_drom_module" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432652 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_jtag_uart_0_sim_scfifo_r " "Found entity 5: SoC_jtag_uart_0_sim_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432652 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_jtag_uart_0_scfifo_r " "Found entity 6: SoC_jtag_uart_0_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432652 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_jtag_uart_0 " "Found entity 7: SoC_jtag_uart_0" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026432652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026432652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0.v 24 24 " "Found 24 design units, including 24 entities, in source file soc/synthesis/submodules/soc_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_ic_data_module " "Found entity 1: SoC_cpu_0_ic_data_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433085 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_0_ic_tag_module " "Found entity 2: SoC_cpu_0_ic_tag_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433085 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_0_register_bank_a_module " "Found entity 3: SoC_cpu_0_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433085 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_0_register_bank_b_module " "Found entity 4: SoC_cpu_0_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433085 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_0_nios2_oci_debug " "Found entity 5: SoC_cpu_0_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433085 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_0_ociram_lpm_dram_bdp_component_module " "Found entity 6: SoC_cpu_0_ociram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433085 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_0_nios2_ocimem " "Found entity 7: SoC_cpu_0_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433085 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_0_nios2_avalon_reg " "Found entity 8: SoC_cpu_0_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433085 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_0_nios2_oci_break " "Found entity 9: SoC_cpu_0_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433085 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_0_nios2_oci_xbrk " "Found entity 10: SoC_cpu_0_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433085 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_0_nios2_oci_dbrk " "Found entity 11: SoC_cpu_0_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 1247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433085 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_0_nios2_oci_itrace " "Found entity 12: SoC_cpu_0_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 1435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433085 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_0_nios2_oci_td_mode " "Found entity 13: SoC_cpu_0_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 1780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433085 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_0_nios2_oci_dtrace " "Found entity 14: SoC_cpu_0_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 1847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433085 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_0_nios2_oci_compute_tm_count " "Found entity 15: SoC_cpu_0_nios2_oci_compute_tm_count" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 1941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433085 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_0_nios2_oci_fifowp_inc " "Found entity 16: SoC_cpu_0_nios2_oci_fifowp_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2012 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433085 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_0_nios2_oci_fifocount_inc " "Found entity 17: SoC_cpu_0_nios2_oci_fifocount_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433085 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_0_nios2_oci_fifo " "Found entity 18: SoC_cpu_0_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433085 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_0_nios2_oci_pib " "Found entity 19: SoC_cpu_0_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433085 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_0_traceram_lpm_dram_bdp_component_module " "Found entity 20: SoC_cpu_0_traceram_lpm_dram_bdp_component_module" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433085 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu_0_nios2_oci_im " "Found entity 21: SoC_cpu_0_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2762 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433085 ""} { "Info" "ISGN_ENTITY_NAME" "22 SoC_cpu_0_nios2_performance_monitors " "Found entity 22: SoC_cpu_0_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433085 ""} { "Info" "ISGN_ENTITY_NAME" "23 SoC_cpu_0_nios2_oci " "Found entity 23: SoC_cpu_0_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433085 ""} { "Info" "ISGN_ENTITY_NAME" "24 SoC_cpu_0 " "Found entity 24: SoC_cpu_0" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026433085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu_0_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026433089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_jtag_debug_module_tck " "Found entity 1: SoC_cpu_0_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026433092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu_0_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026433095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_oci_test_bench " "Found entity 1: SoC_cpu_0_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_oci_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026433098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_0_test_bench " "Found entity 1: SoC_cpu_0_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_test_bench.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026433101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_data_mem_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_data_mem_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_data_mem_0 " "Found entity 1: SoC_data_mem_0" {  } { { "SoC/synthesis/submodules/SoC_data_mem_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_data_mem_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026433104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_ins_mem_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_ins_mem_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_ins_mem_0 " "Found entity 1: SoC_ins_mem_0" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_ins_mem_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026433107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026433109 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_0.v(1748) " "Verilog HDL or VHDL warning at SoC_cpu_0.v(1748): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 1748 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1650026433120 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_0.v(1750) " "Verilog HDL or VHDL warning at SoC_cpu_0.v(1750): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 1750 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1650026433121 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_0.v(1906) " "Verilog HDL or VHDL warning at SoC_cpu_0.v(1906): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 1906 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1650026433121 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_0.v(2825) " "Verilog HDL or VHDL warning at SoC_cpu_0.v(2825): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2825 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1650026433124 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_1.v(1748) " "Verilog HDL or VHDL warning at SoC_cpu_1.v(1748): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 1748 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1650026433138 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_1.v(1750) " "Verilog HDL or VHDL warning at SoC_cpu_1.v(1750): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 1750 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1650026433138 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_1.v(1906) " "Verilog HDL or VHDL warning at SoC_cpu_1.v(1906): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 1906 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1650026433138 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu_1.v(2825) " "Verilog HDL or VHDL warning at SoC_cpu_1.v(2825): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2825 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1 1650026433142 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1650026433338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC SoC:inst1 " "Elaborating entity \"SoC\" for hierarchy \"SoC:inst1\"" {  } { { "SoC/synthesis/toplevel.bdf" "inst1" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026433341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_ins_mem_0 SoC:inst1\|SoC_ins_mem_0:ins_mem_0 " "Elaborating entity \"SoC_ins_mem_0\" for hierarchy \"SoC:inst1\|SoC_ins_mem_0:ins_mem_0\"" {  } { { "SoC/synthesis/SoC.v" "ins_mem_0" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026433385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_ins_mem_0.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026433439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_ins_mem_0.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1650026433440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_ins_mem_0.hex " "Parameter \"init_file\" = \"SoC_ins_mem_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433441 ""}  } { { "SoC/synthesis/submodules/SoC_ins_mem_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_ins_mem_0.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1650026433441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_43c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_43c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_43c1 " "Found entity 1: altsyncram_43c1" {  } { { "db/altsyncram_43c1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_43c1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026433517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_43c1 SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated " "Elaborating entity \"altsyncram_43c1\" for hierarchy \"SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026433518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026433577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_43c1.tdf" "decode3" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_43c1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026433578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026433628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"SoC:inst1\|SoC_ins_mem_0:ins_mem_0\|altsyncram:the_altsyncram\|altsyncram_43c1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_43c1.tdf" "mux2" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_43c1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026433629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_data_mem_0 SoC:inst1\|SoC_data_mem_0:data_mem_0 " "Elaborating entity \"SoC_data_mem_0\" for hierarchy \"SoC:inst1\|SoC_data_mem_0:data_mem_0\"" {  } { { "SoC/synthesis/SoC.v" "data_mem_0" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026433693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_data_mem_0.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026433702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_data_mem_0.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1650026433704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_data_mem_0.hex " "Parameter \"init_file\" = \"SoC_data_mem_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433705 ""}  } { { "SoC/synthesis/submodules/SoC_data_mem_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_data_mem_0.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1650026433705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f2c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f2c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f2c1 " "Found entity 1: altsyncram_f2c1" {  } { { "db/altsyncram_f2c1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_f2c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026433759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f2c1 SoC:inst1\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram\|altsyncram_f2c1:auto_generated " "Elaborating entity \"altsyncram_f2c1\" for hierarchy \"SoC:inst1\|SoC_data_mem_0:data_mem_0\|altsyncram:the_altsyncram\|altsyncram_f2c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026433760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0 SoC:inst1\|SoC_cpu_0:cpu_0 " "Elaborating entity \"SoC_cpu_0\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026433797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_test_bench SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_test_bench:the_SoC_cpu_0_test_bench " "Elaborating entity \"SoC_cpu_0_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_test_bench:the_SoC_cpu_0_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 4861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026433841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_ic_data_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data " "Elaborating entity \"SoC_cpu_0_ic_data_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_ic_data" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 5719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026433846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026433853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1650026433855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433855 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1650026433855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026433915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026433916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_ic_tag_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag " "Elaborating entity \"SoC_cpu_0_ic_tag_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_ic_tag" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 5785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026433920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026433927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1650026433929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_0_ic_tag_ram.mif " "Parameter \"init_file\" = \"SoC_cpu_0_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 13 " "Parameter \"width_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026433929 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1650026433929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ng1 " "Found entity 1: altsyncram_5ng1" {  } { { "db/altsyncram_5ng1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_5ng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026433981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026433981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ng1 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5ng1:auto_generated " "Elaborating entity \"altsyncram_5ng1\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5ng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026433982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_register_bank_a_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a " "Elaborating entity \"SoC_cpu_0_register_bank_a_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_register_bank_a" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026433998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1650026434010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_0_rf_ram_a.mif " "Parameter \"init_file\" = \"SoC_cpu_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434010 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1650026434010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8dg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8dg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8dg1 " "Found entity 1: altsyncram_8dg1" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_8dg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026434070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026434070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8dg1 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated " "Elaborating entity \"altsyncram_8dg1\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_register_bank_b_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b " "Elaborating entity \"SoC_cpu_0_register_bank_b_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_register_bank_b" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1650026434117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_0_rf_ram_b.mif " "Parameter \"init_file\" = \"SoC_cpu_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434117 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1650026434117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9dg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9dg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9dg1 " "Found entity 1: altsyncram_9dg1" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_9dg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026434178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026434178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9dg1 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated " "Elaborating entity \"altsyncram_9dg1\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci " "Elaborating entity \"SoC_cpu_0_nios2_oci\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_debug SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug " "Elaborating entity \"SoC_cpu_0_nios2_oci_debug\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_debug" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_ocimem SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem " "Elaborating entity \"SoC_cpu_0_nios2_ocimem\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_ocimem" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_ociram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_0_ociram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_ociram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 466 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1650026434237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"SoC_cpu_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434237 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 466 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1650026434237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2n72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2n72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2n72 " "Found entity 1: altsyncram_2n72" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_2n72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026434303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026434303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2n72 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated " "Elaborating entity \"altsyncram_2n72\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_avalon_reg SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_avalon_reg:the_SoC_cpu_0_nios2_avalon_reg " "Elaborating entity \"SoC_cpu_0_nios2_avalon_reg\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_avalon_reg:the_SoC_cpu_0_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_avalon_reg" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_break SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_break:the_SoC_cpu_0_nios2_oci_break " "Elaborating entity \"SoC_cpu_0_nios2_oci_break\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_break:the_SoC_cpu_0_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_break" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_xbrk SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_xbrk:the_SoC_cpu_0_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu_0_nios2_oci_xbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_xbrk:the_SoC_cpu_0_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_xbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_dbrk SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dbrk:the_SoC_cpu_0_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu_0_nios2_oci_dbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dbrk:the_SoC_cpu_0_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_dbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_itrace SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_itrace:the_SoC_cpu_0_nios2_oci_itrace " "Elaborating entity \"SoC_cpu_0_nios2_oci_itrace\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_itrace:the_SoC_cpu_0_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_dtrace SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dtrace:the_SoC_cpu_0_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu_0_nios2_oci_dtrace\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dtrace:the_SoC_cpu_0_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_dtrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_td_mode SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dtrace:the_SoC_cpu_0_nios2_oci_dtrace\|SoC_cpu_0_nios2_oci_td_mode:SoC_cpu_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu_0_nios2_oci_td_mode\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_dtrace:the_SoC_cpu_0_nios2_oci_dtrace\|SoC_cpu_0_nios2_oci_td_mode:SoC_cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_fifo SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo " "Elaborating entity \"SoC_cpu_0_nios2_oci_fifo\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_fifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_compute_tm_count SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_compute_tm_count:SoC_cpu_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"SoC_cpu_0_nios2_oci_compute_tm_count\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_compute_tm_count:SoC_cpu_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_fifowp_inc SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_fifowp_inc:SoC_cpu_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"SoC_cpu_0_nios2_oci_fifowp_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_fifowp_inc:SoC_cpu_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_fifocount_inc SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_fifocount_inc:SoC_cpu_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"SoC_cpu_0_nios2_oci_fifocount_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_nios2_oci_fifocount_inc:SoC_cpu_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_oci_test_bench SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_oci_test_bench:the_SoC_cpu_0_oci_test_bench " "Elaborating entity \"SoC_cpu_0_oci_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_fifo:the_SoC_cpu_0_nios2_oci_fifo\|SoC_cpu_0_oci_test_bench:the_SoC_cpu_0_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_oci_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_pib SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_pib:the_SoC_cpu_0_nios2_oci_pib " "Elaborating entity \"SoC_cpu_0_nios2_oci_pib\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_pib:the_SoC_cpu_0_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_pib" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_nios2_oci_im SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im " "Elaborating entity \"SoC_cpu_0_nios2_oci_im\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_im" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_traceram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_0_traceram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1650026434377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434378 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1650026434378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026434439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026434439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Elaborating entity \"altsyncram_0a02\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_jtag_debug_module_wrapper SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu_0_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_jtag_debug_module_wrapper" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_jtag_debug_module_tck SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu_0_jtag_debug_module_tck\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "the_SoC_cpu_0_jtag_debug_module_tck" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1650026434464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_tck:the_SoC_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434464 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1650026434464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_0_jtag_debug_module_sysclk SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_sysclk:the_SoC_cpu_0_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu_0_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|SoC_cpu_0_jtag_debug_module_sysclk:the_SoC_cpu_0_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "the_SoC_cpu_0_jtag_debug_module_sysclk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "SoC_cpu_0_jtag_debug_module_phy" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1650026434489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434489 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1650026434489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434492 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_jtag_debug_module_wrapper:the_SoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1650026434493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_0 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"SoC_jtag_uart_0\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\"" {  } { { "SoC/synthesis/SoC.v" "jtag_uart_0" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_0_scfifo_w SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w " "Elaborating entity \"SoC_jtag_uart_0_scfifo_w\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "the_SoC_jtag_uart_0_scfifo_w" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "wfifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 186 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1650026434554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434554 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 186 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1650026434554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026434606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026434606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026434621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026434621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026434633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026434633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026434687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026434687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026434739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026434739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026434793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026434793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026434843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026434843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_0_scfifo_r SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r " "Elaborating entity \"SoC_jtag_uart_0_scfifo_r\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "the_SoC_jtag_uart_0_scfifo_r" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "SoC_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1650026434942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434942 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1650026434942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_timer_0 SoC:inst1\|SoC_timer_0:timer_0 " "Elaborating entity \"SoC_timer_0\" for hierarchy \"SoC:inst1\|SoC_timer_0:timer_0\"" {  } { { "SoC/synthesis/SoC.v" "timer_0" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_ins_mem_1 SoC:inst1\|SoC_ins_mem_1:ins_mem_1 " "Elaborating entity \"SoC_ins_mem_1\" for hierarchy \"SoC:inst1\|SoC_ins_mem_1:ins_mem_1\"" {  } { { "SoC/synthesis/SoC.v" "ins_mem_1" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_1.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_ins_mem_1.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026434957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_ins_mem_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_ins_mem_1.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1650026434959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_ins_mem_1.hex " "Parameter \"init_file\" = \"SoC_ins_mem_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026434959 ""}  } { { "SoC/synthesis/submodules/SoC_ins_mem_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_ins_mem_1.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1650026434959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_53c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_53c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_53c1 " "Found entity 1: altsyncram_53c1" {  } { { "db/altsyncram_53c1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_53c1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026435026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026435026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_53c1 SoC:inst1\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated " "Elaborating entity \"altsyncram_53c1\" for hierarchy \"SoC:inst1\|SoC_ins_mem_1:ins_mem_1\|altsyncram:the_altsyncram\|altsyncram_53c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_data_mem_1 SoC:inst1\|SoC_data_mem_1:data_mem_1 " "Elaborating entity \"SoC_data_mem_1\" for hierarchy \"SoC:inst1\|SoC_data_mem_1:data_mem_1\"" {  } { { "SoC/synthesis/SoC.v" "data_mem_1" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_1.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_data_mem_1.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_data_mem_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_data_mem_1.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1650026435113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_data_mem_1.hex " "Parameter \"init_file\" = \"SoC_data_mem_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435113 ""}  } { { "SoC/synthesis/submodules/SoC_data_mem_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_data_mem_1.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1650026435113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g2c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2c1 " "Found entity 1: altsyncram_g2c1" {  } { { "db/altsyncram_g2c1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_g2c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026435175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026435175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2c1 SoC:inst1\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram\|altsyncram_g2c1:auto_generated " "Elaborating entity \"altsyncram_g2c1\" for hierarchy \"SoC:inst1\|SoC_data_mem_1:data_mem_1\|altsyncram:the_altsyncram\|altsyncram_g2c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1 SoC:inst1\|SoC_cpu_1:cpu_1 " "Elaborating entity \"SoC_cpu_1\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\"" {  } { { "SoC/synthesis/SoC.v" "cpu_1" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_test_bench SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_test_bench:the_SoC_cpu_1_test_bench " "Elaborating entity \"SoC_cpu_1_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_test_bench:the_SoC_cpu_1_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 4861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_ic_data_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data " "Elaborating entity \"SoC_cpu_1_ic_data_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_ic_data" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 5719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_ic_tag_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag " "Elaborating entity \"SoC_cpu_1_ic_tag_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_ic_tag" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 5785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1650026435279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_1_ic_tag_ram.mif " "Parameter \"init_file\" = \"SoC_cpu_1_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 13 " "Parameter \"width_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435280 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1650026435280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ng1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ng1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ng1 " "Found entity 1: altsyncram_6ng1" {  } { { "db/altsyncram_6ng1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_6ng1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026435332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026435332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6ng1 SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_6ng1:auto_generated " "Elaborating entity \"altsyncram_6ng1\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_6ng1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_register_bank_a_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a " "Elaborating entity \"SoC_cpu_1_register_bank_a_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_register_bank_a" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1650026435363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_1_rf_ram_a.mif " "Parameter \"init_file\" = \"SoC_cpu_1_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435363 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1650026435363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_adg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_adg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_adg1 " "Found entity 1: altsyncram_adg1" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_adg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026435426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026435426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_adg1 SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated " "Elaborating entity \"altsyncram_adg1\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_register_bank_b_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b " "Elaborating entity \"SoC_cpu_1_register_bank_b_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_register_bank_b" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1650026435478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_1_rf_ram_b.mif " "Parameter \"init_file\" = \"SoC_cpu_1_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435478 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1650026435478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bdg1 " "Found entity 1: altsyncram_bdg1" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_bdg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026435538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026435538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bdg1 SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated " "Elaborating entity \"altsyncram_bdg1\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci " "Elaborating entity \"SoC_cpu_1_nios2_oci\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_debug SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug " "Elaborating entity \"SoC_cpu_1_nios2_oci_debug\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_debug" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_ocimem SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem " "Elaborating entity \"SoC_cpu_1_nios2_ocimem\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_ocimem" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_ociram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_1_ociram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_ociram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_altsyncram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 466 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1650026435597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_1_ociram_default_contents.mif " "Parameter \"init_file\" = \"SoC_cpu_1_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435598 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 466 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1650026435598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3n72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3n72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3n72 " "Found entity 1: altsyncram_3n72" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_3n72.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026435669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026435669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3n72 SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated " "Elaborating entity \"altsyncram_3n72\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_avalon_reg SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_avalon_reg:the_SoC_cpu_1_nios2_avalon_reg " "Elaborating entity \"SoC_cpu_1_nios2_avalon_reg\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_avalon_reg:the_SoC_cpu_1_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_avalon_reg" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_break SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_break:the_SoC_cpu_1_nios2_oci_break " "Elaborating entity \"SoC_cpu_1_nios2_oci_break\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_break:the_SoC_cpu_1_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_break" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_xbrk SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_xbrk:the_SoC_cpu_1_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu_1_nios2_oci_xbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_xbrk:the_SoC_cpu_1_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_xbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_dbrk SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dbrk:the_SoC_cpu_1_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu_1_nios2_oci_dbrk\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dbrk:the_SoC_cpu_1_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_dbrk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_itrace SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_itrace:the_SoC_cpu_1_nios2_oci_itrace " "Elaborating entity \"SoC_cpu_1_nios2_oci_itrace\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_itrace:the_SoC_cpu_1_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_dtrace SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dtrace:the_SoC_cpu_1_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu_1_nios2_oci_dtrace\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dtrace:the_SoC_cpu_1_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_dtrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_td_mode SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dtrace:the_SoC_cpu_1_nios2_oci_dtrace\|SoC_cpu_1_nios2_oci_td_mode:SoC_cpu_1_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu_1_nios2_oci_td_mode\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_dtrace:the_SoC_cpu_1_nios2_oci_dtrace\|SoC_cpu_1_nios2_oci_td_mode:SoC_cpu_1_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_fifo SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo " "Elaborating entity \"SoC_cpu_1_nios2_oci_fifo\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_fifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_compute_tm_count SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_compute_tm_count:SoC_cpu_1_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"SoC_cpu_1_nios2_oci_compute_tm_count\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_compute_tm_count:SoC_cpu_1_nios2_oci_compute_tm_count_tm_count\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_fifowp_inc SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_fifowp_inc:SoC_cpu_1_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"SoC_cpu_1_nios2_oci_fifowp_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_fifowp_inc:SoC_cpu_1_nios2_oci_fifowp_inc_fifowp\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_fifocount_inc SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_fifocount_inc:SoC_cpu_1_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"SoC_cpu_1_nios2_oci_fifocount_inc\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_nios2_oci_fifocount_inc:SoC_cpu_1_nios2_oci_fifocount_inc_fifocount\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_oci_test_bench SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_oci_test_bench:the_SoC_cpu_1_oci_test_bench " "Elaborating entity \"SoC_cpu_1_oci_test_bench\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_fifo:the_SoC_cpu_1_nios2_oci_fifo\|SoC_cpu_1_oci_test_bench:the_SoC_cpu_1_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_oci_test_bench" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_pib SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_pib:the_SoC_cpu_1_nios2_oci_pib " "Elaborating entity \"SoC_cpu_1_nios2_oci_pib\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_pib:the_SoC_cpu_1_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_pib" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_nios2_oci_im SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im " "Elaborating entity \"SoC_cpu_1_nios2_oci_im\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_im" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_traceram_lpm_dram_bdp_component_module SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component " "Elaborating entity \"SoC_cpu_1_traceram_lpm_dram_bdp_component_module\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_jtag_debug_module_wrapper SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu_1_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_jtag_debug_module_wrapper" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_jtag_debug_module_tck SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\|SoC_cpu_1_jtag_debug_module_tck:the_SoC_cpu_1_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu_1_jtag_debug_module_tck\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\|SoC_cpu_1_jtag_debug_module_tck:the_SoC_cpu_1_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" "the_SoC_cpu_1_jtag_debug_module_tck" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_1_jtag_debug_module_sysclk SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\|SoC_cpu_1_jtag_debug_module_sysclk:the_SoC_cpu_1_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu_1_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_jtag_debug_module_wrapper:the_SoC_cpu_1_jtag_debug_module_wrapper\|SoC_cpu_1_jtag_debug_module_sysclk:the_SoC_cpu_1_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" "the_SoC_cpu_1_jtag_debug_module_sysclk" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_fifo_0 SoC:inst1\|SoC_fifo_0:fifo_0 " "Elaborating entity \"SoC_fifo_0\" for hierarchy \"SoC:inst1\|SoC_fifo_0:fifo_0\"" {  } { { "SoC/synthesis/SoC.v" "fifo_0" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_fifo_0_scfifo_with_controls SoC:inst1\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"SoC_fifo_0_scfifo_with_controls\" for hierarchy \"SoC:inst1\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "SoC/synthesis/submodules/SoC_fifo_0.v" "the_scfifo_with_controls" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_fifo_0.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_fifo_0_single_clock_fifo SoC:inst1\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo " "Elaborating entity \"SoC_fifo_0_single_clock_fifo\" for hierarchy \"SoC:inst1\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\"" {  } { { "SoC/synthesis/submodules/SoC_fifo_0.v" "the_scfifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_fifo_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SoC:inst1\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"SoC:inst1\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_fifo_0.v" "single_clock_fifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_fifo_0.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_fifo_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_fifo_0.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1650026435893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"SoC:inst1\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026435893 ""}  } { { "SoC/synthesis/submodules/SoC_fifo_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_fifo_0.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1650026435893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2241 " "Found entity 1: scfifo_2241" {  } { { "db/scfifo_2241.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/scfifo_2241.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026435944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026435944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2241 SoC:inst1\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated " "Elaborating entity \"scfifo_2241\" for hierarchy \"SoC:inst1\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_9841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_9841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_9841 " "Found entity 1: a_dpfifo_9841" {  } { { "db/a_dpfifo_9841.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/a_dpfifo_9841.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026435958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026435958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_9841 SoC:inst1\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo " "Elaborating entity \"a_dpfifo_9841\" for hierarchy \"SoC:inst1\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\"" {  } { { "db/scfifo_2241.tdf" "dpfifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/scfifo_2241.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66f " "Found entity 1: a_fefifo_66f" {  } { { "db/a_fefifo_66f.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/a_fefifo_66f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026435970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026435970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66f SoC:inst1\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|a_fefifo_66f:fifo_state " "Elaborating entity \"a_fefifo_66f\" for hierarchy \"SoC:inst1\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|a_fefifo_66f:fifo_state\"" {  } { { "db/a_dpfifo_9841.tdf" "fifo_state" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/a_dpfifo_9841.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026435971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bo7 " "Found entity 1: cntr_bo7" {  } { { "db/cntr_bo7.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/cntr_bo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026436020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026436020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bo7 SoC:inst1\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw " "Elaborating entity \"cntr_bo7\" for hierarchy \"SoC:inst1\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw\"" {  } { { "db/a_fefifo_66f.tdf" "count_usedw" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/a_fefifo_66f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_d611.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_d611.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_d611 " "Found entity 1: dpram_d611" {  } { { "db/dpram_d611.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/dpram_d611.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026436069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026436069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_d611 SoC:inst1\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|dpram_d611:FIFOram " "Elaborating entity \"dpram_d611\" for hierarchy \"SoC:inst1\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|dpram_d611:FIFOram\"" {  } { { "db/a_dpfifo_9841.tdf" "FIFOram" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/a_dpfifo_9841.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i3k1 " "Found entity 1: altsyncram_i3k1" {  } { { "db/altsyncram_i3k1.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_i3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026436131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026436131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i3k1 SoC:inst1\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|dpram_d611:FIFOram\|altsyncram_i3k1:altsyncram1 " "Elaborating entity \"altsyncram_i3k1\" for hierarchy \"SoC:inst1\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|dpram_d611:FIFOram\|altsyncram_i3k1:altsyncram1\"" {  } { { "db/dpram_d611.tdf" "altsyncram1" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/dpram_d611.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026436184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026436184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb SoC:inst1\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|cntr_vnb:rd_ptr_count " "Elaborating entity \"cntr_vnb\" for hierarchy \"SoC:inst1\|SoC_fifo_0:fifo_0\|SoC_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|SoC_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|cntr_vnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_9841.tdf" "rd_ptr_count" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/a_dpfifo_9841.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst1\|altera_merlin_master_translator:cpu_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst1\|altera_merlin_master_translator:cpu_0_instruction_master_translator\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0_instruction_master_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst1\|altera_merlin_master_translator:cpu_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst1\|altera_merlin_master_translator:cpu_0_data_master_translator\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0_data_master_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0_jtag_debug_module_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:ins_mem_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:ins_mem_0_s1_translator\"" {  } { { "SoC/synthesis/SoC.v" "ins_mem_0_s1_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:fifo_0_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:fifo_0_in_translator\"" {  } { { "SoC/synthesis/SoC.v" "fifo_0_in_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:fifo_0_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:fifo_0_in_csr_translator\"" {  } { { "SoC/synthesis/SoC.v" "fifo_0_in_csr_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:data_mem_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:data_mem_0_s1_translator\"" {  } { { "SoC/synthesis/SoC.v" "data_mem_0_s1_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "SoC/synthesis/SoC.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "SoC/synthesis/SoC.v" "timer_0_s1_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst1\|altera_merlin_slave_translator:fifo_0_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst1\|altera_merlin_slave_translator:fifo_0_out_translator\"" {  } { { "SoC/synthesis/SoC.v" "fifo_0_out_translator" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 2201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 2273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_1_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 2345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst1\|altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst1\|altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_1_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 2417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SoC:inst1\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SoC:inst1\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 2493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SoC:inst1\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SoC:inst1\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst1\|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst1\|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/SoC.v" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 2534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router SoC:inst1\|SoC_addr_router:addr_router " "Elaborating entity \"SoC_addr_router\" for hierarchy \"SoC:inst1\|SoC_addr_router:addr_router\"" {  } { { "SoC/synthesis/SoC.v" "addr_router" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 3954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_default_decode SoC:inst1\|SoC_addr_router:addr_router\|SoC_addr_router_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router:addr_router\|SoC_addr_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_addr_router.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_001 SoC:inst1\|SoC_addr_router_001:addr_router_001 " "Elaborating entity \"SoC_addr_router_001\" for hierarchy \"SoC:inst1\|SoC_addr_router_001:addr_router_001\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_001" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 3970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_001_default_decode SoC:inst1\|SoC_addr_router_001:addr_router_001\|SoC_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_001_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_001:addr_router_001\|SoC_addr_router_001_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_001.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_addr_router_001.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_002 SoC:inst1\|SoC_addr_router_002:addr_router_002 " "Elaborating entity \"SoC_addr_router_002\" for hierarchy \"SoC:inst1\|SoC_addr_router_002:addr_router_002\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_002" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 3986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_002_default_decode SoC:inst1\|SoC_addr_router_002:addr_router_002\|SoC_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_002_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_002:addr_router_002\|SoC_addr_router_002_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_002.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_addr_router_002.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_003 SoC:inst1\|SoC_addr_router_003:addr_router_003 " "Elaborating entity \"SoC_addr_router_003\" for hierarchy \"SoC:inst1\|SoC_addr_router_003:addr_router_003\"" {  } { { "SoC/synthesis/SoC.v" "addr_router_003" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 4002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_addr_router_003_default_decode SoC:inst1\|SoC_addr_router_003:addr_router_003\|SoC_addr_router_003_default_decode:the_default_decode " "Elaborating entity \"SoC_addr_router_003_default_decode\" for hierarchy \"SoC:inst1\|SoC_addr_router_003:addr_router_003\|SoC_addr_router_003_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_addr_router_003.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_addr_router_003.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router SoC:inst1\|SoC_id_router:id_router " "Elaborating entity \"SoC_id_router\" for hierarchy \"SoC:inst1\|SoC_id_router:id_router\"" {  } { { "SoC/synthesis/SoC.v" "id_router" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 4018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_default_decode SoC:inst1\|SoC_id_router:id_router\|SoC_id_router_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router:id_router\|SoC_id_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_id_router.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_001 SoC:inst1\|SoC_id_router_001:id_router_001 " "Elaborating entity \"SoC_id_router_001\" for hierarchy \"SoC:inst1\|SoC_id_router_001:id_router_001\"" {  } { { "SoC/synthesis/SoC.v" "id_router_001" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 4034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_001_default_decode SoC:inst1\|SoC_id_router_001:id_router_001\|SoC_id_router_001_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_001_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_001:id_router_001\|SoC_id_router_001_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_001.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_id_router_001.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_003 SoC:inst1\|SoC_id_router_003:id_router_003 " "Elaborating entity \"SoC_id_router_003\" for hierarchy \"SoC:inst1\|SoC_id_router_003:id_router_003\"" {  } { { "SoC/synthesis/SoC.v" "id_router_003" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 4066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_003_default_decode SoC:inst1\|SoC_id_router_003:id_router_003\|SoC_id_router_003_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_003_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_003:id_router_003\|SoC_id_router_003_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_003.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_id_router_003.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_004 SoC:inst1\|SoC_id_router_004:id_router_004 " "Elaborating entity \"SoC_id_router_004\" for hierarchy \"SoC:inst1\|SoC_id_router_004:id_router_004\"" {  } { { "SoC/synthesis/SoC.v" "id_router_004" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_004_default_decode SoC:inst1\|SoC_id_router_004:id_router_004\|SoC_id_router_004_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_004_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_004:id_router_004\|SoC_id_router_004_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_004.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_id_router_004.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_007 SoC:inst1\|SoC_id_router_007:id_router_007 " "Elaborating entity \"SoC_id_router_007\" for hierarchy \"SoC:inst1\|SoC_id_router_007:id_router_007\"" {  } { { "SoC/synthesis/SoC.v" "id_router_007" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 4130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_007_default_decode SoC:inst1\|SoC_id_router_007:id_router_007\|SoC_id_router_007_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_007_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_007:id_router_007\|SoC_id_router_007_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_007.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_id_router_007.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_008 SoC:inst1\|SoC_id_router_008:id_router_008 " "Elaborating entity \"SoC_id_router_008\" for hierarchy \"SoC:inst1\|SoC_id_router_008:id_router_008\"" {  } { { "SoC/synthesis/SoC.v" "id_router_008" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 4146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_008_default_decode SoC:inst1\|SoC_id_router_008:id_router_008\|SoC_id_router_008_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_008_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_008:id_router_008\|SoC_id_router_008_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_008.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_id_router_008.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_012 SoC:inst1\|SoC_id_router_012:id_router_012 " "Elaborating entity \"SoC_id_router_012\" for hierarchy \"SoC:inst1\|SoC_id_router_012:id_router_012\"" {  } { { "SoC/synthesis/SoC.v" "id_router_012" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 4210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_id_router_012_default_decode SoC:inst1\|SoC_id_router_012:id_router_012\|SoC_id_router_012_default_decode:the_default_decode " "Elaborating entity \"SoC_id_router_012_default_decode\" for hierarchy \"SoC:inst1\|SoC_id_router_012:id_router_012\|SoC_id_router_012_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_id_router_012.sv" "the_default_decode" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_id_router_012.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter SoC:inst1\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"SoC:inst1\|altera_merlin_traffic_limiter:limiter\"" {  } { { "SoC/synthesis/SoC.v" "limiter" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 4255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst1\|altera_reset_controller:rst_controller\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 4325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst1\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst1\|altera_reset_controller:rst_controller_002\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller_002" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 4375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_demux SoC:inst1\|SoC_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"SoC_cmd_xbar_demux\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_demux" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 4410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_demux_001 SoC:inst1\|SoC_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"SoC_cmd_xbar_demux_001\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_demux_001" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 4457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_mux SoC:inst1\|SoC_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"SoC_cmd_xbar_mux\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_mux" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 4562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv" "arb" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cmd_xbar_mux_003 SoC:inst1\|SoC_cmd_xbar_mux_003:cmd_xbar_mux_003 " "Elaborating entity \"SoC_cmd_xbar_mux_003\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_mux_003:cmd_xbar_mux_003\"" {  } { { "SoC/synthesis/SoC.v" "cmd_xbar_mux_003" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 4620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_cmd_xbar_mux_003.sv" "arb" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cmd_xbar_mux_003.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_demux SoC:inst1\|SoC_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"SoC_rsp_xbar_demux\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_demux" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 4689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_demux_001 SoC:inst1\|SoC_rsp_xbar_demux_001:rsp_xbar_demux_001 " "Elaborating entity \"SoC_rsp_xbar_demux_001\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_demux_001:rsp_xbar_demux_001\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_demux_001" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 4706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_demux_003 SoC:inst1\|SoC_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"SoC_rsp_xbar_demux_003\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_demux_003" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 4764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_mux SoC:inst1\|SoC_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"SoC_rsp_xbar_mux\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_mux" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 4964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv" "arb" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_rsp_xbar_mux_001 SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"SoC_rsp_xbar_mux_001\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "SoC/synthesis/SoC.v" "rsp_xbar_mux_001" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 5011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst1\|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_irq_mapper SoC:inst1\|SoC_irq_mapper:irq_mapper " "Elaborating entity \"SoC_irq_mapper\" for hierarchy \"SoC:inst1\|SoC_irq_mapper:irq_mapper\"" {  } { { "SoC/synthesis/SoC.v" "irq_mapper" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 5102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_irq_mapper_001 SoC:inst1\|SoC_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"SoC_irq_mapper_001\" for hierarchy \"SoC:inst1\|SoC_irq_mapper_001:irq_mapper_001\"" {  } { { "SoC/synthesis/SoC.v" "irq_mapper_001" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 5111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1650026436402 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b SoC_cpu_1_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"SoC_cpu_1_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "SoC_cpu_1_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1650026437947 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SoC_cpu_1_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SoC_cpu_1_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "the_SoC_cpu_1_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3284 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1650026437950 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_itrace:the_SoC_cpu_1_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b SoC_cpu_0_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"SoC_cpu_0_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "SoC_cpu_0_traceram_lpm_dram_bdp_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1650026437974 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SoC_cpu_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SoC_cpu_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "the_SoC_cpu_0_nios2_oci_itrace" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3284 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1650026437976 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_itrace:the_SoC_cpu_0_nios2_oci_itrace"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im\|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1118 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_im:the_SoC_cpu_1_nios2_oci_im|SoC_cpu_1_traceram_lpm_dram_bdp_component_module:SoC_cpu_1_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Synthesized away node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im\|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2724 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 2885 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 3349 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6894 0 0 } } { "SoC/synthesis/SoC.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/SoC.v" 1041 0 0 } } { "SoC/synthesis/toplevel.bdf" "" { Schematic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/toplevel.bdf" { { 232 568 792 376 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1650026439234 "|toplevel|SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_im:the_SoC_cpu_0_nios2_oci_im|SoC_cpu_0_traceram_lpm_dram_bdp_component_module:SoC_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a35"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1650026439234 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1650026439234 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "SoC:inst1\|SoC_cpu_0:cpu_0\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"SoC:inst1\|SoC_cpu_0:cpu_0\|Add8\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "Add8" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6475 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1650026442965 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "SoC:inst1\|SoC_cpu_1:cpu_1\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"SoC:inst1\|SoC_cpu_1:cpu_1\|Add8\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "Add8" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 6475 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1650026442965 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1650026442965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst1\|SoC_cpu_0:cpu_0\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"SoC:inst1\|SoC_cpu_0:cpu_0\|lpm_add_sub:Add8\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6475 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1650026443005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst1\|SoC_cpu_0:cpu_0\|lpm_add_sub:Add8 " "Instantiated megafunction \"SoC:inst1\|SoC_cpu_0:cpu_0\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026443005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026443005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026443005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1650026443005 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 6475 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1650026443005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1650026443057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1650026443057 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1650026443750 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 4759 -1 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 606 -1 0 } } { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 4759 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 4750 -1 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_jtag_uart_0.v" 561 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 4750 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 4472 -1 0 } } { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 4472 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 4499 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 4499 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 4791 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_0.v" 728 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 728 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_cpu_1.v" 4791 -1 0 } } { "SoC/synthesis/submodules/SoC_fifo_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_fifo_0.v" 270 -1 0 } } { "SoC/synthesis/submodules/SoC_fifo_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_fifo_0.v" 261 -1 0 } } { "SoC/synthesis/submodules/SoC_timer_0.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/SoC/synthesis/submodules/SoC_timer_0.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1650026444043 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1650026444044 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1650026446774 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "183 " "183 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1650026449147 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/output_files/toplevel.map.smsg " "Generated suppressed messages file C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/Lab3/part2_1/output_files/toplevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1650026449531 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1650026450558 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1650026450558 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5662 " "Implemented 5662 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1650026451068 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1650026451068 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5118 " "Implemented 5118 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1650026451068 ""} { "Info" "ICUT_CUT_TM_RAMS" "538 " "Implemented 538 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1650026451068 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1650026451068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1650026451159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 18:10:51 2022 " "Processing ended: Fri Apr 15 18:10:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1650026451159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1650026451159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1650026451159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1650026451159 ""}
