
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 0 min 59 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 0 min 59 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9066729 heartbeat IPC: 1.97218 cumulative IPC: 1.97218 (Simulation time: 0 hr 2 min 20 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14264676 heartbeat IPC: 1.92384 cumulative IPC: 1.94771 (Simulation time: 0 hr 3 min 45 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 18744524 heartbeat IPC: 2.23222 cumulative IPC: 2.03413 (Simulation time: 0 hr 5 min 5 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 23837112 heartbeat IPC: 1.96364 cumulative IPC: 2.01604 (Simulation time: 0 hr 6 min 30 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 28690541 heartbeat IPC: 2.0604 cumulative IPC: 2.02475 (Simulation time: 0 hr 7 min 51 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33444676 heartbeat IPC: 2.10343 cumulative IPC: 2.03746 (Simulation time: 0 hr 9 min 10 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 37998395 heartbeat IPC: 2.19601 cumulative IPC: 2.05869 (Simulation time: 0 hr 10 min 31 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42360499 heartbeat IPC: 2.29247 cumulative IPC: 2.08527 (Simulation time: 0 hr 11 min 49 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46696636 heartbeat IPC: 2.3062 cumulative IPC: 2.10771 (Simulation time: 0 hr 13 min 6 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 51043922 heartbeat IPC: 2.30029 cumulative IPC: 2.1255 (Simulation time: 0 hr 14 min 24 sec) 
Finished CPU 0 instructions: 100000001 cycles: 47047733 cumulative IPC: 2.1255 (Simulation time: 0 hr 14 min 24 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.1255 instructions: 100000001 cycles: 47047733
cpu0_DTLB TOTAL     ACCESS:   40467394  HIT:   40459439  MISS:       7955
cpu0_DTLB LOAD      ACCESS:   32304136  HIT:   32301265  MISS:       2871
cpu0_DTLB RFO       ACCESS:    8163258  HIT:    8158174  MISS:       5084
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 26.0867 cycles
cpu0_ITLB TOTAL     ACCESS:     796411  HIT:     796304  MISS:        107
cpu0_ITLB LOAD      ACCESS:     796411  HIT:     796304  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 77.7477 cycles
cpu0_L1I TOTAL     ACCESS:      64599  HIT:      64263  MISS:        336
cpu0_L1I LOAD      ACCESS:      64599  HIT:      64263  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 308.018 cycles
cpu0_STLB TOTAL     ACCESS:       8062  HIT:       7282  MISS:        780
cpu0_STLB LOAD      ACCESS:       2978  HIT:       2811  MISS:        167
cpu0_STLB RFO       ACCESS:       5084  HIT:       4471  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 183.6 cycles
cpu0_L1D TOTAL     ACCESS:   32124750  HIT:   31659043  MISS:     465707
cpu0_L1D LOAD      ACCESS:   28656249  HIT:   28499713  MISS:     156536
cpu0_L1D RFO       ACCESS:    3467732  HIT:    3158747  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        769  HIT:        583  MISS:        186
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 383.114 cycles
cpu0_L2C TOTAL     ACCESS:     772111  HIT:     484914  MISS:     287197
cpu0_L2C LOAD      ACCESS:     156872  HIT:     142183  MISS:      14689
cpu0_L2C RFO       ACCESS:     308985  HIT:      36531  MISS:     272454
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     306068  HIT:     306031  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        186  HIT:        169  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 603.738 cycles
LLC TOTAL     ACCESS:     557336  HIT:     253847  MISS:     303489
LLC LOAD      ACCESS:      14689  HIT:      11497  MISS:       3192
LLC RFO       ACCESS:     272306  HIT:     106718  MISS:     165588
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     270324  HIT:     135623  MISS:     134701
LLC TRANSLATION ACCESS:         17  HIT:          9  MISS:          8
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 551.467 cycles
Insertion Distribution: 
	LOAD 619 0 0 0 3288 584 
	RFO 4576 0 0 0 45641 146114 
	PREF 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 135482 
	 0 0 0 0 14 6 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2079  ROW_BUFFER_MISS:     166701
 DBUS AVG_CONGESTED_CYCLE:    3.99275
 WQ ROW_BUFFER_HIT:      10998  ROW_BUFFER_MISS:     149950  FULL:       2322


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 249.919
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

