
UART_G4_RingBufferParser.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005228  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08005408  08005408  00006408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800548c  0800548c  0000705c  2**0
                  CONTENTS
  4 .ARM          00000008  0800548c  0800548c  0000648c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005494  08005494  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005494  08005494  00006494  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005498  08005498  00006498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800549c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000023c  2000005c  080054f8  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000298  080054f8  00007298  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000db30  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002186  00000000  00000000  00014bbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a90  00000000  00000000  00016d48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000809  00000000  00000000  000177d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000253ef  00000000  00000000  00017fe1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e77b  00000000  00000000  0003d3d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e9911  00000000  00000000  0004bb4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013545c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e74  00000000  00000000  001354a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  00138314  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000005c 	.word	0x2000005c
 80001fc:	00000000 	.word	0x00000000
 8000200:	080053f0 	.word	0x080053f0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000060 	.word	0x20000060
 800021c:	080053f0 	.word	0x080053f0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b08a      	sub	sp, #40	@ 0x28
 80005b4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005b6:	f107 0314 	add.w	r3, r7, #20
 80005ba:	2200      	movs	r2, #0
 80005bc:	601a      	str	r2, [r3, #0]
 80005be:	605a      	str	r2, [r3, #4]
 80005c0:	609a      	str	r2, [r3, #8]
 80005c2:	60da      	str	r2, [r3, #12]
 80005c4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005c6:	4b2b      	ldr	r3, [pc, #172]	@ (8000674 <MX_GPIO_Init+0xc4>)
 80005c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ca:	4a2a      	ldr	r2, [pc, #168]	@ (8000674 <MX_GPIO_Init+0xc4>)
 80005cc:	f043 0304 	orr.w	r3, r3, #4
 80005d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005d2:	4b28      	ldr	r3, [pc, #160]	@ (8000674 <MX_GPIO_Init+0xc4>)
 80005d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005d6:	f003 0304 	and.w	r3, r3, #4
 80005da:	613b      	str	r3, [r7, #16]
 80005dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005de:	4b25      	ldr	r3, [pc, #148]	@ (8000674 <MX_GPIO_Init+0xc4>)
 80005e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005e2:	4a24      	ldr	r2, [pc, #144]	@ (8000674 <MX_GPIO_Init+0xc4>)
 80005e4:	f043 0320 	orr.w	r3, r3, #32
 80005e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005ea:	4b22      	ldr	r3, [pc, #136]	@ (8000674 <MX_GPIO_Init+0xc4>)
 80005ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ee:	f003 0320 	and.w	r3, r3, #32
 80005f2:	60fb      	str	r3, [r7, #12]
 80005f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005f6:	4b1f      	ldr	r3, [pc, #124]	@ (8000674 <MX_GPIO_Init+0xc4>)
 80005f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005fa:	4a1e      	ldr	r2, [pc, #120]	@ (8000674 <MX_GPIO_Init+0xc4>)
 80005fc:	f043 0301 	orr.w	r3, r3, #1
 8000600:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000602:	4b1c      	ldr	r3, [pc, #112]	@ (8000674 <MX_GPIO_Init+0xc4>)
 8000604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000606:	f003 0301 	and.w	r3, r3, #1
 800060a:	60bb      	str	r3, [r7, #8]
 800060c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800060e:	4b19      	ldr	r3, [pc, #100]	@ (8000674 <MX_GPIO_Init+0xc4>)
 8000610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000612:	4a18      	ldr	r2, [pc, #96]	@ (8000674 <MX_GPIO_Init+0xc4>)
 8000614:	f043 0302 	orr.w	r3, r3, #2
 8000618:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800061a:	4b16      	ldr	r3, [pc, #88]	@ (8000674 <MX_GPIO_Init+0xc4>)
 800061c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800061e:	f003 0302 	and.w	r3, r3, #2
 8000622:	607b      	str	r3, [r7, #4]
 8000624:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000626:	2200      	movs	r2, #0
 8000628:	2120      	movs	r1, #32
 800062a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800062e:	f000 fea7 	bl	8001380 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000632:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000636:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000638:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800063c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800063e:	2300      	movs	r3, #0
 8000640:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000642:	f107 0314 	add.w	r3, r7, #20
 8000646:	4619      	mov	r1, r3
 8000648:	480b      	ldr	r0, [pc, #44]	@ (8000678 <MX_GPIO_Init+0xc8>)
 800064a:	f000 fd17 	bl	800107c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800064e:	2320      	movs	r3, #32
 8000650:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000652:	2301      	movs	r3, #1
 8000654:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000656:	2300      	movs	r3, #0
 8000658:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800065a:	2300      	movs	r3, #0
 800065c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800065e:	f107 0314 	add.w	r3, r7, #20
 8000662:	4619      	mov	r1, r3
 8000664:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000668:	f000 fd08 	bl	800107c <HAL_GPIO_Init>

}
 800066c:	bf00      	nop
 800066e:	3728      	adds	r7, #40	@ 0x28
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	40021000 	.word	0x40021000
 8000678:	48000800 	.word	0x48000800

0800067c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000680:	f000 fa99 	bl	8000bb6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000684:	f000 f820 	bl	80006c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000688:	f7ff ff92 	bl	80005b0 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 800068c:	f000 f9c6 	bl	8000a1c <MX_LPUART1_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000690:	f000 f865 	bl	800075e <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */

  // Start listening for IRQ on LPUART1
  //    Callback will be handled in the User Code 4
  HAL_UART_Receive_IT(&hlpuart1, &TmpBuffer, 1);
 8000694:	2201      	movs	r2, #1
 8000696:	4908      	ldr	r1, [pc, #32]	@ (80006b8 <main+0x3c>)
 8000698:	4808      	ldr	r0, [pc, #32]	@ (80006bc <main+0x40>)
 800069a:	f001 fff7 	bl	800268c <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(tmpCounter == 3)
 800069e:	4b08      	ldr	r3, [pc, #32]	@ (80006c0 <main+0x44>)
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	2b03      	cmp	r3, #3
 80006a4:	d102      	bne.n	80006ac <main+0x30>
	  {
		  RingBuffer_Flush(&RingBuffer);
 80006a6:	4807      	ldr	r0, [pc, #28]	@ (80006c4 <main+0x48>)
 80006a8:	f000 f8f9 	bl	800089e <RingBuffer_Flush>

	  }

	  HAL_Delay(1000);
 80006ac:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80006b0:	f000 faf2 	bl	8000c98 <HAL_Delay>
	  if(tmpCounter == 3)
 80006b4:	e7f3      	b.n	800069e <main+0x22>
 80006b6:	bf00      	nop
 80006b8:	20000078 	.word	0x20000078
 80006bc:	200000b8 	.word	0x200000b8
 80006c0:	200000b1 	.word	0x200000b1
 80006c4:	2000007c 	.word	0x2000007c

080006c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b094      	sub	sp, #80	@ 0x50
 80006cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ce:	f107 0318 	add.w	r3, r7, #24
 80006d2:	2238      	movs	r2, #56	@ 0x38
 80006d4:	2100      	movs	r1, #0
 80006d6:	4618      	mov	r0, r3
 80006d8:	f004 fa0a 	bl	8004af0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006dc:	1d3b      	adds	r3, r7, #4
 80006de:	2200      	movs	r2, #0
 80006e0:	601a      	str	r2, [r3, #0]
 80006e2:	605a      	str	r2, [r3, #4]
 80006e4:	609a      	str	r2, [r3, #8]
 80006e6:	60da      	str	r2, [r3, #12]
 80006e8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80006ea:	2000      	movs	r0, #0
 80006ec:	f000 fe9e 	bl	800142c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006f0:	2302      	movs	r3, #2
 80006f2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006f8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006fa:	2340      	movs	r3, #64	@ 0x40
 80006fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006fe:	2302      	movs	r3, #2
 8000700:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000702:	2302      	movs	r3, #2
 8000704:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000706:	2304      	movs	r3, #4
 8000708:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800070a:	2355      	movs	r3, #85	@ 0x55
 800070c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800070e:	2302      	movs	r3, #2
 8000710:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000712:	2302      	movs	r3, #2
 8000714:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000716:	2302      	movs	r3, #2
 8000718:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800071a:	f107 0318 	add.w	r3, r7, #24
 800071e:	4618      	mov	r0, r3
 8000720:	f000 ff38 	bl	8001594 <HAL_RCC_OscConfig>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d001      	beq.n	800072e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800072a:	f000 f881 	bl	8000830 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800072e:	230f      	movs	r3, #15
 8000730:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000732:	2303      	movs	r3, #3
 8000734:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000736:	2300      	movs	r3, #0
 8000738:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800073a:	2300      	movs	r3, #0
 800073c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800073e:	2300      	movs	r3, #0
 8000740:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000742:	1d3b      	adds	r3, r7, #4
 8000744:	2104      	movs	r1, #4
 8000746:	4618      	mov	r0, r3
 8000748:	f001 fa36 	bl	8001bb8 <HAL_RCC_ClockConfig>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000752:	f000 f86d 	bl	8000830 <Error_Handler>
  }
}
 8000756:	bf00      	nop
 8000758:	3750      	adds	r7, #80	@ 0x50
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}

0800075e <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 800075e:	b580      	push	{r7, lr}
 8000760:	af00      	add	r7, sp, #0
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000762:	2200      	movs	r2, #0
 8000764:	2100      	movs	r1, #0
 8000766:	2028      	movs	r0, #40	@ 0x28
 8000768:	f000 fb93 	bl	8000e92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800076c:	2028      	movs	r0, #40	@ 0x28
 800076e:	f000 fbaa 	bl	8000ec6 <HAL_NVIC_EnableIRQ>
  /* LPUART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8000772:	2200      	movs	r2, #0
 8000774:	2100      	movs	r1, #0
 8000776:	205b      	movs	r0, #91	@ 0x5b
 8000778:	f000 fb8b 	bl	8000e92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 800077c:	205b      	movs	r0, #91	@ 0x5b
 800077e:	f000 fba2 	bl	8000ec6 <HAL_NVIC_EnableIRQ>
}
 8000782:	bf00      	nop
 8000784:	bd80      	pop	{r7, pc}
	...

08000788 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
	// Checking if Callback from lpuart1
	if(huart->Instance == LPUART1)
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	4a1d      	ldr	r2, [pc, #116]	@ (800080c <HAL_UART_RxCpltCallback+0x84>)
 8000796:	4293      	cmp	r3, r2
 8000798:	d134      	bne.n	8000804 <HAL_UART_RxCpltCallback+0x7c>
		// Blink led just for test of incoming data
		// HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);


		// Try to write byte to the ring buffer
		if(RB_OK == RingBuffer_Write(&RingBuffer, TmpBuffer))
 800079a:	4b1d      	ldr	r3, [pc, #116]	@ (8000810 <HAL_UART_RxCpltCallback+0x88>)
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	4619      	mov	r1, r3
 80007a0:	481c      	ldr	r0, [pc, #112]	@ (8000814 <HAL_UART_RxCpltCallback+0x8c>)
 80007a2:	f000 f84b 	bl	800083c <RingBuffer_Write>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b01      	cmp	r3, #1
 80007aa:	d126      	bne.n	80007fa <HAL_UART_RxCpltCallback+0x72>
		{
			Length = sprintf(Message, "Received: %c\r\n", TmpBuffer);
 80007ac:	4b18      	ldr	r3, [pc, #96]	@ (8000810 <HAL_UART_RxCpltCallback+0x88>)
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	461a      	mov	r2, r3
 80007b2:	4919      	ldr	r1, [pc, #100]	@ (8000818 <HAL_UART_RxCpltCallback+0x90>)
 80007b4:	4819      	ldr	r0, [pc, #100]	@ (800081c <HAL_UART_RxCpltCallback+0x94>)
 80007b6:	f004 f97b 	bl	8004ab0 <siprintf>
 80007ba:	4603      	mov	r3, r0
 80007bc:	b2da      	uxtb	r2, r3
 80007be:	4b18      	ldr	r3, [pc, #96]	@ (8000820 <HAL_UART_RxCpltCallback+0x98>)
 80007c0:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit_IT(&hlpuart1, (uint8_t*)Message, Length);
 80007c2:	4b17      	ldr	r3, [pc, #92]	@ (8000820 <HAL_UART_RxCpltCallback+0x98>)
 80007c4:	781b      	ldrb	r3, [r3, #0]
 80007c6:	461a      	mov	r2, r3
 80007c8:	4914      	ldr	r1, [pc, #80]	@ (800081c <HAL_UART_RxCpltCallback+0x94>)
 80007ca:	4816      	ldr	r0, [pc, #88]	@ (8000824 <HAL_UART_RxCpltCallback+0x9c>)
 80007cc:	f001 feca 	bl	8002564 <HAL_UART_Transmit_IT>

			tmpCounter++;
 80007d0:	4b15      	ldr	r3, [pc, #84]	@ (8000828 <HAL_UART_RxCpltCallback+0xa0>)
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	3301      	adds	r3, #1
 80007d6:	b2da      	uxtb	r2, r3
 80007d8:	4b13      	ldr	r3, [pc, #76]	@ (8000828 <HAL_UART_RxCpltCallback+0xa0>)
 80007da:	701a      	strb	r2, [r3, #0]
			if(TmpBuffer == ENDLINE)
 80007dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000810 <HAL_UART_RxCpltCallback+0x88>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	2b0a      	cmp	r3, #10
 80007e2:	d10a      	bne.n	80007fa <HAL_UART_RxCpltCallback+0x72>
			{
				receivedLines++;
 80007e4:	4b11      	ldr	r3, [pc, #68]	@ (800082c <HAL_UART_RxCpltCallback+0xa4>)
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	3301      	adds	r3, #1
 80007ea:	b2da      	uxtb	r2, r3
 80007ec:	4b0f      	ldr	r3, [pc, #60]	@ (800082c <HAL_UART_RxCpltCallback+0xa4>)
 80007ee:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80007f0:	2120      	movs	r1, #32
 80007f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007f6:	f000 fddb 	bl	80013b0 <HAL_GPIO_TogglePin>
			}
		}

		// Re-enable lpuart1 to receive next byte from interrupt
		HAL_UART_Receive_IT(&hlpuart1, &TmpBuffer, 1);
 80007fa:	2201      	movs	r2, #1
 80007fc:	4904      	ldr	r1, [pc, #16]	@ (8000810 <HAL_UART_RxCpltCallback+0x88>)
 80007fe:	4809      	ldr	r0, [pc, #36]	@ (8000824 <HAL_UART_RxCpltCallback+0x9c>)
 8000800:	f001 ff44 	bl	800268c <HAL_UART_Receive_IT>
	}
}
 8000804:	bf00      	nop
 8000806:	3708      	adds	r7, #8
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}
 800080c:	40008000 	.word	0x40008000
 8000810:	20000078 	.word	0x20000078
 8000814:	2000007c 	.word	0x2000007c
 8000818:	08005408 	.word	0x08005408
 800081c:	20000090 	.word	0x20000090
 8000820:	200000b0 	.word	0x200000b0
 8000824:	200000b8 	.word	0x200000b8
 8000828:	200000b1 	.word	0x200000b1
 800082c:	20000079 	.word	0x20000079

08000830 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000834:	b672      	cpsid	i
}
 8000836:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000838:	bf00      	nop
 800083a:	e7fd      	b.n	8000838 <Error_Handler+0x8>

0800083c <RingBuffer_Write>:


// Functions
// Write
RB_Status RingBuffer_Write(RingBuffer_t *RingBuffer, uint8_t Value)
{
 800083c:	b480      	push	{r7}
 800083e:	b083      	sub	sp, #12
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
 8000844:	460b      	mov	r3, r1
 8000846:	70fb      	strb	r3, [r7, #3]

	// Check if RB has place to write
	if((RingBuffer->Head + 1) % RING_BUFFER_SIZE == RingBuffer->Tail)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	881b      	ldrh	r3, [r3, #0]
 800084c:	3301      	adds	r3, #1
 800084e:	425a      	negs	r2, r3
 8000850:	f003 030f 	and.w	r3, r3, #15
 8000854:	f002 020f 	and.w	r2, r2, #15
 8000858:	bf58      	it	pl
 800085a:	4253      	negpl	r3, r2
 800085c:	687a      	ldr	r2, [r7, #4]
 800085e:	8852      	ldrh	r2, [r2, #2]
 8000860:	4293      	cmp	r3, r2
 8000862:	d101      	bne.n	8000868 <RingBuffer_Write+0x2c>
	{
		return RB_ERROR; // The buffer has no space to write
 8000864:	2300      	movs	r3, #0
 8000866:	e014      	b.n	8000892 <RingBuffer_Write+0x56>
	}

	// Write value to ring buffer
	RingBuffer->Buffer[RingBuffer->Head] = Value;
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	881b      	ldrh	r3, [r3, #0]
 800086c:	461a      	mov	r2, r3
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	4413      	add	r3, r2
 8000872:	78fa      	ldrb	r2, [r7, #3]
 8000874:	711a      	strb	r2, [r3, #4]

	// Shift RB head pointer
	RingBuffer->Head = (RingBuffer->Head + 1) % RING_BUFFER_SIZE;
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	881b      	ldrh	r3, [r3, #0]
 800087a:	3301      	adds	r3, #1
 800087c:	425a      	negs	r2, r3
 800087e:	f003 030f 	and.w	r3, r3, #15
 8000882:	f002 020f 	and.w	r2, r2, #15
 8000886:	bf58      	it	pl
 8000888:	4253      	negpl	r3, r2
 800088a:	b29a      	uxth	r2, r3
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	801a      	strh	r2, [r3, #0]

	return RB_OK;
 8000890:	2301      	movs	r3, #1
}
 8000892:	4618      	mov	r0, r3
 8000894:	370c      	adds	r7, #12
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr

0800089e <RingBuffer_Flush>:
}


// Flush
void RingBuffer_Flush(RingBuffer_t *RingBuffer)
{
 800089e:	b480      	push	{r7}
 80008a0:	b083      	sub	sp, #12
 80008a2:	af00      	add	r7, sp, #0
 80008a4:	6078      	str	r0, [r7, #4]
	RingBuffer->Head = 0;
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	2200      	movs	r2, #0
 80008aa:	801a      	strh	r2, [r3, #0]
	RingBuffer->Tail = 0;
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	2200      	movs	r2, #0
 80008b0:	805a      	strh	r2, [r3, #2]
}
 80008b2:	bf00      	nop
 80008b4:	370c      	adds	r7, #12
 80008b6:	46bd      	mov	sp, r7
 80008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008bc:	4770      	bx	lr
	...

080008c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b082      	sub	sp, #8
 80008c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008c6:	4b0f      	ldr	r3, [pc, #60]	@ (8000904 <HAL_MspInit+0x44>)
 80008c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008ca:	4a0e      	ldr	r2, [pc, #56]	@ (8000904 <HAL_MspInit+0x44>)
 80008cc:	f043 0301 	orr.w	r3, r3, #1
 80008d0:	6613      	str	r3, [r2, #96]	@ 0x60
 80008d2:	4b0c      	ldr	r3, [pc, #48]	@ (8000904 <HAL_MspInit+0x44>)
 80008d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008d6:	f003 0301 	and.w	r3, r3, #1
 80008da:	607b      	str	r3, [r7, #4]
 80008dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008de:	4b09      	ldr	r3, [pc, #36]	@ (8000904 <HAL_MspInit+0x44>)
 80008e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008e2:	4a08      	ldr	r2, [pc, #32]	@ (8000904 <HAL_MspInit+0x44>)
 80008e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80008ea:	4b06      	ldr	r3, [pc, #24]	@ (8000904 <HAL_MspInit+0x44>)
 80008ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008f2:	603b      	str	r3, [r7, #0]
 80008f4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80008f6:	f000 fe3d 	bl	8001574 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008fa:	bf00      	nop
 80008fc:	3708      	adds	r7, #8
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	40021000 	.word	0x40021000

08000908 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800090c:	bf00      	nop
 800090e:	e7fd      	b.n	800090c <NMI_Handler+0x4>

08000910 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000914:	bf00      	nop
 8000916:	e7fd      	b.n	8000914 <HardFault_Handler+0x4>

08000918 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800091c:	bf00      	nop
 800091e:	e7fd      	b.n	800091c <MemManage_Handler+0x4>

08000920 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000924:	bf00      	nop
 8000926:	e7fd      	b.n	8000924 <BusFault_Handler+0x4>

08000928 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800092c:	bf00      	nop
 800092e:	e7fd      	b.n	800092c <UsageFault_Handler+0x4>

08000930 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000934:	bf00      	nop
 8000936:	46bd      	mov	sp, r7
 8000938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093c:	4770      	bx	lr

0800093e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800093e:	b480      	push	{r7}
 8000940:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000942:	bf00      	nop
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr

0800094c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000950:	bf00      	nop
 8000952:	46bd      	mov	sp, r7
 8000954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000958:	4770      	bx	lr

0800095a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800095a:	b580      	push	{r7, lr}
 800095c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800095e:	f000 f97d 	bl	8000c5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000962:	bf00      	nop
 8000964:	bd80      	pop	{r7, pc}

08000966 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000966:	b580      	push	{r7, lr}
 8000968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800096a:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800096e:	f000 fd39 	bl	80013e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000972:	bf00      	nop
 8000974:	bd80      	pop	{r7, pc}
	...

08000978 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 800097c:	4802      	ldr	r0, [pc, #8]	@ (8000988 <LPUART1_IRQHandler+0x10>)
 800097e:	f001 fed1 	bl	8002724 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8000982:	bf00      	nop
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	200000b8 	.word	0x200000b8

0800098c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b086      	sub	sp, #24
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000994:	4a14      	ldr	r2, [pc, #80]	@ (80009e8 <_sbrk+0x5c>)
 8000996:	4b15      	ldr	r3, [pc, #84]	@ (80009ec <_sbrk+0x60>)
 8000998:	1ad3      	subs	r3, r2, r3
 800099a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800099c:	697b      	ldr	r3, [r7, #20]
 800099e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009a0:	4b13      	ldr	r3, [pc, #76]	@ (80009f0 <_sbrk+0x64>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d102      	bne.n	80009ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009a8:	4b11      	ldr	r3, [pc, #68]	@ (80009f0 <_sbrk+0x64>)
 80009aa:	4a12      	ldr	r2, [pc, #72]	@ (80009f4 <_sbrk+0x68>)
 80009ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009ae:	4b10      	ldr	r3, [pc, #64]	@ (80009f0 <_sbrk+0x64>)
 80009b0:	681a      	ldr	r2, [r3, #0]
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	4413      	add	r3, r2
 80009b6:	693a      	ldr	r2, [r7, #16]
 80009b8:	429a      	cmp	r2, r3
 80009ba:	d207      	bcs.n	80009cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009bc:	f004 f8a0 	bl	8004b00 <__errno>
 80009c0:	4603      	mov	r3, r0
 80009c2:	220c      	movs	r2, #12
 80009c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009c6:	f04f 33ff 	mov.w	r3, #4294967295
 80009ca:	e009      	b.n	80009e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009cc:	4b08      	ldr	r3, [pc, #32]	@ (80009f0 <_sbrk+0x64>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009d2:	4b07      	ldr	r3, [pc, #28]	@ (80009f0 <_sbrk+0x64>)
 80009d4:	681a      	ldr	r2, [r3, #0]
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	4413      	add	r3, r2
 80009da:	4a05      	ldr	r2, [pc, #20]	@ (80009f0 <_sbrk+0x64>)
 80009dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009de:	68fb      	ldr	r3, [r7, #12]
}
 80009e0:	4618      	mov	r0, r3
 80009e2:	3718      	adds	r7, #24
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	20020000 	.word	0x20020000
 80009ec:	00000400 	.word	0x00000400
 80009f0:	200000b4 	.word	0x200000b4
 80009f4:	20000298 	.word	0x20000298

080009f8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80009fc:	4b06      	ldr	r3, [pc, #24]	@ (8000a18 <SystemInit+0x20>)
 80009fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a02:	4a05      	ldr	r2, [pc, #20]	@ (8000a18 <SystemInit+0x20>)
 8000a04:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a08:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a0c:	bf00      	nop
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop
 8000a18:	e000ed00 	.word	0xe000ed00

08000a1c <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000a20:	4b22      	ldr	r3, [pc, #136]	@ (8000aac <MX_LPUART1_UART_Init+0x90>)
 8000a22:	4a23      	ldr	r2, [pc, #140]	@ (8000ab0 <MX_LPUART1_UART_Init+0x94>)
 8000a24:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000a26:	4b21      	ldr	r3, [pc, #132]	@ (8000aac <MX_LPUART1_UART_Init+0x90>)
 8000a28:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a2c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a2e:	4b1f      	ldr	r3, [pc, #124]	@ (8000aac <MX_LPUART1_UART_Init+0x90>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000a34:	4b1d      	ldr	r3, [pc, #116]	@ (8000aac <MX_LPUART1_UART_Init+0x90>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000a3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000aac <MX_LPUART1_UART_Init+0x90>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000a40:	4b1a      	ldr	r3, [pc, #104]	@ (8000aac <MX_LPUART1_UART_Init+0x90>)
 8000a42:	220c      	movs	r2, #12
 8000a44:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a46:	4b19      	ldr	r3, [pc, #100]	@ (8000aac <MX_LPUART1_UART_Init+0x90>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a4c:	4b17      	ldr	r3, [pc, #92]	@ (8000aac <MX_LPUART1_UART_Init+0x90>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a52:	4b16      	ldr	r3, [pc, #88]	@ (8000aac <MX_LPUART1_UART_Init+0x90>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a58:	4b14      	ldr	r3, [pc, #80]	@ (8000aac <MX_LPUART1_UART_Init+0x90>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_MultiProcessor_Init(&hlpuart1, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	2100      	movs	r1, #0
 8000a62:	4812      	ldr	r0, [pc, #72]	@ (8000aac <MX_LPUART1_UART_Init+0x90>)
 8000a64:	f001 fd12 	bl	800248c <HAL_MultiProcessor_Init>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d001      	beq.n	8000a72 <MX_LPUART1_UART_Init+0x56>
  {
    Error_Handler();
 8000a6e:	f7ff fedf 	bl	8000830 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a72:	2100      	movs	r1, #0
 8000a74:	480d      	ldr	r0, [pc, #52]	@ (8000aac <MX_LPUART1_UART_Init+0x90>)
 8000a76:	f003 ff50 	bl	800491a <HAL_UARTEx_SetTxFifoThreshold>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <MX_LPUART1_UART_Init+0x68>
  {
    Error_Handler();
 8000a80:	f7ff fed6 	bl	8000830 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a84:	2100      	movs	r1, #0
 8000a86:	4809      	ldr	r0, [pc, #36]	@ (8000aac <MX_LPUART1_UART_Init+0x90>)
 8000a88:	f003 ff85 	bl	8004996 <HAL_UARTEx_SetRxFifoThreshold>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d001      	beq.n	8000a96 <MX_LPUART1_UART_Init+0x7a>
  {
    Error_Handler();
 8000a92:	f7ff fecd 	bl	8000830 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000a96:	4805      	ldr	r0, [pc, #20]	@ (8000aac <MX_LPUART1_UART_Init+0x90>)
 8000a98:	f003 ff06 	bl	80048a8 <HAL_UARTEx_DisableFifoMode>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d001      	beq.n	8000aa6 <MX_LPUART1_UART_Init+0x8a>
  {
    Error_Handler();
 8000aa2:	f7ff fec5 	bl	8000830 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000aa6:	bf00      	nop
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	200000b8 	.word	0x200000b8
 8000ab0:	40008000 	.word	0x40008000

08000ab4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b09e      	sub	sp, #120	@ 0x78
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000abc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	601a      	str	r2, [r3, #0]
 8000ac4:	605a      	str	r2, [r3, #4]
 8000ac6:	609a      	str	r2, [r3, #8]
 8000ac8:	60da      	str	r2, [r3, #12]
 8000aca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000acc:	f107 0310 	add.w	r3, r7, #16
 8000ad0:	2254      	movs	r2, #84	@ 0x54
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f004 f80b 	bl	8004af0 <memset>
  if(uartHandle->Instance==LPUART1)
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	4a1f      	ldr	r2, [pc, #124]	@ (8000b5c <HAL_UART_MspInit+0xa8>)
 8000ae0:	4293      	cmp	r3, r2
 8000ae2:	d136      	bne.n	8000b52 <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000ae4:	2320      	movs	r3, #32
 8000ae6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000aec:	f107 0310 	add.w	r3, r7, #16
 8000af0:	4618      	mov	r0, r3
 8000af2:	f001 fa7d 	bl	8001ff0 <HAL_RCCEx_PeriphCLKConfig>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d001      	beq.n	8000b00 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000afc:	f7ff fe98 	bl	8000830 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000b00:	4b17      	ldr	r3, [pc, #92]	@ (8000b60 <HAL_UART_MspInit+0xac>)
 8000b02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000b04:	4a16      	ldr	r2, [pc, #88]	@ (8000b60 <HAL_UART_MspInit+0xac>)
 8000b06:	f043 0301 	orr.w	r3, r3, #1
 8000b0a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000b0c:	4b14      	ldr	r3, [pc, #80]	@ (8000b60 <HAL_UART_MspInit+0xac>)
 8000b0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000b10:	f003 0301 	and.w	r3, r3, #1
 8000b14:	60fb      	str	r3, [r7, #12]
 8000b16:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b18:	4b11      	ldr	r3, [pc, #68]	@ (8000b60 <HAL_UART_MspInit+0xac>)
 8000b1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b1c:	4a10      	ldr	r2, [pc, #64]	@ (8000b60 <HAL_UART_MspInit+0xac>)
 8000b1e:	f043 0301 	orr.w	r3, r3, #1
 8000b22:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b24:	4b0e      	ldr	r3, [pc, #56]	@ (8000b60 <HAL_UART_MspInit+0xac>)
 8000b26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b28:	f003 0301 	and.w	r3, r3, #1
 8000b2c:	60bb      	str	r3, [r7, #8]
 8000b2e:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8000b30:	230c      	movs	r3, #12
 8000b32:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b34:	2302      	movs	r3, #2
 8000b36:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8000b40:	230c      	movs	r3, #12
 8000b42:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b44:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000b48:	4619      	mov	r1, r3
 8000b4a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b4e:	f000 fa95 	bl	800107c <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8000b52:	bf00      	nop
 8000b54:	3778      	adds	r7, #120	@ 0x78
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	40008000 	.word	0x40008000
 8000b60:	40021000 	.word	0x40021000

08000b64 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b64:	480d      	ldr	r0, [pc, #52]	@ (8000b9c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b66:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b68:	f7ff ff46 	bl	80009f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b6c:	480c      	ldr	r0, [pc, #48]	@ (8000ba0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b6e:	490d      	ldr	r1, [pc, #52]	@ (8000ba4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b70:	4a0d      	ldr	r2, [pc, #52]	@ (8000ba8 <LoopForever+0xe>)
  movs r3, #0
 8000b72:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000b74:	e002      	b.n	8000b7c <LoopCopyDataInit>

08000b76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b7a:	3304      	adds	r3, #4

08000b7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b80:	d3f9      	bcc.n	8000b76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b82:	4a0a      	ldr	r2, [pc, #40]	@ (8000bac <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b84:	4c0a      	ldr	r4, [pc, #40]	@ (8000bb0 <LoopForever+0x16>)
  movs r3, #0
 8000b86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b88:	e001      	b.n	8000b8e <LoopFillZerobss>

08000b8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b8c:	3204      	adds	r2, #4

08000b8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b90:	d3fb      	bcc.n	8000b8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b92:	f003 ffbb 	bl	8004b0c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b96:	f7ff fd71 	bl	800067c <main>

08000b9a <LoopForever>:

LoopForever:
    b LoopForever
 8000b9a:	e7fe      	b.n	8000b9a <LoopForever>
  ldr   r0, =_estack
 8000b9c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ba0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ba4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000ba8:	0800549c 	.word	0x0800549c
  ldr r2, =_sbss
 8000bac:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000bb0:	20000298 	.word	0x20000298

08000bb4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000bb4:	e7fe      	b.n	8000bb4 <ADC1_2_IRQHandler>

08000bb6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bb6:	b580      	push	{r7, lr}
 8000bb8:	b082      	sub	sp, #8
 8000bba:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bc0:	2003      	movs	r0, #3
 8000bc2:	f000 f95b 	bl	8000e7c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000bc6:	2000      	movs	r0, #0
 8000bc8:	f000 f80e 	bl	8000be8 <HAL_InitTick>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d002      	beq.n	8000bd8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	71fb      	strb	r3, [r7, #7]
 8000bd6:	e001      	b.n	8000bdc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000bd8:	f7ff fe72 	bl	80008c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000bdc:	79fb      	ldrb	r3, [r7, #7]

}
 8000bde:	4618      	mov	r0, r3
 8000be0:	3708      	adds	r7, #8
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
	...

08000be8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000bf4:	4b16      	ldr	r3, [pc, #88]	@ (8000c50 <HAL_InitTick+0x68>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d022      	beq.n	8000c42 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000bfc:	4b15      	ldr	r3, [pc, #84]	@ (8000c54 <HAL_InitTick+0x6c>)
 8000bfe:	681a      	ldr	r2, [r3, #0]
 8000c00:	4b13      	ldr	r3, [pc, #76]	@ (8000c50 <HAL_InitTick+0x68>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000c08:	fbb1 f3f3 	udiv	r3, r1, r3
 8000c0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c10:	4618      	mov	r0, r3
 8000c12:	f000 f966 	bl	8000ee2 <HAL_SYSTICK_Config>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d10f      	bne.n	8000c3c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	2b0f      	cmp	r3, #15
 8000c20:	d809      	bhi.n	8000c36 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c22:	2200      	movs	r2, #0
 8000c24:	6879      	ldr	r1, [r7, #4]
 8000c26:	f04f 30ff 	mov.w	r0, #4294967295
 8000c2a:	f000 f932 	bl	8000e92 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c2e:	4a0a      	ldr	r2, [pc, #40]	@ (8000c58 <HAL_InitTick+0x70>)
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	6013      	str	r3, [r2, #0]
 8000c34:	e007      	b.n	8000c46 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000c36:	2301      	movs	r3, #1
 8000c38:	73fb      	strb	r3, [r7, #15]
 8000c3a:	e004      	b.n	8000c46 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c3c:	2301      	movs	r3, #1
 8000c3e:	73fb      	strb	r3, [r7, #15]
 8000c40:	e001      	b.n	8000c46 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c42:	2301      	movs	r3, #1
 8000c44:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000c46:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c48:	4618      	mov	r0, r3
 8000c4a:	3710      	adds	r7, #16
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	20000008 	.word	0x20000008
 8000c54:	20000000 	.word	0x20000000
 8000c58:	20000004 	.word	0x20000004

08000c5c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c60:	4b05      	ldr	r3, [pc, #20]	@ (8000c78 <HAL_IncTick+0x1c>)
 8000c62:	681a      	ldr	r2, [r3, #0]
 8000c64:	4b05      	ldr	r3, [pc, #20]	@ (8000c7c <HAL_IncTick+0x20>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4413      	add	r3, r2
 8000c6a:	4a03      	ldr	r2, [pc, #12]	@ (8000c78 <HAL_IncTick+0x1c>)
 8000c6c:	6013      	str	r3, [r2, #0]
}
 8000c6e:	bf00      	nop
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr
 8000c78:	2000014c 	.word	0x2000014c
 8000c7c:	20000008 	.word	0x20000008

08000c80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  return uwTick;
 8000c84:	4b03      	ldr	r3, [pc, #12]	@ (8000c94 <HAL_GetTick+0x14>)
 8000c86:	681b      	ldr	r3, [r3, #0]
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop
 8000c94:	2000014c 	.word	0x2000014c

08000c98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b084      	sub	sp, #16
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ca0:	f7ff ffee 	bl	8000c80 <HAL_GetTick>
 8000ca4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cb0:	d004      	beq.n	8000cbc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cb2:	4b09      	ldr	r3, [pc, #36]	@ (8000cd8 <HAL_Delay+0x40>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	68fa      	ldr	r2, [r7, #12]
 8000cb8:	4413      	add	r3, r2
 8000cba:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000cbc:	bf00      	nop
 8000cbe:	f7ff ffdf 	bl	8000c80 <HAL_GetTick>
 8000cc2:	4602      	mov	r2, r0
 8000cc4:	68bb      	ldr	r3, [r7, #8]
 8000cc6:	1ad3      	subs	r3, r2, r3
 8000cc8:	68fa      	ldr	r2, [r7, #12]
 8000cca:	429a      	cmp	r2, r3
 8000ccc:	d8f7      	bhi.n	8000cbe <HAL_Delay+0x26>
  {
  }
}
 8000cce:	bf00      	nop
 8000cd0:	bf00      	nop
 8000cd2:	3710      	adds	r7, #16
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	20000008 	.word	0x20000008

08000cdc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b085      	sub	sp, #20
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	f003 0307 	and.w	r3, r3, #7
 8000cea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cec:	4b0c      	ldr	r3, [pc, #48]	@ (8000d20 <__NVIC_SetPriorityGrouping+0x44>)
 8000cee:	68db      	ldr	r3, [r3, #12]
 8000cf0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cf2:	68ba      	ldr	r2, [r7, #8]
 8000cf4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cf8:	4013      	ands	r3, r2
 8000cfa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d00:	68bb      	ldr	r3, [r7, #8]
 8000d02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d04:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d0e:	4a04      	ldr	r2, [pc, #16]	@ (8000d20 <__NVIC_SetPriorityGrouping+0x44>)
 8000d10:	68bb      	ldr	r3, [r7, #8]
 8000d12:	60d3      	str	r3, [r2, #12]
}
 8000d14:	bf00      	nop
 8000d16:	3714      	adds	r7, #20
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1e:	4770      	bx	lr
 8000d20:	e000ed00 	.word	0xe000ed00

08000d24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d28:	4b04      	ldr	r3, [pc, #16]	@ (8000d3c <__NVIC_GetPriorityGrouping+0x18>)
 8000d2a:	68db      	ldr	r3, [r3, #12]
 8000d2c:	0a1b      	lsrs	r3, r3, #8
 8000d2e:	f003 0307 	and.w	r3, r3, #7
}
 8000d32:	4618      	mov	r0, r3
 8000d34:	46bd      	mov	sp, r7
 8000d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3a:	4770      	bx	lr
 8000d3c:	e000ed00 	.word	0xe000ed00

08000d40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b083      	sub	sp, #12
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	4603      	mov	r3, r0
 8000d48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	db0b      	blt.n	8000d6a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d52:	79fb      	ldrb	r3, [r7, #7]
 8000d54:	f003 021f 	and.w	r2, r3, #31
 8000d58:	4907      	ldr	r1, [pc, #28]	@ (8000d78 <__NVIC_EnableIRQ+0x38>)
 8000d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d5e:	095b      	lsrs	r3, r3, #5
 8000d60:	2001      	movs	r0, #1
 8000d62:	fa00 f202 	lsl.w	r2, r0, r2
 8000d66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d6a:	bf00      	nop
 8000d6c:	370c      	adds	r7, #12
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	e000e100 	.word	0xe000e100

08000d7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b083      	sub	sp, #12
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	4603      	mov	r3, r0
 8000d84:	6039      	str	r1, [r7, #0]
 8000d86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	db0a      	blt.n	8000da6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	b2da      	uxtb	r2, r3
 8000d94:	490c      	ldr	r1, [pc, #48]	@ (8000dc8 <__NVIC_SetPriority+0x4c>)
 8000d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9a:	0112      	lsls	r2, r2, #4
 8000d9c:	b2d2      	uxtb	r2, r2
 8000d9e:	440b      	add	r3, r1
 8000da0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000da4:	e00a      	b.n	8000dbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	b2da      	uxtb	r2, r3
 8000daa:	4908      	ldr	r1, [pc, #32]	@ (8000dcc <__NVIC_SetPriority+0x50>)
 8000dac:	79fb      	ldrb	r3, [r7, #7]
 8000dae:	f003 030f 	and.w	r3, r3, #15
 8000db2:	3b04      	subs	r3, #4
 8000db4:	0112      	lsls	r2, r2, #4
 8000db6:	b2d2      	uxtb	r2, r2
 8000db8:	440b      	add	r3, r1
 8000dba:	761a      	strb	r2, [r3, #24]
}
 8000dbc:	bf00      	nop
 8000dbe:	370c      	adds	r7, #12
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc6:	4770      	bx	lr
 8000dc8:	e000e100 	.word	0xe000e100
 8000dcc:	e000ed00 	.word	0xe000ed00

08000dd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b089      	sub	sp, #36	@ 0x24
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	60f8      	str	r0, [r7, #12]
 8000dd8:	60b9      	str	r1, [r7, #8]
 8000dda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	f003 0307 	and.w	r3, r3, #7
 8000de2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000de4:	69fb      	ldr	r3, [r7, #28]
 8000de6:	f1c3 0307 	rsb	r3, r3, #7
 8000dea:	2b04      	cmp	r3, #4
 8000dec:	bf28      	it	cs
 8000dee:	2304      	movcs	r3, #4
 8000df0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000df2:	69fb      	ldr	r3, [r7, #28]
 8000df4:	3304      	adds	r3, #4
 8000df6:	2b06      	cmp	r3, #6
 8000df8:	d902      	bls.n	8000e00 <NVIC_EncodePriority+0x30>
 8000dfa:	69fb      	ldr	r3, [r7, #28]
 8000dfc:	3b03      	subs	r3, #3
 8000dfe:	e000      	b.n	8000e02 <NVIC_EncodePriority+0x32>
 8000e00:	2300      	movs	r3, #0
 8000e02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e04:	f04f 32ff 	mov.w	r2, #4294967295
 8000e08:	69bb      	ldr	r3, [r7, #24]
 8000e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0e:	43da      	mvns	r2, r3
 8000e10:	68bb      	ldr	r3, [r7, #8]
 8000e12:	401a      	ands	r2, r3
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e18:	f04f 31ff 	mov.w	r1, #4294967295
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e22:	43d9      	mvns	r1, r3
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e28:	4313      	orrs	r3, r2
         );
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	3724      	adds	r7, #36	@ 0x24
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
	...

08000e38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	3b01      	subs	r3, #1
 8000e44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e48:	d301      	bcc.n	8000e4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	e00f      	b.n	8000e6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000e78 <SysTick_Config+0x40>)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	3b01      	subs	r3, #1
 8000e54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e56:	210f      	movs	r1, #15
 8000e58:	f04f 30ff 	mov.w	r0, #4294967295
 8000e5c:	f7ff ff8e 	bl	8000d7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e60:	4b05      	ldr	r3, [pc, #20]	@ (8000e78 <SysTick_Config+0x40>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e66:	4b04      	ldr	r3, [pc, #16]	@ (8000e78 <SysTick_Config+0x40>)
 8000e68:	2207      	movs	r2, #7
 8000e6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e6c:	2300      	movs	r3, #0
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	3708      	adds	r7, #8
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	e000e010 	.word	0xe000e010

08000e7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b082      	sub	sp, #8
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e84:	6878      	ldr	r0, [r7, #4]
 8000e86:	f7ff ff29 	bl	8000cdc <__NVIC_SetPriorityGrouping>
}
 8000e8a:	bf00      	nop
 8000e8c:	3708      	adds	r7, #8
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}

08000e92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e92:	b580      	push	{r7, lr}
 8000e94:	b086      	sub	sp, #24
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	4603      	mov	r3, r0
 8000e9a:	60b9      	str	r1, [r7, #8]
 8000e9c:	607a      	str	r2, [r7, #4]
 8000e9e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ea0:	f7ff ff40 	bl	8000d24 <__NVIC_GetPriorityGrouping>
 8000ea4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ea6:	687a      	ldr	r2, [r7, #4]
 8000ea8:	68b9      	ldr	r1, [r7, #8]
 8000eaa:	6978      	ldr	r0, [r7, #20]
 8000eac:	f7ff ff90 	bl	8000dd0 <NVIC_EncodePriority>
 8000eb0:	4602      	mov	r2, r0
 8000eb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eb6:	4611      	mov	r1, r2
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f7ff ff5f 	bl	8000d7c <__NVIC_SetPriority>
}
 8000ebe:	bf00      	nop
 8000ec0:	3718      	adds	r7, #24
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}

08000ec6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ec6:	b580      	push	{r7, lr}
 8000ec8:	b082      	sub	sp, #8
 8000eca:	af00      	add	r7, sp, #0
 8000ecc:	4603      	mov	r3, r0
 8000ece:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ed0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f7ff ff33 	bl	8000d40 <__NVIC_EnableIRQ>
}
 8000eda:	bf00      	nop
 8000edc:	3708      	adds	r7, #8
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}

08000ee2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ee2:	b580      	push	{r7, lr}
 8000ee4:	b082      	sub	sp, #8
 8000ee6:	af00      	add	r7, sp, #0
 8000ee8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000eea:	6878      	ldr	r0, [r7, #4]
 8000eec:	f7ff ffa4 	bl	8000e38 <SysTick_Config>
 8000ef0:	4603      	mov	r3, r0
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}

08000efa <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000efa:	b480      	push	{r7}
 8000efc:	b085      	sub	sp, #20
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f02:	2300      	movs	r3, #0
 8000f04:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000f0c:	b2db      	uxtb	r3, r3
 8000f0e:	2b02      	cmp	r3, #2
 8000f10:	d005      	beq.n	8000f1e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	2204      	movs	r2, #4
 8000f16:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8000f18:	2301      	movs	r3, #1
 8000f1a:	73fb      	strb	r3, [r7, #15]
 8000f1c:	e037      	b.n	8000f8e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	f022 020e 	bic.w	r2, r2, #14
 8000f2c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f32:	681a      	ldr	r2, [r3, #0]
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f38:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8000f3c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	681a      	ldr	r2, [r3, #0]
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f022 0201 	bic.w	r2, r2, #1
 8000f4c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f52:	f003 021f 	and.w	r2, r3, #31
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f5a:	2101      	movs	r1, #1
 8000f5c:	fa01 f202 	lsl.w	r2, r1, r2
 8000f60:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f66:	687a      	ldr	r2, [r7, #4]
 8000f68:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8000f6a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d00c      	beq.n	8000f8e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000f7e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8000f82:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f88:	687a      	ldr	r2, [r7, #4]
 8000f8a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8000f8c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	2201      	movs	r2, #1
 8000f92:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	2200      	movs	r2, #0
 8000f9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8000f9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3714      	adds	r7, #20
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr

08000fac <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000fbe:	b2db      	uxtb	r3, r3
 8000fc0:	2b02      	cmp	r3, #2
 8000fc2:	d00d      	beq.n	8000fe0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2204      	movs	r2, #4
 8000fc8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	2201      	movs	r2, #1
 8000fce:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	73fb      	strb	r3, [r7, #15]
 8000fde:	e047      	b.n	8001070 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f022 020e 	bic.w	r2, r2, #14
 8000fee:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	681a      	ldr	r2, [r3, #0]
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f022 0201 	bic.w	r2, r2, #1
 8000ffe:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800100a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800100e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001014:	f003 021f 	and.w	r2, r3, #31
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800101c:	2101      	movs	r1, #1
 800101e:	fa01 f202 	lsl.w	r2, r1, r2
 8001022:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001028:	687a      	ldr	r2, [r7, #4]
 800102a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800102c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001032:	2b00      	cmp	r3, #0
 8001034:	d00c      	beq.n	8001050 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800103a:	681a      	ldr	r2, [r3, #0]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001040:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001044:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800104a:	687a      	ldr	r2, [r7, #4]
 800104c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800104e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2201      	movs	r2, #1
 8001054:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2200      	movs	r2, #0
 800105c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001064:	2b00      	cmp	r3, #0
 8001066:	d003      	beq.n	8001070 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800106c:	6878      	ldr	r0, [r7, #4]
 800106e:	4798      	blx	r3
    }
  }
  return status;
 8001070:	7bfb      	ldrb	r3, [r7, #15]
}
 8001072:	4618      	mov	r0, r3
 8001074:	3710      	adds	r7, #16
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
	...

0800107c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800107c:	b480      	push	{r7}
 800107e:	b087      	sub	sp, #28
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
 8001084:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001086:	2300      	movs	r3, #0
 8001088:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800108a:	e15a      	b.n	8001342 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	681a      	ldr	r2, [r3, #0]
 8001090:	2101      	movs	r1, #1
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	fa01 f303 	lsl.w	r3, r1, r3
 8001098:	4013      	ands	r3, r2
 800109a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	f000 814c 	beq.w	800133c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	f003 0303 	and.w	r3, r3, #3
 80010ac:	2b01      	cmp	r3, #1
 80010ae:	d005      	beq.n	80010bc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80010b8:	2b02      	cmp	r3, #2
 80010ba:	d130      	bne.n	800111e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	689b      	ldr	r3, [r3, #8]
 80010c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	005b      	lsls	r3, r3, #1
 80010c6:	2203      	movs	r2, #3
 80010c8:	fa02 f303 	lsl.w	r3, r2, r3
 80010cc:	43db      	mvns	r3, r3
 80010ce:	693a      	ldr	r2, [r7, #16]
 80010d0:	4013      	ands	r3, r2
 80010d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	68da      	ldr	r2, [r3, #12]
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	005b      	lsls	r3, r3, #1
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	693a      	ldr	r2, [r7, #16]
 80010e2:	4313      	orrs	r3, r2
 80010e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	693a      	ldr	r2, [r7, #16]
 80010ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80010f2:	2201      	movs	r2, #1
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	fa02 f303 	lsl.w	r3, r2, r3
 80010fa:	43db      	mvns	r3, r3
 80010fc:	693a      	ldr	r2, [r7, #16]
 80010fe:	4013      	ands	r3, r2
 8001100:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	091b      	lsrs	r3, r3, #4
 8001108:	f003 0201 	and.w	r2, r3, #1
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	fa02 f303 	lsl.w	r3, r2, r3
 8001112:	693a      	ldr	r2, [r7, #16]
 8001114:	4313      	orrs	r3, r2
 8001116:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	693a      	ldr	r2, [r7, #16]
 800111c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f003 0303 	and.w	r3, r3, #3
 8001126:	2b03      	cmp	r3, #3
 8001128:	d017      	beq.n	800115a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	68db      	ldr	r3, [r3, #12]
 800112e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	005b      	lsls	r3, r3, #1
 8001134:	2203      	movs	r2, #3
 8001136:	fa02 f303 	lsl.w	r3, r2, r3
 800113a:	43db      	mvns	r3, r3
 800113c:	693a      	ldr	r2, [r7, #16]
 800113e:	4013      	ands	r3, r2
 8001140:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	689a      	ldr	r2, [r3, #8]
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	005b      	lsls	r3, r3, #1
 800114a:	fa02 f303 	lsl.w	r3, r2, r3
 800114e:	693a      	ldr	r2, [r7, #16]
 8001150:	4313      	orrs	r3, r2
 8001152:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	693a      	ldr	r2, [r7, #16]
 8001158:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	f003 0303 	and.w	r3, r3, #3
 8001162:	2b02      	cmp	r3, #2
 8001164:	d123      	bne.n	80011ae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	08da      	lsrs	r2, r3, #3
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	3208      	adds	r2, #8
 800116e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001172:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	f003 0307 	and.w	r3, r3, #7
 800117a:	009b      	lsls	r3, r3, #2
 800117c:	220f      	movs	r2, #15
 800117e:	fa02 f303 	lsl.w	r3, r2, r3
 8001182:	43db      	mvns	r3, r3
 8001184:	693a      	ldr	r2, [r7, #16]
 8001186:	4013      	ands	r3, r2
 8001188:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	691a      	ldr	r2, [r3, #16]
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	f003 0307 	and.w	r3, r3, #7
 8001194:	009b      	lsls	r3, r3, #2
 8001196:	fa02 f303 	lsl.w	r3, r2, r3
 800119a:	693a      	ldr	r2, [r7, #16]
 800119c:	4313      	orrs	r3, r2
 800119e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	08da      	lsrs	r2, r3, #3
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	3208      	adds	r2, #8
 80011a8:	6939      	ldr	r1, [r7, #16]
 80011aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	005b      	lsls	r3, r3, #1
 80011b8:	2203      	movs	r2, #3
 80011ba:	fa02 f303 	lsl.w	r3, r2, r3
 80011be:	43db      	mvns	r3, r3
 80011c0:	693a      	ldr	r2, [r7, #16]
 80011c2:	4013      	ands	r3, r2
 80011c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	f003 0203 	and.w	r2, r3, #3
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	fa02 f303 	lsl.w	r3, r2, r3
 80011d6:	693a      	ldr	r2, [r7, #16]
 80011d8:	4313      	orrs	r3, r2
 80011da:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	693a      	ldr	r2, [r7, #16]
 80011e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	f000 80a6 	beq.w	800133c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011f0:	4b5b      	ldr	r3, [pc, #364]	@ (8001360 <HAL_GPIO_Init+0x2e4>)
 80011f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011f4:	4a5a      	ldr	r2, [pc, #360]	@ (8001360 <HAL_GPIO_Init+0x2e4>)
 80011f6:	f043 0301 	orr.w	r3, r3, #1
 80011fa:	6613      	str	r3, [r2, #96]	@ 0x60
 80011fc:	4b58      	ldr	r3, [pc, #352]	@ (8001360 <HAL_GPIO_Init+0x2e4>)
 80011fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001200:	f003 0301 	and.w	r3, r3, #1
 8001204:	60bb      	str	r3, [r7, #8]
 8001206:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001208:	4a56      	ldr	r2, [pc, #344]	@ (8001364 <HAL_GPIO_Init+0x2e8>)
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	089b      	lsrs	r3, r3, #2
 800120e:	3302      	adds	r3, #2
 8001210:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001214:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001216:	697b      	ldr	r3, [r7, #20]
 8001218:	f003 0303 	and.w	r3, r3, #3
 800121c:	009b      	lsls	r3, r3, #2
 800121e:	220f      	movs	r2, #15
 8001220:	fa02 f303 	lsl.w	r3, r2, r3
 8001224:	43db      	mvns	r3, r3
 8001226:	693a      	ldr	r2, [r7, #16]
 8001228:	4013      	ands	r3, r2
 800122a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001232:	d01f      	beq.n	8001274 <HAL_GPIO_Init+0x1f8>
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	4a4c      	ldr	r2, [pc, #304]	@ (8001368 <HAL_GPIO_Init+0x2ec>)
 8001238:	4293      	cmp	r3, r2
 800123a:	d019      	beq.n	8001270 <HAL_GPIO_Init+0x1f4>
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	4a4b      	ldr	r2, [pc, #300]	@ (800136c <HAL_GPIO_Init+0x2f0>)
 8001240:	4293      	cmp	r3, r2
 8001242:	d013      	beq.n	800126c <HAL_GPIO_Init+0x1f0>
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	4a4a      	ldr	r2, [pc, #296]	@ (8001370 <HAL_GPIO_Init+0x2f4>)
 8001248:	4293      	cmp	r3, r2
 800124a:	d00d      	beq.n	8001268 <HAL_GPIO_Init+0x1ec>
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	4a49      	ldr	r2, [pc, #292]	@ (8001374 <HAL_GPIO_Init+0x2f8>)
 8001250:	4293      	cmp	r3, r2
 8001252:	d007      	beq.n	8001264 <HAL_GPIO_Init+0x1e8>
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	4a48      	ldr	r2, [pc, #288]	@ (8001378 <HAL_GPIO_Init+0x2fc>)
 8001258:	4293      	cmp	r3, r2
 800125a:	d101      	bne.n	8001260 <HAL_GPIO_Init+0x1e4>
 800125c:	2305      	movs	r3, #5
 800125e:	e00a      	b.n	8001276 <HAL_GPIO_Init+0x1fa>
 8001260:	2306      	movs	r3, #6
 8001262:	e008      	b.n	8001276 <HAL_GPIO_Init+0x1fa>
 8001264:	2304      	movs	r3, #4
 8001266:	e006      	b.n	8001276 <HAL_GPIO_Init+0x1fa>
 8001268:	2303      	movs	r3, #3
 800126a:	e004      	b.n	8001276 <HAL_GPIO_Init+0x1fa>
 800126c:	2302      	movs	r3, #2
 800126e:	e002      	b.n	8001276 <HAL_GPIO_Init+0x1fa>
 8001270:	2301      	movs	r3, #1
 8001272:	e000      	b.n	8001276 <HAL_GPIO_Init+0x1fa>
 8001274:	2300      	movs	r3, #0
 8001276:	697a      	ldr	r2, [r7, #20]
 8001278:	f002 0203 	and.w	r2, r2, #3
 800127c:	0092      	lsls	r2, r2, #2
 800127e:	4093      	lsls	r3, r2
 8001280:	693a      	ldr	r2, [r7, #16]
 8001282:	4313      	orrs	r3, r2
 8001284:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001286:	4937      	ldr	r1, [pc, #220]	@ (8001364 <HAL_GPIO_Init+0x2e8>)
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	089b      	lsrs	r3, r3, #2
 800128c:	3302      	adds	r3, #2
 800128e:	693a      	ldr	r2, [r7, #16]
 8001290:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001294:	4b39      	ldr	r3, [pc, #228]	@ (800137c <HAL_GPIO_Init+0x300>)
 8001296:	689b      	ldr	r3, [r3, #8]
 8001298:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	43db      	mvns	r3, r3
 800129e:	693a      	ldr	r2, [r7, #16]
 80012a0:	4013      	ands	r3, r2
 80012a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d003      	beq.n	80012b8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80012b0:	693a      	ldr	r2, [r7, #16]
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	4313      	orrs	r3, r2
 80012b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80012b8:	4a30      	ldr	r2, [pc, #192]	@ (800137c <HAL_GPIO_Init+0x300>)
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80012be:	4b2f      	ldr	r3, [pc, #188]	@ (800137c <HAL_GPIO_Init+0x300>)
 80012c0:	68db      	ldr	r3, [r3, #12]
 80012c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	43db      	mvns	r3, r3
 80012c8:	693a      	ldr	r2, [r7, #16]
 80012ca:	4013      	ands	r3, r2
 80012cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d003      	beq.n	80012e2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80012da:	693a      	ldr	r2, [r7, #16]
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	4313      	orrs	r3, r2
 80012e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80012e2:	4a26      	ldr	r2, [pc, #152]	@ (800137c <HAL_GPIO_Init+0x300>)
 80012e4:	693b      	ldr	r3, [r7, #16]
 80012e6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80012e8:	4b24      	ldr	r3, [pc, #144]	@ (800137c <HAL_GPIO_Init+0x300>)
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	43db      	mvns	r3, r3
 80012f2:	693a      	ldr	r2, [r7, #16]
 80012f4:	4013      	ands	r3, r2
 80012f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001300:	2b00      	cmp	r3, #0
 8001302:	d003      	beq.n	800130c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001304:	693a      	ldr	r2, [r7, #16]
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	4313      	orrs	r3, r2
 800130a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800130c:	4a1b      	ldr	r2, [pc, #108]	@ (800137c <HAL_GPIO_Init+0x300>)
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001312:	4b1a      	ldr	r3, [pc, #104]	@ (800137c <HAL_GPIO_Init+0x300>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	43db      	mvns	r3, r3
 800131c:	693a      	ldr	r2, [r7, #16]
 800131e:	4013      	ands	r3, r2
 8001320:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800132a:	2b00      	cmp	r3, #0
 800132c:	d003      	beq.n	8001336 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800132e:	693a      	ldr	r2, [r7, #16]
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	4313      	orrs	r3, r2
 8001334:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001336:	4a11      	ldr	r2, [pc, #68]	@ (800137c <HAL_GPIO_Init+0x300>)
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	3301      	adds	r3, #1
 8001340:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	fa22 f303 	lsr.w	r3, r2, r3
 800134c:	2b00      	cmp	r3, #0
 800134e:	f47f ae9d 	bne.w	800108c <HAL_GPIO_Init+0x10>
  }
}
 8001352:	bf00      	nop
 8001354:	bf00      	nop
 8001356:	371c      	adds	r7, #28
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr
 8001360:	40021000 	.word	0x40021000
 8001364:	40010000 	.word	0x40010000
 8001368:	48000400 	.word	0x48000400
 800136c:	48000800 	.word	0x48000800
 8001370:	48000c00 	.word	0x48000c00
 8001374:	48001000 	.word	0x48001000
 8001378:	48001400 	.word	0x48001400
 800137c:	40010400 	.word	0x40010400

08001380 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
 8001388:	460b      	mov	r3, r1
 800138a:	807b      	strh	r3, [r7, #2]
 800138c:	4613      	mov	r3, r2
 800138e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001390:	787b      	ldrb	r3, [r7, #1]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d003      	beq.n	800139e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001396:	887a      	ldrh	r2, [r7, #2]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800139c:	e002      	b.n	80013a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800139e:	887a      	ldrh	r2, [r7, #2]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80013a4:	bf00      	nop
 80013a6:	370c      	adds	r7, #12
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr

080013b0 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b085      	sub	sp, #20
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	460b      	mov	r3, r1
 80013ba:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	695b      	ldr	r3, [r3, #20]
 80013c0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80013c2:	887a      	ldrh	r2, [r7, #2]
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	4013      	ands	r3, r2
 80013c8:	041a      	lsls	r2, r3, #16
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	43d9      	mvns	r1, r3
 80013ce:	887b      	ldrh	r3, [r7, #2]
 80013d0:	400b      	ands	r3, r1
 80013d2:	431a      	orrs	r2, r3
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	619a      	str	r2, [r3, #24]
}
 80013d8:	bf00      	nop
 80013da:	3714      	adds	r7, #20
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr

080013e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	4603      	mov	r3, r0
 80013ec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80013ee:	4b08      	ldr	r3, [pc, #32]	@ (8001410 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80013f0:	695a      	ldr	r2, [r3, #20]
 80013f2:	88fb      	ldrh	r3, [r7, #6]
 80013f4:	4013      	ands	r3, r2
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d006      	beq.n	8001408 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80013fa:	4a05      	ldr	r2, [pc, #20]	@ (8001410 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80013fc:	88fb      	ldrh	r3, [r7, #6]
 80013fe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001400:	88fb      	ldrh	r3, [r7, #6]
 8001402:	4618      	mov	r0, r3
 8001404:	f000 f806 	bl	8001414 <HAL_GPIO_EXTI_Callback>
  }
}
 8001408:	bf00      	nop
 800140a:	3708      	adds	r7, #8
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	40010400 	.word	0x40010400

08001414 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	4603      	mov	r3, r0
 800141c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800141e:	bf00      	nop
 8001420:	370c      	adds	r7, #12
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
	...

0800142c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800142c:	b480      	push	{r7}
 800142e:	b085      	sub	sp, #20
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d141      	bne.n	80014be <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800143a:	4b4b      	ldr	r3, [pc, #300]	@ (8001568 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001442:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001446:	d131      	bne.n	80014ac <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001448:	4b47      	ldr	r3, [pc, #284]	@ (8001568 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800144a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800144e:	4a46      	ldr	r2, [pc, #280]	@ (8001568 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001450:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001454:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001458:	4b43      	ldr	r3, [pc, #268]	@ (8001568 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001460:	4a41      	ldr	r2, [pc, #260]	@ (8001568 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001462:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001466:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001468:	4b40      	ldr	r3, [pc, #256]	@ (800156c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2232      	movs	r2, #50	@ 0x32
 800146e:	fb02 f303 	mul.w	r3, r2, r3
 8001472:	4a3f      	ldr	r2, [pc, #252]	@ (8001570 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001474:	fba2 2303 	umull	r2, r3, r2, r3
 8001478:	0c9b      	lsrs	r3, r3, #18
 800147a:	3301      	adds	r3, #1
 800147c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800147e:	e002      	b.n	8001486 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	3b01      	subs	r3, #1
 8001484:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001486:	4b38      	ldr	r3, [pc, #224]	@ (8001568 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001488:	695b      	ldr	r3, [r3, #20]
 800148a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800148e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001492:	d102      	bne.n	800149a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d1f2      	bne.n	8001480 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800149a:	4b33      	ldr	r3, [pc, #204]	@ (8001568 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800149c:	695b      	ldr	r3, [r3, #20]
 800149e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014a6:	d158      	bne.n	800155a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80014a8:	2303      	movs	r3, #3
 80014aa:	e057      	b.n	800155c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80014ac:	4b2e      	ldr	r3, [pc, #184]	@ (8001568 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80014b2:	4a2d      	ldr	r2, [pc, #180]	@ (8001568 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80014b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80014bc:	e04d      	b.n	800155a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80014c4:	d141      	bne.n	800154a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80014c6:	4b28      	ldr	r3, [pc, #160]	@ (8001568 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80014ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014d2:	d131      	bne.n	8001538 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80014d4:	4b24      	ldr	r3, [pc, #144]	@ (8001568 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80014da:	4a23      	ldr	r2, [pc, #140]	@ (8001568 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014e0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80014e4:	4b20      	ldr	r3, [pc, #128]	@ (8001568 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80014ec:	4a1e      	ldr	r2, [pc, #120]	@ (8001568 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80014f2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80014f4:	4b1d      	ldr	r3, [pc, #116]	@ (800156c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	2232      	movs	r2, #50	@ 0x32
 80014fa:	fb02 f303 	mul.w	r3, r2, r3
 80014fe:	4a1c      	ldr	r2, [pc, #112]	@ (8001570 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001500:	fba2 2303 	umull	r2, r3, r2, r3
 8001504:	0c9b      	lsrs	r3, r3, #18
 8001506:	3301      	adds	r3, #1
 8001508:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800150a:	e002      	b.n	8001512 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	3b01      	subs	r3, #1
 8001510:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001512:	4b15      	ldr	r3, [pc, #84]	@ (8001568 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001514:	695b      	ldr	r3, [r3, #20]
 8001516:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800151a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800151e:	d102      	bne.n	8001526 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d1f2      	bne.n	800150c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001526:	4b10      	ldr	r3, [pc, #64]	@ (8001568 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001528:	695b      	ldr	r3, [r3, #20]
 800152a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800152e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001532:	d112      	bne.n	800155a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001534:	2303      	movs	r3, #3
 8001536:	e011      	b.n	800155c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001538:	4b0b      	ldr	r3, [pc, #44]	@ (8001568 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800153a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800153e:	4a0a      	ldr	r2, [pc, #40]	@ (8001568 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001540:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001544:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001548:	e007      	b.n	800155a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800154a:	4b07      	ldr	r3, [pc, #28]	@ (8001568 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001552:	4a05      	ldr	r2, [pc, #20]	@ (8001568 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001554:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001558:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800155a:	2300      	movs	r3, #0
}
 800155c:	4618      	mov	r0, r3
 800155e:	3714      	adds	r7, #20
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr
 8001568:	40007000 	.word	0x40007000
 800156c:	20000000 	.word	0x20000000
 8001570:	431bde83 	.word	0x431bde83

08001574 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001578:	4b05      	ldr	r3, [pc, #20]	@ (8001590 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	4a04      	ldr	r2, [pc, #16]	@ (8001590 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800157e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001582:	6093      	str	r3, [r2, #8]
}
 8001584:	bf00      	nop
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	40007000 	.word	0x40007000

08001594 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b088      	sub	sp, #32
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d101      	bne.n	80015a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	e2fe      	b.n	8001ba4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f003 0301 	and.w	r3, r3, #1
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d075      	beq.n	800169e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015b2:	4b97      	ldr	r3, [pc, #604]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	f003 030c 	and.w	r3, r3, #12
 80015ba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015bc:	4b94      	ldr	r3, [pc, #592]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 80015be:	68db      	ldr	r3, [r3, #12]
 80015c0:	f003 0303 	and.w	r3, r3, #3
 80015c4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80015c6:	69bb      	ldr	r3, [r7, #24]
 80015c8:	2b0c      	cmp	r3, #12
 80015ca:	d102      	bne.n	80015d2 <HAL_RCC_OscConfig+0x3e>
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	2b03      	cmp	r3, #3
 80015d0:	d002      	beq.n	80015d8 <HAL_RCC_OscConfig+0x44>
 80015d2:	69bb      	ldr	r3, [r7, #24]
 80015d4:	2b08      	cmp	r3, #8
 80015d6:	d10b      	bne.n	80015f0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015d8:	4b8d      	ldr	r3, [pc, #564]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d05b      	beq.n	800169c <HAL_RCC_OscConfig+0x108>
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d157      	bne.n	800169c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80015ec:	2301      	movs	r3, #1
 80015ee:	e2d9      	b.n	8001ba4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015f8:	d106      	bne.n	8001608 <HAL_RCC_OscConfig+0x74>
 80015fa:	4b85      	ldr	r3, [pc, #532]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4a84      	ldr	r2, [pc, #528]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 8001600:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001604:	6013      	str	r3, [r2, #0]
 8001606:	e01d      	b.n	8001644 <HAL_RCC_OscConfig+0xb0>
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001610:	d10c      	bne.n	800162c <HAL_RCC_OscConfig+0x98>
 8001612:	4b7f      	ldr	r3, [pc, #508]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a7e      	ldr	r2, [pc, #504]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 8001618:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800161c:	6013      	str	r3, [r2, #0]
 800161e:	4b7c      	ldr	r3, [pc, #496]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4a7b      	ldr	r2, [pc, #492]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 8001624:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001628:	6013      	str	r3, [r2, #0]
 800162a:	e00b      	b.n	8001644 <HAL_RCC_OscConfig+0xb0>
 800162c:	4b78      	ldr	r3, [pc, #480]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a77      	ldr	r2, [pc, #476]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 8001632:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001636:	6013      	str	r3, [r2, #0]
 8001638:	4b75      	ldr	r3, [pc, #468]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a74      	ldr	r2, [pc, #464]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 800163e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001642:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d013      	beq.n	8001674 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800164c:	f7ff fb18 	bl	8000c80 <HAL_GetTick>
 8001650:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001652:	e008      	b.n	8001666 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001654:	f7ff fb14 	bl	8000c80 <HAL_GetTick>
 8001658:	4602      	mov	r2, r0
 800165a:	693b      	ldr	r3, [r7, #16]
 800165c:	1ad3      	subs	r3, r2, r3
 800165e:	2b64      	cmp	r3, #100	@ 0x64
 8001660:	d901      	bls.n	8001666 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001662:	2303      	movs	r3, #3
 8001664:	e29e      	b.n	8001ba4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001666:	4b6a      	ldr	r3, [pc, #424]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800166e:	2b00      	cmp	r3, #0
 8001670:	d0f0      	beq.n	8001654 <HAL_RCC_OscConfig+0xc0>
 8001672:	e014      	b.n	800169e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001674:	f7ff fb04 	bl	8000c80 <HAL_GetTick>
 8001678:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800167a:	e008      	b.n	800168e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800167c:	f7ff fb00 	bl	8000c80 <HAL_GetTick>
 8001680:	4602      	mov	r2, r0
 8001682:	693b      	ldr	r3, [r7, #16]
 8001684:	1ad3      	subs	r3, r2, r3
 8001686:	2b64      	cmp	r3, #100	@ 0x64
 8001688:	d901      	bls.n	800168e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800168a:	2303      	movs	r3, #3
 800168c:	e28a      	b.n	8001ba4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800168e:	4b60      	ldr	r3, [pc, #384]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001696:	2b00      	cmp	r3, #0
 8001698:	d1f0      	bne.n	800167c <HAL_RCC_OscConfig+0xe8>
 800169a:	e000      	b.n	800169e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800169c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f003 0302 	and.w	r3, r3, #2
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d075      	beq.n	8001796 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016aa:	4b59      	ldr	r3, [pc, #356]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	f003 030c 	and.w	r3, r3, #12
 80016b2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80016b4:	4b56      	ldr	r3, [pc, #344]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 80016b6:	68db      	ldr	r3, [r3, #12]
 80016b8:	f003 0303 	and.w	r3, r3, #3
 80016bc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80016be:	69bb      	ldr	r3, [r7, #24]
 80016c0:	2b0c      	cmp	r3, #12
 80016c2:	d102      	bne.n	80016ca <HAL_RCC_OscConfig+0x136>
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	2b02      	cmp	r3, #2
 80016c8:	d002      	beq.n	80016d0 <HAL_RCC_OscConfig+0x13c>
 80016ca:	69bb      	ldr	r3, [r7, #24]
 80016cc:	2b04      	cmp	r3, #4
 80016ce:	d11f      	bne.n	8001710 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016d0:	4b4f      	ldr	r3, [pc, #316]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d005      	beq.n	80016e8 <HAL_RCC_OscConfig+0x154>
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	68db      	ldr	r3, [r3, #12]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d101      	bne.n	80016e8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80016e4:	2301      	movs	r3, #1
 80016e6:	e25d      	b.n	8001ba4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016e8:	4b49      	ldr	r3, [pc, #292]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	691b      	ldr	r3, [r3, #16]
 80016f4:	061b      	lsls	r3, r3, #24
 80016f6:	4946      	ldr	r1, [pc, #280]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 80016f8:	4313      	orrs	r3, r2
 80016fa:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80016fc:	4b45      	ldr	r3, [pc, #276]	@ (8001814 <HAL_RCC_OscConfig+0x280>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4618      	mov	r0, r3
 8001702:	f7ff fa71 	bl	8000be8 <HAL_InitTick>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d043      	beq.n	8001794 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800170c:	2301      	movs	r3, #1
 800170e:	e249      	b.n	8001ba4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	68db      	ldr	r3, [r3, #12]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d023      	beq.n	8001760 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001718:	4b3d      	ldr	r3, [pc, #244]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a3c      	ldr	r2, [pc, #240]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 800171e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001722:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001724:	f7ff faac 	bl	8000c80 <HAL_GetTick>
 8001728:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800172a:	e008      	b.n	800173e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800172c:	f7ff faa8 	bl	8000c80 <HAL_GetTick>
 8001730:	4602      	mov	r2, r0
 8001732:	693b      	ldr	r3, [r7, #16]
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	2b02      	cmp	r3, #2
 8001738:	d901      	bls.n	800173e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800173a:	2303      	movs	r3, #3
 800173c:	e232      	b.n	8001ba4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800173e:	4b34      	ldr	r3, [pc, #208]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001746:	2b00      	cmp	r3, #0
 8001748:	d0f0      	beq.n	800172c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800174a:	4b31      	ldr	r3, [pc, #196]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	691b      	ldr	r3, [r3, #16]
 8001756:	061b      	lsls	r3, r3, #24
 8001758:	492d      	ldr	r1, [pc, #180]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 800175a:	4313      	orrs	r3, r2
 800175c:	604b      	str	r3, [r1, #4]
 800175e:	e01a      	b.n	8001796 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001760:	4b2b      	ldr	r3, [pc, #172]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a2a      	ldr	r2, [pc, #168]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 8001766:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800176a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800176c:	f7ff fa88 	bl	8000c80 <HAL_GetTick>
 8001770:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001772:	e008      	b.n	8001786 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001774:	f7ff fa84 	bl	8000c80 <HAL_GetTick>
 8001778:	4602      	mov	r2, r0
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	2b02      	cmp	r3, #2
 8001780:	d901      	bls.n	8001786 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001782:	2303      	movs	r3, #3
 8001784:	e20e      	b.n	8001ba4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001786:	4b22      	ldr	r3, [pc, #136]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800178e:	2b00      	cmp	r3, #0
 8001790:	d1f0      	bne.n	8001774 <HAL_RCC_OscConfig+0x1e0>
 8001792:	e000      	b.n	8001796 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001794:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f003 0308 	and.w	r3, r3, #8
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d041      	beq.n	8001826 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	695b      	ldr	r3, [r3, #20]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d01c      	beq.n	80017e4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017aa:	4b19      	ldr	r3, [pc, #100]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 80017ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017b0:	4a17      	ldr	r2, [pc, #92]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 80017b2:	f043 0301 	orr.w	r3, r3, #1
 80017b6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017ba:	f7ff fa61 	bl	8000c80 <HAL_GetTick>
 80017be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80017c0:	e008      	b.n	80017d4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017c2:	f7ff fa5d 	bl	8000c80 <HAL_GetTick>
 80017c6:	4602      	mov	r2, r0
 80017c8:	693b      	ldr	r3, [r7, #16]
 80017ca:	1ad3      	subs	r3, r2, r3
 80017cc:	2b02      	cmp	r3, #2
 80017ce:	d901      	bls.n	80017d4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80017d0:	2303      	movs	r3, #3
 80017d2:	e1e7      	b.n	8001ba4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80017d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 80017d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017da:	f003 0302 	and.w	r3, r3, #2
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d0ef      	beq.n	80017c2 <HAL_RCC_OscConfig+0x22e>
 80017e2:	e020      	b.n	8001826 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017e4:	4b0a      	ldr	r3, [pc, #40]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 80017e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017ea:	4a09      	ldr	r2, [pc, #36]	@ (8001810 <HAL_RCC_OscConfig+0x27c>)
 80017ec:	f023 0301 	bic.w	r3, r3, #1
 80017f0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017f4:	f7ff fa44 	bl	8000c80 <HAL_GetTick>
 80017f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80017fa:	e00d      	b.n	8001818 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017fc:	f7ff fa40 	bl	8000c80 <HAL_GetTick>
 8001800:	4602      	mov	r2, r0
 8001802:	693b      	ldr	r3, [r7, #16]
 8001804:	1ad3      	subs	r3, r2, r3
 8001806:	2b02      	cmp	r3, #2
 8001808:	d906      	bls.n	8001818 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800180a:	2303      	movs	r3, #3
 800180c:	e1ca      	b.n	8001ba4 <HAL_RCC_OscConfig+0x610>
 800180e:	bf00      	nop
 8001810:	40021000 	.word	0x40021000
 8001814:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001818:	4b8c      	ldr	r3, [pc, #560]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 800181a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800181e:	f003 0302 	and.w	r3, r3, #2
 8001822:	2b00      	cmp	r3, #0
 8001824:	d1ea      	bne.n	80017fc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f003 0304 	and.w	r3, r3, #4
 800182e:	2b00      	cmp	r3, #0
 8001830:	f000 80a6 	beq.w	8001980 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001834:	2300      	movs	r3, #0
 8001836:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001838:	4b84      	ldr	r3, [pc, #528]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 800183a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800183c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001840:	2b00      	cmp	r3, #0
 8001842:	d101      	bne.n	8001848 <HAL_RCC_OscConfig+0x2b4>
 8001844:	2301      	movs	r3, #1
 8001846:	e000      	b.n	800184a <HAL_RCC_OscConfig+0x2b6>
 8001848:	2300      	movs	r3, #0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d00d      	beq.n	800186a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800184e:	4b7f      	ldr	r3, [pc, #508]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 8001850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001852:	4a7e      	ldr	r2, [pc, #504]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 8001854:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001858:	6593      	str	r3, [r2, #88]	@ 0x58
 800185a:	4b7c      	ldr	r3, [pc, #496]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 800185c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800185e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001862:	60fb      	str	r3, [r7, #12]
 8001864:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001866:	2301      	movs	r3, #1
 8001868:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800186a:	4b79      	ldr	r3, [pc, #484]	@ (8001a50 <HAL_RCC_OscConfig+0x4bc>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001872:	2b00      	cmp	r3, #0
 8001874:	d118      	bne.n	80018a8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001876:	4b76      	ldr	r3, [pc, #472]	@ (8001a50 <HAL_RCC_OscConfig+0x4bc>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4a75      	ldr	r2, [pc, #468]	@ (8001a50 <HAL_RCC_OscConfig+0x4bc>)
 800187c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001880:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001882:	f7ff f9fd 	bl	8000c80 <HAL_GetTick>
 8001886:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001888:	e008      	b.n	800189c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800188a:	f7ff f9f9 	bl	8000c80 <HAL_GetTick>
 800188e:	4602      	mov	r2, r0
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	1ad3      	subs	r3, r2, r3
 8001894:	2b02      	cmp	r3, #2
 8001896:	d901      	bls.n	800189c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001898:	2303      	movs	r3, #3
 800189a:	e183      	b.n	8001ba4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800189c:	4b6c      	ldr	r3, [pc, #432]	@ (8001a50 <HAL_RCC_OscConfig+0x4bc>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d0f0      	beq.n	800188a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	2b01      	cmp	r3, #1
 80018ae:	d108      	bne.n	80018c2 <HAL_RCC_OscConfig+0x32e>
 80018b0:	4b66      	ldr	r3, [pc, #408]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 80018b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018b6:	4a65      	ldr	r2, [pc, #404]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 80018b8:	f043 0301 	orr.w	r3, r3, #1
 80018bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80018c0:	e024      	b.n	800190c <HAL_RCC_OscConfig+0x378>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	2b05      	cmp	r3, #5
 80018c8:	d110      	bne.n	80018ec <HAL_RCC_OscConfig+0x358>
 80018ca:	4b60      	ldr	r3, [pc, #384]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 80018cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018d0:	4a5e      	ldr	r2, [pc, #376]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 80018d2:	f043 0304 	orr.w	r3, r3, #4
 80018d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80018da:	4b5c      	ldr	r3, [pc, #368]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 80018dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018e0:	4a5a      	ldr	r2, [pc, #360]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 80018e2:	f043 0301 	orr.w	r3, r3, #1
 80018e6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80018ea:	e00f      	b.n	800190c <HAL_RCC_OscConfig+0x378>
 80018ec:	4b57      	ldr	r3, [pc, #348]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 80018ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018f2:	4a56      	ldr	r2, [pc, #344]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 80018f4:	f023 0301 	bic.w	r3, r3, #1
 80018f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80018fc:	4b53      	ldr	r3, [pc, #332]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 80018fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001902:	4a52      	ldr	r2, [pc, #328]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 8001904:	f023 0304 	bic.w	r3, r3, #4
 8001908:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d016      	beq.n	8001942 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001914:	f7ff f9b4 	bl	8000c80 <HAL_GetTick>
 8001918:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800191a:	e00a      	b.n	8001932 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800191c:	f7ff f9b0 	bl	8000c80 <HAL_GetTick>
 8001920:	4602      	mov	r2, r0
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	f241 3288 	movw	r2, #5000	@ 0x1388
 800192a:	4293      	cmp	r3, r2
 800192c:	d901      	bls.n	8001932 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e138      	b.n	8001ba4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001932:	4b46      	ldr	r3, [pc, #280]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 8001934:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001938:	f003 0302 	and.w	r3, r3, #2
 800193c:	2b00      	cmp	r3, #0
 800193e:	d0ed      	beq.n	800191c <HAL_RCC_OscConfig+0x388>
 8001940:	e015      	b.n	800196e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001942:	f7ff f99d 	bl	8000c80 <HAL_GetTick>
 8001946:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001948:	e00a      	b.n	8001960 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800194a:	f7ff f999 	bl	8000c80 <HAL_GetTick>
 800194e:	4602      	mov	r2, r0
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001958:	4293      	cmp	r3, r2
 800195a:	d901      	bls.n	8001960 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800195c:	2303      	movs	r3, #3
 800195e:	e121      	b.n	8001ba4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001960:	4b3a      	ldr	r3, [pc, #232]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 8001962:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001966:	f003 0302 	and.w	r3, r3, #2
 800196a:	2b00      	cmp	r3, #0
 800196c:	d1ed      	bne.n	800194a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800196e:	7ffb      	ldrb	r3, [r7, #31]
 8001970:	2b01      	cmp	r3, #1
 8001972:	d105      	bne.n	8001980 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001974:	4b35      	ldr	r3, [pc, #212]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 8001976:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001978:	4a34      	ldr	r2, [pc, #208]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 800197a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800197e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f003 0320 	and.w	r3, r3, #32
 8001988:	2b00      	cmp	r3, #0
 800198a:	d03c      	beq.n	8001a06 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	699b      	ldr	r3, [r3, #24]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d01c      	beq.n	80019ce <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001994:	4b2d      	ldr	r3, [pc, #180]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 8001996:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800199a:	4a2c      	ldr	r2, [pc, #176]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 800199c:	f043 0301 	orr.w	r3, r3, #1
 80019a0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019a4:	f7ff f96c 	bl	8000c80 <HAL_GetTick>
 80019a8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80019aa:	e008      	b.n	80019be <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80019ac:	f7ff f968 	bl	8000c80 <HAL_GetTick>
 80019b0:	4602      	mov	r2, r0
 80019b2:	693b      	ldr	r3, [r7, #16]
 80019b4:	1ad3      	subs	r3, r2, r3
 80019b6:	2b02      	cmp	r3, #2
 80019b8:	d901      	bls.n	80019be <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80019ba:	2303      	movs	r3, #3
 80019bc:	e0f2      	b.n	8001ba4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80019be:	4b23      	ldr	r3, [pc, #140]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 80019c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80019c4:	f003 0302 	and.w	r3, r3, #2
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d0ef      	beq.n	80019ac <HAL_RCC_OscConfig+0x418>
 80019cc:	e01b      	b.n	8001a06 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80019ce:	4b1f      	ldr	r3, [pc, #124]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 80019d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80019d4:	4a1d      	ldr	r2, [pc, #116]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 80019d6:	f023 0301 	bic.w	r3, r3, #1
 80019da:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019de:	f7ff f94f 	bl	8000c80 <HAL_GetTick>
 80019e2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80019e4:	e008      	b.n	80019f8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80019e6:	f7ff f94b 	bl	8000c80 <HAL_GetTick>
 80019ea:	4602      	mov	r2, r0
 80019ec:	693b      	ldr	r3, [r7, #16]
 80019ee:	1ad3      	subs	r3, r2, r3
 80019f0:	2b02      	cmp	r3, #2
 80019f2:	d901      	bls.n	80019f8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80019f4:	2303      	movs	r3, #3
 80019f6:	e0d5      	b.n	8001ba4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80019f8:	4b14      	ldr	r3, [pc, #80]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 80019fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80019fe:	f003 0302 	and.w	r3, r3, #2
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d1ef      	bne.n	80019e6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	69db      	ldr	r3, [r3, #28]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	f000 80c9 	beq.w	8001ba2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001a10:	4b0e      	ldr	r3, [pc, #56]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	f003 030c 	and.w	r3, r3, #12
 8001a18:	2b0c      	cmp	r3, #12
 8001a1a:	f000 8083 	beq.w	8001b24 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	69db      	ldr	r3, [r3, #28]
 8001a22:	2b02      	cmp	r3, #2
 8001a24:	d15e      	bne.n	8001ae4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a26:	4b09      	ldr	r3, [pc, #36]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4a08      	ldr	r2, [pc, #32]	@ (8001a4c <HAL_RCC_OscConfig+0x4b8>)
 8001a2c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a32:	f7ff f925 	bl	8000c80 <HAL_GetTick>
 8001a36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a38:	e00c      	b.n	8001a54 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a3a:	f7ff f921 	bl	8000c80 <HAL_GetTick>
 8001a3e:	4602      	mov	r2, r0
 8001a40:	693b      	ldr	r3, [r7, #16]
 8001a42:	1ad3      	subs	r3, r2, r3
 8001a44:	2b02      	cmp	r3, #2
 8001a46:	d905      	bls.n	8001a54 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001a48:	2303      	movs	r3, #3
 8001a4a:	e0ab      	b.n	8001ba4 <HAL_RCC_OscConfig+0x610>
 8001a4c:	40021000 	.word	0x40021000
 8001a50:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a54:	4b55      	ldr	r3, [pc, #340]	@ (8001bac <HAL_RCC_OscConfig+0x618>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d1ec      	bne.n	8001a3a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a60:	4b52      	ldr	r3, [pc, #328]	@ (8001bac <HAL_RCC_OscConfig+0x618>)
 8001a62:	68da      	ldr	r2, [r3, #12]
 8001a64:	4b52      	ldr	r3, [pc, #328]	@ (8001bb0 <HAL_RCC_OscConfig+0x61c>)
 8001a66:	4013      	ands	r3, r2
 8001a68:	687a      	ldr	r2, [r7, #4]
 8001a6a:	6a11      	ldr	r1, [r2, #32]
 8001a6c:	687a      	ldr	r2, [r7, #4]
 8001a6e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001a70:	3a01      	subs	r2, #1
 8001a72:	0112      	lsls	r2, r2, #4
 8001a74:	4311      	orrs	r1, r2
 8001a76:	687a      	ldr	r2, [r7, #4]
 8001a78:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001a7a:	0212      	lsls	r2, r2, #8
 8001a7c:	4311      	orrs	r1, r2
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001a82:	0852      	lsrs	r2, r2, #1
 8001a84:	3a01      	subs	r2, #1
 8001a86:	0552      	lsls	r2, r2, #21
 8001a88:	4311      	orrs	r1, r2
 8001a8a:	687a      	ldr	r2, [r7, #4]
 8001a8c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001a8e:	0852      	lsrs	r2, r2, #1
 8001a90:	3a01      	subs	r2, #1
 8001a92:	0652      	lsls	r2, r2, #25
 8001a94:	4311      	orrs	r1, r2
 8001a96:	687a      	ldr	r2, [r7, #4]
 8001a98:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001a9a:	06d2      	lsls	r2, r2, #27
 8001a9c:	430a      	orrs	r2, r1
 8001a9e:	4943      	ldr	r1, [pc, #268]	@ (8001bac <HAL_RCC_OscConfig+0x618>)
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001aa4:	4b41      	ldr	r3, [pc, #260]	@ (8001bac <HAL_RCC_OscConfig+0x618>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a40      	ldr	r2, [pc, #256]	@ (8001bac <HAL_RCC_OscConfig+0x618>)
 8001aaa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001aae:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001ab0:	4b3e      	ldr	r3, [pc, #248]	@ (8001bac <HAL_RCC_OscConfig+0x618>)
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	4a3d      	ldr	r2, [pc, #244]	@ (8001bac <HAL_RCC_OscConfig+0x618>)
 8001ab6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001aba:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001abc:	f7ff f8e0 	bl	8000c80 <HAL_GetTick>
 8001ac0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ac2:	e008      	b.n	8001ad6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ac4:	f7ff f8dc 	bl	8000c80 <HAL_GetTick>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	1ad3      	subs	r3, r2, r3
 8001ace:	2b02      	cmp	r3, #2
 8001ad0:	d901      	bls.n	8001ad6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	e066      	b.n	8001ba4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ad6:	4b35      	ldr	r3, [pc, #212]	@ (8001bac <HAL_RCC_OscConfig+0x618>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d0f0      	beq.n	8001ac4 <HAL_RCC_OscConfig+0x530>
 8001ae2:	e05e      	b.n	8001ba2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ae4:	4b31      	ldr	r3, [pc, #196]	@ (8001bac <HAL_RCC_OscConfig+0x618>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a30      	ldr	r2, [pc, #192]	@ (8001bac <HAL_RCC_OscConfig+0x618>)
 8001aea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001aee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af0:	f7ff f8c6 	bl	8000c80 <HAL_GetTick>
 8001af4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001af6:	e008      	b.n	8001b0a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001af8:	f7ff f8c2 	bl	8000c80 <HAL_GetTick>
 8001afc:	4602      	mov	r2, r0
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d901      	bls.n	8001b0a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001b06:	2303      	movs	r3, #3
 8001b08:	e04c      	b.n	8001ba4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b0a:	4b28      	ldr	r3, [pc, #160]	@ (8001bac <HAL_RCC_OscConfig+0x618>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d1f0      	bne.n	8001af8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001b16:	4b25      	ldr	r3, [pc, #148]	@ (8001bac <HAL_RCC_OscConfig+0x618>)
 8001b18:	68da      	ldr	r2, [r3, #12]
 8001b1a:	4924      	ldr	r1, [pc, #144]	@ (8001bac <HAL_RCC_OscConfig+0x618>)
 8001b1c:	4b25      	ldr	r3, [pc, #148]	@ (8001bb4 <HAL_RCC_OscConfig+0x620>)
 8001b1e:	4013      	ands	r3, r2
 8001b20:	60cb      	str	r3, [r1, #12]
 8001b22:	e03e      	b.n	8001ba2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	69db      	ldr	r3, [r3, #28]
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d101      	bne.n	8001b30 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	e039      	b.n	8001ba4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001b30:	4b1e      	ldr	r3, [pc, #120]	@ (8001bac <HAL_RCC_OscConfig+0x618>)
 8001b32:	68db      	ldr	r3, [r3, #12]
 8001b34:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b36:	697b      	ldr	r3, [r7, #20]
 8001b38:	f003 0203 	and.w	r2, r3, #3
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6a1b      	ldr	r3, [r3, #32]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d12c      	bne.n	8001b9e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b4e:	3b01      	subs	r3, #1
 8001b50:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b52:	429a      	cmp	r2, r3
 8001b54:	d123      	bne.n	8001b9e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b60:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b62:	429a      	cmp	r2, r3
 8001b64:	d11b      	bne.n	8001b9e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b70:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b72:	429a      	cmp	r2, r3
 8001b74:	d113      	bne.n	8001b9e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b80:	085b      	lsrs	r3, r3, #1
 8001b82:	3b01      	subs	r3, #1
 8001b84:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001b86:	429a      	cmp	r2, r3
 8001b88:	d109      	bne.n	8001b9e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b94:	085b      	lsrs	r3, r3, #1
 8001b96:	3b01      	subs	r3, #1
 8001b98:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b9a:	429a      	cmp	r2, r3
 8001b9c:	d001      	beq.n	8001ba2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e000      	b.n	8001ba4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001ba2:	2300      	movs	r3, #0
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	3720      	adds	r7, #32
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	40021000 	.word	0x40021000
 8001bb0:	019f800c 	.word	0x019f800c
 8001bb4:	feeefffc 	.word	0xfeeefffc

08001bb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b086      	sub	sp, #24
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d101      	bne.n	8001bd0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e11e      	b.n	8001e0e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001bd0:	4b91      	ldr	r3, [pc, #580]	@ (8001e18 <HAL_RCC_ClockConfig+0x260>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f003 030f 	and.w	r3, r3, #15
 8001bd8:	683a      	ldr	r2, [r7, #0]
 8001bda:	429a      	cmp	r2, r3
 8001bdc:	d910      	bls.n	8001c00 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bde:	4b8e      	ldr	r3, [pc, #568]	@ (8001e18 <HAL_RCC_ClockConfig+0x260>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f023 020f 	bic.w	r2, r3, #15
 8001be6:	498c      	ldr	r1, [pc, #560]	@ (8001e18 <HAL_RCC_ClockConfig+0x260>)
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	4313      	orrs	r3, r2
 8001bec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bee:	4b8a      	ldr	r3, [pc, #552]	@ (8001e18 <HAL_RCC_ClockConfig+0x260>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f003 030f 	and.w	r3, r3, #15
 8001bf6:	683a      	ldr	r2, [r7, #0]
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	d001      	beq.n	8001c00 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	e106      	b.n	8001e0e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f003 0301 	and.w	r3, r3, #1
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d073      	beq.n	8001cf4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	2b03      	cmp	r3, #3
 8001c12:	d129      	bne.n	8001c68 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c14:	4b81      	ldr	r3, [pc, #516]	@ (8001e1c <HAL_RCC_ClockConfig+0x264>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d101      	bne.n	8001c24 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001c20:	2301      	movs	r3, #1
 8001c22:	e0f4      	b.n	8001e0e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001c24:	f000 f99e 	bl	8001f64 <RCC_GetSysClockFreqFromPLLSource>
 8001c28:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	4a7c      	ldr	r2, [pc, #496]	@ (8001e20 <HAL_RCC_ClockConfig+0x268>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d93f      	bls.n	8001cb2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001c32:	4b7a      	ldr	r3, [pc, #488]	@ (8001e1c <HAL_RCC_ClockConfig+0x264>)
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d009      	beq.n	8001c52 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d033      	beq.n	8001cb2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d12f      	bne.n	8001cb2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001c52:	4b72      	ldr	r3, [pc, #456]	@ (8001e1c <HAL_RCC_ClockConfig+0x264>)
 8001c54:	689b      	ldr	r3, [r3, #8]
 8001c56:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001c5a:	4a70      	ldr	r2, [pc, #448]	@ (8001e1c <HAL_RCC_ClockConfig+0x264>)
 8001c5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c60:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001c62:	2380      	movs	r3, #128	@ 0x80
 8001c64:	617b      	str	r3, [r7, #20]
 8001c66:	e024      	b.n	8001cb2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	2b02      	cmp	r3, #2
 8001c6e:	d107      	bne.n	8001c80 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c70:	4b6a      	ldr	r3, [pc, #424]	@ (8001e1c <HAL_RCC_ClockConfig+0x264>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d109      	bne.n	8001c90 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e0c6      	b.n	8001e0e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c80:	4b66      	ldr	r3, [pc, #408]	@ (8001e1c <HAL_RCC_ClockConfig+0x264>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d101      	bne.n	8001c90 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	e0be      	b.n	8001e0e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001c90:	f000 f8ce 	bl	8001e30 <HAL_RCC_GetSysClockFreq>
 8001c94:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	4a61      	ldr	r2, [pc, #388]	@ (8001e20 <HAL_RCC_ClockConfig+0x268>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d909      	bls.n	8001cb2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001c9e:	4b5f      	ldr	r3, [pc, #380]	@ (8001e1c <HAL_RCC_ClockConfig+0x264>)
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001ca6:	4a5d      	ldr	r2, [pc, #372]	@ (8001e1c <HAL_RCC_ClockConfig+0x264>)
 8001ca8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001cac:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001cae:	2380      	movs	r3, #128	@ 0x80
 8001cb0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001cb2:	4b5a      	ldr	r3, [pc, #360]	@ (8001e1c <HAL_RCC_ClockConfig+0x264>)
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	f023 0203 	bic.w	r2, r3, #3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	4957      	ldr	r1, [pc, #348]	@ (8001e1c <HAL_RCC_ClockConfig+0x264>)
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001cc4:	f7fe ffdc 	bl	8000c80 <HAL_GetTick>
 8001cc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cca:	e00a      	b.n	8001ce2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ccc:	f7fe ffd8 	bl	8000c80 <HAL_GetTick>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d901      	bls.n	8001ce2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	e095      	b.n	8001e0e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ce2:	4b4e      	ldr	r3, [pc, #312]	@ (8001e1c <HAL_RCC_ClockConfig+0x264>)
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	f003 020c 	and.w	r2, r3, #12
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	009b      	lsls	r3, r3, #2
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d1eb      	bne.n	8001ccc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0302 	and.w	r3, r3, #2
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d023      	beq.n	8001d48 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 0304 	and.w	r3, r3, #4
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d005      	beq.n	8001d18 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d0c:	4b43      	ldr	r3, [pc, #268]	@ (8001e1c <HAL_RCC_ClockConfig+0x264>)
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	4a42      	ldr	r2, [pc, #264]	@ (8001e1c <HAL_RCC_ClockConfig+0x264>)
 8001d12:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001d16:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f003 0308 	and.w	r3, r3, #8
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d007      	beq.n	8001d34 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001d24:	4b3d      	ldr	r3, [pc, #244]	@ (8001e1c <HAL_RCC_ClockConfig+0x264>)
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001d2c:	4a3b      	ldr	r2, [pc, #236]	@ (8001e1c <HAL_RCC_ClockConfig+0x264>)
 8001d2e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001d32:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d34:	4b39      	ldr	r3, [pc, #228]	@ (8001e1c <HAL_RCC_ClockConfig+0x264>)
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	689b      	ldr	r3, [r3, #8]
 8001d40:	4936      	ldr	r1, [pc, #216]	@ (8001e1c <HAL_RCC_ClockConfig+0x264>)
 8001d42:	4313      	orrs	r3, r2
 8001d44:	608b      	str	r3, [r1, #8]
 8001d46:	e008      	b.n	8001d5a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	2b80      	cmp	r3, #128	@ 0x80
 8001d4c:	d105      	bne.n	8001d5a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001d4e:	4b33      	ldr	r3, [pc, #204]	@ (8001e1c <HAL_RCC_ClockConfig+0x264>)
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	4a32      	ldr	r2, [pc, #200]	@ (8001e1c <HAL_RCC_ClockConfig+0x264>)
 8001d54:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001d58:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d5a:	4b2f      	ldr	r3, [pc, #188]	@ (8001e18 <HAL_RCC_ClockConfig+0x260>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f003 030f 	and.w	r3, r3, #15
 8001d62:	683a      	ldr	r2, [r7, #0]
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d21d      	bcs.n	8001da4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d68:	4b2b      	ldr	r3, [pc, #172]	@ (8001e18 <HAL_RCC_ClockConfig+0x260>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f023 020f 	bic.w	r2, r3, #15
 8001d70:	4929      	ldr	r1, [pc, #164]	@ (8001e18 <HAL_RCC_ClockConfig+0x260>)
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	4313      	orrs	r3, r2
 8001d76:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001d78:	f7fe ff82 	bl	8000c80 <HAL_GetTick>
 8001d7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d7e:	e00a      	b.n	8001d96 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d80:	f7fe ff7e 	bl	8000c80 <HAL_GetTick>
 8001d84:	4602      	mov	r2, r0
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d901      	bls.n	8001d96 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001d92:	2303      	movs	r3, #3
 8001d94:	e03b      	b.n	8001e0e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d96:	4b20      	ldr	r3, [pc, #128]	@ (8001e18 <HAL_RCC_ClockConfig+0x260>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f003 030f 	and.w	r3, r3, #15
 8001d9e:	683a      	ldr	r2, [r7, #0]
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d1ed      	bne.n	8001d80 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f003 0304 	and.w	r3, r3, #4
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d008      	beq.n	8001dc2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001db0:	4b1a      	ldr	r3, [pc, #104]	@ (8001e1c <HAL_RCC_ClockConfig+0x264>)
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	4917      	ldr	r1, [pc, #92]	@ (8001e1c <HAL_RCC_ClockConfig+0x264>)
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 0308 	and.w	r3, r3, #8
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d009      	beq.n	8001de2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001dce:	4b13      	ldr	r3, [pc, #76]	@ (8001e1c <HAL_RCC_ClockConfig+0x264>)
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	691b      	ldr	r3, [r3, #16]
 8001dda:	00db      	lsls	r3, r3, #3
 8001ddc:	490f      	ldr	r1, [pc, #60]	@ (8001e1c <HAL_RCC_ClockConfig+0x264>)
 8001dde:	4313      	orrs	r3, r2
 8001de0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001de2:	f000 f825 	bl	8001e30 <HAL_RCC_GetSysClockFreq>
 8001de6:	4602      	mov	r2, r0
 8001de8:	4b0c      	ldr	r3, [pc, #48]	@ (8001e1c <HAL_RCC_ClockConfig+0x264>)
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	091b      	lsrs	r3, r3, #4
 8001dee:	f003 030f 	and.w	r3, r3, #15
 8001df2:	490c      	ldr	r1, [pc, #48]	@ (8001e24 <HAL_RCC_ClockConfig+0x26c>)
 8001df4:	5ccb      	ldrb	r3, [r1, r3]
 8001df6:	f003 031f 	and.w	r3, r3, #31
 8001dfa:	fa22 f303 	lsr.w	r3, r2, r3
 8001dfe:	4a0a      	ldr	r2, [pc, #40]	@ (8001e28 <HAL_RCC_ClockConfig+0x270>)
 8001e00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001e02:	4b0a      	ldr	r3, [pc, #40]	@ (8001e2c <HAL_RCC_ClockConfig+0x274>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7fe feee 	bl	8000be8 <HAL_InitTick>
 8001e0c:	4603      	mov	r3, r0
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3718      	adds	r7, #24
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	40022000 	.word	0x40022000
 8001e1c:	40021000 	.word	0x40021000
 8001e20:	04c4b400 	.word	0x04c4b400
 8001e24:	08005418 	.word	0x08005418
 8001e28:	20000000 	.word	0x20000000
 8001e2c:	20000004 	.word	0x20000004

08001e30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b087      	sub	sp, #28
 8001e34:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001e36:	4b2c      	ldr	r3, [pc, #176]	@ (8001ee8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	f003 030c 	and.w	r3, r3, #12
 8001e3e:	2b04      	cmp	r3, #4
 8001e40:	d102      	bne.n	8001e48 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001e42:	4b2a      	ldr	r3, [pc, #168]	@ (8001eec <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e44:	613b      	str	r3, [r7, #16]
 8001e46:	e047      	b.n	8001ed8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001e48:	4b27      	ldr	r3, [pc, #156]	@ (8001ee8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f003 030c 	and.w	r3, r3, #12
 8001e50:	2b08      	cmp	r3, #8
 8001e52:	d102      	bne.n	8001e5a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001e54:	4b26      	ldr	r3, [pc, #152]	@ (8001ef0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001e56:	613b      	str	r3, [r7, #16]
 8001e58:	e03e      	b.n	8001ed8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001e5a:	4b23      	ldr	r3, [pc, #140]	@ (8001ee8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	f003 030c 	and.w	r3, r3, #12
 8001e62:	2b0c      	cmp	r3, #12
 8001e64:	d136      	bne.n	8001ed4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001e66:	4b20      	ldr	r3, [pc, #128]	@ (8001ee8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	f003 0303 	and.w	r3, r3, #3
 8001e6e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e70:	4b1d      	ldr	r3, [pc, #116]	@ (8001ee8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e72:	68db      	ldr	r3, [r3, #12]
 8001e74:	091b      	lsrs	r3, r3, #4
 8001e76:	f003 030f 	and.w	r3, r3, #15
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	2b03      	cmp	r3, #3
 8001e82:	d10c      	bne.n	8001e9e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e84:	4a1a      	ldr	r2, [pc, #104]	@ (8001ef0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001e86:	68bb      	ldr	r3, [r7, #8]
 8001e88:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e8c:	4a16      	ldr	r2, [pc, #88]	@ (8001ee8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e8e:	68d2      	ldr	r2, [r2, #12]
 8001e90:	0a12      	lsrs	r2, r2, #8
 8001e92:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001e96:	fb02 f303 	mul.w	r3, r2, r3
 8001e9a:	617b      	str	r3, [r7, #20]
      break;
 8001e9c:	e00c      	b.n	8001eb8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e9e:	4a13      	ldr	r2, [pc, #76]	@ (8001eec <HAL_RCC_GetSysClockFreq+0xbc>)
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ea6:	4a10      	ldr	r2, [pc, #64]	@ (8001ee8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ea8:	68d2      	ldr	r2, [r2, #12]
 8001eaa:	0a12      	lsrs	r2, r2, #8
 8001eac:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001eb0:	fb02 f303 	mul.w	r3, r2, r3
 8001eb4:	617b      	str	r3, [r7, #20]
      break;
 8001eb6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001eb8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ee8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001eba:	68db      	ldr	r3, [r3, #12]
 8001ebc:	0e5b      	lsrs	r3, r3, #25
 8001ebe:	f003 0303 	and.w	r3, r3, #3
 8001ec2:	3301      	adds	r3, #1
 8001ec4:	005b      	lsls	r3, r3, #1
 8001ec6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001ec8:	697a      	ldr	r2, [r7, #20]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ed0:	613b      	str	r3, [r7, #16]
 8001ed2:	e001      	b.n	8001ed8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001ed8:	693b      	ldr	r3, [r7, #16]
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	371c      	adds	r7, #28
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	40021000 	.word	0x40021000
 8001eec:	00f42400 	.word	0x00f42400
 8001ef0:	016e3600 	.word	0x016e3600

08001ef4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ef8:	4b03      	ldr	r3, [pc, #12]	@ (8001f08 <HAL_RCC_GetHCLKFreq+0x14>)
 8001efa:	681b      	ldr	r3, [r3, #0]
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr
 8001f06:	bf00      	nop
 8001f08:	20000000 	.word	0x20000000

08001f0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001f10:	f7ff fff0 	bl	8001ef4 <HAL_RCC_GetHCLKFreq>
 8001f14:	4602      	mov	r2, r0
 8001f16:	4b06      	ldr	r3, [pc, #24]	@ (8001f30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	0a1b      	lsrs	r3, r3, #8
 8001f1c:	f003 0307 	and.w	r3, r3, #7
 8001f20:	4904      	ldr	r1, [pc, #16]	@ (8001f34 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001f22:	5ccb      	ldrb	r3, [r1, r3]
 8001f24:	f003 031f 	and.w	r3, r3, #31
 8001f28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	40021000 	.word	0x40021000
 8001f34:	08005428 	.word	0x08005428

08001f38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001f3c:	f7ff ffda 	bl	8001ef4 <HAL_RCC_GetHCLKFreq>
 8001f40:	4602      	mov	r2, r0
 8001f42:	4b06      	ldr	r3, [pc, #24]	@ (8001f5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f44:	689b      	ldr	r3, [r3, #8]
 8001f46:	0adb      	lsrs	r3, r3, #11
 8001f48:	f003 0307 	and.w	r3, r3, #7
 8001f4c:	4904      	ldr	r1, [pc, #16]	@ (8001f60 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001f4e:	5ccb      	ldrb	r3, [r1, r3]
 8001f50:	f003 031f 	and.w	r3, r3, #31
 8001f54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	40021000 	.word	0x40021000
 8001f60:	08005428 	.word	0x08005428

08001f64 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b087      	sub	sp, #28
 8001f68:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001f6a:	4b1e      	ldr	r3, [pc, #120]	@ (8001fe4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001f6c:	68db      	ldr	r3, [r3, #12]
 8001f6e:	f003 0303 	and.w	r3, r3, #3
 8001f72:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f74:	4b1b      	ldr	r3, [pc, #108]	@ (8001fe4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001f76:	68db      	ldr	r3, [r3, #12]
 8001f78:	091b      	lsrs	r3, r3, #4
 8001f7a:	f003 030f 	and.w	r3, r3, #15
 8001f7e:	3301      	adds	r3, #1
 8001f80:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	2b03      	cmp	r3, #3
 8001f86:	d10c      	bne.n	8001fa2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001f88:	4a17      	ldr	r2, [pc, #92]	@ (8001fe8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f90:	4a14      	ldr	r2, [pc, #80]	@ (8001fe4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001f92:	68d2      	ldr	r2, [r2, #12]
 8001f94:	0a12      	lsrs	r2, r2, #8
 8001f96:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001f9a:	fb02 f303 	mul.w	r3, r2, r3
 8001f9e:	617b      	str	r3, [r7, #20]
    break;
 8001fa0:	e00c      	b.n	8001fbc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001fa2:	4a12      	ldr	r2, [pc, #72]	@ (8001fec <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001faa:	4a0e      	ldr	r2, [pc, #56]	@ (8001fe4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001fac:	68d2      	ldr	r2, [r2, #12]
 8001fae:	0a12      	lsrs	r2, r2, #8
 8001fb0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001fb4:	fb02 f303 	mul.w	r3, r2, r3
 8001fb8:	617b      	str	r3, [r7, #20]
    break;
 8001fba:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001fbc:	4b09      	ldr	r3, [pc, #36]	@ (8001fe4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001fbe:	68db      	ldr	r3, [r3, #12]
 8001fc0:	0e5b      	lsrs	r3, r3, #25
 8001fc2:	f003 0303 	and.w	r3, r3, #3
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	005b      	lsls	r3, r3, #1
 8001fca:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001fcc:	697a      	ldr	r2, [r7, #20]
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fd4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001fd6:	687b      	ldr	r3, [r7, #4]
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	371c      	adds	r7, #28
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr
 8001fe4:	40021000 	.word	0x40021000
 8001fe8:	016e3600 	.word	0x016e3600
 8001fec:	00f42400 	.word	0x00f42400

08001ff0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b086      	sub	sp, #24
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002008:	2b00      	cmp	r3, #0
 800200a:	f000 8098 	beq.w	800213e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800200e:	2300      	movs	r3, #0
 8002010:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002012:	4b43      	ldr	r3, [pc, #268]	@ (8002120 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002014:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002016:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800201a:	2b00      	cmp	r3, #0
 800201c:	d10d      	bne.n	800203a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800201e:	4b40      	ldr	r3, [pc, #256]	@ (8002120 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002020:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002022:	4a3f      	ldr	r2, [pc, #252]	@ (8002120 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002024:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002028:	6593      	str	r3, [r2, #88]	@ 0x58
 800202a:	4b3d      	ldr	r3, [pc, #244]	@ (8002120 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800202c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800202e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002032:	60bb      	str	r3, [r7, #8]
 8002034:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002036:	2301      	movs	r3, #1
 8002038:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800203a:	4b3a      	ldr	r3, [pc, #232]	@ (8002124 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a39      	ldr	r2, [pc, #228]	@ (8002124 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002040:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002044:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002046:	f7fe fe1b 	bl	8000c80 <HAL_GetTick>
 800204a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800204c:	e009      	b.n	8002062 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800204e:	f7fe fe17 	bl	8000c80 <HAL_GetTick>
 8002052:	4602      	mov	r2, r0
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	1ad3      	subs	r3, r2, r3
 8002058:	2b02      	cmp	r3, #2
 800205a:	d902      	bls.n	8002062 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800205c:	2303      	movs	r3, #3
 800205e:	74fb      	strb	r3, [r7, #19]
        break;
 8002060:	e005      	b.n	800206e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002062:	4b30      	ldr	r3, [pc, #192]	@ (8002124 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800206a:	2b00      	cmp	r3, #0
 800206c:	d0ef      	beq.n	800204e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800206e:	7cfb      	ldrb	r3, [r7, #19]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d159      	bne.n	8002128 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002074:	4b2a      	ldr	r3, [pc, #168]	@ (8002120 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002076:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800207a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800207e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d01e      	beq.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800208a:	697a      	ldr	r2, [r7, #20]
 800208c:	429a      	cmp	r2, r3
 800208e:	d019      	beq.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002090:	4b23      	ldr	r3, [pc, #140]	@ (8002120 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002092:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002096:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800209a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800209c:	4b20      	ldr	r3, [pc, #128]	@ (8002120 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800209e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020a2:	4a1f      	ldr	r2, [pc, #124]	@ (8002120 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80020ac:	4b1c      	ldr	r3, [pc, #112]	@ (8002120 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020b2:	4a1b      	ldr	r2, [pc, #108]	@ (8002120 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80020bc:	4a18      	ldr	r2, [pc, #96]	@ (8002120 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	f003 0301 	and.w	r3, r3, #1
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d016      	beq.n	80020fc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020ce:	f7fe fdd7 	bl	8000c80 <HAL_GetTick>
 80020d2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020d4:	e00b      	b.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020d6:	f7fe fdd3 	bl	8000c80 <HAL_GetTick>
 80020da:	4602      	mov	r2, r0
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	1ad3      	subs	r3, r2, r3
 80020e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d902      	bls.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80020e8:	2303      	movs	r3, #3
 80020ea:	74fb      	strb	r3, [r7, #19]
            break;
 80020ec:	e006      	b.n	80020fc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020ee:	4b0c      	ldr	r3, [pc, #48]	@ (8002120 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020f4:	f003 0302 	and.w	r3, r3, #2
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d0ec      	beq.n	80020d6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80020fc:	7cfb      	ldrb	r3, [r7, #19]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d10b      	bne.n	800211a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002102:	4b07      	ldr	r3, [pc, #28]	@ (8002120 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002104:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002108:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002110:	4903      	ldr	r1, [pc, #12]	@ (8002120 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002112:	4313      	orrs	r3, r2
 8002114:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002118:	e008      	b.n	800212c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800211a:	7cfb      	ldrb	r3, [r7, #19]
 800211c:	74bb      	strb	r3, [r7, #18]
 800211e:	e005      	b.n	800212c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002120:	40021000 	.word	0x40021000
 8002124:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002128:	7cfb      	ldrb	r3, [r7, #19]
 800212a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800212c:	7c7b      	ldrb	r3, [r7, #17]
 800212e:	2b01      	cmp	r3, #1
 8002130:	d105      	bne.n	800213e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002132:	4ba7      	ldr	r3, [pc, #668]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002134:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002136:	4aa6      	ldr	r2, [pc, #664]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002138:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800213c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0301 	and.w	r3, r3, #1
 8002146:	2b00      	cmp	r3, #0
 8002148:	d00a      	beq.n	8002160 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800214a:	4ba1      	ldr	r3, [pc, #644]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800214c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002150:	f023 0203 	bic.w	r2, r3, #3
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	499d      	ldr	r1, [pc, #628]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800215a:	4313      	orrs	r3, r2
 800215c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f003 0302 	and.w	r3, r3, #2
 8002168:	2b00      	cmp	r3, #0
 800216a:	d00a      	beq.n	8002182 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800216c:	4b98      	ldr	r3, [pc, #608]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800216e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002172:	f023 020c 	bic.w	r2, r3, #12
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	4995      	ldr	r1, [pc, #596]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800217c:	4313      	orrs	r3, r2
 800217e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0304 	and.w	r3, r3, #4
 800218a:	2b00      	cmp	r3, #0
 800218c:	d00a      	beq.n	80021a4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800218e:	4b90      	ldr	r3, [pc, #576]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002190:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002194:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	498c      	ldr	r1, [pc, #560]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800219e:	4313      	orrs	r3, r2
 80021a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f003 0308 	and.w	r3, r3, #8
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d00a      	beq.n	80021c6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80021b0:	4b87      	ldr	r3, [pc, #540]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80021b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021b6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	691b      	ldr	r3, [r3, #16]
 80021be:	4984      	ldr	r1, [pc, #528]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80021c0:	4313      	orrs	r3, r2
 80021c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 0310 	and.w	r3, r3, #16
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d00a      	beq.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80021d2:	4b7f      	ldr	r3, [pc, #508]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80021d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	695b      	ldr	r3, [r3, #20]
 80021e0:	497b      	ldr	r1, [pc, #492]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80021e2:	4313      	orrs	r3, r2
 80021e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 0320 	and.w	r3, r3, #32
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d00a      	beq.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80021f4:	4b76      	ldr	r3, [pc, #472]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80021f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021fa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	699b      	ldr	r3, [r3, #24]
 8002202:	4973      	ldr	r1, [pc, #460]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002204:	4313      	orrs	r3, r2
 8002206:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002212:	2b00      	cmp	r3, #0
 8002214:	d00a      	beq.n	800222c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002216:	4b6e      	ldr	r3, [pc, #440]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002218:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800221c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	69db      	ldr	r3, [r3, #28]
 8002224:	496a      	ldr	r1, [pc, #424]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002226:	4313      	orrs	r3, r2
 8002228:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002234:	2b00      	cmp	r3, #0
 8002236:	d00a      	beq.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002238:	4b65      	ldr	r3, [pc, #404]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800223a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800223e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6a1b      	ldr	r3, [r3, #32]
 8002246:	4962      	ldr	r1, [pc, #392]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002248:	4313      	orrs	r3, r2
 800224a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002256:	2b00      	cmp	r3, #0
 8002258:	d00a      	beq.n	8002270 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800225a:	4b5d      	ldr	r3, [pc, #372]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800225c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002260:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002268:	4959      	ldr	r1, [pc, #356]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800226a:	4313      	orrs	r3, r2
 800226c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002278:	2b00      	cmp	r3, #0
 800227a:	d00a      	beq.n	8002292 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800227c:	4b54      	ldr	r3, [pc, #336]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800227e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002282:	f023 0203 	bic.w	r2, r3, #3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800228a:	4951      	ldr	r1, [pc, #324]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800228c:	4313      	orrs	r3, r2
 800228e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800229a:	2b00      	cmp	r3, #0
 800229c:	d00a      	beq.n	80022b4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800229e:	4b4c      	ldr	r3, [pc, #304]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80022a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022a4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022ac:	4948      	ldr	r1, [pc, #288]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80022ae:	4313      	orrs	r3, r2
 80022b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d015      	beq.n	80022ec <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80022c0:	4b43      	ldr	r3, [pc, #268]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80022c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ce:	4940      	ldr	r1, [pc, #256]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80022d0:	4313      	orrs	r3, r2
 80022d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80022de:	d105      	bne.n	80022ec <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022e0:	4b3b      	ldr	r3, [pc, #236]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	4a3a      	ldr	r2, [pc, #232]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80022e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80022ea:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d015      	beq.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80022f8:	4b35      	ldr	r3, [pc, #212]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80022fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022fe:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002306:	4932      	ldr	r1, [pc, #200]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002308:	4313      	orrs	r3, r2
 800230a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002312:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002316:	d105      	bne.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002318:	4b2d      	ldr	r3, [pc, #180]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	4a2c      	ldr	r2, [pc, #176]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800231e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002322:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800232c:	2b00      	cmp	r3, #0
 800232e:	d015      	beq.n	800235c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002330:	4b27      	ldr	r3, [pc, #156]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002332:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002336:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800233e:	4924      	ldr	r1, [pc, #144]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002340:	4313      	orrs	r3, r2
 8002342:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800234a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800234e:	d105      	bne.n	800235c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002350:	4b1f      	ldr	r3, [pc, #124]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	4a1e      	ldr	r2, [pc, #120]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002356:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800235a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002364:	2b00      	cmp	r3, #0
 8002366:	d015      	beq.n	8002394 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002368:	4b19      	ldr	r3, [pc, #100]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800236a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800236e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002376:	4916      	ldr	r1, [pc, #88]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002378:	4313      	orrs	r3, r2
 800237a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002382:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002386:	d105      	bne.n	8002394 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002388:	4b11      	ldr	r3, [pc, #68]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800238a:	68db      	ldr	r3, [r3, #12]
 800238c:	4a10      	ldr	r2, [pc, #64]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800238e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002392:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800239c:	2b00      	cmp	r3, #0
 800239e:	d019      	beq.n	80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80023a0:	4b0b      	ldr	r3, [pc, #44]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80023a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023a6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ae:	4908      	ldr	r1, [pc, #32]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80023b0:	4313      	orrs	r3, r2
 80023b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80023be:	d109      	bne.n	80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023c0:	4b03      	ldr	r3, [pc, #12]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80023c2:	68db      	ldr	r3, [r3, #12]
 80023c4:	4a02      	ldr	r2, [pc, #8]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80023c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80023ca:	60d3      	str	r3, [r2, #12]
 80023cc:	e002      	b.n	80023d4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80023ce:	bf00      	nop
 80023d0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d015      	beq.n	800240c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80023e0:	4b29      	ldr	r3, [pc, #164]	@ (8002488 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80023e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023e6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ee:	4926      	ldr	r1, [pc, #152]	@ (8002488 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80023f0:	4313      	orrs	r3, r2
 80023f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80023fe:	d105      	bne.n	800240c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002400:	4b21      	ldr	r3, [pc, #132]	@ (8002488 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	4a20      	ldr	r2, [pc, #128]	@ (8002488 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002406:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800240a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002414:	2b00      	cmp	r3, #0
 8002416:	d015      	beq.n	8002444 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8002418:	4b1b      	ldr	r3, [pc, #108]	@ (8002488 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800241a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800241e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002426:	4918      	ldr	r1, [pc, #96]	@ (8002488 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002428:	4313      	orrs	r3, r2
 800242a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002432:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002436:	d105      	bne.n	8002444 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002438:	4b13      	ldr	r3, [pc, #76]	@ (8002488 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	4a12      	ldr	r2, [pc, #72]	@ (8002488 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800243e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002442:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800244c:	2b00      	cmp	r3, #0
 800244e:	d015      	beq.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002450:	4b0d      	ldr	r3, [pc, #52]	@ (8002488 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002452:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002456:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800245e:	490a      	ldr	r1, [pc, #40]	@ (8002488 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002460:	4313      	orrs	r3, r2
 8002462:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800246a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800246e:	d105      	bne.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002470:	4b05      	ldr	r3, [pc, #20]	@ (8002488 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	4a04      	ldr	r2, [pc, #16]	@ (8002488 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002476:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800247a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800247c:	7cbb      	ldrb	r3, [r7, #18]
}
 800247e:	4618      	mov	r0, r3
 8002480:	3718      	adds	r7, #24
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	40021000 	.word	0x40021000

0800248c <HAL_MultiProcessor_Init>:
  *        HAL_MultiProcessorEx_AddressLength_Set() must be called after
  *        HAL_MultiProcessor_Init().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af00      	add	r7, sp, #0
 8002492:	60f8      	str	r0, [r7, #12]
 8002494:	460b      	mov	r3, r1
 8002496:	607a      	str	r2, [r7, #4]
 8002498:	72fb      	strb	r3, [r7, #11]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d101      	bne.n	80024a4 <HAL_MultiProcessor_Init+0x18>
  {
    return HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	e05b      	b.n	800255c <HAL_MultiProcessor_Init+0xd0>
  }

  /* Check the wake up method parameter */
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));

  if (huart->gState == HAL_UART_STATE_RESET)
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d106      	bne.n	80024bc <HAL_MultiProcessor_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	2200      	movs	r2, #0
 80024b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80024b6:	68f8      	ldr	r0, [r7, #12]
 80024b8:	f7fe fafc 	bl	8000ab4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2224      	movs	r2, #36	@ 0x24
 80024c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f022 0201 	bic.w	r2, r2, #1
 80024d2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d002      	beq.n	80024e2 <HAL_MultiProcessor_Init+0x56>
  {
    UART_AdvFeatureConfig(huart);
 80024dc:	68f8      	ldr	r0, [r7, #12]
 80024de:	f000 ff7f 	bl	80033e0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80024e2:	68f8      	ldr	r0, [r7, #12]
 80024e4:	f000 fc80 	bl	8002de8 <UART_SetConfig>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b01      	cmp	r3, #1
 80024ec:	d101      	bne.n	80024f2 <HAL_MultiProcessor_Init+0x66>
  {
    return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e034      	b.n	800255c <HAL_MultiProcessor_Init+0xd0>
  }

  /* In multiprocessor mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register. */
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	685a      	ldr	r2, [r3, #4]
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002500:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	689a      	ldr	r2, [r3, #8]
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002510:	609a      	str	r2, [r3, #8]

  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002518:	d10a      	bne.n	8002530 <HAL_MultiProcessor_Init+0xa4>
  {
    /* If address mark wake up method is chosen, set the USART address node */
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
 8002524:	7afb      	ldrb	r3, [r7, #11]
 8002526:	061a      	lsls	r2, r3, #24
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	430a      	orrs	r2, r1
 800252e:	605a      	str	r2, [r3, #4]
  }

  /* Set the wake up method by setting the WAKE bit in the CR1 register */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	430a      	orrs	r2, r1
 8002542:	601a      	str	r2, [r3, #0]

  __HAL_UART_ENABLE(huart);
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f042 0201 	orr.w	r2, r2, #1
 8002552:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002554:	68f8      	ldr	r0, [r7, #12]
 8002556:	f000 ffe5 	bl	8003524 <UART_CheckIdleState>
 800255a:	4603      	mov	r3, r0
}
 800255c:	4618      	mov	r0, r3
 800255e:	3710      	adds	r7, #16
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}

08002564 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002564:	b480      	push	{r7}
 8002566:	b091      	sub	sp, #68	@ 0x44
 8002568:	af00      	add	r7, sp, #0
 800256a:	60f8      	str	r0, [r7, #12]
 800256c:	60b9      	str	r1, [r7, #8]
 800256e:	4613      	mov	r3, r2
 8002570:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002578:	2b20      	cmp	r3, #32
 800257a:	d178      	bne.n	800266e <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d002      	beq.n	8002588 <HAL_UART_Transmit_IT+0x24>
 8002582:	88fb      	ldrh	r3, [r7, #6]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d101      	bne.n	800258c <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	e071      	b.n	8002670 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	68ba      	ldr	r2, [r7, #8]
 8002590:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	88fa      	ldrh	r2, [r7, #6]
 8002596:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	88fa      	ldrh	r2, [r7, #6]
 800259e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	2200      	movs	r2, #0
 80025a6:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	2200      	movs	r2, #0
 80025ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	2221      	movs	r2, #33	@ 0x21
 80025b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80025bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80025c0:	d12a      	bne.n	8002618 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025ca:	d107      	bne.n	80025dc <HAL_UART_Transmit_IT+0x78>
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	691b      	ldr	r3, [r3, #16]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d103      	bne.n	80025dc <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	4a29      	ldr	r2, [pc, #164]	@ (800267c <HAL_UART_Transmit_IT+0x118>)
 80025d8:	679a      	str	r2, [r3, #120]	@ 0x78
 80025da:	e002      	b.n	80025e2 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	4a28      	ldr	r2, [pc, #160]	@ (8002680 <HAL_UART_Transmit_IT+0x11c>)
 80025e0:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	3308      	adds	r3, #8
 80025e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025ec:	e853 3f00 	ldrex	r3, [r3]
 80025f0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80025f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80025f8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	3308      	adds	r3, #8
 8002600:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002602:	637a      	str	r2, [r7, #52]	@ 0x34
 8002604:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002606:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002608:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800260a:	e841 2300 	strex	r3, r2, [r1]
 800260e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8002610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002612:	2b00      	cmp	r3, #0
 8002614:	d1e5      	bne.n	80025e2 <HAL_UART_Transmit_IT+0x7e>
 8002616:	e028      	b.n	800266a <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002620:	d107      	bne.n	8002632 <HAL_UART_Transmit_IT+0xce>
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	691b      	ldr	r3, [r3, #16]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d103      	bne.n	8002632 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	4a15      	ldr	r2, [pc, #84]	@ (8002684 <HAL_UART_Transmit_IT+0x120>)
 800262e:	679a      	str	r2, [r3, #120]	@ 0x78
 8002630:	e002      	b.n	8002638 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	4a14      	ldr	r2, [pc, #80]	@ (8002688 <HAL_UART_Transmit_IT+0x124>)
 8002636:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	e853 3f00 	ldrex	r3, [r3]
 8002644:	613b      	str	r3, [r7, #16]
   return(result);
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800264c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	461a      	mov	r2, r3
 8002654:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002656:	623b      	str	r3, [r7, #32]
 8002658:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800265a:	69f9      	ldr	r1, [r7, #28]
 800265c:	6a3a      	ldr	r2, [r7, #32]
 800265e:	e841 2300 	strex	r3, r2, [r1]
 8002662:	61bb      	str	r3, [r7, #24]
   return(result);
 8002664:	69bb      	ldr	r3, [r7, #24]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d1e6      	bne.n	8002638 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800266a:	2300      	movs	r3, #0
 800266c:	e000      	b.n	8002670 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800266e:	2302      	movs	r3, #2
  }
}
 8002670:	4618      	mov	r0, r3
 8002672:	3744      	adds	r7, #68	@ 0x44
 8002674:	46bd      	mov	sp, r7
 8002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267a:	4770      	bx	lr
 800267c:	08003ceb 	.word	0x08003ceb
 8002680:	08003c0b 	.word	0x08003c0b
 8002684:	08003b49 	.word	0x08003b49
 8002688:	08003a91 	.word	0x08003a91

0800268c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b08a      	sub	sp, #40	@ 0x28
 8002690:	af00      	add	r7, sp, #0
 8002692:	60f8      	str	r0, [r7, #12]
 8002694:	60b9      	str	r1, [r7, #8]
 8002696:	4613      	mov	r3, r2
 8002698:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80026a0:	2b20      	cmp	r3, #32
 80026a2:	d137      	bne.n	8002714 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d002      	beq.n	80026b0 <HAL_UART_Receive_IT+0x24>
 80026aa:	88fb      	ldrh	r3, [r7, #6]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d101      	bne.n	80026b4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e030      	b.n	8002716 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	2200      	movs	r2, #0
 80026b8:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a18      	ldr	r2, [pc, #96]	@ (8002720 <HAL_UART_Receive_IT+0x94>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d01f      	beq.n	8002704 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d018      	beq.n	8002704 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	e853 3f00 	ldrex	r3, [r3]
 80026de:	613b      	str	r3, [r7, #16]
   return(result);
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80026e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	461a      	mov	r2, r3
 80026ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f0:	623b      	str	r3, [r7, #32]
 80026f2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026f4:	69f9      	ldr	r1, [r7, #28]
 80026f6:	6a3a      	ldr	r2, [r7, #32]
 80026f8:	e841 2300 	strex	r3, r2, [r1]
 80026fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80026fe:	69bb      	ldr	r3, [r7, #24]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d1e6      	bne.n	80026d2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002704:	88fb      	ldrh	r3, [r7, #6]
 8002706:	461a      	mov	r2, r3
 8002708:	68b9      	ldr	r1, [r7, #8]
 800270a:	68f8      	ldr	r0, [r7, #12]
 800270c:	f001 f822 	bl	8003754 <UART_Start_Receive_IT>
 8002710:	4603      	mov	r3, r0
 8002712:	e000      	b.n	8002716 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002714:	2302      	movs	r3, #2
  }
}
 8002716:	4618      	mov	r0, r3
 8002718:	3728      	adds	r7, #40	@ 0x28
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	40008000 	.word	0x40008000

08002724 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b0ba      	sub	sp, #232	@ 0xe8
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	69db      	ldr	r3, [r3, #28]
 8002732:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800274a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800274e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8002752:	4013      	ands	r3, r2
 8002754:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8002758:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800275c:	2b00      	cmp	r3, #0
 800275e:	d11b      	bne.n	8002798 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002760:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002764:	f003 0320 	and.w	r3, r3, #32
 8002768:	2b00      	cmp	r3, #0
 800276a:	d015      	beq.n	8002798 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800276c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002770:	f003 0320 	and.w	r3, r3, #32
 8002774:	2b00      	cmp	r3, #0
 8002776:	d105      	bne.n	8002784 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002778:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800277c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002780:	2b00      	cmp	r3, #0
 8002782:	d009      	beq.n	8002798 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002788:	2b00      	cmp	r3, #0
 800278a:	f000 8300 	beq.w	8002d8e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	4798      	blx	r3
      }
      return;
 8002796:	e2fa      	b.n	8002d8e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002798:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800279c:	2b00      	cmp	r3, #0
 800279e:	f000 8123 	beq.w	80029e8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80027a2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80027a6:	4b8d      	ldr	r3, [pc, #564]	@ (80029dc <HAL_UART_IRQHandler+0x2b8>)
 80027a8:	4013      	ands	r3, r2
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d106      	bne.n	80027bc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80027ae:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80027b2:	4b8b      	ldr	r3, [pc, #556]	@ (80029e0 <HAL_UART_IRQHandler+0x2bc>)
 80027b4:	4013      	ands	r3, r2
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	f000 8116 	beq.w	80029e8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80027bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027c0:	f003 0301 	and.w	r3, r3, #1
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d011      	beq.n	80027ec <HAL_UART_IRQHandler+0xc8>
 80027c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80027cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d00b      	beq.n	80027ec <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	2201      	movs	r2, #1
 80027da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027e2:	f043 0201 	orr.w	r2, r3, #1
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80027ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027f0:	f003 0302 	and.w	r3, r3, #2
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d011      	beq.n	800281c <HAL_UART_IRQHandler+0xf8>
 80027f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80027fc:	f003 0301 	and.w	r3, r3, #1
 8002800:	2b00      	cmp	r3, #0
 8002802:	d00b      	beq.n	800281c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	2202      	movs	r2, #2
 800280a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002812:	f043 0204 	orr.w	r2, r3, #4
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800281c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002820:	f003 0304 	and.w	r3, r3, #4
 8002824:	2b00      	cmp	r3, #0
 8002826:	d011      	beq.n	800284c <HAL_UART_IRQHandler+0x128>
 8002828:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800282c:	f003 0301 	and.w	r3, r3, #1
 8002830:	2b00      	cmp	r3, #0
 8002832:	d00b      	beq.n	800284c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	2204      	movs	r2, #4
 800283a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002842:	f043 0202 	orr.w	r2, r3, #2
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800284c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002850:	f003 0308 	and.w	r3, r3, #8
 8002854:	2b00      	cmp	r3, #0
 8002856:	d017      	beq.n	8002888 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002858:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800285c:	f003 0320 	and.w	r3, r3, #32
 8002860:	2b00      	cmp	r3, #0
 8002862:	d105      	bne.n	8002870 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8002864:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8002868:	4b5c      	ldr	r3, [pc, #368]	@ (80029dc <HAL_UART_IRQHandler+0x2b8>)
 800286a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800286c:	2b00      	cmp	r3, #0
 800286e:	d00b      	beq.n	8002888 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	2208      	movs	r2, #8
 8002876:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800287e:	f043 0208 	orr.w	r2, r3, #8
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002888:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800288c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002890:	2b00      	cmp	r3, #0
 8002892:	d012      	beq.n	80028ba <HAL_UART_IRQHandler+0x196>
 8002894:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002898:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800289c:	2b00      	cmp	r3, #0
 800289e:	d00c      	beq.n	80028ba <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80028a8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028b0:	f043 0220 	orr.w	r2, r3, #32
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	f000 8266 	beq.w	8002d92 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80028c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028ca:	f003 0320 	and.w	r3, r3, #32
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d013      	beq.n	80028fa <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80028d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80028d6:	f003 0320 	and.w	r3, r3, #32
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d105      	bne.n	80028ea <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80028de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80028e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d007      	beq.n	80028fa <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d003      	beq.n	80028fa <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002900:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800290e:	2b40      	cmp	r3, #64	@ 0x40
 8002910:	d005      	beq.n	800291e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002912:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002916:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800291a:	2b00      	cmp	r3, #0
 800291c:	d054      	beq.n	80029c8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f001 f83a 	bl	8003998 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800292e:	2b40      	cmp	r3, #64	@ 0x40
 8002930:	d146      	bne.n	80029c0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	3308      	adds	r3, #8
 8002938:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800293c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002940:	e853 3f00 	ldrex	r3, [r3]
 8002944:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002948:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800294c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002950:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	3308      	adds	r3, #8
 800295a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800295e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002962:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002966:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800296a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800296e:	e841 2300 	strex	r3, r2, [r1]
 8002972:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002976:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800297a:	2b00      	cmp	r3, #0
 800297c:	d1d9      	bne.n	8002932 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002984:	2b00      	cmp	r3, #0
 8002986:	d017      	beq.n	80029b8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800298e:	4a15      	ldr	r2, [pc, #84]	@ (80029e4 <HAL_UART_IRQHandler+0x2c0>)
 8002990:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002998:	4618      	mov	r0, r3
 800299a:	f7fe fb07 	bl	8000fac <HAL_DMA_Abort_IT>
 800299e:	4603      	mov	r3, r0
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d019      	beq.n	80029d8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80029aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80029b2:	4610      	mov	r0, r2
 80029b4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029b6:	e00f      	b.n	80029d8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f000 f9ff 	bl	8002dbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029be:	e00b      	b.n	80029d8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	f000 f9fb 	bl	8002dbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029c6:	e007      	b.n	80029d8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	f000 f9f7 	bl	8002dbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2200      	movs	r2, #0
 80029d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80029d6:	e1dc      	b.n	8002d92 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029d8:	bf00      	nop
    return;
 80029da:	e1da      	b.n	8002d92 <HAL_UART_IRQHandler+0x66e>
 80029dc:	10000001 	.word	0x10000001
 80029e0:	04000120 	.word	0x04000120
 80029e4:	08003a65 	.word	0x08003a65

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	f040 8170 	bne.w	8002cd2 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80029f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029f6:	f003 0310 	and.w	r3, r3, #16
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	f000 8169 	beq.w	8002cd2 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002a00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a04:	f003 0310 	and.w	r3, r3, #16
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	f000 8162 	beq.w	8002cd2 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	2210      	movs	r2, #16
 8002a14:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a20:	2b40      	cmp	r3, #64	@ 0x40
 8002a22:	f040 80d8 	bne.w	8002bd6 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002a34:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	f000 80af 	beq.w	8002b9c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8002a44:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	f080 80a7 	bcs.w	8002b9c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002a54:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 0320 	and.w	r3, r3, #32
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	f040 8087 	bne.w	8002b7a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a74:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002a78:	e853 3f00 	ldrex	r3, [r3]
 8002a7c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002a80:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002a84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a88:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	461a      	mov	r2, r3
 8002a92:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002a96:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002a9a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a9e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002aa2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002aa6:	e841 2300 	strex	r3, r2, [r1]
 8002aaa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002aae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d1da      	bne.n	8002a6c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	3308      	adds	r3, #8
 8002abc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002abe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ac0:	e853 3f00 	ldrex	r3, [r3]
 8002ac4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002ac6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002ac8:	f023 0301 	bic.w	r3, r3, #1
 8002acc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	3308      	adds	r3, #8
 8002ad6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002ada:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002ade:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ae0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002ae2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002ae6:	e841 2300 	strex	r3, r2, [r1]
 8002aea:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002aec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d1e1      	bne.n	8002ab6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	3308      	adds	r3, #8
 8002af8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002afa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002afc:	e853 3f00 	ldrex	r3, [r3]
 8002b00:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002b02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002b08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	3308      	adds	r3, #8
 8002b12:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002b16:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002b18:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b1a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002b1c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002b1e:	e841 2300 	strex	r3, r2, [r1]
 8002b22:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002b24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d1e3      	bne.n	8002af2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2220      	movs	r2, #32
 8002b2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b40:	e853 3f00 	ldrex	r3, [r3]
 8002b44:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002b46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b48:	f023 0310 	bic.w	r3, r3, #16
 8002b4c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	461a      	mov	r2, r3
 8002b56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002b5a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002b5c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b5e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002b60:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002b62:	e841 2300 	strex	r3, r2, [r1]
 8002b66:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002b68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d1e4      	bne.n	8002b38 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b74:	4618      	mov	r0, r3
 8002b76:	f7fe f9c0 	bl	8000efa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2202      	movs	r2, #2
 8002b7e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8002b8c:	b29b      	uxth	r3, r3
 8002b8e:	1ad3      	subs	r3, r2, r3
 8002b90:	b29b      	uxth	r3, r3
 8002b92:	4619      	mov	r1, r3
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	f000 f91b 	bl	8002dd0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8002b9a:	e0fc      	b.n	8002d96 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8002ba2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002ba6:	429a      	cmp	r2, r3
 8002ba8:	f040 80f5 	bne.w	8002d96 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 0320 	and.w	r3, r3, #32
 8002bba:	2b20      	cmp	r3, #32
 8002bbc:	f040 80eb 	bne.w	8002d96 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2202      	movs	r2, #2
 8002bc4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8002bcc:	4619      	mov	r1, r3
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f000 f8fe 	bl	8002dd0 <HAL_UARTEx_RxEventCallback>
      return;
 8002bd4:	e0df      	b.n	8002d96 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8002be2:	b29b      	uxth	r3, r3
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8002bf0:	b29b      	uxth	r3, r3
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	f000 80d1 	beq.w	8002d9a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8002bf8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	f000 80cc 	beq.w	8002d9a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c0a:	e853 3f00 	ldrex	r3, [r3]
 8002c0e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002c10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c12:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002c16:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	461a      	mov	r2, r3
 8002c20:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002c24:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c26:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c28:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002c2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002c2c:	e841 2300 	strex	r3, r2, [r1]
 8002c30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002c32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d1e4      	bne.n	8002c02 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	3308      	adds	r3, #8
 8002c3e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c42:	e853 3f00 	ldrex	r3, [r3]
 8002c46:	623b      	str	r3, [r7, #32]
   return(result);
 8002c48:	6a3b      	ldr	r3, [r7, #32]
 8002c4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c4e:	f023 0301 	bic.w	r3, r3, #1
 8002c52:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	3308      	adds	r3, #8
 8002c5c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002c60:	633a      	str	r2, [r7, #48]	@ 0x30
 8002c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c64:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002c66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c68:	e841 2300 	strex	r3, r2, [r1]
 8002c6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d1e1      	bne.n	8002c38 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2220      	movs	r2, #32
 8002c78:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	e853 3f00 	ldrex	r3, [r3]
 8002c94:	60fb      	str	r3, [r7, #12]
   return(result);
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	f023 0310 	bic.w	r3, r3, #16
 8002c9c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	461a      	mov	r2, r3
 8002ca6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002caa:	61fb      	str	r3, [r7, #28]
 8002cac:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cae:	69b9      	ldr	r1, [r7, #24]
 8002cb0:	69fa      	ldr	r2, [r7, #28]
 8002cb2:	e841 2300 	strex	r3, r2, [r1]
 8002cb6:	617b      	str	r3, [r7, #20]
   return(result);
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d1e4      	bne.n	8002c88 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2202      	movs	r2, #2
 8002cc2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002cc4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002cc8:	4619      	mov	r1, r3
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f000 f880 	bl	8002dd0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002cd0:	e063      	b.n	8002d9a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002cd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cd6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d00e      	beq.n	8002cfc <HAL_UART_IRQHandler+0x5d8>
 8002cde:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002ce2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d008      	beq.n	8002cfc <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002cf2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002cf4:	6878      	ldr	r0, [r7, #4]
 8002cf6:	f001 fdb9 	bl	800486c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002cfa:	e051      	b.n	8002da0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8002cfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d014      	beq.n	8002d32 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8002d08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d105      	bne.n	8002d20 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8002d14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d18:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d008      	beq.n	8002d32 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d03a      	beq.n	8002d9e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	4798      	blx	r3
    }
    return;
 8002d30:	e035      	b.n	8002d9e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002d32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d009      	beq.n	8002d52 <HAL_UART_IRQHandler+0x62e>
 8002d3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d003      	beq.n	8002d52 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f001 f842 	bl	8003dd4 <UART_EndTransmit_IT>
    return;
 8002d50:	e026      	b.n	8002da0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8002d52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d009      	beq.n	8002d72 <HAL_UART_IRQHandler+0x64e>
 8002d5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d62:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d003      	beq.n	8002d72 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f001 fd92 	bl	8004894 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002d70:	e016      	b.n	8002da0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8002d72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d76:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d010      	beq.n	8002da0 <HAL_UART_IRQHandler+0x67c>
 8002d7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	da0c      	bge.n	8002da0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f001 fd7a 	bl	8004880 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002d8c:	e008      	b.n	8002da0 <HAL_UART_IRQHandler+0x67c>
      return;
 8002d8e:	bf00      	nop
 8002d90:	e006      	b.n	8002da0 <HAL_UART_IRQHandler+0x67c>
    return;
 8002d92:	bf00      	nop
 8002d94:	e004      	b.n	8002da0 <HAL_UART_IRQHandler+0x67c>
      return;
 8002d96:	bf00      	nop
 8002d98:	e002      	b.n	8002da0 <HAL_UART_IRQHandler+0x67c>
      return;
 8002d9a:	bf00      	nop
 8002d9c:	e000      	b.n	8002da0 <HAL_UART_IRQHandler+0x67c>
    return;
 8002d9e:	bf00      	nop
  }
}
 8002da0:	37e8      	adds	r7, #232	@ 0xe8
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop

08002da8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002db0:	bf00      	nop
 8002db2:	370c      	adds	r7, #12
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr

08002dbc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002dc4:	bf00      	nop
 8002dc6:	370c      	adds	r7, #12
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dce:	4770      	bx	lr

08002dd0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
 8002dd8:	460b      	mov	r3, r1
 8002dda:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002ddc:	bf00      	nop
 8002dde:	370c      	adds	r7, #12
 8002de0:	46bd      	mov	sp, r7
 8002de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de6:	4770      	bx	lr

08002de8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002de8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002dec:	b08c      	sub	sp, #48	@ 0x30
 8002dee:	af00      	add	r7, sp, #0
 8002df0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002df2:	2300      	movs	r3, #0
 8002df4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	689a      	ldr	r2, [r3, #8]
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	691b      	ldr	r3, [r3, #16]
 8002e00:	431a      	orrs	r2, r3
 8002e02:	697b      	ldr	r3, [r7, #20]
 8002e04:	695b      	ldr	r3, [r3, #20]
 8002e06:	431a      	orrs	r2, r3
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	69db      	ldr	r3, [r3, #28]
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e10:	697b      	ldr	r3, [r7, #20]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	4baa      	ldr	r3, [pc, #680]	@ (80030c0 <UART_SetConfig+0x2d8>)
 8002e18:	4013      	ands	r3, r2
 8002e1a:	697a      	ldr	r2, [r7, #20]
 8002e1c:	6812      	ldr	r2, [r2, #0]
 8002e1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002e20:	430b      	orrs	r3, r1
 8002e22:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	68da      	ldr	r2, [r3, #12]
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	430a      	orrs	r2, r1
 8002e38:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	699b      	ldr	r3, [r3, #24]
 8002e3e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a9f      	ldr	r2, [pc, #636]	@ (80030c4 <UART_SetConfig+0x2dc>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d004      	beq.n	8002e54 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	6a1b      	ldr	r3, [r3, #32]
 8002e4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e50:	4313      	orrs	r3, r2
 8002e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8002e5e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8002e62:	697a      	ldr	r2, [r7, #20]
 8002e64:	6812      	ldr	r2, [r2, #0]
 8002e66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002e68:	430b      	orrs	r3, r1
 8002e6a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e72:	f023 010f 	bic.w	r1, r3, #15
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	430a      	orrs	r2, r1
 8002e80:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a90      	ldr	r2, [pc, #576]	@ (80030c8 <UART_SetConfig+0x2e0>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d125      	bne.n	8002ed8 <UART_SetConfig+0xf0>
 8002e8c:	4b8f      	ldr	r3, [pc, #572]	@ (80030cc <UART_SetConfig+0x2e4>)
 8002e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e92:	f003 0303 	and.w	r3, r3, #3
 8002e96:	2b03      	cmp	r3, #3
 8002e98:	d81a      	bhi.n	8002ed0 <UART_SetConfig+0xe8>
 8002e9a:	a201      	add	r2, pc, #4	@ (adr r2, 8002ea0 <UART_SetConfig+0xb8>)
 8002e9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ea0:	08002eb1 	.word	0x08002eb1
 8002ea4:	08002ec1 	.word	0x08002ec1
 8002ea8:	08002eb9 	.word	0x08002eb9
 8002eac:	08002ec9 	.word	0x08002ec9
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002eb6:	e116      	b.n	80030e6 <UART_SetConfig+0x2fe>
 8002eb8:	2302      	movs	r3, #2
 8002eba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ebe:	e112      	b.n	80030e6 <UART_SetConfig+0x2fe>
 8002ec0:	2304      	movs	r3, #4
 8002ec2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ec6:	e10e      	b.n	80030e6 <UART_SetConfig+0x2fe>
 8002ec8:	2308      	movs	r3, #8
 8002eca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ece:	e10a      	b.n	80030e6 <UART_SetConfig+0x2fe>
 8002ed0:	2310      	movs	r3, #16
 8002ed2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ed6:	e106      	b.n	80030e6 <UART_SetConfig+0x2fe>
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a7c      	ldr	r2, [pc, #496]	@ (80030d0 <UART_SetConfig+0x2e8>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d138      	bne.n	8002f54 <UART_SetConfig+0x16c>
 8002ee2:	4b7a      	ldr	r3, [pc, #488]	@ (80030cc <UART_SetConfig+0x2e4>)
 8002ee4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ee8:	f003 030c 	and.w	r3, r3, #12
 8002eec:	2b0c      	cmp	r3, #12
 8002eee:	d82d      	bhi.n	8002f4c <UART_SetConfig+0x164>
 8002ef0:	a201      	add	r2, pc, #4	@ (adr r2, 8002ef8 <UART_SetConfig+0x110>)
 8002ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ef6:	bf00      	nop
 8002ef8:	08002f2d 	.word	0x08002f2d
 8002efc:	08002f4d 	.word	0x08002f4d
 8002f00:	08002f4d 	.word	0x08002f4d
 8002f04:	08002f4d 	.word	0x08002f4d
 8002f08:	08002f3d 	.word	0x08002f3d
 8002f0c:	08002f4d 	.word	0x08002f4d
 8002f10:	08002f4d 	.word	0x08002f4d
 8002f14:	08002f4d 	.word	0x08002f4d
 8002f18:	08002f35 	.word	0x08002f35
 8002f1c:	08002f4d 	.word	0x08002f4d
 8002f20:	08002f4d 	.word	0x08002f4d
 8002f24:	08002f4d 	.word	0x08002f4d
 8002f28:	08002f45 	.word	0x08002f45
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f32:	e0d8      	b.n	80030e6 <UART_SetConfig+0x2fe>
 8002f34:	2302      	movs	r3, #2
 8002f36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f3a:	e0d4      	b.n	80030e6 <UART_SetConfig+0x2fe>
 8002f3c:	2304      	movs	r3, #4
 8002f3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f42:	e0d0      	b.n	80030e6 <UART_SetConfig+0x2fe>
 8002f44:	2308      	movs	r3, #8
 8002f46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f4a:	e0cc      	b.n	80030e6 <UART_SetConfig+0x2fe>
 8002f4c:	2310      	movs	r3, #16
 8002f4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f52:	e0c8      	b.n	80030e6 <UART_SetConfig+0x2fe>
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a5e      	ldr	r2, [pc, #376]	@ (80030d4 <UART_SetConfig+0x2ec>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d125      	bne.n	8002faa <UART_SetConfig+0x1c2>
 8002f5e:	4b5b      	ldr	r3, [pc, #364]	@ (80030cc <UART_SetConfig+0x2e4>)
 8002f60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f64:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002f68:	2b30      	cmp	r3, #48	@ 0x30
 8002f6a:	d016      	beq.n	8002f9a <UART_SetConfig+0x1b2>
 8002f6c:	2b30      	cmp	r3, #48	@ 0x30
 8002f6e:	d818      	bhi.n	8002fa2 <UART_SetConfig+0x1ba>
 8002f70:	2b20      	cmp	r3, #32
 8002f72:	d00a      	beq.n	8002f8a <UART_SetConfig+0x1a2>
 8002f74:	2b20      	cmp	r3, #32
 8002f76:	d814      	bhi.n	8002fa2 <UART_SetConfig+0x1ba>
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d002      	beq.n	8002f82 <UART_SetConfig+0x19a>
 8002f7c:	2b10      	cmp	r3, #16
 8002f7e:	d008      	beq.n	8002f92 <UART_SetConfig+0x1aa>
 8002f80:	e00f      	b.n	8002fa2 <UART_SetConfig+0x1ba>
 8002f82:	2300      	movs	r3, #0
 8002f84:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f88:	e0ad      	b.n	80030e6 <UART_SetConfig+0x2fe>
 8002f8a:	2302      	movs	r3, #2
 8002f8c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f90:	e0a9      	b.n	80030e6 <UART_SetConfig+0x2fe>
 8002f92:	2304      	movs	r3, #4
 8002f94:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f98:	e0a5      	b.n	80030e6 <UART_SetConfig+0x2fe>
 8002f9a:	2308      	movs	r3, #8
 8002f9c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002fa0:	e0a1      	b.n	80030e6 <UART_SetConfig+0x2fe>
 8002fa2:	2310      	movs	r3, #16
 8002fa4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002fa8:	e09d      	b.n	80030e6 <UART_SetConfig+0x2fe>
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a4a      	ldr	r2, [pc, #296]	@ (80030d8 <UART_SetConfig+0x2f0>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d125      	bne.n	8003000 <UART_SetConfig+0x218>
 8002fb4:	4b45      	ldr	r3, [pc, #276]	@ (80030cc <UART_SetConfig+0x2e4>)
 8002fb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fba:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002fbe:	2bc0      	cmp	r3, #192	@ 0xc0
 8002fc0:	d016      	beq.n	8002ff0 <UART_SetConfig+0x208>
 8002fc2:	2bc0      	cmp	r3, #192	@ 0xc0
 8002fc4:	d818      	bhi.n	8002ff8 <UART_SetConfig+0x210>
 8002fc6:	2b80      	cmp	r3, #128	@ 0x80
 8002fc8:	d00a      	beq.n	8002fe0 <UART_SetConfig+0x1f8>
 8002fca:	2b80      	cmp	r3, #128	@ 0x80
 8002fcc:	d814      	bhi.n	8002ff8 <UART_SetConfig+0x210>
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d002      	beq.n	8002fd8 <UART_SetConfig+0x1f0>
 8002fd2:	2b40      	cmp	r3, #64	@ 0x40
 8002fd4:	d008      	beq.n	8002fe8 <UART_SetConfig+0x200>
 8002fd6:	e00f      	b.n	8002ff8 <UART_SetConfig+0x210>
 8002fd8:	2300      	movs	r3, #0
 8002fda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002fde:	e082      	b.n	80030e6 <UART_SetConfig+0x2fe>
 8002fe0:	2302      	movs	r3, #2
 8002fe2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002fe6:	e07e      	b.n	80030e6 <UART_SetConfig+0x2fe>
 8002fe8:	2304      	movs	r3, #4
 8002fea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002fee:	e07a      	b.n	80030e6 <UART_SetConfig+0x2fe>
 8002ff0:	2308      	movs	r3, #8
 8002ff2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ff6:	e076      	b.n	80030e6 <UART_SetConfig+0x2fe>
 8002ff8:	2310      	movs	r3, #16
 8002ffa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ffe:	e072      	b.n	80030e6 <UART_SetConfig+0x2fe>
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a35      	ldr	r2, [pc, #212]	@ (80030dc <UART_SetConfig+0x2f4>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d12a      	bne.n	8003060 <UART_SetConfig+0x278>
 800300a:	4b30      	ldr	r3, [pc, #192]	@ (80030cc <UART_SetConfig+0x2e4>)
 800300c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003010:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003014:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003018:	d01a      	beq.n	8003050 <UART_SetConfig+0x268>
 800301a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800301e:	d81b      	bhi.n	8003058 <UART_SetConfig+0x270>
 8003020:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003024:	d00c      	beq.n	8003040 <UART_SetConfig+0x258>
 8003026:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800302a:	d815      	bhi.n	8003058 <UART_SetConfig+0x270>
 800302c:	2b00      	cmp	r3, #0
 800302e:	d003      	beq.n	8003038 <UART_SetConfig+0x250>
 8003030:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003034:	d008      	beq.n	8003048 <UART_SetConfig+0x260>
 8003036:	e00f      	b.n	8003058 <UART_SetConfig+0x270>
 8003038:	2300      	movs	r3, #0
 800303a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800303e:	e052      	b.n	80030e6 <UART_SetConfig+0x2fe>
 8003040:	2302      	movs	r3, #2
 8003042:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003046:	e04e      	b.n	80030e6 <UART_SetConfig+0x2fe>
 8003048:	2304      	movs	r3, #4
 800304a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800304e:	e04a      	b.n	80030e6 <UART_SetConfig+0x2fe>
 8003050:	2308      	movs	r3, #8
 8003052:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003056:	e046      	b.n	80030e6 <UART_SetConfig+0x2fe>
 8003058:	2310      	movs	r3, #16
 800305a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800305e:	e042      	b.n	80030e6 <UART_SetConfig+0x2fe>
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a17      	ldr	r2, [pc, #92]	@ (80030c4 <UART_SetConfig+0x2dc>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d13a      	bne.n	80030e0 <UART_SetConfig+0x2f8>
 800306a:	4b18      	ldr	r3, [pc, #96]	@ (80030cc <UART_SetConfig+0x2e4>)
 800306c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003070:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003074:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003078:	d01a      	beq.n	80030b0 <UART_SetConfig+0x2c8>
 800307a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800307e:	d81b      	bhi.n	80030b8 <UART_SetConfig+0x2d0>
 8003080:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003084:	d00c      	beq.n	80030a0 <UART_SetConfig+0x2b8>
 8003086:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800308a:	d815      	bhi.n	80030b8 <UART_SetConfig+0x2d0>
 800308c:	2b00      	cmp	r3, #0
 800308e:	d003      	beq.n	8003098 <UART_SetConfig+0x2b0>
 8003090:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003094:	d008      	beq.n	80030a8 <UART_SetConfig+0x2c0>
 8003096:	e00f      	b.n	80030b8 <UART_SetConfig+0x2d0>
 8003098:	2300      	movs	r3, #0
 800309a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800309e:	e022      	b.n	80030e6 <UART_SetConfig+0x2fe>
 80030a0:	2302      	movs	r3, #2
 80030a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80030a6:	e01e      	b.n	80030e6 <UART_SetConfig+0x2fe>
 80030a8:	2304      	movs	r3, #4
 80030aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80030ae:	e01a      	b.n	80030e6 <UART_SetConfig+0x2fe>
 80030b0:	2308      	movs	r3, #8
 80030b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80030b6:	e016      	b.n	80030e6 <UART_SetConfig+0x2fe>
 80030b8:	2310      	movs	r3, #16
 80030ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80030be:	e012      	b.n	80030e6 <UART_SetConfig+0x2fe>
 80030c0:	cfff69f3 	.word	0xcfff69f3
 80030c4:	40008000 	.word	0x40008000
 80030c8:	40013800 	.word	0x40013800
 80030cc:	40021000 	.word	0x40021000
 80030d0:	40004400 	.word	0x40004400
 80030d4:	40004800 	.word	0x40004800
 80030d8:	40004c00 	.word	0x40004c00
 80030dc:	40005000 	.word	0x40005000
 80030e0:	2310      	movs	r3, #16
 80030e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4aae      	ldr	r2, [pc, #696]	@ (80033a4 <UART_SetConfig+0x5bc>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	f040 8097 	bne.w	8003220 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80030f2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80030f6:	2b08      	cmp	r3, #8
 80030f8:	d823      	bhi.n	8003142 <UART_SetConfig+0x35a>
 80030fa:	a201      	add	r2, pc, #4	@ (adr r2, 8003100 <UART_SetConfig+0x318>)
 80030fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003100:	08003125 	.word	0x08003125
 8003104:	08003143 	.word	0x08003143
 8003108:	0800312d 	.word	0x0800312d
 800310c:	08003143 	.word	0x08003143
 8003110:	08003133 	.word	0x08003133
 8003114:	08003143 	.word	0x08003143
 8003118:	08003143 	.word	0x08003143
 800311c:	08003143 	.word	0x08003143
 8003120:	0800313b 	.word	0x0800313b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003124:	f7fe fef2 	bl	8001f0c <HAL_RCC_GetPCLK1Freq>
 8003128:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800312a:	e010      	b.n	800314e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800312c:	4b9e      	ldr	r3, [pc, #632]	@ (80033a8 <UART_SetConfig+0x5c0>)
 800312e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003130:	e00d      	b.n	800314e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003132:	f7fe fe7d 	bl	8001e30 <HAL_RCC_GetSysClockFreq>
 8003136:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003138:	e009      	b.n	800314e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800313a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800313e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003140:	e005      	b.n	800314e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8003142:	2300      	movs	r3, #0
 8003144:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800314c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800314e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003150:	2b00      	cmp	r3, #0
 8003152:	f000 8130 	beq.w	80033b6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800315a:	4a94      	ldr	r2, [pc, #592]	@ (80033ac <UART_SetConfig+0x5c4>)
 800315c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003160:	461a      	mov	r2, r3
 8003162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003164:	fbb3 f3f2 	udiv	r3, r3, r2
 8003168:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	685a      	ldr	r2, [r3, #4]
 800316e:	4613      	mov	r3, r2
 8003170:	005b      	lsls	r3, r3, #1
 8003172:	4413      	add	r3, r2
 8003174:	69ba      	ldr	r2, [r7, #24]
 8003176:	429a      	cmp	r2, r3
 8003178:	d305      	bcc.n	8003186 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003180:	69ba      	ldr	r2, [r7, #24]
 8003182:	429a      	cmp	r2, r3
 8003184:	d903      	bls.n	800318e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800318c:	e113      	b.n	80033b6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800318e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003190:	2200      	movs	r2, #0
 8003192:	60bb      	str	r3, [r7, #8]
 8003194:	60fa      	str	r2, [r7, #12]
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800319a:	4a84      	ldr	r2, [pc, #528]	@ (80033ac <UART_SetConfig+0x5c4>)
 800319c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80031a0:	b29b      	uxth	r3, r3
 80031a2:	2200      	movs	r2, #0
 80031a4:	603b      	str	r3, [r7, #0]
 80031a6:	607a      	str	r2, [r7, #4]
 80031a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80031ac:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80031b0:	f7fd f886 	bl	80002c0 <__aeabi_uldivmod>
 80031b4:	4602      	mov	r2, r0
 80031b6:	460b      	mov	r3, r1
 80031b8:	4610      	mov	r0, r2
 80031ba:	4619      	mov	r1, r3
 80031bc:	f04f 0200 	mov.w	r2, #0
 80031c0:	f04f 0300 	mov.w	r3, #0
 80031c4:	020b      	lsls	r3, r1, #8
 80031c6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80031ca:	0202      	lsls	r2, r0, #8
 80031cc:	6979      	ldr	r1, [r7, #20]
 80031ce:	6849      	ldr	r1, [r1, #4]
 80031d0:	0849      	lsrs	r1, r1, #1
 80031d2:	2000      	movs	r0, #0
 80031d4:	460c      	mov	r4, r1
 80031d6:	4605      	mov	r5, r0
 80031d8:	eb12 0804 	adds.w	r8, r2, r4
 80031dc:	eb43 0905 	adc.w	r9, r3, r5
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	2200      	movs	r2, #0
 80031e6:	469a      	mov	sl, r3
 80031e8:	4693      	mov	fp, r2
 80031ea:	4652      	mov	r2, sl
 80031ec:	465b      	mov	r3, fp
 80031ee:	4640      	mov	r0, r8
 80031f0:	4649      	mov	r1, r9
 80031f2:	f7fd f865 	bl	80002c0 <__aeabi_uldivmod>
 80031f6:	4602      	mov	r2, r0
 80031f8:	460b      	mov	r3, r1
 80031fa:	4613      	mov	r3, r2
 80031fc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80031fe:	6a3b      	ldr	r3, [r7, #32]
 8003200:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003204:	d308      	bcc.n	8003218 <UART_SetConfig+0x430>
 8003206:	6a3b      	ldr	r3, [r7, #32]
 8003208:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800320c:	d204      	bcs.n	8003218 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	6a3a      	ldr	r2, [r7, #32]
 8003214:	60da      	str	r2, [r3, #12]
 8003216:	e0ce      	b.n	80033b6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8003218:	2301      	movs	r3, #1
 800321a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800321e:	e0ca      	b.n	80033b6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003220:	697b      	ldr	r3, [r7, #20]
 8003222:	69db      	ldr	r3, [r3, #28]
 8003224:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003228:	d166      	bne.n	80032f8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800322a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800322e:	2b08      	cmp	r3, #8
 8003230:	d827      	bhi.n	8003282 <UART_SetConfig+0x49a>
 8003232:	a201      	add	r2, pc, #4	@ (adr r2, 8003238 <UART_SetConfig+0x450>)
 8003234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003238:	0800325d 	.word	0x0800325d
 800323c:	08003265 	.word	0x08003265
 8003240:	0800326d 	.word	0x0800326d
 8003244:	08003283 	.word	0x08003283
 8003248:	08003273 	.word	0x08003273
 800324c:	08003283 	.word	0x08003283
 8003250:	08003283 	.word	0x08003283
 8003254:	08003283 	.word	0x08003283
 8003258:	0800327b 	.word	0x0800327b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800325c:	f7fe fe56 	bl	8001f0c <HAL_RCC_GetPCLK1Freq>
 8003260:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003262:	e014      	b.n	800328e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003264:	f7fe fe68 	bl	8001f38 <HAL_RCC_GetPCLK2Freq>
 8003268:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800326a:	e010      	b.n	800328e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800326c:	4b4e      	ldr	r3, [pc, #312]	@ (80033a8 <UART_SetConfig+0x5c0>)
 800326e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003270:	e00d      	b.n	800328e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003272:	f7fe fddd 	bl	8001e30 <HAL_RCC_GetSysClockFreq>
 8003276:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003278:	e009      	b.n	800328e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800327a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800327e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003280:	e005      	b.n	800328e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8003282:	2300      	movs	r3, #0
 8003284:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800328c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800328e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003290:	2b00      	cmp	r3, #0
 8003292:	f000 8090 	beq.w	80033b6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800329a:	4a44      	ldr	r2, [pc, #272]	@ (80033ac <UART_SetConfig+0x5c4>)
 800329c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80032a0:	461a      	mov	r2, r3
 80032a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80032a8:	005a      	lsls	r2, r3, #1
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	085b      	lsrs	r3, r3, #1
 80032b0:	441a      	add	r2, r3
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80032ba:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032bc:	6a3b      	ldr	r3, [r7, #32]
 80032be:	2b0f      	cmp	r3, #15
 80032c0:	d916      	bls.n	80032f0 <UART_SetConfig+0x508>
 80032c2:	6a3b      	ldr	r3, [r7, #32]
 80032c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032c8:	d212      	bcs.n	80032f0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80032ca:	6a3b      	ldr	r3, [r7, #32]
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	f023 030f 	bic.w	r3, r3, #15
 80032d2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80032d4:	6a3b      	ldr	r3, [r7, #32]
 80032d6:	085b      	lsrs	r3, r3, #1
 80032d8:	b29b      	uxth	r3, r3
 80032da:	f003 0307 	and.w	r3, r3, #7
 80032de:	b29a      	uxth	r2, r3
 80032e0:	8bfb      	ldrh	r3, [r7, #30]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	8bfa      	ldrh	r2, [r7, #30]
 80032ec:	60da      	str	r2, [r3, #12]
 80032ee:	e062      	b.n	80033b6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80032f6:	e05e      	b.n	80033b6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80032f8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80032fc:	2b08      	cmp	r3, #8
 80032fe:	d828      	bhi.n	8003352 <UART_SetConfig+0x56a>
 8003300:	a201      	add	r2, pc, #4	@ (adr r2, 8003308 <UART_SetConfig+0x520>)
 8003302:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003306:	bf00      	nop
 8003308:	0800332d 	.word	0x0800332d
 800330c:	08003335 	.word	0x08003335
 8003310:	0800333d 	.word	0x0800333d
 8003314:	08003353 	.word	0x08003353
 8003318:	08003343 	.word	0x08003343
 800331c:	08003353 	.word	0x08003353
 8003320:	08003353 	.word	0x08003353
 8003324:	08003353 	.word	0x08003353
 8003328:	0800334b 	.word	0x0800334b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800332c:	f7fe fdee 	bl	8001f0c <HAL_RCC_GetPCLK1Freq>
 8003330:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003332:	e014      	b.n	800335e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003334:	f7fe fe00 	bl	8001f38 <HAL_RCC_GetPCLK2Freq>
 8003338:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800333a:	e010      	b.n	800335e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800333c:	4b1a      	ldr	r3, [pc, #104]	@ (80033a8 <UART_SetConfig+0x5c0>)
 800333e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003340:	e00d      	b.n	800335e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003342:	f7fe fd75 	bl	8001e30 <HAL_RCC_GetSysClockFreq>
 8003346:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003348:	e009      	b.n	800335e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800334a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800334e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003350:	e005      	b.n	800335e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8003352:	2300      	movs	r3, #0
 8003354:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800335c:	bf00      	nop
    }

    if (pclk != 0U)
 800335e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003360:	2b00      	cmp	r3, #0
 8003362:	d028      	beq.n	80033b6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003368:	4a10      	ldr	r2, [pc, #64]	@ (80033ac <UART_SetConfig+0x5c4>)
 800336a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800336e:	461a      	mov	r2, r3
 8003370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003372:	fbb3 f2f2 	udiv	r2, r3, r2
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	085b      	lsrs	r3, r3, #1
 800337c:	441a      	add	r2, r3
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	fbb2 f3f3 	udiv	r3, r2, r3
 8003386:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003388:	6a3b      	ldr	r3, [r7, #32]
 800338a:	2b0f      	cmp	r3, #15
 800338c:	d910      	bls.n	80033b0 <UART_SetConfig+0x5c8>
 800338e:	6a3b      	ldr	r3, [r7, #32]
 8003390:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003394:	d20c      	bcs.n	80033b0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003396:	6a3b      	ldr	r3, [r7, #32]
 8003398:	b29a      	uxth	r2, r3
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	60da      	str	r2, [r3, #12]
 80033a0:	e009      	b.n	80033b6 <UART_SetConfig+0x5ce>
 80033a2:	bf00      	nop
 80033a4:	40008000 	.word	0x40008000
 80033a8:	00f42400 	.word	0x00f42400
 80033ac:	08005430 	.word	0x08005430
      }
      else
      {
        ret = HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	2201      	movs	r2, #1
 80033ba:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	2201      	movs	r2, #1
 80033c2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	2200      	movs	r2, #0
 80033ca:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	2200      	movs	r2, #0
 80033d0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80033d2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3730      	adds	r7, #48	@ 0x30
 80033da:	46bd      	mov	sp, r7
 80033dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080033e0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b083      	sub	sp, #12
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ec:	f003 0308 	and.w	r3, r3, #8
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d00a      	beq.n	800340a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	430a      	orrs	r2, r1
 8003408:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800340e:	f003 0301 	and.w	r3, r3, #1
 8003412:	2b00      	cmp	r3, #0
 8003414:	d00a      	beq.n	800342c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	430a      	orrs	r2, r1
 800342a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003430:	f003 0302 	and.w	r3, r3, #2
 8003434:	2b00      	cmp	r3, #0
 8003436:	d00a      	beq.n	800344e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	430a      	orrs	r2, r1
 800344c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003452:	f003 0304 	and.w	r3, r3, #4
 8003456:	2b00      	cmp	r3, #0
 8003458:	d00a      	beq.n	8003470 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	430a      	orrs	r2, r1
 800346e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003474:	f003 0310 	and.w	r3, r3, #16
 8003478:	2b00      	cmp	r3, #0
 800347a:	d00a      	beq.n	8003492 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	430a      	orrs	r2, r1
 8003490:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003496:	f003 0320 	and.w	r3, r3, #32
 800349a:	2b00      	cmp	r3, #0
 800349c:	d00a      	beq.n	80034b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	430a      	orrs	r2, r1
 80034b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d01a      	beq.n	80034f6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	430a      	orrs	r2, r1
 80034d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80034de:	d10a      	bne.n	80034f6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	430a      	orrs	r2, r1
 80034f4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d00a      	beq.n	8003518 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	430a      	orrs	r2, r1
 8003516:	605a      	str	r2, [r3, #4]
  }
}
 8003518:	bf00      	nop
 800351a:	370c      	adds	r7, #12
 800351c:	46bd      	mov	sp, r7
 800351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003522:	4770      	bx	lr

08003524 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b098      	sub	sp, #96	@ 0x60
 8003528:	af02      	add	r7, sp, #8
 800352a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2200      	movs	r2, #0
 8003530:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003534:	f7fd fba4 	bl	8000c80 <HAL_GetTick>
 8003538:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0308 	and.w	r3, r3, #8
 8003544:	2b08      	cmp	r3, #8
 8003546:	d12f      	bne.n	80035a8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003548:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800354c:	9300      	str	r3, [sp, #0]
 800354e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003550:	2200      	movs	r2, #0
 8003552:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f000 f88e 	bl	8003678 <UART_WaitOnFlagUntilTimeout>
 800355c:	4603      	mov	r3, r0
 800355e:	2b00      	cmp	r3, #0
 8003560:	d022      	beq.n	80035a8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800356a:	e853 3f00 	ldrex	r3, [r3]
 800356e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003570:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003572:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003576:	653b      	str	r3, [r7, #80]	@ 0x50
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	461a      	mov	r2, r3
 800357e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003580:	647b      	str	r3, [r7, #68]	@ 0x44
 8003582:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003584:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003586:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003588:	e841 2300 	strex	r3, r2, [r1]
 800358c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800358e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003590:	2b00      	cmp	r3, #0
 8003592:	d1e6      	bne.n	8003562 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2220      	movs	r2, #32
 8003598:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2200      	movs	r2, #0
 80035a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80035a4:	2303      	movs	r3, #3
 80035a6:	e063      	b.n	8003670 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 0304 	and.w	r3, r3, #4
 80035b2:	2b04      	cmp	r3, #4
 80035b4:	d149      	bne.n	800364a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80035b6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80035ba:	9300      	str	r3, [sp, #0]
 80035bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035be:	2200      	movs	r2, #0
 80035c0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80035c4:	6878      	ldr	r0, [r7, #4]
 80035c6:	f000 f857 	bl	8003678 <UART_WaitOnFlagUntilTimeout>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d03c      	beq.n	800364a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035d8:	e853 3f00 	ldrex	r3, [r3]
 80035dc:	623b      	str	r3, [r7, #32]
   return(result);
 80035de:	6a3b      	ldr	r3, [r7, #32]
 80035e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80035e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	461a      	mov	r2, r3
 80035ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035ee:	633b      	str	r3, [r7, #48]	@ 0x30
 80035f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80035f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80035f6:	e841 2300 	strex	r3, r2, [r1]
 80035fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80035fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d1e6      	bne.n	80035d0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	3308      	adds	r3, #8
 8003608:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	e853 3f00 	ldrex	r3, [r3]
 8003610:	60fb      	str	r3, [r7, #12]
   return(result);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	f023 0301 	bic.w	r3, r3, #1
 8003618:	64bb      	str	r3, [r7, #72]	@ 0x48
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	3308      	adds	r3, #8
 8003620:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003622:	61fa      	str	r2, [r7, #28]
 8003624:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003626:	69b9      	ldr	r1, [r7, #24]
 8003628:	69fa      	ldr	r2, [r7, #28]
 800362a:	e841 2300 	strex	r3, r2, [r1]
 800362e:	617b      	str	r3, [r7, #20]
   return(result);
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d1e5      	bne.n	8003602 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2220      	movs	r2, #32
 800363a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2200      	movs	r2, #0
 8003642:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e012      	b.n	8003670 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2220      	movs	r2, #32
 800364e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2220      	movs	r2, #32
 8003656:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2200      	movs	r2, #0
 800365e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2200      	movs	r2, #0
 8003664:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800366e:	2300      	movs	r3, #0
}
 8003670:	4618      	mov	r0, r3
 8003672:	3758      	adds	r7, #88	@ 0x58
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}

08003678 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b084      	sub	sp, #16
 800367c:	af00      	add	r7, sp, #0
 800367e:	60f8      	str	r0, [r7, #12]
 8003680:	60b9      	str	r1, [r7, #8]
 8003682:	603b      	str	r3, [r7, #0]
 8003684:	4613      	mov	r3, r2
 8003686:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003688:	e04f      	b.n	800372a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800368a:	69bb      	ldr	r3, [r7, #24]
 800368c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003690:	d04b      	beq.n	800372a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003692:	f7fd faf5 	bl	8000c80 <HAL_GetTick>
 8003696:	4602      	mov	r2, r0
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	1ad3      	subs	r3, r2, r3
 800369c:	69ba      	ldr	r2, [r7, #24]
 800369e:	429a      	cmp	r2, r3
 80036a0:	d302      	bcc.n	80036a8 <UART_WaitOnFlagUntilTimeout+0x30>
 80036a2:	69bb      	ldr	r3, [r7, #24]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d101      	bne.n	80036ac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80036a8:	2303      	movs	r3, #3
 80036aa:	e04e      	b.n	800374a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0304 	and.w	r3, r3, #4
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d037      	beq.n	800372a <UART_WaitOnFlagUntilTimeout+0xb2>
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	2b80      	cmp	r3, #128	@ 0x80
 80036be:	d034      	beq.n	800372a <UART_WaitOnFlagUntilTimeout+0xb2>
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	2b40      	cmp	r3, #64	@ 0x40
 80036c4:	d031      	beq.n	800372a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	69db      	ldr	r3, [r3, #28]
 80036cc:	f003 0308 	and.w	r3, r3, #8
 80036d0:	2b08      	cmp	r3, #8
 80036d2:	d110      	bne.n	80036f6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	2208      	movs	r2, #8
 80036da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80036dc:	68f8      	ldr	r0, [r7, #12]
 80036de:	f000 f95b 	bl	8003998 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2208      	movs	r2, #8
 80036e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2200      	movs	r2, #0
 80036ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	e029      	b.n	800374a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	69db      	ldr	r3, [r3, #28]
 80036fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003700:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003704:	d111      	bne.n	800372a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800370e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003710:	68f8      	ldr	r0, [r7, #12]
 8003712:	f000 f941 	bl	8003998 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2220      	movs	r2, #32
 800371a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2200      	movs	r2, #0
 8003722:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	e00f      	b.n	800374a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	69da      	ldr	r2, [r3, #28]
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	4013      	ands	r3, r2
 8003734:	68ba      	ldr	r2, [r7, #8]
 8003736:	429a      	cmp	r2, r3
 8003738:	bf0c      	ite	eq
 800373a:	2301      	moveq	r3, #1
 800373c:	2300      	movne	r3, #0
 800373e:	b2db      	uxtb	r3, r3
 8003740:	461a      	mov	r2, r3
 8003742:	79fb      	ldrb	r3, [r7, #7]
 8003744:	429a      	cmp	r2, r3
 8003746:	d0a0      	beq.n	800368a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003748:	2300      	movs	r3, #0
}
 800374a:	4618      	mov	r0, r3
 800374c:	3710      	adds	r7, #16
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
	...

08003754 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003754:	b480      	push	{r7}
 8003756:	b0a3      	sub	sp, #140	@ 0x8c
 8003758:	af00      	add	r7, sp, #0
 800375a:	60f8      	str	r0, [r7, #12]
 800375c:	60b9      	str	r1, [r7, #8]
 800375e:	4613      	mov	r3, r2
 8003760:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	68ba      	ldr	r2, [r7, #8]
 8003766:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	88fa      	ldrh	r2, [r7, #6]
 800376c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	88fa      	ldrh	r2, [r7, #6]
 8003774:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2200      	movs	r2, #0
 800377c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	689b      	ldr	r3, [r3, #8]
 8003782:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003786:	d10e      	bne.n	80037a6 <UART_Start_Receive_IT+0x52>
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	691b      	ldr	r3, [r3, #16]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d105      	bne.n	800379c <UART_Start_Receive_IT+0x48>
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8003796:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800379a:	e02d      	b.n	80037f8 <UART_Start_Receive_IT+0xa4>
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	22ff      	movs	r2, #255	@ 0xff
 80037a0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80037a4:	e028      	b.n	80037f8 <UART_Start_Receive_IT+0xa4>
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d10d      	bne.n	80037ca <UART_Start_Receive_IT+0x76>
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	691b      	ldr	r3, [r3, #16]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d104      	bne.n	80037c0 <UART_Start_Receive_IT+0x6c>
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	22ff      	movs	r2, #255	@ 0xff
 80037ba:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80037be:	e01b      	b.n	80037f8 <UART_Start_Receive_IT+0xa4>
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	227f      	movs	r2, #127	@ 0x7f
 80037c4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80037c8:	e016      	b.n	80037f8 <UART_Start_Receive_IT+0xa4>
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80037d2:	d10d      	bne.n	80037f0 <UART_Start_Receive_IT+0x9c>
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	691b      	ldr	r3, [r3, #16]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d104      	bne.n	80037e6 <UART_Start_Receive_IT+0x92>
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	227f      	movs	r2, #127	@ 0x7f
 80037e0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80037e4:	e008      	b.n	80037f8 <UART_Start_Receive_IT+0xa4>
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	223f      	movs	r2, #63	@ 0x3f
 80037ea:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80037ee:	e003      	b.n	80037f8 <UART_Start_Receive_IT+0xa4>
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2200      	movs	r2, #0
 80037f4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2200      	movs	r2, #0
 80037fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2222      	movs	r2, #34	@ 0x22
 8003804:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	3308      	adds	r3, #8
 800380e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003810:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003812:	e853 3f00 	ldrex	r3, [r3]
 8003816:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8003818:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800381a:	f043 0301 	orr.w	r3, r3, #1
 800381e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	3308      	adds	r3, #8
 8003828:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800382c:	673a      	str	r2, [r7, #112]	@ 0x70
 800382e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003830:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8003832:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8003834:	e841 2300 	strex	r3, r2, [r1]
 8003838:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800383a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800383c:	2b00      	cmp	r3, #0
 800383e:	d1e3      	bne.n	8003808 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003844:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003848:	d14f      	bne.n	80038ea <UART_Start_Receive_IT+0x196>
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8003850:	88fa      	ldrh	r2, [r7, #6]
 8003852:	429a      	cmp	r2, r3
 8003854:	d349      	bcc.n	80038ea <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800385e:	d107      	bne.n	8003870 <UART_Start_Receive_IT+0x11c>
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	691b      	ldr	r3, [r3, #16]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d103      	bne.n	8003870 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	4a47      	ldr	r2, [pc, #284]	@ (8003988 <UART_Start_Receive_IT+0x234>)
 800386c:	675a      	str	r2, [r3, #116]	@ 0x74
 800386e:	e002      	b.n	8003876 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	4a46      	ldr	r2, [pc, #280]	@ (800398c <UART_Start_Receive_IT+0x238>)
 8003874:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	691b      	ldr	r3, [r3, #16]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d01a      	beq.n	80038b4 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003884:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003886:	e853 3f00 	ldrex	r3, [r3]
 800388a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800388c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800388e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003892:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	461a      	mov	r2, r3
 800389c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80038a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80038a2:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038a4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80038a6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80038a8:	e841 2300 	strex	r3, r2, [r1]
 80038ac:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80038ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d1e4      	bne.n	800387e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	3308      	adds	r3, #8
 80038ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038be:	e853 3f00 	ldrex	r3, [r3]
 80038c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80038c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	3308      	adds	r3, #8
 80038d2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80038d4:	64ba      	str	r2, [r7, #72]	@ 0x48
 80038d6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038d8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80038da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80038dc:	e841 2300 	strex	r3, r2, [r1]
 80038e0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80038e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d1e5      	bne.n	80038b4 <UART_Start_Receive_IT+0x160>
 80038e8:	e046      	b.n	8003978 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038f2:	d107      	bne.n	8003904 <UART_Start_Receive_IT+0x1b0>
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	691b      	ldr	r3, [r3, #16]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d103      	bne.n	8003904 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	4a24      	ldr	r2, [pc, #144]	@ (8003990 <UART_Start_Receive_IT+0x23c>)
 8003900:	675a      	str	r2, [r3, #116]	@ 0x74
 8003902:	e002      	b.n	800390a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	4a23      	ldr	r2, [pc, #140]	@ (8003994 <UART_Start_Receive_IT+0x240>)
 8003908:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	691b      	ldr	r3, [r3, #16]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d019      	beq.n	8003946 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800391a:	e853 3f00 	ldrex	r3, [r3]
 800391e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003922:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8003926:	677b      	str	r3, [r7, #116]	@ 0x74
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	461a      	mov	r2, r3
 800392e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003930:	637b      	str	r3, [r7, #52]	@ 0x34
 8003932:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003934:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003936:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003938:	e841 2300 	strex	r3, r2, [r1]
 800393c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800393e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003940:	2b00      	cmp	r3, #0
 8003942:	d1e6      	bne.n	8003912 <UART_Start_Receive_IT+0x1be>
 8003944:	e018      	b.n	8003978 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	e853 3f00 	ldrex	r3, [r3]
 8003952:	613b      	str	r3, [r7, #16]
   return(result);
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	f043 0320 	orr.w	r3, r3, #32
 800395a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	461a      	mov	r2, r3
 8003962:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003964:	623b      	str	r3, [r7, #32]
 8003966:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003968:	69f9      	ldr	r1, [r7, #28]
 800396a:	6a3a      	ldr	r2, [r7, #32]
 800396c:	e841 2300 	strex	r3, r2, [r1]
 8003970:	61bb      	str	r3, [r7, #24]
   return(result);
 8003972:	69bb      	ldr	r3, [r7, #24]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d1e6      	bne.n	8003946 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8003978:	2300      	movs	r3, #0
}
 800397a:	4618      	mov	r0, r3
 800397c:	378c      	adds	r7, #140	@ 0x8c
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr
 8003986:	bf00      	nop
 8003988:	08004501 	.word	0x08004501
 800398c:	0800419d 	.word	0x0800419d
 8003990:	08003fe5 	.word	0x08003fe5
 8003994:	08003e2d 	.word	0x08003e2d

08003998 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003998:	b480      	push	{r7}
 800399a:	b095      	sub	sp, #84	@ 0x54
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039a8:	e853 3f00 	ldrex	r3, [r3]
 80039ac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80039ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80039b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	461a      	mov	r2, r3
 80039bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80039be:	643b      	str	r3, [r7, #64]	@ 0x40
 80039c0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039c2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80039c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80039c6:	e841 2300 	strex	r3, r2, [r1]
 80039ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80039cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d1e6      	bne.n	80039a0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	3308      	adds	r3, #8
 80039d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039da:	6a3b      	ldr	r3, [r7, #32]
 80039dc:	e853 3f00 	ldrex	r3, [r3]
 80039e0:	61fb      	str	r3, [r7, #28]
   return(result);
 80039e2:	69fb      	ldr	r3, [r7, #28]
 80039e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039e8:	f023 0301 	bic.w	r3, r3, #1
 80039ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	3308      	adds	r3, #8
 80039f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80039f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80039f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80039fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80039fe:	e841 2300 	strex	r3, r2, [r1]
 8003a02:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d1e3      	bne.n	80039d2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d118      	bne.n	8003a44 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	e853 3f00 	ldrex	r3, [r3]
 8003a1e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	f023 0310 	bic.w	r3, r3, #16
 8003a26:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a30:	61bb      	str	r3, [r7, #24]
 8003a32:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a34:	6979      	ldr	r1, [r7, #20]
 8003a36:	69ba      	ldr	r2, [r7, #24]
 8003a38:	e841 2300 	strex	r3, r2, [r1]
 8003a3c:	613b      	str	r3, [r7, #16]
   return(result);
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d1e6      	bne.n	8003a12 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2220      	movs	r2, #32
 8003a48:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2200      	movs	r2, #0
 8003a56:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003a58:	bf00      	nop
 8003a5a:	3754      	adds	r7, #84	@ 0x54
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a62:	4770      	bx	lr

08003a64 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b084      	sub	sp, #16
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a70:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	2200      	movs	r2, #0
 8003a76:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003a82:	68f8      	ldr	r0, [r7, #12]
 8003a84:	f7ff f99a 	bl	8002dbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003a88:	bf00      	nop
 8003a8a:	3710      	adds	r7, #16
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}

08003a90 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b08f      	sub	sp, #60	@ 0x3c
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a9e:	2b21      	cmp	r3, #33	@ 0x21
 8003aa0:	d14c      	bne.n	8003b3c <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003aa8:	b29b      	uxth	r3, r3
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d132      	bne.n	8003b14 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ab4:	6a3b      	ldr	r3, [r7, #32]
 8003ab6:	e853 3f00 	ldrex	r3, [r3]
 8003aba:	61fb      	str	r3, [r7, #28]
   return(result);
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ac2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	461a      	mov	r2, r3
 8003aca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003acc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ace:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ad0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ad2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ad4:	e841 2300 	strex	r3, r2, [r1]
 8003ad8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d1e6      	bne.n	8003aae <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	e853 3f00 	ldrex	r3, [r3]
 8003aec:	60bb      	str	r3, [r7, #8]
   return(result);
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003af4:	633b      	str	r3, [r7, #48]	@ 0x30
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	461a      	mov	r2, r3
 8003afc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003afe:	61bb      	str	r3, [r7, #24]
 8003b00:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b02:	6979      	ldr	r1, [r7, #20]
 8003b04:	69ba      	ldr	r2, [r7, #24]
 8003b06:	e841 2300 	strex	r3, r2, [r1]
 8003b0a:	613b      	str	r3, [r7, #16]
   return(result);
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d1e6      	bne.n	8003ae0 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8003b12:	e013      	b.n	8003b3c <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b18:	781a      	ldrb	r2, [r3, #0]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b24:	1c5a      	adds	r2, r3, #1
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003b30:	b29b      	uxth	r3, r3
 8003b32:	3b01      	subs	r3, #1
 8003b34:	b29a      	uxth	r2, r3
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8003b3c:	bf00      	nop
 8003b3e:	373c      	adds	r7, #60	@ 0x3c
 8003b40:	46bd      	mov	sp, r7
 8003b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b46:	4770      	bx	lr

08003b48 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b091      	sub	sp, #68	@ 0x44
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b56:	2b21      	cmp	r3, #33	@ 0x21
 8003b58:	d151      	bne.n	8003bfe <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003b60:	b29b      	uxth	r3, r3
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d132      	bne.n	8003bcc <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b6e:	e853 3f00 	ldrex	r3, [r3]
 8003b72:	623b      	str	r3, [r7, #32]
   return(result);
 8003b74:	6a3b      	ldr	r3, [r7, #32]
 8003b76:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003b7a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	461a      	mov	r2, r3
 8003b82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b84:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b86:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b88:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b8c:	e841 2300 	strex	r3, r2, [r1]
 8003b90:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003b92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d1e6      	bne.n	8003b66 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	e853 3f00 	ldrex	r3, [r3]
 8003ba4:	60fb      	str	r3, [r7, #12]
   return(result);
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003bac:	637b      	str	r3, [r7, #52]	@ 0x34
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	461a      	mov	r2, r3
 8003bb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bb6:	61fb      	str	r3, [r7, #28]
 8003bb8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bba:	69b9      	ldr	r1, [r7, #24]
 8003bbc:	69fa      	ldr	r2, [r7, #28]
 8003bbe:	e841 2300 	strex	r3, r2, [r1]
 8003bc2:	617b      	str	r3, [r7, #20]
   return(result);
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d1e6      	bne.n	8003b98 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8003bca:	e018      	b.n	8003bfe <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8003bd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bd4:	881b      	ldrh	r3, [r3, #0]
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003be0:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003be6:	1c9a      	adds	r2, r3, #2
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003bf2:	b29b      	uxth	r3, r3
 8003bf4:	3b01      	subs	r3, #1
 8003bf6:	b29a      	uxth	r2, r3
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8003bfe:	bf00      	nop
 8003c00:	3744      	adds	r7, #68	@ 0x44
 8003c02:	46bd      	mov	sp, r7
 8003c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c08:	4770      	bx	lr

08003c0a <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8003c0a:	b480      	push	{r7}
 8003c0c:	b091      	sub	sp, #68	@ 0x44
 8003c0e:	af00      	add	r7, sp, #0
 8003c10:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c18:	2b21      	cmp	r3, #33	@ 0x21
 8003c1a:	d160      	bne.n	8003cde <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8003c22:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8003c24:	e057      	b.n	8003cd6 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d133      	bne.n	8003c9a <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	3308      	adds	r3, #8
 8003c38:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c3c:	e853 3f00 	ldrex	r3, [r3]
 8003c40:	623b      	str	r3, [r7, #32]
   return(result);
 8003c42:	6a3b      	ldr	r3, [r7, #32]
 8003c44:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003c48:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	3308      	adds	r3, #8
 8003c50:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003c52:	633a      	str	r2, [r7, #48]	@ 0x30
 8003c54:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003c58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c5a:	e841 2300 	strex	r3, r2, [r1]
 8003c5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d1e5      	bne.n	8003c32 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	e853 3f00 	ldrex	r3, [r3]
 8003c72:	60fb      	str	r3, [r7, #12]
   return(result);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	461a      	mov	r2, r3
 8003c82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c84:	61fb      	str	r3, [r7, #28]
 8003c86:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c88:	69b9      	ldr	r1, [r7, #24]
 8003c8a:	69fa      	ldr	r2, [r7, #28]
 8003c8c:	e841 2300 	strex	r3, r2, [r1]
 8003c90:	617b      	str	r3, [r7, #20]
   return(result);
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d1e6      	bne.n	8003c66 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8003c98:	e021      	b.n	8003cde <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	69db      	ldr	r3, [r3, #28]
 8003ca0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d013      	beq.n	8003cd0 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cac:	781a      	ldrb	r2, [r3, #0]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cb8:	1c5a      	adds	r2, r3, #1
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003cc4:	b29b      	uxth	r3, r3
 8003cc6:	3b01      	subs	r3, #1
 8003cc8:	b29a      	uxth	r2, r3
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8003cd0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003cd2:	3b01      	subs	r3, #1
 8003cd4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8003cd6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d1a4      	bne.n	8003c26 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8003cdc:	e7ff      	b.n	8003cde <UART_TxISR_8BIT_FIFOEN+0xd4>
 8003cde:	bf00      	nop
 8003ce0:	3744      	adds	r7, #68	@ 0x44
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr

08003cea <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8003cea:	b480      	push	{r7}
 8003cec:	b091      	sub	sp, #68	@ 0x44
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cf8:	2b21      	cmp	r3, #33	@ 0x21
 8003cfa:	d165      	bne.n	8003dc8 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8003d02:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8003d04:	e05c      	b.n	8003dc0 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003d0c:	b29b      	uxth	r3, r3
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d133      	bne.n	8003d7a <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	3308      	adds	r3, #8
 8003d18:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d1a:	6a3b      	ldr	r3, [r7, #32]
 8003d1c:	e853 3f00 	ldrex	r3, [r3]
 8003d20:	61fb      	str	r3, [r7, #28]
   return(result);
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003d28:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	3308      	adds	r3, #8
 8003d30:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003d32:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d34:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d36:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d38:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d3a:	e841 2300 	strex	r3, r2, [r1]
 8003d3e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d1e5      	bne.n	8003d12 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	e853 3f00 	ldrex	r3, [r3]
 8003d52:	60bb      	str	r3, [r7, #8]
   return(result);
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d5a:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	461a      	mov	r2, r3
 8003d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d64:	61bb      	str	r3, [r7, #24]
 8003d66:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d68:	6979      	ldr	r1, [r7, #20]
 8003d6a:	69ba      	ldr	r2, [r7, #24]
 8003d6c:	e841 2300 	strex	r3, r2, [r1]
 8003d70:	613b      	str	r3, [r7, #16]
   return(result);
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d1e6      	bne.n	8003d46 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8003d78:	e026      	b.n	8003dc8 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	69db      	ldr	r3, [r3, #28]
 8003d80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d018      	beq.n	8003dba <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d8c:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8003d8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d90:	881b      	ldrh	r3, [r3, #0]
 8003d92:	461a      	mov	r2, r3
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d9c:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003da2:	1c9a      	adds	r2, r3, #2
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003dae:	b29b      	uxth	r3, r3
 8003db0:	3b01      	subs	r3, #1
 8003db2:	b29a      	uxth	r2, r3
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8003dba:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003dbc:	3b01      	subs	r3, #1
 8003dbe:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8003dc0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d19f      	bne.n	8003d06 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8003dc6:	e7ff      	b.n	8003dc8 <UART_TxISR_16BIT_FIFOEN+0xde>
 8003dc8:	bf00      	nop
 8003dca:	3744      	adds	r7, #68	@ 0x44
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd2:	4770      	bx	lr

08003dd4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b088      	sub	sp, #32
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	e853 3f00 	ldrex	r3, [r3]
 8003de8:	60bb      	str	r3, [r7, #8]
   return(result);
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003df0:	61fb      	str	r3, [r7, #28]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	461a      	mov	r2, r3
 8003df8:	69fb      	ldr	r3, [r7, #28]
 8003dfa:	61bb      	str	r3, [r7, #24]
 8003dfc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dfe:	6979      	ldr	r1, [r7, #20]
 8003e00:	69ba      	ldr	r2, [r7, #24]
 8003e02:	e841 2300 	strex	r3, r2, [r1]
 8003e06:	613b      	str	r3, [r7, #16]
   return(result);
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d1e6      	bne.n	8003ddc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2220      	movs	r2, #32
 8003e12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	f7fe ffc3 	bl	8002da8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e22:	bf00      	nop
 8003e24:	3720      	adds	r7, #32
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}
	...

08003e2c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b09c      	sub	sp, #112	@ 0x70
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8003e3a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e44:	2b22      	cmp	r3, #34	@ 0x22
 8003e46:	f040 80be 	bne.w	8003fc6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e50:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003e54:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003e58:	b2d9      	uxtb	r1, r3
 8003e5a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003e5e:	b2da      	uxtb	r2, r3
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e64:	400a      	ands	r2, r1
 8003e66:	b2d2      	uxtb	r2, r2
 8003e68:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e6e:	1c5a      	adds	r2, r3, #1
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003e7a:	b29b      	uxth	r3, r3
 8003e7c:	3b01      	subs	r3, #1
 8003e7e:	b29a      	uxth	r2, r3
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003e8c:	b29b      	uxth	r3, r3
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	f040 80a1 	bne.w	8003fd6 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e9c:	e853 3f00 	ldrex	r3, [r3]
 8003ea0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003ea2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ea4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003ea8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	461a      	mov	r2, r3
 8003eb0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003eb2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003eb4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eb6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003eb8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003eba:	e841 2300 	strex	r3, r2, [r1]
 8003ebe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003ec0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d1e6      	bne.n	8003e94 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	3308      	adds	r3, #8
 8003ecc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ed0:	e853 3f00 	ldrex	r3, [r3]
 8003ed4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003ed6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ed8:	f023 0301 	bic.w	r3, r3, #1
 8003edc:	667b      	str	r3, [r7, #100]	@ 0x64
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	3308      	adds	r3, #8
 8003ee4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003ee6:	647a      	str	r2, [r7, #68]	@ 0x44
 8003ee8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003eec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003eee:	e841 2300 	strex	r3, r2, [r1]
 8003ef2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003ef4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d1e5      	bne.n	8003ec6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2220      	movs	r2, #32
 8003efe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2200      	movs	r2, #0
 8003f06:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a33      	ldr	r2, [pc, #204]	@ (8003fe0 <UART_RxISR_8BIT+0x1b4>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d01f      	beq.n	8003f58 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d018      	beq.n	8003f58 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f2e:	e853 3f00 	ldrex	r3, [r3]
 8003f32:	623b      	str	r3, [r7, #32]
   return(result);
 8003f34:	6a3b      	ldr	r3, [r7, #32]
 8003f36:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003f3a:	663b      	str	r3, [r7, #96]	@ 0x60
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	461a      	mov	r2, r3
 8003f42:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003f44:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f46:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f48:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003f4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f4c:	e841 2300 	strex	r3, r2, [r1]
 8003f50:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d1e6      	bne.n	8003f26 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f5c:	2b01      	cmp	r3, #1
 8003f5e:	d12e      	bne.n	8003fbe <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2200      	movs	r2, #0
 8003f64:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	e853 3f00 	ldrex	r3, [r3]
 8003f72:	60fb      	str	r3, [r7, #12]
   return(result);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f023 0310 	bic.w	r3, r3, #16
 8003f7a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	461a      	mov	r2, r3
 8003f82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f84:	61fb      	str	r3, [r7, #28]
 8003f86:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f88:	69b9      	ldr	r1, [r7, #24]
 8003f8a:	69fa      	ldr	r2, [r7, #28]
 8003f8c:	e841 2300 	strex	r3, r2, [r1]
 8003f90:	617b      	str	r3, [r7, #20]
   return(result);
 8003f92:	697b      	ldr	r3, [r7, #20]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d1e6      	bne.n	8003f66 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	69db      	ldr	r3, [r3, #28]
 8003f9e:	f003 0310 	and.w	r3, r3, #16
 8003fa2:	2b10      	cmp	r3, #16
 8003fa4:	d103      	bne.n	8003fae <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	2210      	movs	r2, #16
 8003fac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003fb4:	4619      	mov	r1, r3
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f7fe ff0a 	bl	8002dd0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003fbc:	e00b      	b.n	8003fd6 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	f7fc fbe2 	bl	8000788 <HAL_UART_RxCpltCallback>
}
 8003fc4:	e007      	b.n	8003fd6 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	699a      	ldr	r2, [r3, #24]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f042 0208 	orr.w	r2, r2, #8
 8003fd4:	619a      	str	r2, [r3, #24]
}
 8003fd6:	bf00      	nop
 8003fd8:	3770      	adds	r7, #112	@ 0x70
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}
 8003fde:	bf00      	nop
 8003fe0:	40008000 	.word	0x40008000

08003fe4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b09c      	sub	sp, #112	@ 0x70
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8003ff2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ffc:	2b22      	cmp	r3, #34	@ 0x22
 8003ffe:	f040 80be 	bne.w	800417e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004008:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004010:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8004012:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8004016:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800401a:	4013      	ands	r3, r2
 800401c:	b29a      	uxth	r2, r3
 800401e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004020:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004026:	1c9a      	adds	r2, r3, #2
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004032:	b29b      	uxth	r3, r3
 8004034:	3b01      	subs	r3, #1
 8004036:	b29a      	uxth	r2, r3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004044:	b29b      	uxth	r3, r3
 8004046:	2b00      	cmp	r3, #0
 8004048:	f040 80a1 	bne.w	800418e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004052:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004054:	e853 3f00 	ldrex	r3, [r3]
 8004058:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800405a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800405c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004060:	667b      	str	r3, [r7, #100]	@ 0x64
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	461a      	mov	r2, r3
 8004068:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800406a:	657b      	str	r3, [r7, #84]	@ 0x54
 800406c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800406e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004070:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004072:	e841 2300 	strex	r3, r2, [r1]
 8004076:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004078:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800407a:	2b00      	cmp	r3, #0
 800407c:	d1e6      	bne.n	800404c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	3308      	adds	r3, #8
 8004084:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004086:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004088:	e853 3f00 	ldrex	r3, [r3]
 800408c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800408e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004090:	f023 0301 	bic.w	r3, r3, #1
 8004094:	663b      	str	r3, [r7, #96]	@ 0x60
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	3308      	adds	r3, #8
 800409c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800409e:	643a      	str	r2, [r7, #64]	@ 0x40
 80040a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040a2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80040a4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80040a6:	e841 2300 	strex	r3, r2, [r1]
 80040aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80040ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d1e5      	bne.n	800407e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2220      	movs	r2, #32
 80040b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2200      	movs	r2, #0
 80040be:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2200      	movs	r2, #0
 80040c4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a33      	ldr	r2, [pc, #204]	@ (8004198 <UART_RxISR_16BIT+0x1b4>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d01f      	beq.n	8004110 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d018      	beq.n	8004110 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040e4:	6a3b      	ldr	r3, [r7, #32]
 80040e6:	e853 3f00 	ldrex	r3, [r3]
 80040ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80040ec:	69fb      	ldr	r3, [r7, #28]
 80040ee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80040f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	461a      	mov	r2, r3
 80040fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80040fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040fe:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004100:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004102:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004104:	e841 2300 	strex	r3, r2, [r1]
 8004108:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800410a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800410c:	2b00      	cmp	r3, #0
 800410e:	d1e6      	bne.n	80040de <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004114:	2b01      	cmp	r3, #1
 8004116:	d12e      	bne.n	8004176 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2200      	movs	r2, #0
 800411c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	e853 3f00 	ldrex	r3, [r3]
 800412a:	60bb      	str	r3, [r7, #8]
   return(result);
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	f023 0310 	bic.w	r3, r3, #16
 8004132:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	461a      	mov	r2, r3
 800413a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800413c:	61bb      	str	r3, [r7, #24]
 800413e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004140:	6979      	ldr	r1, [r7, #20]
 8004142:	69ba      	ldr	r2, [r7, #24]
 8004144:	e841 2300 	strex	r3, r2, [r1]
 8004148:	613b      	str	r3, [r7, #16]
   return(result);
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d1e6      	bne.n	800411e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	69db      	ldr	r3, [r3, #28]
 8004156:	f003 0310 	and.w	r3, r3, #16
 800415a:	2b10      	cmp	r3, #16
 800415c:	d103      	bne.n	8004166 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	2210      	movs	r2, #16
 8004164:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800416c:	4619      	mov	r1, r3
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f7fe fe2e 	bl	8002dd0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004174:	e00b      	b.n	800418e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	f7fc fb06 	bl	8000788 <HAL_UART_RxCpltCallback>
}
 800417c:	e007      	b.n	800418e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	699a      	ldr	r2, [r3, #24]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f042 0208 	orr.w	r2, r2, #8
 800418c:	619a      	str	r2, [r3, #24]
}
 800418e:	bf00      	nop
 8004190:	3770      	adds	r7, #112	@ 0x70
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}
 8004196:	bf00      	nop
 8004198:	40008000 	.word	0x40008000

0800419c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b0ac      	sub	sp, #176	@ 0xb0
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80041aa:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	69db      	ldr	r3, [r3, #28]
 80041b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80041d2:	2b22      	cmp	r3, #34	@ 0x22
 80041d4:	f040 8183 	bne.w	80044de <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80041de:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80041e2:	e126      	b.n	8004432 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ea:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80041ee:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80041f2:	b2d9      	uxtb	r1, r3
 80041f4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80041f8:	b2da      	uxtb	r2, r3
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041fe:	400a      	ands	r2, r1
 8004200:	b2d2      	uxtb	r2, r2
 8004202:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004208:	1c5a      	adds	r2, r3, #1
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004214:	b29b      	uxth	r3, r3
 8004216:	3b01      	subs	r3, #1
 8004218:	b29a      	uxth	r2, r3
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	69db      	ldr	r3, [r3, #28]
 8004226:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800422a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800422e:	f003 0307 	and.w	r3, r3, #7
 8004232:	2b00      	cmp	r3, #0
 8004234:	d053      	beq.n	80042de <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004236:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800423a:	f003 0301 	and.w	r3, r3, #1
 800423e:	2b00      	cmp	r3, #0
 8004240:	d011      	beq.n	8004266 <UART_RxISR_8BIT_FIFOEN+0xca>
 8004242:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004246:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800424a:	2b00      	cmp	r3, #0
 800424c:	d00b      	beq.n	8004266 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	2201      	movs	r2, #1
 8004254:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800425c:	f043 0201 	orr.w	r2, r3, #1
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004266:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800426a:	f003 0302 	and.w	r3, r3, #2
 800426e:	2b00      	cmp	r3, #0
 8004270:	d011      	beq.n	8004296 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8004272:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004276:	f003 0301 	and.w	r3, r3, #1
 800427a:	2b00      	cmp	r3, #0
 800427c:	d00b      	beq.n	8004296 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	2202      	movs	r2, #2
 8004284:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800428c:	f043 0204 	orr.w	r2, r3, #4
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004296:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800429a:	f003 0304 	and.w	r3, r3, #4
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d011      	beq.n	80042c6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 80042a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80042a6:	f003 0301 	and.w	r3, r3, #1
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d00b      	beq.n	80042c6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	2204      	movs	r2, #4
 80042b4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042bc:	f043 0202 	orr.w	r2, r3, #2
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d006      	beq.n	80042de <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	f7fe fd73 	bl	8002dbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2200      	movs	r2, #0
 80042da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80042e4:	b29b      	uxth	r3, r3
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	f040 80a3 	bne.w	8004432 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80042f4:	e853 3f00 	ldrex	r3, [r3]
 80042f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80042fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80042fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004300:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	461a      	mov	r2, r3
 800430a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800430e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004310:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004312:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8004314:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004316:	e841 2300 	strex	r3, r2, [r1]
 800431a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800431c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800431e:	2b00      	cmp	r3, #0
 8004320:	d1e4      	bne.n	80042ec <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	3308      	adds	r3, #8
 8004328:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800432a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800432c:	e853 3f00 	ldrex	r3, [r3]
 8004330:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8004332:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004334:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004338:	f023 0301 	bic.w	r3, r3, #1
 800433c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	3308      	adds	r3, #8
 8004346:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800434a:	66ba      	str	r2, [r7, #104]	@ 0x68
 800434c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800434e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8004350:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004352:	e841 2300 	strex	r3, r2, [r1]
 8004356:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8004358:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800435a:	2b00      	cmp	r3, #0
 800435c:	d1e1      	bne.n	8004322 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2220      	movs	r2, #32
 8004362:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2200      	movs	r2, #0
 800436a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a60      	ldr	r2, [pc, #384]	@ (80044f8 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d021      	beq.n	80043c0 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004386:	2b00      	cmp	r3, #0
 8004388:	d01a      	beq.n	80043c0 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004390:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004392:	e853 3f00 	ldrex	r3, [r3]
 8004396:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004398:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800439a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800439e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	461a      	mov	r2, r3
 80043a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80043ac:	657b      	str	r3, [r7, #84]	@ 0x54
 80043ae:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043b0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80043b2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80043b4:	e841 2300 	strex	r3, r2, [r1]
 80043b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80043ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d1e4      	bne.n	800438a <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d130      	bne.n	800442a <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043d6:	e853 3f00 	ldrex	r3, [r3]
 80043da:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80043dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043de:	f023 0310 	bic.w	r3, r3, #16
 80043e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	461a      	mov	r2, r3
 80043ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80043f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80043f2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80043f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80043f8:	e841 2300 	strex	r3, r2, [r1]
 80043fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80043fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004400:	2b00      	cmp	r3, #0
 8004402:	d1e4      	bne.n	80043ce <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	69db      	ldr	r3, [r3, #28]
 800440a:	f003 0310 	and.w	r3, r3, #16
 800440e:	2b10      	cmp	r3, #16
 8004410:	d103      	bne.n	800441a <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	2210      	movs	r2, #16
 8004418:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004420:	4619      	mov	r1, r3
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f7fe fcd4 	bl	8002dd0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8004428:	e00e      	b.n	8004448 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f7fc f9ac 	bl	8000788 <HAL_UART_RxCpltCallback>
        break;
 8004430:	e00a      	b.n	8004448 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004432:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8004436:	2b00      	cmp	r3, #0
 8004438:	d006      	beq.n	8004448 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800443a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800443e:	f003 0320 	and.w	r3, r3, #32
 8004442:	2b00      	cmp	r3, #0
 8004444:	f47f aece 	bne.w	80041e4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800444e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004452:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8004456:	2b00      	cmp	r3, #0
 8004458:	d049      	beq.n	80044ee <UART_RxISR_8BIT_FIFOEN+0x352>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8004460:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8004464:	429a      	cmp	r2, r3
 8004466:	d242      	bcs.n	80044ee <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	3308      	adds	r3, #8
 800446e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004470:	6a3b      	ldr	r3, [r7, #32]
 8004472:	e853 3f00 	ldrex	r3, [r3]
 8004476:	61fb      	str	r3, [r7, #28]
   return(result);
 8004478:	69fb      	ldr	r3, [r7, #28]
 800447a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800447e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	3308      	adds	r3, #8
 8004488:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800448c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800448e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004490:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004492:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004494:	e841 2300 	strex	r3, r2, [r1]
 8004498:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800449a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800449c:	2b00      	cmp	r3, #0
 800449e:	d1e3      	bne.n	8004468 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	4a16      	ldr	r2, [pc, #88]	@ (80044fc <UART_RxISR_8BIT_FIFOEN+0x360>)
 80044a4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	e853 3f00 	ldrex	r3, [r3]
 80044b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	f043 0320 	orr.w	r3, r3, #32
 80044ba:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	461a      	mov	r2, r3
 80044c4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80044c8:	61bb      	str	r3, [r7, #24]
 80044ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044cc:	6979      	ldr	r1, [r7, #20]
 80044ce:	69ba      	ldr	r2, [r7, #24]
 80044d0:	e841 2300 	strex	r3, r2, [r1]
 80044d4:	613b      	str	r3, [r7, #16]
   return(result);
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d1e4      	bne.n	80044a6 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80044dc:	e007      	b.n	80044ee <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	699a      	ldr	r2, [r3, #24]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f042 0208 	orr.w	r2, r2, #8
 80044ec:	619a      	str	r2, [r3, #24]
}
 80044ee:	bf00      	nop
 80044f0:	37b0      	adds	r7, #176	@ 0xb0
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}
 80044f6:	bf00      	nop
 80044f8:	40008000 	.word	0x40008000
 80044fc:	08003e2d 	.word	0x08003e2d

08004500 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b0ae      	sub	sp, #184	@ 0xb8
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800450e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	69db      	ldr	r3, [r3, #28]
 8004518:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004536:	2b22      	cmp	r3, #34	@ 0x22
 8004538:	f040 8187 	bne.w	800484a <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8004542:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004546:	e12a      	b.n	800479e <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800454e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004556:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800455a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800455e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8004562:	4013      	ands	r3, r2
 8004564:	b29a      	uxth	r2, r3
 8004566:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800456a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004570:	1c9a      	adds	r2, r3, #2
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800457c:	b29b      	uxth	r3, r3
 800457e:	3b01      	subs	r3, #1
 8004580:	b29a      	uxth	r2, r3
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	69db      	ldr	r3, [r3, #28]
 800458e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004592:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004596:	f003 0307 	and.w	r3, r3, #7
 800459a:	2b00      	cmp	r3, #0
 800459c:	d053      	beq.n	8004646 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800459e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80045a2:	f003 0301 	and.w	r3, r3, #1
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d011      	beq.n	80045ce <UART_RxISR_16BIT_FIFOEN+0xce>
 80045aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80045ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d00b      	beq.n	80045ce <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	2201      	movs	r2, #1
 80045bc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045c4:	f043 0201 	orr.w	r2, r3, #1
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80045ce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80045d2:	f003 0302 	and.w	r3, r3, #2
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d011      	beq.n	80045fe <UART_RxISR_16BIT_FIFOEN+0xfe>
 80045da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80045de:	f003 0301 	and.w	r3, r3, #1
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d00b      	beq.n	80045fe <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	2202      	movs	r2, #2
 80045ec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045f4:	f043 0204 	orr.w	r2, r3, #4
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80045fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004602:	f003 0304 	and.w	r3, r3, #4
 8004606:	2b00      	cmp	r3, #0
 8004608:	d011      	beq.n	800462e <UART_RxISR_16BIT_FIFOEN+0x12e>
 800460a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800460e:	f003 0301 	and.w	r3, r3, #1
 8004612:	2b00      	cmp	r3, #0
 8004614:	d00b      	beq.n	800462e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	2204      	movs	r2, #4
 800461c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004624:	f043 0202 	orr.w	r2, r3, #2
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004634:	2b00      	cmp	r3, #0
 8004636:	d006      	beq.n	8004646 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	f7fe fbbf 	bl	8002dbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800464c:	b29b      	uxth	r3, r3
 800464e:	2b00      	cmp	r3, #0
 8004650:	f040 80a5 	bne.w	800479e <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800465a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800465c:	e853 3f00 	ldrex	r3, [r3]
 8004660:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004662:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004664:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004668:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	461a      	mov	r2, r3
 8004672:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004676:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800467a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800467c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800467e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004682:	e841 2300 	strex	r3, r2, [r1]
 8004686:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004688:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800468a:	2b00      	cmp	r3, #0
 800468c:	d1e2      	bne.n	8004654 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	3308      	adds	r3, #8
 8004694:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004696:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004698:	e853 3f00 	ldrex	r3, [r3]
 800469c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800469e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80046a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046a4:	f023 0301 	bic.w	r3, r3, #1
 80046a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	3308      	adds	r3, #8
 80046b2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80046b6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80046b8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ba:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80046bc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80046be:	e841 2300 	strex	r3, r2, [r1]
 80046c2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80046c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d1e1      	bne.n	800468e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2220      	movs	r2, #32
 80046ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2200      	movs	r2, #0
 80046d6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2200      	movs	r2, #0
 80046dc:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a60      	ldr	r2, [pc, #384]	@ (8004864 <UART_RxISR_16BIT_FIFOEN+0x364>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d021      	beq.n	800472c <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d01a      	beq.n	800472c <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80046fe:	e853 3f00 	ldrex	r3, [r3]
 8004702:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004704:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004706:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800470a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	461a      	mov	r2, r3
 8004714:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004718:	65bb      	str	r3, [r7, #88]	@ 0x58
 800471a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800471c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800471e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004720:	e841 2300 	strex	r3, r2, [r1]
 8004724:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004726:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004728:	2b00      	cmp	r3, #0
 800472a:	d1e4      	bne.n	80046f6 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004730:	2b01      	cmp	r3, #1
 8004732:	d130      	bne.n	8004796 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2200      	movs	r2, #0
 8004738:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004742:	e853 3f00 	ldrex	r3, [r3]
 8004746:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800474a:	f023 0310 	bic.w	r3, r3, #16
 800474e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	461a      	mov	r2, r3
 8004758:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800475c:	647b      	str	r3, [r7, #68]	@ 0x44
 800475e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004760:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004762:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004764:	e841 2300 	strex	r3, r2, [r1]
 8004768:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800476a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800476c:	2b00      	cmp	r3, #0
 800476e:	d1e4      	bne.n	800473a <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	69db      	ldr	r3, [r3, #28]
 8004776:	f003 0310 	and.w	r3, r3, #16
 800477a:	2b10      	cmp	r3, #16
 800477c:	d103      	bne.n	8004786 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	2210      	movs	r2, #16
 8004784:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800478c:	4619      	mov	r1, r3
 800478e:	6878      	ldr	r0, [r7, #4]
 8004790:	f7fe fb1e 	bl	8002dd0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8004794:	e00e      	b.n	80047b4 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8004796:	6878      	ldr	r0, [r7, #4]
 8004798:	f7fb fff6 	bl	8000788 <HAL_UART_RxCpltCallback>
        break;
 800479c:	e00a      	b.n	80047b4 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800479e:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d006      	beq.n	80047b4 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 80047a6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80047aa:	f003 0320 	and.w	r3, r3, #32
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	f47f aeca 	bne.w	8004548 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80047ba:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80047be:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d049      	beq.n	800485a <UART_RxISR_16BIT_FIFOEN+0x35a>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80047cc:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d242      	bcs.n	800485a <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	3308      	adds	r3, #8
 80047da:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047de:	e853 3f00 	ldrex	r3, [r3]
 80047e2:	623b      	str	r3, [r7, #32]
   return(result);
 80047e4:	6a3b      	ldr	r3, [r7, #32]
 80047e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047ea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	3308      	adds	r3, #8
 80047f4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80047f8:	633a      	str	r2, [r7, #48]	@ 0x30
 80047fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80047fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004800:	e841 2300 	strex	r3, r2, [r1]
 8004804:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004808:	2b00      	cmp	r3, #0
 800480a:	d1e3      	bne.n	80047d4 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	4a16      	ldr	r2, [pc, #88]	@ (8004868 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8004810:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	e853 3f00 	ldrex	r3, [r3]
 800481e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f043 0320 	orr.w	r3, r3, #32
 8004826:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	461a      	mov	r2, r3
 8004830:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004834:	61fb      	str	r3, [r7, #28]
 8004836:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004838:	69b9      	ldr	r1, [r7, #24]
 800483a:	69fa      	ldr	r2, [r7, #28]
 800483c:	e841 2300 	strex	r3, r2, [r1]
 8004840:	617b      	str	r3, [r7, #20]
   return(result);
 8004842:	697b      	ldr	r3, [r7, #20]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d1e4      	bne.n	8004812 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004848:	e007      	b.n	800485a <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	699a      	ldr	r2, [r3, #24]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f042 0208 	orr.w	r2, r2, #8
 8004858:	619a      	str	r2, [r3, #24]
}
 800485a:	bf00      	nop
 800485c:	37b8      	adds	r7, #184	@ 0xb8
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	40008000 	.word	0x40008000
 8004868:	08003fe5 	.word	0x08003fe5

0800486c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800486c:	b480      	push	{r7}
 800486e:	b083      	sub	sp, #12
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004874:	bf00      	nop
 8004876:	370c      	adds	r7, #12
 8004878:	46bd      	mov	sp, r7
 800487a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487e:	4770      	bx	lr

08004880 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8004880:	b480      	push	{r7}
 8004882:	b083      	sub	sp, #12
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8004888:	bf00      	nop
 800488a:	370c      	adds	r7, #12
 800488c:	46bd      	mov	sp, r7
 800488e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004892:	4770      	bx	lr

08004894 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8004894:	b480      	push	{r7}
 8004896:	b083      	sub	sp, #12
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800489c:	bf00      	nop
 800489e:	370c      	adds	r7, #12
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr

080048a8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b085      	sub	sp, #20
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80048b6:	2b01      	cmp	r3, #1
 80048b8:	d101      	bne.n	80048be <HAL_UARTEx_DisableFifoMode+0x16>
 80048ba:	2302      	movs	r3, #2
 80048bc:	e027      	b.n	800490e <HAL_UARTEx_DisableFifoMode+0x66>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2201      	movs	r2, #1
 80048c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2224      	movs	r2, #36	@ 0x24
 80048ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	681a      	ldr	r2, [r3, #0]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f022 0201 	bic.w	r2, r2, #1
 80048e4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80048ec:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2200      	movs	r2, #0
 80048f2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	68fa      	ldr	r2, [r7, #12]
 80048fa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2220      	movs	r2, #32
 8004900:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800490c:	2300      	movs	r3, #0
}
 800490e:	4618      	mov	r0, r3
 8004910:	3714      	adds	r7, #20
 8004912:	46bd      	mov	sp, r7
 8004914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004918:	4770      	bx	lr

0800491a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800491a:	b580      	push	{r7, lr}
 800491c:	b084      	sub	sp, #16
 800491e:	af00      	add	r7, sp, #0
 8004920:	6078      	str	r0, [r7, #4]
 8004922:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800492a:	2b01      	cmp	r3, #1
 800492c:	d101      	bne.n	8004932 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800492e:	2302      	movs	r3, #2
 8004930:	e02d      	b.n	800498e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2201      	movs	r2, #1
 8004936:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2224      	movs	r2, #36	@ 0x24
 800493e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f022 0201 	bic.w	r2, r2, #1
 8004958:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	683a      	ldr	r2, [r7, #0]
 800496a:	430a      	orrs	r2, r1
 800496c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f000 f850 	bl	8004a14 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	68fa      	ldr	r2, [r7, #12]
 800497a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2220      	movs	r2, #32
 8004980:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2200      	movs	r2, #0
 8004988:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800498c:	2300      	movs	r3, #0
}
 800498e:	4618      	mov	r0, r3
 8004990:	3710      	adds	r7, #16
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}

08004996 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004996:	b580      	push	{r7, lr}
 8004998:	b084      	sub	sp, #16
 800499a:	af00      	add	r7, sp, #0
 800499c:	6078      	str	r0, [r7, #4]
 800499e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80049a6:	2b01      	cmp	r3, #1
 80049a8:	d101      	bne.n	80049ae <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80049aa:	2302      	movs	r3, #2
 80049ac:	e02d      	b.n	8004a0a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2201      	movs	r2, #1
 80049b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2224      	movs	r2, #36	@ 0x24
 80049ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	681a      	ldr	r2, [r3, #0]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f022 0201 	bic.w	r2, r2, #1
 80049d4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	683a      	ldr	r2, [r7, #0]
 80049e6:	430a      	orrs	r2, r1
 80049e8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f000 f812 	bl	8004a14 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	68fa      	ldr	r2, [r7, #12]
 80049f6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2220      	movs	r2, #32
 80049fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2200      	movs	r2, #0
 8004a04:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004a08:	2300      	movs	r3, #0
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3710      	adds	r7, #16
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}
	...

08004a14 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b085      	sub	sp, #20
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d108      	bne.n	8004a36 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2201      	movs	r2, #1
 8004a28:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004a34:	e031      	b.n	8004a9a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004a36:	2308      	movs	r3, #8
 8004a38:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004a3a:	2308      	movs	r3, #8
 8004a3c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	0e5b      	lsrs	r3, r3, #25
 8004a46:	b2db      	uxtb	r3, r3
 8004a48:	f003 0307 	and.w	r3, r3, #7
 8004a4c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	0f5b      	lsrs	r3, r3, #29
 8004a56:	b2db      	uxtb	r3, r3
 8004a58:	f003 0307 	and.w	r3, r3, #7
 8004a5c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004a5e:	7bbb      	ldrb	r3, [r7, #14]
 8004a60:	7b3a      	ldrb	r2, [r7, #12]
 8004a62:	4911      	ldr	r1, [pc, #68]	@ (8004aa8 <UARTEx_SetNbDataToProcess+0x94>)
 8004a64:	5c8a      	ldrb	r2, [r1, r2]
 8004a66:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004a6a:	7b3a      	ldrb	r2, [r7, #12]
 8004a6c:	490f      	ldr	r1, [pc, #60]	@ (8004aac <UARTEx_SetNbDataToProcess+0x98>)
 8004a6e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004a70:	fb93 f3f2 	sdiv	r3, r3, r2
 8004a74:	b29a      	uxth	r2, r3
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004a7c:	7bfb      	ldrb	r3, [r7, #15]
 8004a7e:	7b7a      	ldrb	r2, [r7, #13]
 8004a80:	4909      	ldr	r1, [pc, #36]	@ (8004aa8 <UARTEx_SetNbDataToProcess+0x94>)
 8004a82:	5c8a      	ldrb	r2, [r1, r2]
 8004a84:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004a88:	7b7a      	ldrb	r2, [r7, #13]
 8004a8a:	4908      	ldr	r1, [pc, #32]	@ (8004aac <UARTEx_SetNbDataToProcess+0x98>)
 8004a8c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004a8e:	fb93 f3f2 	sdiv	r3, r3, r2
 8004a92:	b29a      	uxth	r2, r3
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8004a9a:	bf00      	nop
 8004a9c:	3714      	adds	r7, #20
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa4:	4770      	bx	lr
 8004aa6:	bf00      	nop
 8004aa8:	08005448 	.word	0x08005448
 8004aac:	08005450 	.word	0x08005450

08004ab0 <siprintf>:
 8004ab0:	b40e      	push	{r1, r2, r3}
 8004ab2:	b500      	push	{lr}
 8004ab4:	b09c      	sub	sp, #112	@ 0x70
 8004ab6:	ab1d      	add	r3, sp, #116	@ 0x74
 8004ab8:	9002      	str	r0, [sp, #8]
 8004aba:	9006      	str	r0, [sp, #24]
 8004abc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004ac0:	4809      	ldr	r0, [pc, #36]	@ (8004ae8 <siprintf+0x38>)
 8004ac2:	9107      	str	r1, [sp, #28]
 8004ac4:	9104      	str	r1, [sp, #16]
 8004ac6:	4909      	ldr	r1, [pc, #36]	@ (8004aec <siprintf+0x3c>)
 8004ac8:	f853 2b04 	ldr.w	r2, [r3], #4
 8004acc:	9105      	str	r1, [sp, #20]
 8004ace:	6800      	ldr	r0, [r0, #0]
 8004ad0:	9301      	str	r3, [sp, #4]
 8004ad2:	a902      	add	r1, sp, #8
 8004ad4:	f000 f994 	bl	8004e00 <_svfiprintf_r>
 8004ad8:	9b02      	ldr	r3, [sp, #8]
 8004ada:	2200      	movs	r2, #0
 8004adc:	701a      	strb	r2, [r3, #0]
 8004ade:	b01c      	add	sp, #112	@ 0x70
 8004ae0:	f85d eb04 	ldr.w	lr, [sp], #4
 8004ae4:	b003      	add	sp, #12
 8004ae6:	4770      	bx	lr
 8004ae8:	2000000c 	.word	0x2000000c
 8004aec:	ffff0208 	.word	0xffff0208

08004af0 <memset>:
 8004af0:	4402      	add	r2, r0
 8004af2:	4603      	mov	r3, r0
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d100      	bne.n	8004afa <memset+0xa>
 8004af8:	4770      	bx	lr
 8004afa:	f803 1b01 	strb.w	r1, [r3], #1
 8004afe:	e7f9      	b.n	8004af4 <memset+0x4>

08004b00 <__errno>:
 8004b00:	4b01      	ldr	r3, [pc, #4]	@ (8004b08 <__errno+0x8>)
 8004b02:	6818      	ldr	r0, [r3, #0]
 8004b04:	4770      	bx	lr
 8004b06:	bf00      	nop
 8004b08:	2000000c 	.word	0x2000000c

08004b0c <__libc_init_array>:
 8004b0c:	b570      	push	{r4, r5, r6, lr}
 8004b0e:	4d0d      	ldr	r5, [pc, #52]	@ (8004b44 <__libc_init_array+0x38>)
 8004b10:	4c0d      	ldr	r4, [pc, #52]	@ (8004b48 <__libc_init_array+0x3c>)
 8004b12:	1b64      	subs	r4, r4, r5
 8004b14:	10a4      	asrs	r4, r4, #2
 8004b16:	2600      	movs	r6, #0
 8004b18:	42a6      	cmp	r6, r4
 8004b1a:	d109      	bne.n	8004b30 <__libc_init_array+0x24>
 8004b1c:	4d0b      	ldr	r5, [pc, #44]	@ (8004b4c <__libc_init_array+0x40>)
 8004b1e:	4c0c      	ldr	r4, [pc, #48]	@ (8004b50 <__libc_init_array+0x44>)
 8004b20:	f000 fc66 	bl	80053f0 <_init>
 8004b24:	1b64      	subs	r4, r4, r5
 8004b26:	10a4      	asrs	r4, r4, #2
 8004b28:	2600      	movs	r6, #0
 8004b2a:	42a6      	cmp	r6, r4
 8004b2c:	d105      	bne.n	8004b3a <__libc_init_array+0x2e>
 8004b2e:	bd70      	pop	{r4, r5, r6, pc}
 8004b30:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b34:	4798      	blx	r3
 8004b36:	3601      	adds	r6, #1
 8004b38:	e7ee      	b.n	8004b18 <__libc_init_array+0xc>
 8004b3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b3e:	4798      	blx	r3
 8004b40:	3601      	adds	r6, #1
 8004b42:	e7f2      	b.n	8004b2a <__libc_init_array+0x1e>
 8004b44:	08005494 	.word	0x08005494
 8004b48:	08005494 	.word	0x08005494
 8004b4c:	08005494 	.word	0x08005494
 8004b50:	08005498 	.word	0x08005498

08004b54 <__retarget_lock_acquire_recursive>:
 8004b54:	4770      	bx	lr

08004b56 <__retarget_lock_release_recursive>:
 8004b56:	4770      	bx	lr

08004b58 <_free_r>:
 8004b58:	b538      	push	{r3, r4, r5, lr}
 8004b5a:	4605      	mov	r5, r0
 8004b5c:	2900      	cmp	r1, #0
 8004b5e:	d041      	beq.n	8004be4 <_free_r+0x8c>
 8004b60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b64:	1f0c      	subs	r4, r1, #4
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	bfb8      	it	lt
 8004b6a:	18e4      	addlt	r4, r4, r3
 8004b6c:	f000 f8e0 	bl	8004d30 <__malloc_lock>
 8004b70:	4a1d      	ldr	r2, [pc, #116]	@ (8004be8 <_free_r+0x90>)
 8004b72:	6813      	ldr	r3, [r2, #0]
 8004b74:	b933      	cbnz	r3, 8004b84 <_free_r+0x2c>
 8004b76:	6063      	str	r3, [r4, #4]
 8004b78:	6014      	str	r4, [r2, #0]
 8004b7a:	4628      	mov	r0, r5
 8004b7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b80:	f000 b8dc 	b.w	8004d3c <__malloc_unlock>
 8004b84:	42a3      	cmp	r3, r4
 8004b86:	d908      	bls.n	8004b9a <_free_r+0x42>
 8004b88:	6820      	ldr	r0, [r4, #0]
 8004b8a:	1821      	adds	r1, r4, r0
 8004b8c:	428b      	cmp	r3, r1
 8004b8e:	bf01      	itttt	eq
 8004b90:	6819      	ldreq	r1, [r3, #0]
 8004b92:	685b      	ldreq	r3, [r3, #4]
 8004b94:	1809      	addeq	r1, r1, r0
 8004b96:	6021      	streq	r1, [r4, #0]
 8004b98:	e7ed      	b.n	8004b76 <_free_r+0x1e>
 8004b9a:	461a      	mov	r2, r3
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	b10b      	cbz	r3, 8004ba4 <_free_r+0x4c>
 8004ba0:	42a3      	cmp	r3, r4
 8004ba2:	d9fa      	bls.n	8004b9a <_free_r+0x42>
 8004ba4:	6811      	ldr	r1, [r2, #0]
 8004ba6:	1850      	adds	r0, r2, r1
 8004ba8:	42a0      	cmp	r0, r4
 8004baa:	d10b      	bne.n	8004bc4 <_free_r+0x6c>
 8004bac:	6820      	ldr	r0, [r4, #0]
 8004bae:	4401      	add	r1, r0
 8004bb0:	1850      	adds	r0, r2, r1
 8004bb2:	4283      	cmp	r3, r0
 8004bb4:	6011      	str	r1, [r2, #0]
 8004bb6:	d1e0      	bne.n	8004b7a <_free_r+0x22>
 8004bb8:	6818      	ldr	r0, [r3, #0]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	6053      	str	r3, [r2, #4]
 8004bbe:	4408      	add	r0, r1
 8004bc0:	6010      	str	r0, [r2, #0]
 8004bc2:	e7da      	b.n	8004b7a <_free_r+0x22>
 8004bc4:	d902      	bls.n	8004bcc <_free_r+0x74>
 8004bc6:	230c      	movs	r3, #12
 8004bc8:	602b      	str	r3, [r5, #0]
 8004bca:	e7d6      	b.n	8004b7a <_free_r+0x22>
 8004bcc:	6820      	ldr	r0, [r4, #0]
 8004bce:	1821      	adds	r1, r4, r0
 8004bd0:	428b      	cmp	r3, r1
 8004bd2:	bf04      	itt	eq
 8004bd4:	6819      	ldreq	r1, [r3, #0]
 8004bd6:	685b      	ldreq	r3, [r3, #4]
 8004bd8:	6063      	str	r3, [r4, #4]
 8004bda:	bf04      	itt	eq
 8004bdc:	1809      	addeq	r1, r1, r0
 8004bde:	6021      	streq	r1, [r4, #0]
 8004be0:	6054      	str	r4, [r2, #4]
 8004be2:	e7ca      	b.n	8004b7a <_free_r+0x22>
 8004be4:	bd38      	pop	{r3, r4, r5, pc}
 8004be6:	bf00      	nop
 8004be8:	20000294 	.word	0x20000294

08004bec <sbrk_aligned>:
 8004bec:	b570      	push	{r4, r5, r6, lr}
 8004bee:	4e0f      	ldr	r6, [pc, #60]	@ (8004c2c <sbrk_aligned+0x40>)
 8004bf0:	460c      	mov	r4, r1
 8004bf2:	6831      	ldr	r1, [r6, #0]
 8004bf4:	4605      	mov	r5, r0
 8004bf6:	b911      	cbnz	r1, 8004bfe <sbrk_aligned+0x12>
 8004bf8:	f000 fba6 	bl	8005348 <_sbrk_r>
 8004bfc:	6030      	str	r0, [r6, #0]
 8004bfe:	4621      	mov	r1, r4
 8004c00:	4628      	mov	r0, r5
 8004c02:	f000 fba1 	bl	8005348 <_sbrk_r>
 8004c06:	1c43      	adds	r3, r0, #1
 8004c08:	d103      	bne.n	8004c12 <sbrk_aligned+0x26>
 8004c0a:	f04f 34ff 	mov.w	r4, #4294967295
 8004c0e:	4620      	mov	r0, r4
 8004c10:	bd70      	pop	{r4, r5, r6, pc}
 8004c12:	1cc4      	adds	r4, r0, #3
 8004c14:	f024 0403 	bic.w	r4, r4, #3
 8004c18:	42a0      	cmp	r0, r4
 8004c1a:	d0f8      	beq.n	8004c0e <sbrk_aligned+0x22>
 8004c1c:	1a21      	subs	r1, r4, r0
 8004c1e:	4628      	mov	r0, r5
 8004c20:	f000 fb92 	bl	8005348 <_sbrk_r>
 8004c24:	3001      	adds	r0, #1
 8004c26:	d1f2      	bne.n	8004c0e <sbrk_aligned+0x22>
 8004c28:	e7ef      	b.n	8004c0a <sbrk_aligned+0x1e>
 8004c2a:	bf00      	nop
 8004c2c:	20000290 	.word	0x20000290

08004c30 <_malloc_r>:
 8004c30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c34:	1ccd      	adds	r5, r1, #3
 8004c36:	f025 0503 	bic.w	r5, r5, #3
 8004c3a:	3508      	adds	r5, #8
 8004c3c:	2d0c      	cmp	r5, #12
 8004c3e:	bf38      	it	cc
 8004c40:	250c      	movcc	r5, #12
 8004c42:	2d00      	cmp	r5, #0
 8004c44:	4606      	mov	r6, r0
 8004c46:	db01      	blt.n	8004c4c <_malloc_r+0x1c>
 8004c48:	42a9      	cmp	r1, r5
 8004c4a:	d904      	bls.n	8004c56 <_malloc_r+0x26>
 8004c4c:	230c      	movs	r3, #12
 8004c4e:	6033      	str	r3, [r6, #0]
 8004c50:	2000      	movs	r0, #0
 8004c52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004d2c <_malloc_r+0xfc>
 8004c5a:	f000 f869 	bl	8004d30 <__malloc_lock>
 8004c5e:	f8d8 3000 	ldr.w	r3, [r8]
 8004c62:	461c      	mov	r4, r3
 8004c64:	bb44      	cbnz	r4, 8004cb8 <_malloc_r+0x88>
 8004c66:	4629      	mov	r1, r5
 8004c68:	4630      	mov	r0, r6
 8004c6a:	f7ff ffbf 	bl	8004bec <sbrk_aligned>
 8004c6e:	1c43      	adds	r3, r0, #1
 8004c70:	4604      	mov	r4, r0
 8004c72:	d158      	bne.n	8004d26 <_malloc_r+0xf6>
 8004c74:	f8d8 4000 	ldr.w	r4, [r8]
 8004c78:	4627      	mov	r7, r4
 8004c7a:	2f00      	cmp	r7, #0
 8004c7c:	d143      	bne.n	8004d06 <_malloc_r+0xd6>
 8004c7e:	2c00      	cmp	r4, #0
 8004c80:	d04b      	beq.n	8004d1a <_malloc_r+0xea>
 8004c82:	6823      	ldr	r3, [r4, #0]
 8004c84:	4639      	mov	r1, r7
 8004c86:	4630      	mov	r0, r6
 8004c88:	eb04 0903 	add.w	r9, r4, r3
 8004c8c:	f000 fb5c 	bl	8005348 <_sbrk_r>
 8004c90:	4581      	cmp	r9, r0
 8004c92:	d142      	bne.n	8004d1a <_malloc_r+0xea>
 8004c94:	6821      	ldr	r1, [r4, #0]
 8004c96:	1a6d      	subs	r5, r5, r1
 8004c98:	4629      	mov	r1, r5
 8004c9a:	4630      	mov	r0, r6
 8004c9c:	f7ff ffa6 	bl	8004bec <sbrk_aligned>
 8004ca0:	3001      	adds	r0, #1
 8004ca2:	d03a      	beq.n	8004d1a <_malloc_r+0xea>
 8004ca4:	6823      	ldr	r3, [r4, #0]
 8004ca6:	442b      	add	r3, r5
 8004ca8:	6023      	str	r3, [r4, #0]
 8004caa:	f8d8 3000 	ldr.w	r3, [r8]
 8004cae:	685a      	ldr	r2, [r3, #4]
 8004cb0:	bb62      	cbnz	r2, 8004d0c <_malloc_r+0xdc>
 8004cb2:	f8c8 7000 	str.w	r7, [r8]
 8004cb6:	e00f      	b.n	8004cd8 <_malloc_r+0xa8>
 8004cb8:	6822      	ldr	r2, [r4, #0]
 8004cba:	1b52      	subs	r2, r2, r5
 8004cbc:	d420      	bmi.n	8004d00 <_malloc_r+0xd0>
 8004cbe:	2a0b      	cmp	r2, #11
 8004cc0:	d917      	bls.n	8004cf2 <_malloc_r+0xc2>
 8004cc2:	1961      	adds	r1, r4, r5
 8004cc4:	42a3      	cmp	r3, r4
 8004cc6:	6025      	str	r5, [r4, #0]
 8004cc8:	bf18      	it	ne
 8004cca:	6059      	strne	r1, [r3, #4]
 8004ccc:	6863      	ldr	r3, [r4, #4]
 8004cce:	bf08      	it	eq
 8004cd0:	f8c8 1000 	streq.w	r1, [r8]
 8004cd4:	5162      	str	r2, [r4, r5]
 8004cd6:	604b      	str	r3, [r1, #4]
 8004cd8:	4630      	mov	r0, r6
 8004cda:	f000 f82f 	bl	8004d3c <__malloc_unlock>
 8004cde:	f104 000b 	add.w	r0, r4, #11
 8004ce2:	1d23      	adds	r3, r4, #4
 8004ce4:	f020 0007 	bic.w	r0, r0, #7
 8004ce8:	1ac2      	subs	r2, r0, r3
 8004cea:	bf1c      	itt	ne
 8004cec:	1a1b      	subne	r3, r3, r0
 8004cee:	50a3      	strne	r3, [r4, r2]
 8004cf0:	e7af      	b.n	8004c52 <_malloc_r+0x22>
 8004cf2:	6862      	ldr	r2, [r4, #4]
 8004cf4:	42a3      	cmp	r3, r4
 8004cf6:	bf0c      	ite	eq
 8004cf8:	f8c8 2000 	streq.w	r2, [r8]
 8004cfc:	605a      	strne	r2, [r3, #4]
 8004cfe:	e7eb      	b.n	8004cd8 <_malloc_r+0xa8>
 8004d00:	4623      	mov	r3, r4
 8004d02:	6864      	ldr	r4, [r4, #4]
 8004d04:	e7ae      	b.n	8004c64 <_malloc_r+0x34>
 8004d06:	463c      	mov	r4, r7
 8004d08:	687f      	ldr	r7, [r7, #4]
 8004d0a:	e7b6      	b.n	8004c7a <_malloc_r+0x4a>
 8004d0c:	461a      	mov	r2, r3
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	42a3      	cmp	r3, r4
 8004d12:	d1fb      	bne.n	8004d0c <_malloc_r+0xdc>
 8004d14:	2300      	movs	r3, #0
 8004d16:	6053      	str	r3, [r2, #4]
 8004d18:	e7de      	b.n	8004cd8 <_malloc_r+0xa8>
 8004d1a:	230c      	movs	r3, #12
 8004d1c:	6033      	str	r3, [r6, #0]
 8004d1e:	4630      	mov	r0, r6
 8004d20:	f000 f80c 	bl	8004d3c <__malloc_unlock>
 8004d24:	e794      	b.n	8004c50 <_malloc_r+0x20>
 8004d26:	6005      	str	r5, [r0, #0]
 8004d28:	e7d6      	b.n	8004cd8 <_malloc_r+0xa8>
 8004d2a:	bf00      	nop
 8004d2c:	20000294 	.word	0x20000294

08004d30 <__malloc_lock>:
 8004d30:	4801      	ldr	r0, [pc, #4]	@ (8004d38 <__malloc_lock+0x8>)
 8004d32:	f7ff bf0f 	b.w	8004b54 <__retarget_lock_acquire_recursive>
 8004d36:	bf00      	nop
 8004d38:	2000028c 	.word	0x2000028c

08004d3c <__malloc_unlock>:
 8004d3c:	4801      	ldr	r0, [pc, #4]	@ (8004d44 <__malloc_unlock+0x8>)
 8004d3e:	f7ff bf0a 	b.w	8004b56 <__retarget_lock_release_recursive>
 8004d42:	bf00      	nop
 8004d44:	2000028c 	.word	0x2000028c

08004d48 <__ssputs_r>:
 8004d48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d4c:	688e      	ldr	r6, [r1, #8]
 8004d4e:	461f      	mov	r7, r3
 8004d50:	42be      	cmp	r6, r7
 8004d52:	680b      	ldr	r3, [r1, #0]
 8004d54:	4682      	mov	sl, r0
 8004d56:	460c      	mov	r4, r1
 8004d58:	4690      	mov	r8, r2
 8004d5a:	d82d      	bhi.n	8004db8 <__ssputs_r+0x70>
 8004d5c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004d60:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004d64:	d026      	beq.n	8004db4 <__ssputs_r+0x6c>
 8004d66:	6965      	ldr	r5, [r4, #20]
 8004d68:	6909      	ldr	r1, [r1, #16]
 8004d6a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004d6e:	eba3 0901 	sub.w	r9, r3, r1
 8004d72:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004d76:	1c7b      	adds	r3, r7, #1
 8004d78:	444b      	add	r3, r9
 8004d7a:	106d      	asrs	r5, r5, #1
 8004d7c:	429d      	cmp	r5, r3
 8004d7e:	bf38      	it	cc
 8004d80:	461d      	movcc	r5, r3
 8004d82:	0553      	lsls	r3, r2, #21
 8004d84:	d527      	bpl.n	8004dd6 <__ssputs_r+0x8e>
 8004d86:	4629      	mov	r1, r5
 8004d88:	f7ff ff52 	bl	8004c30 <_malloc_r>
 8004d8c:	4606      	mov	r6, r0
 8004d8e:	b360      	cbz	r0, 8004dea <__ssputs_r+0xa2>
 8004d90:	6921      	ldr	r1, [r4, #16]
 8004d92:	464a      	mov	r2, r9
 8004d94:	f000 fae8 	bl	8005368 <memcpy>
 8004d98:	89a3      	ldrh	r3, [r4, #12]
 8004d9a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004d9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004da2:	81a3      	strh	r3, [r4, #12]
 8004da4:	6126      	str	r6, [r4, #16]
 8004da6:	6165      	str	r5, [r4, #20]
 8004da8:	444e      	add	r6, r9
 8004daa:	eba5 0509 	sub.w	r5, r5, r9
 8004dae:	6026      	str	r6, [r4, #0]
 8004db0:	60a5      	str	r5, [r4, #8]
 8004db2:	463e      	mov	r6, r7
 8004db4:	42be      	cmp	r6, r7
 8004db6:	d900      	bls.n	8004dba <__ssputs_r+0x72>
 8004db8:	463e      	mov	r6, r7
 8004dba:	6820      	ldr	r0, [r4, #0]
 8004dbc:	4632      	mov	r2, r6
 8004dbe:	4641      	mov	r1, r8
 8004dc0:	f000 faa8 	bl	8005314 <memmove>
 8004dc4:	68a3      	ldr	r3, [r4, #8]
 8004dc6:	1b9b      	subs	r3, r3, r6
 8004dc8:	60a3      	str	r3, [r4, #8]
 8004dca:	6823      	ldr	r3, [r4, #0]
 8004dcc:	4433      	add	r3, r6
 8004dce:	6023      	str	r3, [r4, #0]
 8004dd0:	2000      	movs	r0, #0
 8004dd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dd6:	462a      	mov	r2, r5
 8004dd8:	f000 fad4 	bl	8005384 <_realloc_r>
 8004ddc:	4606      	mov	r6, r0
 8004dde:	2800      	cmp	r0, #0
 8004de0:	d1e0      	bne.n	8004da4 <__ssputs_r+0x5c>
 8004de2:	6921      	ldr	r1, [r4, #16]
 8004de4:	4650      	mov	r0, sl
 8004de6:	f7ff feb7 	bl	8004b58 <_free_r>
 8004dea:	230c      	movs	r3, #12
 8004dec:	f8ca 3000 	str.w	r3, [sl]
 8004df0:	89a3      	ldrh	r3, [r4, #12]
 8004df2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004df6:	81a3      	strh	r3, [r4, #12]
 8004df8:	f04f 30ff 	mov.w	r0, #4294967295
 8004dfc:	e7e9      	b.n	8004dd2 <__ssputs_r+0x8a>
	...

08004e00 <_svfiprintf_r>:
 8004e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e04:	4698      	mov	r8, r3
 8004e06:	898b      	ldrh	r3, [r1, #12]
 8004e08:	061b      	lsls	r3, r3, #24
 8004e0a:	b09d      	sub	sp, #116	@ 0x74
 8004e0c:	4607      	mov	r7, r0
 8004e0e:	460d      	mov	r5, r1
 8004e10:	4614      	mov	r4, r2
 8004e12:	d510      	bpl.n	8004e36 <_svfiprintf_r+0x36>
 8004e14:	690b      	ldr	r3, [r1, #16]
 8004e16:	b973      	cbnz	r3, 8004e36 <_svfiprintf_r+0x36>
 8004e18:	2140      	movs	r1, #64	@ 0x40
 8004e1a:	f7ff ff09 	bl	8004c30 <_malloc_r>
 8004e1e:	6028      	str	r0, [r5, #0]
 8004e20:	6128      	str	r0, [r5, #16]
 8004e22:	b930      	cbnz	r0, 8004e32 <_svfiprintf_r+0x32>
 8004e24:	230c      	movs	r3, #12
 8004e26:	603b      	str	r3, [r7, #0]
 8004e28:	f04f 30ff 	mov.w	r0, #4294967295
 8004e2c:	b01d      	add	sp, #116	@ 0x74
 8004e2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e32:	2340      	movs	r3, #64	@ 0x40
 8004e34:	616b      	str	r3, [r5, #20]
 8004e36:	2300      	movs	r3, #0
 8004e38:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e3a:	2320      	movs	r3, #32
 8004e3c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004e40:	f8cd 800c 	str.w	r8, [sp, #12]
 8004e44:	2330      	movs	r3, #48	@ 0x30
 8004e46:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004fe4 <_svfiprintf_r+0x1e4>
 8004e4a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004e4e:	f04f 0901 	mov.w	r9, #1
 8004e52:	4623      	mov	r3, r4
 8004e54:	469a      	mov	sl, r3
 8004e56:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004e5a:	b10a      	cbz	r2, 8004e60 <_svfiprintf_r+0x60>
 8004e5c:	2a25      	cmp	r2, #37	@ 0x25
 8004e5e:	d1f9      	bne.n	8004e54 <_svfiprintf_r+0x54>
 8004e60:	ebba 0b04 	subs.w	fp, sl, r4
 8004e64:	d00b      	beq.n	8004e7e <_svfiprintf_r+0x7e>
 8004e66:	465b      	mov	r3, fp
 8004e68:	4622      	mov	r2, r4
 8004e6a:	4629      	mov	r1, r5
 8004e6c:	4638      	mov	r0, r7
 8004e6e:	f7ff ff6b 	bl	8004d48 <__ssputs_r>
 8004e72:	3001      	adds	r0, #1
 8004e74:	f000 80a7 	beq.w	8004fc6 <_svfiprintf_r+0x1c6>
 8004e78:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004e7a:	445a      	add	r2, fp
 8004e7c:	9209      	str	r2, [sp, #36]	@ 0x24
 8004e7e:	f89a 3000 	ldrb.w	r3, [sl]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	f000 809f 	beq.w	8004fc6 <_svfiprintf_r+0x1c6>
 8004e88:	2300      	movs	r3, #0
 8004e8a:	f04f 32ff 	mov.w	r2, #4294967295
 8004e8e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004e92:	f10a 0a01 	add.w	sl, sl, #1
 8004e96:	9304      	str	r3, [sp, #16]
 8004e98:	9307      	str	r3, [sp, #28]
 8004e9a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004e9e:	931a      	str	r3, [sp, #104]	@ 0x68
 8004ea0:	4654      	mov	r4, sl
 8004ea2:	2205      	movs	r2, #5
 8004ea4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ea8:	484e      	ldr	r0, [pc, #312]	@ (8004fe4 <_svfiprintf_r+0x1e4>)
 8004eaa:	f7fb f9b9 	bl	8000220 <memchr>
 8004eae:	9a04      	ldr	r2, [sp, #16]
 8004eb0:	b9d8      	cbnz	r0, 8004eea <_svfiprintf_r+0xea>
 8004eb2:	06d0      	lsls	r0, r2, #27
 8004eb4:	bf44      	itt	mi
 8004eb6:	2320      	movmi	r3, #32
 8004eb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004ebc:	0711      	lsls	r1, r2, #28
 8004ebe:	bf44      	itt	mi
 8004ec0:	232b      	movmi	r3, #43	@ 0x2b
 8004ec2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004ec6:	f89a 3000 	ldrb.w	r3, [sl]
 8004eca:	2b2a      	cmp	r3, #42	@ 0x2a
 8004ecc:	d015      	beq.n	8004efa <_svfiprintf_r+0xfa>
 8004ece:	9a07      	ldr	r2, [sp, #28]
 8004ed0:	4654      	mov	r4, sl
 8004ed2:	2000      	movs	r0, #0
 8004ed4:	f04f 0c0a 	mov.w	ip, #10
 8004ed8:	4621      	mov	r1, r4
 8004eda:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004ede:	3b30      	subs	r3, #48	@ 0x30
 8004ee0:	2b09      	cmp	r3, #9
 8004ee2:	d94b      	bls.n	8004f7c <_svfiprintf_r+0x17c>
 8004ee4:	b1b0      	cbz	r0, 8004f14 <_svfiprintf_r+0x114>
 8004ee6:	9207      	str	r2, [sp, #28]
 8004ee8:	e014      	b.n	8004f14 <_svfiprintf_r+0x114>
 8004eea:	eba0 0308 	sub.w	r3, r0, r8
 8004eee:	fa09 f303 	lsl.w	r3, r9, r3
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	9304      	str	r3, [sp, #16]
 8004ef6:	46a2      	mov	sl, r4
 8004ef8:	e7d2      	b.n	8004ea0 <_svfiprintf_r+0xa0>
 8004efa:	9b03      	ldr	r3, [sp, #12]
 8004efc:	1d19      	adds	r1, r3, #4
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	9103      	str	r1, [sp, #12]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	bfbb      	ittet	lt
 8004f06:	425b      	neglt	r3, r3
 8004f08:	f042 0202 	orrlt.w	r2, r2, #2
 8004f0c:	9307      	strge	r3, [sp, #28]
 8004f0e:	9307      	strlt	r3, [sp, #28]
 8004f10:	bfb8      	it	lt
 8004f12:	9204      	strlt	r2, [sp, #16]
 8004f14:	7823      	ldrb	r3, [r4, #0]
 8004f16:	2b2e      	cmp	r3, #46	@ 0x2e
 8004f18:	d10a      	bne.n	8004f30 <_svfiprintf_r+0x130>
 8004f1a:	7863      	ldrb	r3, [r4, #1]
 8004f1c:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f1e:	d132      	bne.n	8004f86 <_svfiprintf_r+0x186>
 8004f20:	9b03      	ldr	r3, [sp, #12]
 8004f22:	1d1a      	adds	r2, r3, #4
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	9203      	str	r2, [sp, #12]
 8004f28:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004f2c:	3402      	adds	r4, #2
 8004f2e:	9305      	str	r3, [sp, #20]
 8004f30:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004ff4 <_svfiprintf_r+0x1f4>
 8004f34:	7821      	ldrb	r1, [r4, #0]
 8004f36:	2203      	movs	r2, #3
 8004f38:	4650      	mov	r0, sl
 8004f3a:	f7fb f971 	bl	8000220 <memchr>
 8004f3e:	b138      	cbz	r0, 8004f50 <_svfiprintf_r+0x150>
 8004f40:	9b04      	ldr	r3, [sp, #16]
 8004f42:	eba0 000a 	sub.w	r0, r0, sl
 8004f46:	2240      	movs	r2, #64	@ 0x40
 8004f48:	4082      	lsls	r2, r0
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	3401      	adds	r4, #1
 8004f4e:	9304      	str	r3, [sp, #16]
 8004f50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f54:	4824      	ldr	r0, [pc, #144]	@ (8004fe8 <_svfiprintf_r+0x1e8>)
 8004f56:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004f5a:	2206      	movs	r2, #6
 8004f5c:	f7fb f960 	bl	8000220 <memchr>
 8004f60:	2800      	cmp	r0, #0
 8004f62:	d036      	beq.n	8004fd2 <_svfiprintf_r+0x1d2>
 8004f64:	4b21      	ldr	r3, [pc, #132]	@ (8004fec <_svfiprintf_r+0x1ec>)
 8004f66:	bb1b      	cbnz	r3, 8004fb0 <_svfiprintf_r+0x1b0>
 8004f68:	9b03      	ldr	r3, [sp, #12]
 8004f6a:	3307      	adds	r3, #7
 8004f6c:	f023 0307 	bic.w	r3, r3, #7
 8004f70:	3308      	adds	r3, #8
 8004f72:	9303      	str	r3, [sp, #12]
 8004f74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f76:	4433      	add	r3, r6
 8004f78:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f7a:	e76a      	b.n	8004e52 <_svfiprintf_r+0x52>
 8004f7c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004f80:	460c      	mov	r4, r1
 8004f82:	2001      	movs	r0, #1
 8004f84:	e7a8      	b.n	8004ed8 <_svfiprintf_r+0xd8>
 8004f86:	2300      	movs	r3, #0
 8004f88:	3401      	adds	r4, #1
 8004f8a:	9305      	str	r3, [sp, #20]
 8004f8c:	4619      	mov	r1, r3
 8004f8e:	f04f 0c0a 	mov.w	ip, #10
 8004f92:	4620      	mov	r0, r4
 8004f94:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004f98:	3a30      	subs	r2, #48	@ 0x30
 8004f9a:	2a09      	cmp	r2, #9
 8004f9c:	d903      	bls.n	8004fa6 <_svfiprintf_r+0x1a6>
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d0c6      	beq.n	8004f30 <_svfiprintf_r+0x130>
 8004fa2:	9105      	str	r1, [sp, #20]
 8004fa4:	e7c4      	b.n	8004f30 <_svfiprintf_r+0x130>
 8004fa6:	fb0c 2101 	mla	r1, ip, r1, r2
 8004faa:	4604      	mov	r4, r0
 8004fac:	2301      	movs	r3, #1
 8004fae:	e7f0      	b.n	8004f92 <_svfiprintf_r+0x192>
 8004fb0:	ab03      	add	r3, sp, #12
 8004fb2:	9300      	str	r3, [sp, #0]
 8004fb4:	462a      	mov	r2, r5
 8004fb6:	4b0e      	ldr	r3, [pc, #56]	@ (8004ff0 <_svfiprintf_r+0x1f0>)
 8004fb8:	a904      	add	r1, sp, #16
 8004fba:	4638      	mov	r0, r7
 8004fbc:	f3af 8000 	nop.w
 8004fc0:	1c42      	adds	r2, r0, #1
 8004fc2:	4606      	mov	r6, r0
 8004fc4:	d1d6      	bne.n	8004f74 <_svfiprintf_r+0x174>
 8004fc6:	89ab      	ldrh	r3, [r5, #12]
 8004fc8:	065b      	lsls	r3, r3, #25
 8004fca:	f53f af2d 	bmi.w	8004e28 <_svfiprintf_r+0x28>
 8004fce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004fd0:	e72c      	b.n	8004e2c <_svfiprintf_r+0x2c>
 8004fd2:	ab03      	add	r3, sp, #12
 8004fd4:	9300      	str	r3, [sp, #0]
 8004fd6:	462a      	mov	r2, r5
 8004fd8:	4b05      	ldr	r3, [pc, #20]	@ (8004ff0 <_svfiprintf_r+0x1f0>)
 8004fda:	a904      	add	r1, sp, #16
 8004fdc:	4638      	mov	r0, r7
 8004fde:	f000 f879 	bl	80050d4 <_printf_i>
 8004fe2:	e7ed      	b.n	8004fc0 <_svfiprintf_r+0x1c0>
 8004fe4:	08005458 	.word	0x08005458
 8004fe8:	08005462 	.word	0x08005462
 8004fec:	00000000 	.word	0x00000000
 8004ff0:	08004d49 	.word	0x08004d49
 8004ff4:	0800545e 	.word	0x0800545e

08004ff8 <_printf_common>:
 8004ff8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ffc:	4616      	mov	r6, r2
 8004ffe:	4698      	mov	r8, r3
 8005000:	688a      	ldr	r2, [r1, #8]
 8005002:	690b      	ldr	r3, [r1, #16]
 8005004:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005008:	4293      	cmp	r3, r2
 800500a:	bfb8      	it	lt
 800500c:	4613      	movlt	r3, r2
 800500e:	6033      	str	r3, [r6, #0]
 8005010:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005014:	4607      	mov	r7, r0
 8005016:	460c      	mov	r4, r1
 8005018:	b10a      	cbz	r2, 800501e <_printf_common+0x26>
 800501a:	3301      	adds	r3, #1
 800501c:	6033      	str	r3, [r6, #0]
 800501e:	6823      	ldr	r3, [r4, #0]
 8005020:	0699      	lsls	r1, r3, #26
 8005022:	bf42      	ittt	mi
 8005024:	6833      	ldrmi	r3, [r6, #0]
 8005026:	3302      	addmi	r3, #2
 8005028:	6033      	strmi	r3, [r6, #0]
 800502a:	6825      	ldr	r5, [r4, #0]
 800502c:	f015 0506 	ands.w	r5, r5, #6
 8005030:	d106      	bne.n	8005040 <_printf_common+0x48>
 8005032:	f104 0a19 	add.w	sl, r4, #25
 8005036:	68e3      	ldr	r3, [r4, #12]
 8005038:	6832      	ldr	r2, [r6, #0]
 800503a:	1a9b      	subs	r3, r3, r2
 800503c:	42ab      	cmp	r3, r5
 800503e:	dc26      	bgt.n	800508e <_printf_common+0x96>
 8005040:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005044:	6822      	ldr	r2, [r4, #0]
 8005046:	3b00      	subs	r3, #0
 8005048:	bf18      	it	ne
 800504a:	2301      	movne	r3, #1
 800504c:	0692      	lsls	r2, r2, #26
 800504e:	d42b      	bmi.n	80050a8 <_printf_common+0xb0>
 8005050:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005054:	4641      	mov	r1, r8
 8005056:	4638      	mov	r0, r7
 8005058:	47c8      	blx	r9
 800505a:	3001      	adds	r0, #1
 800505c:	d01e      	beq.n	800509c <_printf_common+0xa4>
 800505e:	6823      	ldr	r3, [r4, #0]
 8005060:	6922      	ldr	r2, [r4, #16]
 8005062:	f003 0306 	and.w	r3, r3, #6
 8005066:	2b04      	cmp	r3, #4
 8005068:	bf02      	ittt	eq
 800506a:	68e5      	ldreq	r5, [r4, #12]
 800506c:	6833      	ldreq	r3, [r6, #0]
 800506e:	1aed      	subeq	r5, r5, r3
 8005070:	68a3      	ldr	r3, [r4, #8]
 8005072:	bf0c      	ite	eq
 8005074:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005078:	2500      	movne	r5, #0
 800507a:	4293      	cmp	r3, r2
 800507c:	bfc4      	itt	gt
 800507e:	1a9b      	subgt	r3, r3, r2
 8005080:	18ed      	addgt	r5, r5, r3
 8005082:	2600      	movs	r6, #0
 8005084:	341a      	adds	r4, #26
 8005086:	42b5      	cmp	r5, r6
 8005088:	d11a      	bne.n	80050c0 <_printf_common+0xc8>
 800508a:	2000      	movs	r0, #0
 800508c:	e008      	b.n	80050a0 <_printf_common+0xa8>
 800508e:	2301      	movs	r3, #1
 8005090:	4652      	mov	r2, sl
 8005092:	4641      	mov	r1, r8
 8005094:	4638      	mov	r0, r7
 8005096:	47c8      	blx	r9
 8005098:	3001      	adds	r0, #1
 800509a:	d103      	bne.n	80050a4 <_printf_common+0xac>
 800509c:	f04f 30ff 	mov.w	r0, #4294967295
 80050a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050a4:	3501      	adds	r5, #1
 80050a6:	e7c6      	b.n	8005036 <_printf_common+0x3e>
 80050a8:	18e1      	adds	r1, r4, r3
 80050aa:	1c5a      	adds	r2, r3, #1
 80050ac:	2030      	movs	r0, #48	@ 0x30
 80050ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80050b2:	4422      	add	r2, r4
 80050b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80050b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80050bc:	3302      	adds	r3, #2
 80050be:	e7c7      	b.n	8005050 <_printf_common+0x58>
 80050c0:	2301      	movs	r3, #1
 80050c2:	4622      	mov	r2, r4
 80050c4:	4641      	mov	r1, r8
 80050c6:	4638      	mov	r0, r7
 80050c8:	47c8      	blx	r9
 80050ca:	3001      	adds	r0, #1
 80050cc:	d0e6      	beq.n	800509c <_printf_common+0xa4>
 80050ce:	3601      	adds	r6, #1
 80050d0:	e7d9      	b.n	8005086 <_printf_common+0x8e>
	...

080050d4 <_printf_i>:
 80050d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80050d8:	7e0f      	ldrb	r7, [r1, #24]
 80050da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80050dc:	2f78      	cmp	r7, #120	@ 0x78
 80050de:	4691      	mov	r9, r2
 80050e0:	4680      	mov	r8, r0
 80050e2:	460c      	mov	r4, r1
 80050e4:	469a      	mov	sl, r3
 80050e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80050ea:	d807      	bhi.n	80050fc <_printf_i+0x28>
 80050ec:	2f62      	cmp	r7, #98	@ 0x62
 80050ee:	d80a      	bhi.n	8005106 <_printf_i+0x32>
 80050f0:	2f00      	cmp	r7, #0
 80050f2:	f000 80d2 	beq.w	800529a <_printf_i+0x1c6>
 80050f6:	2f58      	cmp	r7, #88	@ 0x58
 80050f8:	f000 80b9 	beq.w	800526e <_printf_i+0x19a>
 80050fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005100:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005104:	e03a      	b.n	800517c <_printf_i+0xa8>
 8005106:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800510a:	2b15      	cmp	r3, #21
 800510c:	d8f6      	bhi.n	80050fc <_printf_i+0x28>
 800510e:	a101      	add	r1, pc, #4	@ (adr r1, 8005114 <_printf_i+0x40>)
 8005110:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005114:	0800516d 	.word	0x0800516d
 8005118:	08005181 	.word	0x08005181
 800511c:	080050fd 	.word	0x080050fd
 8005120:	080050fd 	.word	0x080050fd
 8005124:	080050fd 	.word	0x080050fd
 8005128:	080050fd 	.word	0x080050fd
 800512c:	08005181 	.word	0x08005181
 8005130:	080050fd 	.word	0x080050fd
 8005134:	080050fd 	.word	0x080050fd
 8005138:	080050fd 	.word	0x080050fd
 800513c:	080050fd 	.word	0x080050fd
 8005140:	08005281 	.word	0x08005281
 8005144:	080051ab 	.word	0x080051ab
 8005148:	0800523b 	.word	0x0800523b
 800514c:	080050fd 	.word	0x080050fd
 8005150:	080050fd 	.word	0x080050fd
 8005154:	080052a3 	.word	0x080052a3
 8005158:	080050fd 	.word	0x080050fd
 800515c:	080051ab 	.word	0x080051ab
 8005160:	080050fd 	.word	0x080050fd
 8005164:	080050fd 	.word	0x080050fd
 8005168:	08005243 	.word	0x08005243
 800516c:	6833      	ldr	r3, [r6, #0]
 800516e:	1d1a      	adds	r2, r3, #4
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	6032      	str	r2, [r6, #0]
 8005174:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005178:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800517c:	2301      	movs	r3, #1
 800517e:	e09d      	b.n	80052bc <_printf_i+0x1e8>
 8005180:	6833      	ldr	r3, [r6, #0]
 8005182:	6820      	ldr	r0, [r4, #0]
 8005184:	1d19      	adds	r1, r3, #4
 8005186:	6031      	str	r1, [r6, #0]
 8005188:	0606      	lsls	r6, r0, #24
 800518a:	d501      	bpl.n	8005190 <_printf_i+0xbc>
 800518c:	681d      	ldr	r5, [r3, #0]
 800518e:	e003      	b.n	8005198 <_printf_i+0xc4>
 8005190:	0645      	lsls	r5, r0, #25
 8005192:	d5fb      	bpl.n	800518c <_printf_i+0xb8>
 8005194:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005198:	2d00      	cmp	r5, #0
 800519a:	da03      	bge.n	80051a4 <_printf_i+0xd0>
 800519c:	232d      	movs	r3, #45	@ 0x2d
 800519e:	426d      	negs	r5, r5
 80051a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051a4:	4859      	ldr	r0, [pc, #356]	@ (800530c <_printf_i+0x238>)
 80051a6:	230a      	movs	r3, #10
 80051a8:	e011      	b.n	80051ce <_printf_i+0xfa>
 80051aa:	6821      	ldr	r1, [r4, #0]
 80051ac:	6833      	ldr	r3, [r6, #0]
 80051ae:	0608      	lsls	r0, r1, #24
 80051b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80051b4:	d402      	bmi.n	80051bc <_printf_i+0xe8>
 80051b6:	0649      	lsls	r1, r1, #25
 80051b8:	bf48      	it	mi
 80051ba:	b2ad      	uxthmi	r5, r5
 80051bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80051be:	4853      	ldr	r0, [pc, #332]	@ (800530c <_printf_i+0x238>)
 80051c0:	6033      	str	r3, [r6, #0]
 80051c2:	bf14      	ite	ne
 80051c4:	230a      	movne	r3, #10
 80051c6:	2308      	moveq	r3, #8
 80051c8:	2100      	movs	r1, #0
 80051ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80051ce:	6866      	ldr	r6, [r4, #4]
 80051d0:	60a6      	str	r6, [r4, #8]
 80051d2:	2e00      	cmp	r6, #0
 80051d4:	bfa2      	ittt	ge
 80051d6:	6821      	ldrge	r1, [r4, #0]
 80051d8:	f021 0104 	bicge.w	r1, r1, #4
 80051dc:	6021      	strge	r1, [r4, #0]
 80051de:	b90d      	cbnz	r5, 80051e4 <_printf_i+0x110>
 80051e0:	2e00      	cmp	r6, #0
 80051e2:	d04b      	beq.n	800527c <_printf_i+0x1a8>
 80051e4:	4616      	mov	r6, r2
 80051e6:	fbb5 f1f3 	udiv	r1, r5, r3
 80051ea:	fb03 5711 	mls	r7, r3, r1, r5
 80051ee:	5dc7      	ldrb	r7, [r0, r7]
 80051f0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80051f4:	462f      	mov	r7, r5
 80051f6:	42bb      	cmp	r3, r7
 80051f8:	460d      	mov	r5, r1
 80051fa:	d9f4      	bls.n	80051e6 <_printf_i+0x112>
 80051fc:	2b08      	cmp	r3, #8
 80051fe:	d10b      	bne.n	8005218 <_printf_i+0x144>
 8005200:	6823      	ldr	r3, [r4, #0]
 8005202:	07df      	lsls	r7, r3, #31
 8005204:	d508      	bpl.n	8005218 <_printf_i+0x144>
 8005206:	6923      	ldr	r3, [r4, #16]
 8005208:	6861      	ldr	r1, [r4, #4]
 800520a:	4299      	cmp	r1, r3
 800520c:	bfde      	ittt	le
 800520e:	2330      	movle	r3, #48	@ 0x30
 8005210:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005214:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005218:	1b92      	subs	r2, r2, r6
 800521a:	6122      	str	r2, [r4, #16]
 800521c:	f8cd a000 	str.w	sl, [sp]
 8005220:	464b      	mov	r3, r9
 8005222:	aa03      	add	r2, sp, #12
 8005224:	4621      	mov	r1, r4
 8005226:	4640      	mov	r0, r8
 8005228:	f7ff fee6 	bl	8004ff8 <_printf_common>
 800522c:	3001      	adds	r0, #1
 800522e:	d14a      	bne.n	80052c6 <_printf_i+0x1f2>
 8005230:	f04f 30ff 	mov.w	r0, #4294967295
 8005234:	b004      	add	sp, #16
 8005236:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800523a:	6823      	ldr	r3, [r4, #0]
 800523c:	f043 0320 	orr.w	r3, r3, #32
 8005240:	6023      	str	r3, [r4, #0]
 8005242:	4833      	ldr	r0, [pc, #204]	@ (8005310 <_printf_i+0x23c>)
 8005244:	2778      	movs	r7, #120	@ 0x78
 8005246:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800524a:	6823      	ldr	r3, [r4, #0]
 800524c:	6831      	ldr	r1, [r6, #0]
 800524e:	061f      	lsls	r7, r3, #24
 8005250:	f851 5b04 	ldr.w	r5, [r1], #4
 8005254:	d402      	bmi.n	800525c <_printf_i+0x188>
 8005256:	065f      	lsls	r7, r3, #25
 8005258:	bf48      	it	mi
 800525a:	b2ad      	uxthmi	r5, r5
 800525c:	6031      	str	r1, [r6, #0]
 800525e:	07d9      	lsls	r1, r3, #31
 8005260:	bf44      	itt	mi
 8005262:	f043 0320 	orrmi.w	r3, r3, #32
 8005266:	6023      	strmi	r3, [r4, #0]
 8005268:	b11d      	cbz	r5, 8005272 <_printf_i+0x19e>
 800526a:	2310      	movs	r3, #16
 800526c:	e7ac      	b.n	80051c8 <_printf_i+0xf4>
 800526e:	4827      	ldr	r0, [pc, #156]	@ (800530c <_printf_i+0x238>)
 8005270:	e7e9      	b.n	8005246 <_printf_i+0x172>
 8005272:	6823      	ldr	r3, [r4, #0]
 8005274:	f023 0320 	bic.w	r3, r3, #32
 8005278:	6023      	str	r3, [r4, #0]
 800527a:	e7f6      	b.n	800526a <_printf_i+0x196>
 800527c:	4616      	mov	r6, r2
 800527e:	e7bd      	b.n	80051fc <_printf_i+0x128>
 8005280:	6833      	ldr	r3, [r6, #0]
 8005282:	6825      	ldr	r5, [r4, #0]
 8005284:	6961      	ldr	r1, [r4, #20]
 8005286:	1d18      	adds	r0, r3, #4
 8005288:	6030      	str	r0, [r6, #0]
 800528a:	062e      	lsls	r6, r5, #24
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	d501      	bpl.n	8005294 <_printf_i+0x1c0>
 8005290:	6019      	str	r1, [r3, #0]
 8005292:	e002      	b.n	800529a <_printf_i+0x1c6>
 8005294:	0668      	lsls	r0, r5, #25
 8005296:	d5fb      	bpl.n	8005290 <_printf_i+0x1bc>
 8005298:	8019      	strh	r1, [r3, #0]
 800529a:	2300      	movs	r3, #0
 800529c:	6123      	str	r3, [r4, #16]
 800529e:	4616      	mov	r6, r2
 80052a0:	e7bc      	b.n	800521c <_printf_i+0x148>
 80052a2:	6833      	ldr	r3, [r6, #0]
 80052a4:	1d1a      	adds	r2, r3, #4
 80052a6:	6032      	str	r2, [r6, #0]
 80052a8:	681e      	ldr	r6, [r3, #0]
 80052aa:	6862      	ldr	r2, [r4, #4]
 80052ac:	2100      	movs	r1, #0
 80052ae:	4630      	mov	r0, r6
 80052b0:	f7fa ffb6 	bl	8000220 <memchr>
 80052b4:	b108      	cbz	r0, 80052ba <_printf_i+0x1e6>
 80052b6:	1b80      	subs	r0, r0, r6
 80052b8:	6060      	str	r0, [r4, #4]
 80052ba:	6863      	ldr	r3, [r4, #4]
 80052bc:	6123      	str	r3, [r4, #16]
 80052be:	2300      	movs	r3, #0
 80052c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80052c4:	e7aa      	b.n	800521c <_printf_i+0x148>
 80052c6:	6923      	ldr	r3, [r4, #16]
 80052c8:	4632      	mov	r2, r6
 80052ca:	4649      	mov	r1, r9
 80052cc:	4640      	mov	r0, r8
 80052ce:	47d0      	blx	sl
 80052d0:	3001      	adds	r0, #1
 80052d2:	d0ad      	beq.n	8005230 <_printf_i+0x15c>
 80052d4:	6823      	ldr	r3, [r4, #0]
 80052d6:	079b      	lsls	r3, r3, #30
 80052d8:	d413      	bmi.n	8005302 <_printf_i+0x22e>
 80052da:	68e0      	ldr	r0, [r4, #12]
 80052dc:	9b03      	ldr	r3, [sp, #12]
 80052de:	4298      	cmp	r0, r3
 80052e0:	bfb8      	it	lt
 80052e2:	4618      	movlt	r0, r3
 80052e4:	e7a6      	b.n	8005234 <_printf_i+0x160>
 80052e6:	2301      	movs	r3, #1
 80052e8:	4632      	mov	r2, r6
 80052ea:	4649      	mov	r1, r9
 80052ec:	4640      	mov	r0, r8
 80052ee:	47d0      	blx	sl
 80052f0:	3001      	adds	r0, #1
 80052f2:	d09d      	beq.n	8005230 <_printf_i+0x15c>
 80052f4:	3501      	adds	r5, #1
 80052f6:	68e3      	ldr	r3, [r4, #12]
 80052f8:	9903      	ldr	r1, [sp, #12]
 80052fa:	1a5b      	subs	r3, r3, r1
 80052fc:	42ab      	cmp	r3, r5
 80052fe:	dcf2      	bgt.n	80052e6 <_printf_i+0x212>
 8005300:	e7eb      	b.n	80052da <_printf_i+0x206>
 8005302:	2500      	movs	r5, #0
 8005304:	f104 0619 	add.w	r6, r4, #25
 8005308:	e7f5      	b.n	80052f6 <_printf_i+0x222>
 800530a:	bf00      	nop
 800530c:	08005469 	.word	0x08005469
 8005310:	0800547a 	.word	0x0800547a

08005314 <memmove>:
 8005314:	4288      	cmp	r0, r1
 8005316:	b510      	push	{r4, lr}
 8005318:	eb01 0402 	add.w	r4, r1, r2
 800531c:	d902      	bls.n	8005324 <memmove+0x10>
 800531e:	4284      	cmp	r4, r0
 8005320:	4623      	mov	r3, r4
 8005322:	d807      	bhi.n	8005334 <memmove+0x20>
 8005324:	1e43      	subs	r3, r0, #1
 8005326:	42a1      	cmp	r1, r4
 8005328:	d008      	beq.n	800533c <memmove+0x28>
 800532a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800532e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005332:	e7f8      	b.n	8005326 <memmove+0x12>
 8005334:	4402      	add	r2, r0
 8005336:	4601      	mov	r1, r0
 8005338:	428a      	cmp	r2, r1
 800533a:	d100      	bne.n	800533e <memmove+0x2a>
 800533c:	bd10      	pop	{r4, pc}
 800533e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005342:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005346:	e7f7      	b.n	8005338 <memmove+0x24>

08005348 <_sbrk_r>:
 8005348:	b538      	push	{r3, r4, r5, lr}
 800534a:	4d06      	ldr	r5, [pc, #24]	@ (8005364 <_sbrk_r+0x1c>)
 800534c:	2300      	movs	r3, #0
 800534e:	4604      	mov	r4, r0
 8005350:	4608      	mov	r0, r1
 8005352:	602b      	str	r3, [r5, #0]
 8005354:	f7fb fb1a 	bl	800098c <_sbrk>
 8005358:	1c43      	adds	r3, r0, #1
 800535a:	d102      	bne.n	8005362 <_sbrk_r+0x1a>
 800535c:	682b      	ldr	r3, [r5, #0]
 800535e:	b103      	cbz	r3, 8005362 <_sbrk_r+0x1a>
 8005360:	6023      	str	r3, [r4, #0]
 8005362:	bd38      	pop	{r3, r4, r5, pc}
 8005364:	20000288 	.word	0x20000288

08005368 <memcpy>:
 8005368:	440a      	add	r2, r1
 800536a:	4291      	cmp	r1, r2
 800536c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005370:	d100      	bne.n	8005374 <memcpy+0xc>
 8005372:	4770      	bx	lr
 8005374:	b510      	push	{r4, lr}
 8005376:	f811 4b01 	ldrb.w	r4, [r1], #1
 800537a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800537e:	4291      	cmp	r1, r2
 8005380:	d1f9      	bne.n	8005376 <memcpy+0xe>
 8005382:	bd10      	pop	{r4, pc}

08005384 <_realloc_r>:
 8005384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005388:	4680      	mov	r8, r0
 800538a:	4615      	mov	r5, r2
 800538c:	460c      	mov	r4, r1
 800538e:	b921      	cbnz	r1, 800539a <_realloc_r+0x16>
 8005390:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005394:	4611      	mov	r1, r2
 8005396:	f7ff bc4b 	b.w	8004c30 <_malloc_r>
 800539a:	b92a      	cbnz	r2, 80053a8 <_realloc_r+0x24>
 800539c:	f7ff fbdc 	bl	8004b58 <_free_r>
 80053a0:	2400      	movs	r4, #0
 80053a2:	4620      	mov	r0, r4
 80053a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053a8:	f000 f81a 	bl	80053e0 <_malloc_usable_size_r>
 80053ac:	4285      	cmp	r5, r0
 80053ae:	4606      	mov	r6, r0
 80053b0:	d802      	bhi.n	80053b8 <_realloc_r+0x34>
 80053b2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80053b6:	d8f4      	bhi.n	80053a2 <_realloc_r+0x1e>
 80053b8:	4629      	mov	r1, r5
 80053ba:	4640      	mov	r0, r8
 80053bc:	f7ff fc38 	bl	8004c30 <_malloc_r>
 80053c0:	4607      	mov	r7, r0
 80053c2:	2800      	cmp	r0, #0
 80053c4:	d0ec      	beq.n	80053a0 <_realloc_r+0x1c>
 80053c6:	42b5      	cmp	r5, r6
 80053c8:	462a      	mov	r2, r5
 80053ca:	4621      	mov	r1, r4
 80053cc:	bf28      	it	cs
 80053ce:	4632      	movcs	r2, r6
 80053d0:	f7ff ffca 	bl	8005368 <memcpy>
 80053d4:	4621      	mov	r1, r4
 80053d6:	4640      	mov	r0, r8
 80053d8:	f7ff fbbe 	bl	8004b58 <_free_r>
 80053dc:	463c      	mov	r4, r7
 80053de:	e7e0      	b.n	80053a2 <_realloc_r+0x1e>

080053e0 <_malloc_usable_size_r>:
 80053e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053e4:	1f18      	subs	r0, r3, #4
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	bfbc      	itt	lt
 80053ea:	580b      	ldrlt	r3, [r1, r0]
 80053ec:	18c0      	addlt	r0, r0, r3
 80053ee:	4770      	bx	lr

080053f0 <_init>:
 80053f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053f2:	bf00      	nop
 80053f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80053f6:	bc08      	pop	{r3}
 80053f8:	469e      	mov	lr, r3
 80053fa:	4770      	bx	lr

080053fc <_fini>:
 80053fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053fe:	bf00      	nop
 8005400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005402:	bc08      	pop	{r3}
 8005404:	469e      	mov	lr, r3
 8005406:	4770      	bx	lr
