// Seed: 2724110690
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input tri id_2,
    input wand id_3,
    output wire id_4,
    output wand id_5,
    output tri id_6
);
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wire id_5,
    output supply0 id_6,
    input tri1 id_7,
    input wire id_8,
    input wor id_9,
    input supply0 id_10,
    input supply1 id_11,
    input tri id_12,
    input supply1 id_13,
    input wor id_14,
    output tri id_15
);
  wire  id_17;
  uwire id_18 = 1 == id_7;
  module_0(
      id_4, id_2, id_4, id_2, id_15, id_6, id_6
  );
endmodule
