/******************************************************************************
*               (c) Copyright 2003 - 2010 SUNEXT TECHNOLOGY CO., LTD.
*                        All Right Reserved
*
* FILENAME: REG_global.h
*
*
* DESCRIPTION: This file contains register, bit and enum definitions
*              for RegHAL analysis of the SOC_GLOBAL core.
*
* NOTE: This file is created automatically and should NOT be modified by hand.
*
**************************** SUNEXT CONFIDENTIAL *****************************/

#ifndef __REG_GLOBAL_H__
#define __REG_GLOBAL_H__

// Core register map
#define HAL_GLOBAL_VERSION 7.142
#define HAL_GLOBAL_BaseAddress 0x10000700
#define HAL_GLOBALREG_MAP ((struct halGLOBALReg_Map*) (void *) HAL_GLOBAL_BaseAddress)

#if (CHIP_REV <= 0xB3)

__packed struct halGLOBALReg_Map
{
	HAL_Reg8  PWRDWN0;                        //00000000
	HAL_Reg8  PWRDWN1;                        //00000001
	HAL_Reg8  PWRDWN2;                        //00000002
	HAL_Reg8  PWRDWN3;                        //00000003
	HAL_Reg8  CLKSTAT1;                       //00000004
	HAL_Reg8  ReservedBlk0[3];                //00000005
	HAL_Reg8  CLKSTP1;                        //00000008
	HAL_Reg8  CLKSTP2;                        //00000009
	HAL_Reg8  CLKSTP3;                        //0000000A
	HAL_Reg8  CLKSTP4;                        //0000000B
	HAL_Reg8  CLKSTP5;                        //0000000C
	HAL_Reg8  ReservedBlk1[3];                //0000000D
	HAL_Reg8  SOFTRST1;                       //00000010
	HAL_Reg8  SOFTRST2;                       //00000011
	HAL_Reg8  SOFTRST3;                       //00000012
	HAL_Reg8  ReservedBlk2[1];                //00000013
	HAL_Reg8  CLKCFG1;                        //00000014
	HAL_Reg8  CLKCFG2;                        //00000015
	HAL_Reg8  CLKCFG3;                        //00000016
	HAL_Reg8  ReservedBlk3[1];                //00000017
	HAL_Reg8  AFECTL;                         //00000018
	HAL_Reg8  AFESTAT;                        //00000019
	HAL_Reg8  OPUCTL;                         //0000001A
	HAL_Reg8  PONRSTCTL;                      //0000001B
	HAL_Reg8  ReservedBlk4[4];                //0000001C
	HAL_Reg8  PAMUX0;                         //00000020
	HAL_Reg8  PAMUX1;                         //00000021
	HAL_Reg8  PBMUX0;                         //00000022
	HAL_Reg8  PBMUX1;                         //00000023
	HAL_Reg8  ReservedBlk5[11];               //00000024
	HAL_Reg8  BOOTSTRP;                       //0000002F
	HAL_Reg8  RFADCCTL;                       //00000030
	HAL_Reg8  ReservedBlk6[20];               //00000031
	HAL_Reg8  BCD2HEX;                        //00000045
	HAL_Reg8  HEX2BCD;                        //00000046
	HAL_Reg8  ReservedBlk7[9];                //00000047
	HAL_Reg8  SYSPLLCFG0;                     //00000050
	HAL_Reg8  SYSPLLCFG1;                     //00000051
	HAL_Reg8  SYSPLLCFG2;                     //00000052
	HAL_Reg8  SYSPLLK;                        //00000053
	HAL_Reg16 SYSPLLNL;                       //00000054
	HAL_Reg16 SYSPLLML;                       //00000056
	HAL_Reg8  ADCPLLCFG0;                     //00000058
	HAL_Reg8  ADCPLLCFG1;                     //00000059
	HAL_Reg8  ADCPLLCFG2;                     //0000005A
	HAL_Reg8  ADCPLLK;                        //0000005B
	HAL_Reg16 ADCPLLNL;                       //0000005C
	HAL_Reg16 ADCPLLML;                       //0000005E
	HAL_Reg8  SRVPLLCFG0;                     //00000060
	HAL_Reg8  SRVPLLCFG1;                     //00000061
	HAL_Reg8  SRVPLLCFG2;                     //00000062
	HAL_Reg8  SRVPLLK;                        //00000063
	HAL_Reg16 SRVPLLNL;                       //00000064
	HAL_Reg16 SRVPLLML;                       //00000066
	HAL_Reg8  ReservedBlk8[2];                //00000068
	HAL_Reg8  WPLLCFG0;                       //0000006A
	HAL_Reg8  WPLLCFG1;                       //0000006B
	HAL_Reg8  ReservedBlk9[4];                //0000006C
	HAL_Reg8  SRAMCTL;                        //00000070
	HAL_Reg8  ReservedBlk10[15];              //00000071
	HAL_Reg8  WBLRSHCTL;                      //00000080
	HAL_Reg8  WBLWSHCTL;                      //00000081
	HAL_Reg8  MPDSHCTL;                       //00000082
	HAL_Reg8  SPDSHCTL;                       //00000083
	HAL_Reg8  WRFSHCTL;                       //00000084
	HAL_Reg8  RFPDSHCTL;                      //00000085
	HAL_Reg8  WFPDSHCTL;                      //00000086
	HAL_Reg8  ReservedBlk11[9];               //00000087
	HAL_Reg8  M0SEL;                          //00000090
	HAL_Reg8  M1SEL;                          //00000091
	HAL_Reg8  M2SEL;                          //00000092
	HAL_Reg8  M3SEL;                          //00000093
	HAL_Reg8  D16D64C0;                       //00000094
	HAL_Reg8  D16D64C1;                       //00000095
	HAL_Reg8  ReservedBlk12[2];               //00000096
	HAL_Reg8  AHBDBG16;                       //00000098
	HAL_Reg8  ReservedBlk13[2];               //00000099
	HAL_Reg8  DBG64CTL;                       //0000009B
	HAL_Reg8  DBG16CTL;                       //0000009C
	HAL_Reg8  MIODATA;                        //0000009D
	HAL_Reg8  MIOLVDS;                        //0000009E
	HAL_Reg8  SELPLL;                         //0000009F
	HAL_Reg8  DISCSEL;                        //000000A0
	HAL_Reg8  BDGLOBAL;                       //000000A1
	HAL_Reg8  BCACNTL;                        //000000A2
	HAL_Reg8  ReservedBlk14[89];              //000000A3
	HAL_Reg8  CHIPREV;                        //000000FC
	HAL_Reg8  EMBEDMEM;                       //000000FD
	HAL_Reg16 PARTNUML;                       //000000FE
};

#endif // #if (CHIP_REV <= 0xB3)

#if (CHIP_REV >= 0xC0)

__packed struct halGLOBALReg_Map
{
	HAL_Reg8  PWRDWN0;                        //00000000
	HAL_Reg8  PWRDWN1;                        //00000001
	HAL_Reg8  PWRDWN2;                        //00000002
	HAL_Reg8  PWRDWN3;                        //00000003
	HAL_Reg8  CLKSTAT1;                       //00000004
	HAL_Reg8  ReservedBlk0[3];                //00000005
	HAL_Reg8  CLKSTP1;                        //00000008
	HAL_Reg8  CLKSTP2;                        //00000009
	HAL_Reg8  CLKSTP3;                        //0000000A
	HAL_Reg8  CLKSTP4;                        //0000000B
	HAL_Reg8  CLKSTP5;                        //0000000C
	HAL_Reg8  ReservedBlk1[3];                //0000000D
	HAL_Reg8  SOFTRST1;                       //00000010
	HAL_Reg8  SOFTRST2;                       //00000011
	HAL_Reg8  SOFTRST3;                       //00000012
	HAL_Reg8  ReservedBlk2[1];                //00000013
	HAL_Reg8  CLKCFG1;                        //00000014
	HAL_Reg8  CLKCFG2;                        //00000015
	HAL_Reg8  CLKCFG3;                        //00000016
	HAL_Reg8  ReservedBlk3[1];                //00000017
	HAL_Reg8  AFECTL;                         //00000018
	HAL_Reg8  AFESTAT;                        //00000019
	HAL_Reg8  OPUCTL;                         //0000001A
	HAL_Reg8  PONRSTCTL;                      //0000001B
	HAL_Reg8  ReservedBlk4[4];                //0000001C
	HAL_Reg8  PAMUX0;                         //00000020
	HAL_Reg8  PAMUX1;                         //00000021
	HAL_Reg8  PBMUX0;                         //00000022
	HAL_Reg8  PBMUX1;                         //00000023
	HAL_Reg8  PCMUX0;                         //00000024
	HAL_Reg8  PCMUX1;                         //00000025
	HAL_Reg8  ReservedBlk5[2];                //00000026
	HAL_Reg8  GPIOMUX;                        //00000028
	HAL_Reg8  ReservedBlk6[6];                //00000029
	HAL_Reg8  BOOTSTRP;                       //0000002F
	HAL_Reg8  RFADCCTL;                       //00000030
	HAL_Reg8  ReservedBlk7[20];               //00000031
	HAL_Reg8  BCD2HEX;                        //00000045
	HAL_Reg8  HEX2BCD;                        //00000046
	HAL_Reg8  ReservedBlk8[9];                //00000047
	HAL_Reg8  SYSPLLCFG0;                     //00000050
	HAL_Reg8  SYSPLLCFG1;                     //00000051
	HAL_Reg8  SYSPLLCFG2;                     //00000052
	HAL_Reg8  SYSPLLK;                        //00000053
	HAL_Reg16 SYSPLLNL;                       //00000054
	HAL_Reg16 SYSPLLML;                       //00000056
	HAL_Reg8  ADCPLLCFG0;                     //00000058
	HAL_Reg8  ADCPLLCFG1;                     //00000059
	HAL_Reg8  ADCPLLCFG2;                     //0000005A
	HAL_Reg8  ADCPLLK;                        //0000005B
	HAL_Reg16 ADCPLLNL;                       //0000005C
	HAL_Reg16 ADCPLLML;                       //0000005E
	HAL_Reg8  SRVPLLCFG0;                     //00000060
	HAL_Reg8  SRVPLLCFG1;                     //00000061
	HAL_Reg8  SRVPLLCFG2;                     //00000062
	HAL_Reg8  SRVPLLK;                        //00000063
	HAL_Reg16 SRVPLLNL;                       //00000064
	HAL_Reg16 SRVPLLML;                       //00000066
	HAL_Reg8  ReservedBlk9[2];                //00000068
	HAL_Reg8  WPLLCFG0;                       //0000006A
	HAL_Reg8  WPLLCFG1;                       //0000006B
	HAL_Reg8  ReservedBlk10[4];               //0000006C
	HAL_Reg8  SRAMCTL;                        //00000070
	HAL_Reg8  ReservedBlk11[15];              //00000071
	HAL_Reg8  WBLRSHCTL;                      //00000080
	HAL_Reg8  WBLWSHCTL;                      //00000081
	HAL_Reg8  MPDSHCTL;                       //00000082
	HAL_Reg8  SPDSHCTL;                       //00000083
	HAL_Reg8  WRFSHCTL;                       //00000084
	HAL_Reg8  RFPDSHCTL;                      //00000085
	HAL_Reg8  WFPDSHCTL;                      //00000086
	HAL_Reg8  ReservedBlk12[9];               //00000087
	HAL_Reg8  M0SEL;                          //00000090
	HAL_Reg8  M1SEL;                          //00000091
	HAL_Reg8  M2SEL;                          //00000092
	HAL_Reg8  M3SEL;                          //00000093
	HAL_Reg8  ReservedBlk13[3];               //00000094
	HAL_Reg8  BVCIDBGS;                       //00000097
	HAL_Reg8  AHBDBGS;                        //00000098
	HAL_Reg8  DBGBUSLCTL;                     //00000099
	HAL_Reg8  DBGBUSMCTL;                     //0000009A
	HAL_Reg8  DBGBUSHCTL;                     //0000009B
	HAL_Reg8  DBGBUSUCTL;                     //0000009C
	HAL_Reg8  MIODATA;                        //0000009D
	HAL_Reg8  MIOLVDS;                        //0000009E
	HAL_Reg8  SELPLL;                         //0000009F
	HAL_Reg8  DISCSEL;                        //000000A0
	HAL_Reg8  BDGLOBAL;                       //000000A1
	HAL_Reg8  BCACNTL;                        //000000A2
	HAL_Reg8  SELSW;                          //000000A3
	HAL_Reg8  ReservedBlk14[76];              //000000A4
	HAL_Reg8  SOCSPARE;                       //000000F0
	HAL_Reg8  ReservedBlk15[11];              //000000F1
	HAL_Reg8  CHIPREV;                        //000000FC
	HAL_Reg8  EMBEDMEM;                       //000000FD
	HAL_Reg16 PARTNUML;                       //000000FE
};

#endif // #if (CHIP_REV >= 0xC0)

// Register PWRDWN0
#define HAL_GLOBAL_WBLADCLS_REGISTER    (HAL_GLOBALREG_MAP->PWRDWN0)
#define HAL_GLOBAL_WBLADCLS_LSB         7
#define HAL_GLOBAL_WBLADCLS_MSB         7
#define HAL_GLOBAL_WBLADCLS_MASK        0x00000080
#define HAL_GLOBAL_WBLADCLS_TYPE        Bool
#define HAL_GLOBAL_WBLADCLS             HAL_GLOBAL_WBLADCLS_MASK
#define HAL_GLOBAL_WBLADCLS_READABLE    1
#define HAL_GLOBAL_WBLADCLS_WRITABLE    1
#define HAL_GLOBAL_WBLADCLS_SIGNED      0
#define HAL_GLOBAL_WBLADCLS_ADR         0x10000700

#define HAL_GLOBAL_RFADCLS_REGISTER    (HAL_GLOBALREG_MAP->PWRDWN0)
#define HAL_GLOBAL_RFADCLS_LSB         6
#define HAL_GLOBAL_RFADCLS_MSB         6
#define HAL_GLOBAL_RFADCLS_MASK        0x00000040
#define HAL_GLOBAL_RFADCLS_TYPE        Bool
#define HAL_GLOBAL_RFADCLS             HAL_GLOBAL_RFADCLS_MASK
#define HAL_GLOBAL_RFADCLS_READABLE    1
#define HAL_GLOBAL_RFADCLS_WRITABLE    1
#define HAL_GLOBAL_RFADCLS_SIGNED      0
#define HAL_GLOBAL_RFADCLS_ADR         0x10000700

#define HAL_GLOBAL_HLTSVPLL_REGISTER    (HAL_GLOBALREG_MAP->PWRDWN0)
#define HAL_GLOBAL_HLTSVPLL_LSB         3
#define HAL_GLOBAL_HLTSVPLL_MSB         3
#define HAL_GLOBAL_HLTSVPLL_MASK        0x00000008
#define HAL_GLOBAL_HLTSVPLL_TYPE        Bool
#define HAL_GLOBAL_HLTSVPLL             HAL_GLOBAL_HLTSVPLL_MASK
#define HAL_GLOBAL_HLTSVPLL_READABLE    1
#define HAL_GLOBAL_HLTSVPLL_WRITABLE    1
#define HAL_GLOBAL_HLTSVPLL_SIGNED      0
#define HAL_GLOBAL_HLTSVPLL_ADR         0x10000700

#define HAL_GLOBAL_HLTADPLL_REGISTER    (HAL_GLOBALREG_MAP->PWRDWN0)
#define HAL_GLOBAL_HLTADPLL_LSB         2
#define HAL_GLOBAL_HLTADPLL_MSB         2
#define HAL_GLOBAL_HLTADPLL_MASK        0x00000004
#define HAL_GLOBAL_HLTADPLL_TYPE        Bool
#define HAL_GLOBAL_HLTADPLL             HAL_GLOBAL_HLTADPLL_MASK
#define HAL_GLOBAL_HLTADPLL_READABLE    1
#define HAL_GLOBAL_HLTADPLL_WRITABLE    1
#define HAL_GLOBAL_HLTADPLL_SIGNED      0
#define HAL_GLOBAL_HLTADPLL_ADR         0x10000700

#define HAL_GLOBAL_HLTSYPLL_REGISTER    (HAL_GLOBALREG_MAP->PWRDWN0)
#define HAL_GLOBAL_HLTSYPLL_LSB         1
#define HAL_GLOBAL_HLTSYPLL_MSB         1
#define HAL_GLOBAL_HLTSYPLL_MASK        0x00000002
#define HAL_GLOBAL_HLTSYPLL_TYPE        Bool
#define HAL_GLOBAL_HLTSYPLL             HAL_GLOBAL_HLTSYPLL_MASK
#define HAL_GLOBAL_HLTSYPLL_READABLE    1
#define HAL_GLOBAL_HLTSYPLL_WRITABLE    1
#define HAL_GLOBAL_HLTSYPLL_SIGNED      0
#define HAL_GLOBAL_HLTSYPLL_ADR         0x10000700

#define HAL_GLOBAL_SLPSYPLL_REGISTER    (HAL_GLOBALREG_MAP->PWRDWN0)
#define HAL_GLOBAL_SLPSYPLL_LSB         0
#define HAL_GLOBAL_SLPSYPLL_MSB         0
#define HAL_GLOBAL_SLPSYPLL_MASK        0x00000001
#define HAL_GLOBAL_SLPSYPLL_TYPE        Bool
#define HAL_GLOBAL_SLPSYPLL             HAL_GLOBAL_SLPSYPLL_MASK
#define HAL_GLOBAL_SLPSYPLL_READABLE    1
#define HAL_GLOBAL_SLPSYPLL_WRITABLE    1
#define HAL_GLOBAL_SLPSYPLL_SIGNED      0
#define HAL_GLOBAL_SLPSYPLL_ADR         0x10000700

// Register PWRDWN1
#define HAL_GLOBAL_SLPTTL_REGISTER    (HAL_GLOBALREG_MAP->PWRDWN1)
#define HAL_GLOBAL_SLPTTL_LSB         7
#define HAL_GLOBAL_SLPTTL_MSB         7
#define HAL_GLOBAL_SLPTTL_MASK        0x00000080
#define HAL_GLOBAL_SLPTTL_TYPE        Bool
#define HAL_GLOBAL_SLPTTL             HAL_GLOBAL_SLPTTL_MASK
#define HAL_GLOBAL_SLPTTL_READABLE    1
#define HAL_GLOBAL_SLPTTL_WRITABLE    1
#define HAL_GLOBAL_SLPTTL_SIGNED      0
#define HAL_GLOBAL_SLPTTL_ADR         0x10000701

#define HAL_GLOBAL_SLPOSCENC_REGISTER    (HAL_GLOBALREG_MAP->PWRDWN1)
#define HAL_GLOBAL_SLPOSCENC_LSB         5
#define HAL_GLOBAL_SLPOSCENC_MSB         5
#define HAL_GLOBAL_SLPOSCENC_MASK        0x00000020
#define HAL_GLOBAL_SLPOSCENC_TYPE        Bool
#define HAL_GLOBAL_SLPOSCENC             HAL_GLOBAL_SLPOSCENC_MASK
#define HAL_GLOBAL_SLPOSCENC_READABLE    1
#define HAL_GLOBAL_SLPOSCENC_WRITABLE    1
#define HAL_GLOBAL_SLPOSCENC_SIGNED      0
#define HAL_GLOBAL_SLPOSCENC_ADR         0x10000701

#define HAL_GLOBAL_SLPLVDSBG_REGISTER    (HAL_GLOBALREG_MAP->PWRDWN1)
#define HAL_GLOBAL_SLPLVDSBG_LSB         4
#define HAL_GLOBAL_SLPLVDSBG_MSB         4
#define HAL_GLOBAL_SLPLVDSBG_MASK        0x00000010
#define HAL_GLOBAL_SLPLVDSBG_TYPE        Bool
#define HAL_GLOBAL_SLPLVDSBG             HAL_GLOBAL_SLPLVDSBG_MASK
#define HAL_GLOBAL_SLPLVDSBG_READABLE    1
#define HAL_GLOBAL_SLPLVDSBG_WRITABLE    1
#define HAL_GLOBAL_SLPLVDSBG_SIGNED      0
#define HAL_GLOBAL_SLPLVDSBG_ADR         0x10000701

#define HAL_GLOBAL_SLPEFM3_REGISTER    (HAL_GLOBALREG_MAP->PWRDWN1)
#define HAL_GLOBAL_SLPEFM3_LSB         3
#define HAL_GLOBAL_SLPEFM3_MSB         3
#define HAL_GLOBAL_SLPEFM3_MASK        0x00000008
#define HAL_GLOBAL_SLPEFM3_TYPE        Bool
#define HAL_GLOBAL_SLPEFM3             HAL_GLOBAL_SLPEFM3_MASK
#define HAL_GLOBAL_SLPEFM3_READABLE    1
#define HAL_GLOBAL_SLPEFM3_WRITABLE    1
#define HAL_GLOBAL_SLPEFM3_SIGNED      0
#define HAL_GLOBAL_SLPEFM3_ADR         0x10000701

#define HAL_GLOBAL_SLPEFM2_REGISTER    (HAL_GLOBALREG_MAP->PWRDWN1)
#define HAL_GLOBAL_SLPEFM2_LSB         2
#define HAL_GLOBAL_SLPEFM2_MSB         2
#define HAL_GLOBAL_SLPEFM2_MASK        0x00000004
#define HAL_GLOBAL_SLPEFM2_TYPE        Bool
#define HAL_GLOBAL_SLPEFM2             HAL_GLOBAL_SLPEFM2_MASK
#define HAL_GLOBAL_SLPEFM2_READABLE    1
#define HAL_GLOBAL_SLPEFM2_WRITABLE    1
#define HAL_GLOBAL_SLPEFM2_SIGNED      0
#define HAL_GLOBAL_SLPEFM2_ADR         0x10000701

#define HAL_GLOBAL_SLPEFM1_REGISTER    (HAL_GLOBALREG_MAP->PWRDWN1)
#define HAL_GLOBAL_SLPEFM1_LSB         1
#define HAL_GLOBAL_SLPEFM1_MSB         1
#define HAL_GLOBAL_SLPEFM1_MASK        0x00000002
#define HAL_GLOBAL_SLPEFM1_TYPE        Bool
#define HAL_GLOBAL_SLPEFM1             HAL_GLOBAL_SLPEFM1_MASK
#define HAL_GLOBAL_SLPEFM1_READABLE    1
#define HAL_GLOBAL_SLPEFM1_WRITABLE    1
#define HAL_GLOBAL_SLPEFM1_SIGNED      0
#define HAL_GLOBAL_SLPEFM1_ADR         0x10000701

#define HAL_GLOBAL_SLPOSCENL_REGISTER    (HAL_GLOBALREG_MAP->PWRDWN1)
#define HAL_GLOBAL_SLPOSCENL_LSB         0
#define HAL_GLOBAL_SLPOSCENL_MSB         0
#define HAL_GLOBAL_SLPOSCENL_MASK        0x00000001
#define HAL_GLOBAL_SLPOSCENL_TYPE        Bool
#define HAL_GLOBAL_SLPOSCENL             HAL_GLOBAL_SLPOSCENL_MASK
#define HAL_GLOBAL_SLPOSCENL_READABLE    1
#define HAL_GLOBAL_SLPOSCENL_WRITABLE    1
#define HAL_GLOBAL_SLPOSCENL_SIGNED      0
#define HAL_GLOBAL_SLPOSCENL_ADR         0x10000701

// Register PWRDWN2
#define HAL_GLOBAL_SLPWBLADC_REGISTER    (HAL_GLOBALREG_MAP->PWRDWN2)
#define HAL_GLOBAL_SLPWBLADC_LSB         2
#define HAL_GLOBAL_SLPWBLADC_MSB         2
#define HAL_GLOBAL_SLPWBLADC_MASK        0x00000004
#define HAL_GLOBAL_SLPWBLADC_TYPE        Bool
#define HAL_GLOBAL_SLPWBLADC             HAL_GLOBAL_SLPWBLADC_MASK
#define HAL_GLOBAL_SLPWBLADC_READABLE    1
#define HAL_GLOBAL_SLPWBLADC_WRITABLE    1
#define HAL_GLOBAL_SLPWBLADC_SIGNED      0
#define HAL_GLOBAL_SLPWBLADC_ADR         0x10000702

#define HAL_GLOBAL_SLPRFADC_REGISTER    (HAL_GLOBALREG_MAP->PWRDWN2)
#define HAL_GLOBAL_SLPRFADC_LSB         1
#define HAL_GLOBAL_SLPRFADC_MSB         1
#define HAL_GLOBAL_SLPRFADC_MASK        0x00000002
#define HAL_GLOBAL_SLPRFADC_TYPE        Bool
#define HAL_GLOBAL_SLPRFADC             HAL_GLOBAL_SLPRFADC_MASK
#define HAL_GLOBAL_SLPRFADC_READABLE    1
#define HAL_GLOBAL_SLPRFADC_WRITABLE    1
#define HAL_GLOBAL_SLPRFADC_SIGNED      0
#define HAL_GLOBAL_SLPRFADC_ADR         0x10000702

#define HAL_GLOBAL_SLPSRVADC_REGISTER    (HAL_GLOBALREG_MAP->PWRDWN2)
#define HAL_GLOBAL_SLPSRVADC_LSB         0
#define HAL_GLOBAL_SLPSRVADC_MSB         0
#define HAL_GLOBAL_SLPSRVADC_MASK        0x00000001
#define HAL_GLOBAL_SLPSRVADC_TYPE        Bool
#define HAL_GLOBAL_SLPSRVADC             HAL_GLOBAL_SLPSRVADC_MASK
#define HAL_GLOBAL_SLPSRVADC_READABLE    1
#define HAL_GLOBAL_SLPSRVADC_WRITABLE    1
#define HAL_GLOBAL_SLPSRVADC_SIGNED      0
#define HAL_GLOBAL_SLPSRVADC_ADR         0x10000702

// Register PWRDWN3
// Register CLKSTAT1
#define HAL_GLOBAL_HSTCKST_REGISTER    (HAL_GLOBALREG_MAP->CLKSTAT1)
#define HAL_GLOBAL_HSTCKST_LSB         0
#define HAL_GLOBAL_HSTCKST_MSB         0
#define HAL_GLOBAL_HSTCKST_MASK        0x00000001
#define HAL_GLOBAL_HSTCKST_TYPE        Bool
#define HAL_GLOBAL_HSTCKST             HAL_GLOBAL_HSTCKST_MASK
#define HAL_GLOBAL_HSTCKST_READABLE    1
#define HAL_GLOBAL_HSTCKST_WRITABLE    0
#define HAL_GLOBAL_HSTCKST_SIGNED      0
#define HAL_GLOBAL_HSTCKST_ADR         0x10000704

// Register CLKSTP1
#define HAL_GLOBAL_AFECKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP1)
#define HAL_GLOBAL_AFECKSTP_LSB         7
#define HAL_GLOBAL_AFECKSTP_MSB         7
#define HAL_GLOBAL_AFECKSTP_MASK        0x00000080
#define HAL_GLOBAL_AFECKSTP_TYPE        Bool
#define HAL_GLOBAL_AFECKSTP             HAL_GLOBAL_AFECKSTP_MASK
#define HAL_GLOBAL_AFECKSTP_READABLE    1
#define HAL_GLOBAL_AFECKSTP_WRITABLE    1
#define HAL_GLOBAL_AFECKSTP_SIGNED      0
#define HAL_GLOBAL_AFECKSTP_ADR         0x10000708

#define HAL_GLOBAL_SRVCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP1)
#define HAL_GLOBAL_SRVCKSTP_LSB         6
#define HAL_GLOBAL_SRVCKSTP_MSB         6
#define HAL_GLOBAL_SRVCKSTP_MASK        0x00000040
#define HAL_GLOBAL_SRVCKSTP_TYPE        Bool
#define HAL_GLOBAL_SRVCKSTP             HAL_GLOBAL_SRVCKSTP_MASK
#define HAL_GLOBAL_SRVCKSTP_READABLE    1
#define HAL_GLOBAL_SRVCKSTP_WRITABLE    1
#define HAL_GLOBAL_SRVCKSTP_SIGNED      0
#define HAL_GLOBAL_SRVCKSTP_ADR         0x10000708

#define HAL_GLOBAL_DVDCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP1)
#define HAL_GLOBAL_DVDCKSTP_LSB         5
#define HAL_GLOBAL_DVDCKSTP_MSB         5
#define HAL_GLOBAL_DVDCKSTP_MASK        0x00000020
#define HAL_GLOBAL_DVDCKSTP_TYPE        Bool
#define HAL_GLOBAL_DVDCKSTP             HAL_GLOBAL_DVDCKSTP_MASK
#define HAL_GLOBAL_DVDCKSTP_READABLE    1
#define HAL_GLOBAL_DVDCKSTP_WRITABLE    1
#define HAL_GLOBAL_DVDCKSTP_SIGNED      0
#define HAL_GLOBAL_DVDCKSTP_ADR         0x10000708

#define HAL_GLOBAL_MEMCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP1)
#define HAL_GLOBAL_MEMCKSTP_LSB         4
#define HAL_GLOBAL_MEMCKSTP_MSB         4
#define HAL_GLOBAL_MEMCKSTP_MASK        0x00000010
#define HAL_GLOBAL_MEMCKSTP_TYPE        Bool
#define HAL_GLOBAL_MEMCKSTP             HAL_GLOBAL_MEMCKSTP_MASK
#define HAL_GLOBAL_MEMCKSTP_READABLE    1
#define HAL_GLOBAL_MEMCKSTP_WRITABLE    1
#define HAL_GLOBAL_MEMCKSTP_SIGNED      0
#define HAL_GLOBAL_MEMCKSTP_ADR         0x10000708

#define HAL_GLOBAL_ENCCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP1)
#define HAL_GLOBAL_ENCCKSTP_LSB         3
#define HAL_GLOBAL_ENCCKSTP_MSB         3
#define HAL_GLOBAL_ENCCKSTP_MASK        0x00000008
#define HAL_GLOBAL_ENCCKSTP_TYPE        Bool
#define HAL_GLOBAL_ENCCKSTP             HAL_GLOBAL_ENCCKSTP_MASK
#define HAL_GLOBAL_ENCCKSTP_READABLE    1
#define HAL_GLOBAL_ENCCKSTP_WRITABLE    1
#define HAL_GLOBAL_ENCCKSTP_SIGNED      0
#define HAL_GLOBAL_ENCCKSTP_ADR         0x10000708

#define HAL_GLOBAL_DECCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP1)
#define HAL_GLOBAL_DECCKSTP_LSB         2
#define HAL_GLOBAL_DECCKSTP_MSB         2
#define HAL_GLOBAL_DECCKSTP_MASK        0x00000004
#define HAL_GLOBAL_DECCKSTP_TYPE        Bool
#define HAL_GLOBAL_DECCKSTP             HAL_GLOBAL_DECCKSTP_MASK
#define HAL_GLOBAL_DECCKSTP_READABLE    1
#define HAL_GLOBAL_DECCKSTP_WRITABLE    1
#define HAL_GLOBAL_DECCKSTP_SIGNED      0
#define HAL_GLOBAL_DECCKSTP_ADR         0x10000708

#define HAL_GLOBAL_CPYCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP1)
#define HAL_GLOBAL_CPYCKSTP_LSB         1
#define HAL_GLOBAL_CPYCKSTP_MSB         1
#define HAL_GLOBAL_CPYCKSTP_MASK        0x00000002
#define HAL_GLOBAL_CPYCKSTP_TYPE        Bool
#define HAL_GLOBAL_CPYCKSTP             HAL_GLOBAL_CPYCKSTP_MASK
#define HAL_GLOBAL_CPYCKSTP_READABLE    1
#define HAL_GLOBAL_CPYCKSTP_WRITABLE    1
#define HAL_GLOBAL_CPYCKSTP_SIGNED      0
#define HAL_GLOBAL_CPYCKSTP_ADR         0x10000708

#define HAL_GLOBAL_HSTCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP1)
#define HAL_GLOBAL_HSTCKSTP_LSB         0
#define HAL_GLOBAL_HSTCKSTP_MSB         0
#define HAL_GLOBAL_HSTCKSTP_MASK        0x00000001
#define HAL_GLOBAL_HSTCKSTP_TYPE        Bool
#define HAL_GLOBAL_HSTCKSTP             HAL_GLOBAL_HSTCKSTP_MASK
#define HAL_GLOBAL_HSTCKSTP_READABLE    1
#define HAL_GLOBAL_HSTCKSTP_WRITABLE    1
#define HAL_GLOBAL_HSTCKSTP_SIGNED      0
#define HAL_GLOBAL_HSTCKSTP_ADR         0x10000708

// Register CLKSTP2
#define HAL_GLOBAL_WBLACKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP2)
#define HAL_GLOBAL_WBLACKSTP_LSB         7
#define HAL_GLOBAL_WBLACKSTP_MSB         7
#define HAL_GLOBAL_WBLACKSTP_MASK        0x00000080
#define HAL_GLOBAL_WBLACKSTP_TYPE        Bool
#define HAL_GLOBAL_WBLACKSTP             HAL_GLOBAL_WBLACKSTP_MASK
#define HAL_GLOBAL_WBLACKSTP_READABLE    1
#define HAL_GLOBAL_WBLACKSTP_WRITABLE    1
#define HAL_GLOBAL_WBLACKSTP_SIGNED      0
#define HAL_GLOBAL_WBLACKSTP_ADR         0x10000709

#define HAL_GLOBAL_WBLCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP2)
#define HAL_GLOBAL_WBLCKSTP_LSB         6
#define HAL_GLOBAL_WBLCKSTP_MSB         6
#define HAL_GLOBAL_WBLCKSTP_MASK        0x00000040
#define HAL_GLOBAL_WBLCKSTP_TYPE        Bool
#define HAL_GLOBAL_WBLCKSTP             HAL_GLOBAL_WBLCKSTP_MASK
#define HAL_GLOBAL_WBLCKSTP_READABLE    1
#define HAL_GLOBAL_WBLCKSTP_WRITABLE    1
#define HAL_GLOBAL_WBLCKSTP_SIGNED      0
#define HAL_GLOBAL_WBLCKSTP_ADR         0x10000709

#define HAL_GLOBAL_WSCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP2)
#define HAL_GLOBAL_WSCKSTP_LSB         5
#define HAL_GLOBAL_WSCKSTP_MSB         5
#define HAL_GLOBAL_WSCKSTP_MASK        0x00000020
#define HAL_GLOBAL_WSCKSTP_TYPE        Bool
#define HAL_GLOBAL_WSCKSTP             HAL_GLOBAL_WSCKSTP_MASK
#define HAL_GLOBAL_WSCKSTP_READABLE    1
#define HAL_GLOBAL_WSCKSTP_WRITABLE    1
#define HAL_GLOBAL_WSCKSTP_SIGNED      0
#define HAL_GLOBAL_WSCKSTP_ADR         0x10000709

#define HAL_GLOBAL_DVDECKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP2)
#define HAL_GLOBAL_DVDECKSTP_LSB         4
#define HAL_GLOBAL_DVDECKSTP_MSB         4
#define HAL_GLOBAL_DVDECKSTP_MASK        0x00000010
#define HAL_GLOBAL_DVDECKSTP_TYPE        Bool
#define HAL_GLOBAL_DVDECKSTP             HAL_GLOBAL_DVDECKSTP_MASK
#define HAL_GLOBAL_DVDECKSTP_READABLE    1
#define HAL_GLOBAL_DVDECKSTP_WRITABLE    1
#define HAL_GLOBAL_DVDECKSTP_SIGNED      0
#define HAL_GLOBAL_DVDECKSTP_ADR         0x10000709

#define HAL_GLOBAL_AUDCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP2)
#define HAL_GLOBAL_AUDCKSTP_LSB         3
#define HAL_GLOBAL_AUDCKSTP_MSB         3
#define HAL_GLOBAL_AUDCKSTP_MASK        0x00000008
#define HAL_GLOBAL_AUDCKSTP_TYPE        Bool
#define HAL_GLOBAL_AUDCKSTP             HAL_GLOBAL_AUDCKSTP_MASK
#define HAL_GLOBAL_AUDCKSTP_READABLE    1
#define HAL_GLOBAL_AUDCKSTP_WRITABLE    1
#define HAL_GLOBAL_AUDCKSTP_SIGNED      0
#define HAL_GLOBAL_AUDCKSTP_ADR         0x10000709

#define HAL_GLOBAL_PERCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP2)
#define HAL_GLOBAL_PERCKSTP_LSB         2
#define HAL_GLOBAL_PERCKSTP_MSB         2
#define HAL_GLOBAL_PERCKSTP_MASK        0x00000004
#define HAL_GLOBAL_PERCKSTP_TYPE        Bool
#define HAL_GLOBAL_PERCKSTP             HAL_GLOBAL_PERCKSTP_MASK
#define HAL_GLOBAL_PERCKSTP_READABLE    1
#define HAL_GLOBAL_PERCKSTP_WRITABLE    1
#define HAL_GLOBAL_PERCKSTP_SIGNED      0
#define HAL_GLOBAL_PERCKSTP_ADR         0x10000709

#define HAL_GLOBAL_HFCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP2)
#define HAL_GLOBAL_HFCKSTP_LSB         1
#define HAL_GLOBAL_HFCKSTP_MSB         1
#define HAL_GLOBAL_HFCKSTP_MASK        0x00000002
#define HAL_GLOBAL_HFCKSTP_TYPE        Bool
#define HAL_GLOBAL_HFCKSTP             HAL_GLOBAL_HFCKSTP_MASK
#define HAL_GLOBAL_HFCKSTP_READABLE    1
#define HAL_GLOBAL_HFCKSTP_WRITABLE    1
#define HAL_GLOBAL_HFCKSTP_SIGNED      0
#define HAL_GLOBAL_HFCKSTP_ADR         0x10000709

#define HAL_GLOBAL_OPCCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP2)
#define HAL_GLOBAL_OPCCKSTP_LSB         0
#define HAL_GLOBAL_OPCCKSTP_MSB         0
#define HAL_GLOBAL_OPCCKSTP_MASK        0x00000001
#define HAL_GLOBAL_OPCCKSTP_TYPE        Bool
#define HAL_GLOBAL_OPCCKSTP             HAL_GLOBAL_OPCCKSTP_MASK
#define HAL_GLOBAL_OPCCKSTP_READABLE    1
#define HAL_GLOBAL_OPCCKSTP_WRITABLE    1
#define HAL_GLOBAL_OPCCKSTP_SIGNED      0
#define HAL_GLOBAL_OPCCKSTP_ADR         0x10000709

// Register CLKSTP3
#define HAL_GLOBAL_BDSCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP3)
#define HAL_GLOBAL_BDSCKSTP_LSB         7
#define HAL_GLOBAL_BDSCKSTP_MSB         7
#define HAL_GLOBAL_BDSCKSTP_MASK        0x00000080
#define HAL_GLOBAL_BDSCKSTP_TYPE        Bool
#define HAL_GLOBAL_BDSCKSTP             HAL_GLOBAL_BDSCKSTP_MASK
#define HAL_GLOBAL_BDSCKSTP_READABLE    1
#define HAL_GLOBAL_BDSCKSTP_WRITABLE    1
#define HAL_GLOBAL_BDSCKSTP_SIGNED      0
#define HAL_GLOBAL_BDSCKSTP_ADR         0x1000070A

#define HAL_GLOBAL_BDECKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP3)
#define HAL_GLOBAL_BDECKSTP_LSB         6
#define HAL_GLOBAL_BDECKSTP_MSB         6
#define HAL_GLOBAL_BDECKSTP_MASK        0x00000040
#define HAL_GLOBAL_BDECKSTP_TYPE        Bool
#define HAL_GLOBAL_BDECKSTP             HAL_GLOBAL_BDECKSTP_MASK
#define HAL_GLOBAL_BDECKSTP_READABLE    1
#define HAL_GLOBAL_BDECKSTP_WRITABLE    1
#define HAL_GLOBAL_BDECKSTP_SIGNED      0
#define HAL_GLOBAL_BDECKSTP_ADR         0x1000070A

#define HAL_GLOBAL_BDDCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP3)
#define HAL_GLOBAL_BDDCKSTP_LSB         5
#define HAL_GLOBAL_BDDCKSTP_MSB         5
#define HAL_GLOBAL_BDDCKSTP_MASK        0x00000020
#define HAL_GLOBAL_BDDCKSTP_TYPE        Bool
#define HAL_GLOBAL_BDDCKSTP             HAL_GLOBAL_BDDCKSTP_MASK
#define HAL_GLOBAL_BDDCKSTP_READABLE    1
#define HAL_GLOBAL_BDDCKSTP_WRITABLE    1
#define HAL_GLOBAL_BDDCKSTP_SIGNED      0
#define HAL_GLOBAL_BDDCKSTP_ADR         0x1000070A

#define HAL_GLOBAL_BDCCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP3)
#define HAL_GLOBAL_BDCCKSTP_LSB         4
#define HAL_GLOBAL_BDCCKSTP_MSB         4
#define HAL_GLOBAL_BDCCKSTP_MASK        0x00000010
#define HAL_GLOBAL_BDCCKSTP_TYPE        Bool
#define HAL_GLOBAL_BDCCKSTP             HAL_GLOBAL_BDCCKSTP_MASK
#define HAL_GLOBAL_BDCCKSTP_READABLE    1
#define HAL_GLOBAL_BDCCKSTP_WRITABLE    1
#define HAL_GLOBAL_BDCCKSTP_SIGNED      0
#define HAL_GLOBAL_BDCCKSTP_ADR         0x1000070A

#define HAL_GLOBAL_BDCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP3)
#define HAL_GLOBAL_BDCKSTP_LSB         3
#define HAL_GLOBAL_BDCKSTP_MSB         3
#define HAL_GLOBAL_BDCKSTP_MASK        0x00000008
#define HAL_GLOBAL_BDCKSTP_TYPE        Bool
#define HAL_GLOBAL_BDCKSTP             HAL_GLOBAL_BDCKSTP_MASK
#define HAL_GLOBAL_BDCKSTP_READABLE    1
#define HAL_GLOBAL_BDCKSTP_WRITABLE    1
#define HAL_GLOBAL_BDCKSTP_SIGNED      0
#define HAL_GLOBAL_BDCKSTP_ADR         0x1000070A

#define HAL_GLOBAL_LSCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP3)
#define HAL_GLOBAL_LSCKSTP_LSB         0
#define HAL_GLOBAL_LSCKSTP_MSB         0
#define HAL_GLOBAL_LSCKSTP_MASK        0x00000001
#define HAL_GLOBAL_LSCKSTP_TYPE        Bool
#define HAL_GLOBAL_LSCKSTP             HAL_GLOBAL_LSCKSTP_MASK
#define HAL_GLOBAL_LSCKSTP_READABLE    1
#define HAL_GLOBAL_LSCKSTP_WRITABLE    1
#define HAL_GLOBAL_LSCKSTP_SIGNED      0
#define HAL_GLOBAL_LSCKSTP_ADR         0x1000070A

// Register CLKSTP4
#define HAL_GLOBAL_WBLICKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP4)
#define HAL_GLOBAL_WBLICKSTP_LSB         7
#define HAL_GLOBAL_WBLICKSTP_MSB         7
#define HAL_GLOBAL_WBLICKSTP_MASK        0x00000080
#define HAL_GLOBAL_WBLICKSTP_TYPE        Bool
#define HAL_GLOBAL_WBLICKSTP             HAL_GLOBAL_WBLICKSTP_MASK
#define HAL_GLOBAL_WBLICKSTP_READABLE    1
#define HAL_GLOBAL_WBLICKSTP_WRITABLE    1
#define HAL_GLOBAL_WBLICKSTP_SIGNED      0
#define HAL_GLOBAL_WBLICKSTP_ADR         0x1000070B

#define HAL_GLOBAL_WBLLCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP4)
#define HAL_GLOBAL_WBLLCKSTP_LSB         6
#define HAL_GLOBAL_WBLLCKSTP_MSB         6
#define HAL_GLOBAL_WBLLCKSTP_MASK        0x00000040
#define HAL_GLOBAL_WBLLCKSTP_TYPE        Bool
#define HAL_GLOBAL_WBLLCKSTP             HAL_GLOBAL_WBLLCKSTP_MASK
#define HAL_GLOBAL_WBLLCKSTP_READABLE    1
#define HAL_GLOBAL_WBLLCKSTP_WRITABLE    1
#define HAL_GLOBAL_WBLLCKSTP_SIGNED      0
#define HAL_GLOBAL_WBLLCKSTP_ADR         0x1000070B

#define HAL_GLOBAL_EFMCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP4)
#define HAL_GLOBAL_EFMCKSTP_LSB         5
#define HAL_GLOBAL_EFMCKSTP_MSB         5
#define HAL_GLOBAL_EFMCKSTP_MASK        0x00000020
#define HAL_GLOBAL_EFMCKSTP_TYPE        Bool
#define HAL_GLOBAL_EFMCKSTP             HAL_GLOBAL_EFMCKSTP_MASK
#define HAL_GLOBAL_EFMCKSTP_READABLE    1
#define HAL_GLOBAL_EFMCKSTP_WRITABLE    1
#define HAL_GLOBAL_EFMCKSTP_SIGNED      0
#define HAL_GLOBAL_EFMCKSTP_ADR         0x1000070B

#define HAL_GLOBAL_DFEOCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP4)
#define HAL_GLOBAL_DFEOCKSTP_LSB         3
#define HAL_GLOBAL_DFEOCKSTP_MSB         3
#define HAL_GLOBAL_DFEOCKSTP_MASK        0x00000008
#define HAL_GLOBAL_DFEOCKSTP_TYPE        Bool
#define HAL_GLOBAL_DFEOCKSTP             HAL_GLOBAL_DFEOCKSTP_MASK
#define HAL_GLOBAL_DFEOCKSTP_READABLE    1
#define HAL_GLOBAL_DFEOCKSTP_WRITABLE    1
#define HAL_GLOBAL_DFEOCKSTP_SIGNED      0
#define HAL_GLOBAL_DFEOCKSTP_ADR         0x1000070B

#define HAL_GLOBAL_DFEBCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP4)
#define HAL_GLOBAL_DFEBCKSTP_LSB         2
#define HAL_GLOBAL_DFEBCKSTP_MSB         2
#define HAL_GLOBAL_DFEBCKSTP_MASK        0x00000004
#define HAL_GLOBAL_DFEBCKSTP_TYPE        Bool
#define HAL_GLOBAL_DFEBCKSTP             HAL_GLOBAL_DFEBCKSTP_MASK
#define HAL_GLOBAL_DFEBCKSTP_READABLE    1
#define HAL_GLOBAL_DFEBCKSTP_WRITABLE    1
#define HAL_GLOBAL_DFEBCKSTP_SIGNED      0
#define HAL_GLOBAL_DFEBCKSTP_ADR         0x1000070B

#define HAL_GLOBAL_DFEICKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP4)
#define HAL_GLOBAL_DFEICKSTP_LSB         1
#define HAL_GLOBAL_DFEICKSTP_MSB         1
#define HAL_GLOBAL_DFEICKSTP_MASK        0x00000002
#define HAL_GLOBAL_DFEICKSTP_TYPE        Bool
#define HAL_GLOBAL_DFEICKSTP             HAL_GLOBAL_DFEICKSTP_MASK
#define HAL_GLOBAL_DFEICKSTP_READABLE    1
#define HAL_GLOBAL_DFEICKSTP_WRITABLE    1
#define HAL_GLOBAL_DFEICKSTP_SIGNED      0
#define HAL_GLOBAL_DFEICKSTP_ADR         0x1000070B

#define HAL_GLOBAL_DFESCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP4)
#define HAL_GLOBAL_DFESCKSTP_LSB         0
#define HAL_GLOBAL_DFESCKSTP_MSB         0
#define HAL_GLOBAL_DFESCKSTP_MASK        0x00000001
#define HAL_GLOBAL_DFESCKSTP_TYPE        Bool
#define HAL_GLOBAL_DFESCKSTP             HAL_GLOBAL_DFESCKSTP_MASK
#define HAL_GLOBAL_DFESCKSTP_READABLE    1
#define HAL_GLOBAL_DFESCKSTP_WRITABLE    1
#define HAL_GLOBAL_DFESCKSTP_SIGNED      0
#define HAL_GLOBAL_DFESCKSTP_ADR         0x1000070B

// Register CLKSTP5
#define HAL_GLOBAL_BDMCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP5)
#define HAL_GLOBAL_BDMCKSTP_LSB         7
#define HAL_GLOBAL_BDMCKSTP_MSB         7
#define HAL_GLOBAL_BDMCKSTP_MASK        0x00000080
#define HAL_GLOBAL_BDMCKSTP_TYPE        Bool
#define HAL_GLOBAL_BDMCKSTP             HAL_GLOBAL_BDMCKSTP_MASK
#define HAL_GLOBAL_BDMCKSTP_READABLE    1
#define HAL_GLOBAL_BDMCKSTP_WRITABLE    1
#define HAL_GLOBAL_BDMCKSTP_SIGNED      0
#define HAL_GLOBAL_BDMCKSTP_ADR         0x1000070C

#define HAL_GLOBAL_HDMCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP5)
#define HAL_GLOBAL_HDMCKSTP_LSB         6
#define HAL_GLOBAL_HDMCKSTP_MSB         6
#define HAL_GLOBAL_HDMCKSTP_MASK        0x00000040
#define HAL_GLOBAL_HDMCKSTP_TYPE        Bool
#define HAL_GLOBAL_HDMCKSTP             HAL_GLOBAL_HDMCKSTP_MASK
#define HAL_GLOBAL_HDMCKSTP_READABLE    1
#define HAL_GLOBAL_HDMCKSTP_WRITABLE    1
#define HAL_GLOBAL_HDMCKSTP_SIGNED      0
#define HAL_GLOBAL_HDMCKSTP_ADR         0x1000070C

#define HAL_GLOBAL_DMODCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP5)
#define HAL_GLOBAL_DMODCKSTP_LSB         3
#define HAL_GLOBAL_DMODCKSTP_MSB         3
#define HAL_GLOBAL_DMODCKSTP_MASK        0x00000008
#define HAL_GLOBAL_DMODCKSTP_TYPE        Bool
#define HAL_GLOBAL_DMODCKSTP             HAL_GLOBAL_DMODCKSTP_MASK
#define HAL_GLOBAL_DMODCKSTP_READABLE    1
#define HAL_GLOBAL_DMODCKSTP_WRITABLE    1
#define HAL_GLOBAL_DMODCKSTP_SIGNED      0
#define HAL_GLOBAL_DMODCKSTP_ADR         0x1000070C

#define HAL_GLOBAL_CDDMCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP5)
#define HAL_GLOBAL_CDDMCKSTP_LSB         2
#define HAL_GLOBAL_CDDMCKSTP_MSB         2
#define HAL_GLOBAL_CDDMCKSTP_MASK        0x00000004
#define HAL_GLOBAL_CDDMCKSTP_TYPE        Bool
#define HAL_GLOBAL_CDDMCKSTP             HAL_GLOBAL_CDDMCKSTP_MASK
#define HAL_GLOBAL_CDDMCKSTP_READABLE    1
#define HAL_GLOBAL_CDDMCKSTP_WRITABLE    1
#define HAL_GLOBAL_CDDMCKSTP_SIGNED      0
#define HAL_GLOBAL_CDDMCKSTP_ADR         0x1000070C

#define HAL_GLOBAL_BDDMCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP5)
#define HAL_GLOBAL_BDDMCKSTP_LSB         1
#define HAL_GLOBAL_BDDMCKSTP_MSB         1
#define HAL_GLOBAL_BDDMCKSTP_MASK        0x00000002
#define HAL_GLOBAL_BDDMCKSTP_TYPE        Bool
#define HAL_GLOBAL_BDDMCKSTP             HAL_GLOBAL_BDDMCKSTP_MASK
#define HAL_GLOBAL_BDDMCKSTP_READABLE    1
#define HAL_GLOBAL_BDDMCKSTP_WRITABLE    1
#define HAL_GLOBAL_BDDMCKSTP_SIGNED      0
#define HAL_GLOBAL_BDDMCKSTP_ADR         0x1000070C

#define HAL_GLOBAL_HDDMCKSTP_REGISTER    (HAL_GLOBALREG_MAP->CLKSTP5)
#define HAL_GLOBAL_HDDMCKSTP_LSB         0
#define HAL_GLOBAL_HDDMCKSTP_MSB         0
#define HAL_GLOBAL_HDDMCKSTP_MASK        0x00000001
#define HAL_GLOBAL_HDDMCKSTP_TYPE        Bool
#define HAL_GLOBAL_HDDMCKSTP             HAL_GLOBAL_HDDMCKSTP_MASK
#define HAL_GLOBAL_HDDMCKSTP_READABLE    1
#define HAL_GLOBAL_HDDMCKSTP_WRITABLE    1
#define HAL_GLOBAL_HDDMCKSTP_SIGNED      0
#define HAL_GLOBAL_HDDMCKSTP_ADR         0x1000070C

// Register SOFTRST1
#define HAL_GLOBAL_AFESRST_REGISTER    (HAL_GLOBALREG_MAP->SOFTRST1)
#define HAL_GLOBAL_AFESRST_LSB         7
#define HAL_GLOBAL_AFESRST_MSB         7
#define HAL_GLOBAL_AFESRST_MASK        0x00000080
#define HAL_GLOBAL_AFESRST_TYPE        Bool
#define HAL_GLOBAL_AFESRST             HAL_GLOBAL_AFESRST_MASK
#define HAL_GLOBAL_AFESRST_READABLE    1
#define HAL_GLOBAL_AFESRST_WRITABLE    1
#define HAL_GLOBAL_AFESRST_SIGNED      0
#define HAL_GLOBAL_AFESRST_ADR         0x10000710

#define HAL_GLOBAL_SRVSRST_REGISTER    (HAL_GLOBALREG_MAP->SOFTRST1)
#define HAL_GLOBAL_SRVSRST_LSB         6
#define HAL_GLOBAL_SRVSRST_MSB         6
#define HAL_GLOBAL_SRVSRST_MASK        0x00000040
#define HAL_GLOBAL_SRVSRST_TYPE        Bool
#define HAL_GLOBAL_SRVSRST             HAL_GLOBAL_SRVSRST_MASK
#define HAL_GLOBAL_SRVSRST_READABLE    1
#define HAL_GLOBAL_SRVSRST_WRITABLE    1
#define HAL_GLOBAL_SRVSRST_SIGNED      0
#define HAL_GLOBAL_SRVSRST_ADR         0x10000710

#define HAL_GLOBAL_DVDSRST_REGISTER    (HAL_GLOBALREG_MAP->SOFTRST1)
#define HAL_GLOBAL_DVDSRST_LSB         5
#define HAL_GLOBAL_DVDSRST_MSB         5
#define HAL_GLOBAL_DVDSRST_MASK        0x00000020
#define HAL_GLOBAL_DVDSRST_TYPE        Bool
#define HAL_GLOBAL_DVDSRST             HAL_GLOBAL_DVDSRST_MASK
#define HAL_GLOBAL_DVDSRST_READABLE    1
#define HAL_GLOBAL_DVDSRST_WRITABLE    1
#define HAL_GLOBAL_DVDSRST_SIGNED      0
#define HAL_GLOBAL_DVDSRST_ADR         0x10000710

#define HAL_GLOBAL_MEMSRST_REGISTER    (HAL_GLOBALREG_MAP->SOFTRST1)
#define HAL_GLOBAL_MEMSRST_LSB         4
#define HAL_GLOBAL_MEMSRST_MSB         4
#define HAL_GLOBAL_MEMSRST_MASK        0x00000010
#define HAL_GLOBAL_MEMSRST_TYPE        Bool
#define HAL_GLOBAL_MEMSRST             HAL_GLOBAL_MEMSRST_MASK
#define HAL_GLOBAL_MEMSRST_READABLE    1
#define HAL_GLOBAL_MEMSRST_WRITABLE    1
#define HAL_GLOBAL_MEMSRST_SIGNED      0
#define HAL_GLOBAL_MEMSRST_ADR         0x10000710

#define HAL_GLOBAL_ENCSRST_REGISTER    (HAL_GLOBALREG_MAP->SOFTRST1)
#define HAL_GLOBAL_ENCSRST_LSB         3
#define HAL_GLOBAL_ENCSRST_MSB         3
#define HAL_GLOBAL_ENCSRST_MASK        0x00000008
#define HAL_GLOBAL_ENCSRST_TYPE        Bool
#define HAL_GLOBAL_ENCSRST             HAL_GLOBAL_ENCSRST_MASK
#define HAL_GLOBAL_ENCSRST_READABLE    1
#define HAL_GLOBAL_ENCSRST_WRITABLE    1
#define HAL_GLOBAL_ENCSRST_SIGNED      0
#define HAL_GLOBAL_ENCSRST_ADR         0x10000710

#define HAL_GLOBAL_DECSRST_REGISTER    (HAL_GLOBALREG_MAP->SOFTRST1)
#define HAL_GLOBAL_DECSRST_LSB         2
#define HAL_GLOBAL_DECSRST_MSB         2
#define HAL_GLOBAL_DECSRST_MASK        0x00000004
#define HAL_GLOBAL_DECSRST_TYPE        Bool
#define HAL_GLOBAL_DECSRST             HAL_GLOBAL_DECSRST_MASK
#define HAL_GLOBAL_DECSRST_READABLE    1
#define HAL_GLOBAL_DECSRST_WRITABLE    1
#define HAL_GLOBAL_DECSRST_SIGNED      0
#define HAL_GLOBAL_DECSRST_ADR         0x10000710

#define HAL_GLOBAL_CPYSRST_REGISTER    (HAL_GLOBALREG_MAP->SOFTRST1)
#define HAL_GLOBAL_CPYSRST_LSB         1
#define HAL_GLOBAL_CPYSRST_MSB         1
#define HAL_GLOBAL_CPYSRST_MASK        0x00000002
#define HAL_GLOBAL_CPYSRST_TYPE        Bool
#define HAL_GLOBAL_CPYSRST             HAL_GLOBAL_CPYSRST_MASK
#define HAL_GLOBAL_CPYSRST_READABLE    1
#define HAL_GLOBAL_CPYSRST_WRITABLE    1
#define HAL_GLOBAL_CPYSRST_SIGNED      0
#define HAL_GLOBAL_CPYSRST_ADR         0x10000710

#define HAL_GLOBAL_HSTSRST_REGISTER    (HAL_GLOBALREG_MAP->SOFTRST1)
#define HAL_GLOBAL_HSTSRST_LSB         0
#define HAL_GLOBAL_HSTSRST_MSB         0
#define HAL_GLOBAL_HSTSRST_MASK        0x00000001
#define HAL_GLOBAL_HSTSRST_TYPE        Bool
#define HAL_GLOBAL_HSTSRST             HAL_GLOBAL_HSTSRST_MASK
#define HAL_GLOBAL_HSTSRST_READABLE    1
#define HAL_GLOBAL_HSTSRST_WRITABLE    1
#define HAL_GLOBAL_HSTSRST_SIGNED      0
#define HAL_GLOBAL_HSTSRST_ADR         0x10000710

// Register SOFTRST2
#define HAL_GLOBAL_DFESRST_REGISTER    (HAL_GLOBALREG_MAP->SOFTRST2)
#define HAL_GLOBAL_DFESRST_LSB         7
#define HAL_GLOBAL_DFESRST_MSB         7
#define HAL_GLOBAL_DFESRST_MASK        0x00000080
#define HAL_GLOBAL_DFESRST_TYPE        Bool
#define HAL_GLOBAL_DFESRST             HAL_GLOBAL_DFESRST_MASK
#define HAL_GLOBAL_DFESRST_READABLE    1
#define HAL_GLOBAL_DFESRST_WRITABLE    1
#define HAL_GLOBAL_DFESRST_SIGNED      0
#define HAL_GLOBAL_DFESRST_ADR         0x10000711

#define HAL_GLOBAL_WBLSRST_REGISTER    (HAL_GLOBALREG_MAP->SOFTRST2)
#define HAL_GLOBAL_WBLSRST_LSB         6
#define HAL_GLOBAL_WBLSRST_MSB         6
#define HAL_GLOBAL_WBLSRST_MASK        0x00000040
#define HAL_GLOBAL_WBLSRST_TYPE        Bool
#define HAL_GLOBAL_WBLSRST             HAL_GLOBAL_WBLSRST_MASK
#define HAL_GLOBAL_WBLSRST_READABLE    1
#define HAL_GLOBAL_WBLSRST_WRITABLE    1
#define HAL_GLOBAL_WBLSRST_SIGNED      0
#define HAL_GLOBAL_WBLSRST_ADR         0x10000711

#define HAL_GLOBAL_WSSRST_REGISTER    (HAL_GLOBALREG_MAP->SOFTRST2)
#define HAL_GLOBAL_WSSRST_LSB         5
#define HAL_GLOBAL_WSSRST_MSB         5
#define HAL_GLOBAL_WSSRST_MASK        0x00000020
#define HAL_GLOBAL_WSSRST_TYPE        Bool
#define HAL_GLOBAL_WSSRST             HAL_GLOBAL_WSSRST_MASK
#define HAL_GLOBAL_WSSRST_READABLE    1
#define HAL_GLOBAL_WSSRST_WRITABLE    1
#define HAL_GLOBAL_WSSRST_SIGNED      0
#define HAL_GLOBAL_WSSRST_ADR         0x10000711

#define HAL_GLOBAL_DVDESRST_REGISTER    (HAL_GLOBALREG_MAP->SOFTRST2)
#define HAL_GLOBAL_DVDESRST_LSB         4
#define HAL_GLOBAL_DVDESRST_MSB         4
#define HAL_GLOBAL_DVDESRST_MASK        0x00000010
#define HAL_GLOBAL_DVDESRST_TYPE        Bool
#define HAL_GLOBAL_DVDESRST             HAL_GLOBAL_DVDESRST_MASK
#define HAL_GLOBAL_DVDESRST_READABLE    1
#define HAL_GLOBAL_DVDESRST_WRITABLE    1
#define HAL_GLOBAL_DVDESRST_SIGNED      0
#define HAL_GLOBAL_DVDESRST_ADR         0x10000711

#define HAL_GLOBAL_AUDSRST_REGISTER    (HAL_GLOBALREG_MAP->SOFTRST2)
#define HAL_GLOBAL_AUDSRST_LSB         3
#define HAL_GLOBAL_AUDSRST_MSB         3
#define HAL_GLOBAL_AUDSRST_MASK        0x00000008
#define HAL_GLOBAL_AUDSRST_TYPE        Bool
#define HAL_GLOBAL_AUDSRST             HAL_GLOBAL_AUDSRST_MASK
#define HAL_GLOBAL_AUDSRST_READABLE    1
#define HAL_GLOBAL_AUDSRST_WRITABLE    1
#define HAL_GLOBAL_AUDSRST_SIGNED      0
#define HAL_GLOBAL_AUDSRST_ADR         0x10000711

#define HAL_GLOBAL_PERSRST_REGISTER    (HAL_GLOBALREG_MAP->SOFTRST2)
#define HAL_GLOBAL_PERSRST_LSB         2
#define HAL_GLOBAL_PERSRST_MSB         2
#define HAL_GLOBAL_PERSRST_MASK        0x00000004
#define HAL_GLOBAL_PERSRST_TYPE        Bool
#define HAL_GLOBAL_PERSRST             HAL_GLOBAL_PERSRST_MASK
#define HAL_GLOBAL_PERSRST_READABLE    1
#define HAL_GLOBAL_PERSRST_WRITABLE    1
#define HAL_GLOBAL_PERSRST_SIGNED      0
#define HAL_GLOBAL_PERSRST_ADR         0x10000711

#define HAL_GLOBAL_BDSRST_REGISTER    (HAL_GLOBALREG_MAP->SOFTRST2)
#define HAL_GLOBAL_BDSRST_LSB         1
#define HAL_GLOBAL_BDSRST_MSB         1
#define HAL_GLOBAL_BDSRST_MASK        0x00000002
#define HAL_GLOBAL_BDSRST_TYPE        Bool
#define HAL_GLOBAL_BDSRST             HAL_GLOBAL_BDSRST_MASK
#define HAL_GLOBAL_BDSRST_READABLE    1
#define HAL_GLOBAL_BDSRST_WRITABLE    1
#define HAL_GLOBAL_BDSRST_SIGNED      0
#define HAL_GLOBAL_BDSRST_ADR         0x10000711

#define HAL_GLOBAL_OPCSRST_REGISTER    (HAL_GLOBALREG_MAP->SOFTRST2)
#define HAL_GLOBAL_OPCSRST_LSB         0
#define HAL_GLOBAL_OPCSRST_MSB         0
#define HAL_GLOBAL_OPCSRST_MASK        0x00000001
#define HAL_GLOBAL_OPCSRST_TYPE        Bool
#define HAL_GLOBAL_OPCSRST             HAL_GLOBAL_OPCSRST_MASK
#define HAL_GLOBAL_OPCSRST_READABLE    1
#define HAL_GLOBAL_OPCSRST_WRITABLE    1
#define HAL_GLOBAL_OPCSRST_SIGNED      0
#define HAL_GLOBAL_OPCSRST_ADR         0x10000711

// Register SOFTRST3
#define HAL_GLOBAL_EFMPLLRST_REGISTER    (HAL_GLOBALREG_MAP->SOFTRST3)
#define HAL_GLOBAL_EFMPLLRST_LSB         2
#define HAL_GLOBAL_EFMPLLRST_MSB         2
#define HAL_GLOBAL_EFMPLLRST_MASK        0x00000004
#define HAL_GLOBAL_EFMPLLRST_TYPE        Bool
#define HAL_GLOBAL_EFMPLLRST             HAL_GLOBAL_EFMPLLRST_MASK
#define HAL_GLOBAL_EFMPLLRST_READABLE    1
#define HAL_GLOBAL_EFMPLLRST_WRITABLE    1
#define HAL_GLOBAL_EFMPLLRST_SIGNED      0
#define HAL_GLOBAL_EFMPLLRST_ADR         0x10000712

#define HAL_GLOBAL_DMODSRST_REGISTER    (HAL_GLOBALREG_MAP->SOFTRST3)
#define HAL_GLOBAL_DMODSRST_LSB         1
#define HAL_GLOBAL_DMODSRST_MSB         1
#define HAL_GLOBAL_DMODSRST_MASK        0x00000002
#define HAL_GLOBAL_DMODSRST_TYPE        Bool
#define HAL_GLOBAL_DMODSRST             HAL_GLOBAL_DMODSRST_MASK
#define HAL_GLOBAL_DMODSRST_READABLE    1
#define HAL_GLOBAL_DMODSRST_WRITABLE    1
#define HAL_GLOBAL_DMODSRST_SIGNED      0
#define HAL_GLOBAL_DMODSRST_ADR         0x10000712

#define HAL_GLOBAL_LSSRST_REGISTER    (HAL_GLOBALREG_MAP->SOFTRST3)
#define HAL_GLOBAL_LSSRST_LSB         0
#define HAL_GLOBAL_LSSRST_MSB         0
#define HAL_GLOBAL_LSSRST_MASK        0x00000001
#define HAL_GLOBAL_LSSRST_TYPE        Bool
#define HAL_GLOBAL_LSSRST             HAL_GLOBAL_LSSRST_MASK
#define HAL_GLOBAL_LSSRST_READABLE    1
#define HAL_GLOBAL_LSSRST_WRITABLE    1
#define HAL_GLOBAL_LSSRST_SIGNED      0
#define HAL_GLOBAL_LSSRST_ADR         0x10000712

// Register CLKCFG1
#define HAL_GLOBAL_BYPWRTPLL_REGISTER    (HAL_GLOBALREG_MAP->CLKCFG1)
#define HAL_GLOBAL_BYPWRTPLL_LSB         7
#define HAL_GLOBAL_BYPWRTPLL_MSB         7
#define HAL_GLOBAL_BYPWRTPLL_MASK        0x00000080
#define HAL_GLOBAL_BYPWRTPLL_TYPE        Bool
#define HAL_GLOBAL_BYPWRTPLL             HAL_GLOBAL_BYPWRTPLL_MASK
#define HAL_GLOBAL_BYPWRTPLL_READABLE    1
#define HAL_GLOBAL_BYPWRTPLL_WRITABLE    1
#define HAL_GLOBAL_BYPWRTPLL_SIGNED      0
#define HAL_GLOBAL_BYPWRTPLL_ADR         0x10000714

#define HAL_GLOBAL_SRVCLKSRC_REGISTER    (HAL_GLOBALREG_MAP->CLKCFG1)
#define HAL_GLOBAL_SRVCLKSRC_LSB         6
#define HAL_GLOBAL_SRVCLKSRC_MSB         6
#define HAL_GLOBAL_SRVCLKSRC_MASK        0x00000040
#define HAL_GLOBAL_SRVCLKSRC_TYPE        halGLOBAL_SRVPCLKSRC_t
#define HAL_GLOBAL_SRVCLKSRC             HAL_GLOBAL_SRVCLKSRC_MASK
#define HAL_GLOBAL_SRVCLKSRC_READABLE    1
#define HAL_GLOBAL_SRVCLKSRC_WRITABLE    1
#define HAL_GLOBAL_SRVCLKSRC_SIGNED      0
#define HAL_GLOBAL_SRVCLKSRC_ADR         0x10000714

#define HAL_GLOBAL_ADCCLKSRC_REGISTER    (HAL_GLOBALREG_MAP->CLKCFG1)
#define HAL_GLOBAL_ADCCLKSRC_LSB         5
#define HAL_GLOBAL_ADCCLKSRC_MSB         5
#define HAL_GLOBAL_ADCCLKSRC_MASK        0x00000020
#define HAL_GLOBAL_ADCCLKSRC_TYPE        halGLOBAL_ADCPCLKSRC_t
#define HAL_GLOBAL_ADCCLKSRC             HAL_GLOBAL_ADCCLKSRC_MASK
#define HAL_GLOBAL_ADCCLKSRC_READABLE    1
#define HAL_GLOBAL_ADCCLKSRC_WRITABLE    1
#define HAL_GLOBAL_ADCCLKSRC_SIGNED      0
#define HAL_GLOBAL_ADCCLKSRC_ADR         0x10000714

#define HAL_GLOBAL_AUDREFSRC_REGISTER    (HAL_GLOBALREG_MAP->CLKCFG1)
#define HAL_GLOBAL_AUDREFSRC_LSB         4
#define HAL_GLOBAL_AUDREFSRC_MSB         4
#define HAL_GLOBAL_AUDREFSRC_MASK        0x00000010
#define HAL_GLOBAL_AUDREFSRC_TYPE        halGLOBAL_AudioCLKSRC_t
#define HAL_GLOBAL_AUDREFSRC             HAL_GLOBAL_AUDREFSRC_MASK
#define HAL_GLOBAL_AUDREFSRC_READABLE    1
#define HAL_GLOBAL_AUDREFSRC_WRITABLE    1
#define HAL_GLOBAL_AUDREFSRC_SIGNED      0
#define HAL_GLOBAL_AUDREFSRC_ADR         0x10000714

#define HAL_GLOBAL_ADCCLKDIV_REGISTER    (HAL_GLOBALREG_MAP->CLKCFG1)
#define HAL_GLOBAL_ADCCLKDIV_LSB         0
#define HAL_GLOBAL_ADCCLKDIV_MSB         2
#define HAL_GLOBAL_ADCCLKDIV_MASK        0x00000007
#define HAL_GLOBAL_ADCCLKDIV_TYPE        halGLOBAL_ADCClkDiv_t
#define HAL_GLOBAL_ADCCLKDIV             HAL_GLOBAL_ADCCLKDIV_MASK
#define HAL_GLOBAL_ADCCLKDIV_READABLE    1
#define HAL_GLOBAL_ADCCLKDIV_WRITABLE    1
#define HAL_GLOBAL_ADCCLKDIV_SIGNED      0
#define HAL_GLOBAL_ADCCLKDIV_ADR         0x10000714

// Register CLKCFG2
#define HAL_GLOBAL_AFEREFSRC_REGISTER    (HAL_GLOBALREG_MAP->CLKCFG2)
#define HAL_GLOBAL_AFEREFSRC_LSB         6
#define HAL_GLOBAL_AFEREFSRC_MSB         7
#define HAL_GLOBAL_AFEREFSRC_MASK        0x000000C0
#define HAL_GLOBAL_AFEREFSRC_TYPE        halGLOBAL_AFERefCLKSRC_t
#define HAL_GLOBAL_AFEREFSRC             HAL_GLOBAL_AFEREFSRC_MASK
#define HAL_GLOBAL_AFEREFSRC_READABLE    1
#define HAL_GLOBAL_AFEREFSRC_WRITABLE    1
#define HAL_GLOBAL_AFEREFSRC_SIGNED      0
#define HAL_GLOBAL_AFEREFSRC_ADR         0x10000715

#define HAL_GLOBAL_ARMPREFSRC_REGISTER    (HAL_GLOBALREG_MAP->CLKCFG2)
#define HAL_GLOBAL_ARMPREFSRC_LSB         2
#define HAL_GLOBAL_ARMPREFSRC_MSB         3
#define HAL_GLOBAL_ARMPREFSRC_MASK        0x0000000C
#define HAL_GLOBAL_ARMPREFSRC_TYPE        halGLOBAL_ArmPRefCLKSRC_t
#define HAL_GLOBAL_ARMPREFSRC             HAL_GLOBAL_ARMPREFSRC_MASK
#define HAL_GLOBAL_ARMPREFSRC_READABLE    1
#define HAL_GLOBAL_ARMPREFSRC_WRITABLE    1
#define HAL_GLOBAL_ARMPREFSRC_SIGNED      0
#define HAL_GLOBAL_ARMPREFSRC_ADR         0x10000715

// Register CLKCFG3
#define HAL_GLOBAL_WRTCLKDIV_REGISTER    (HAL_GLOBALREG_MAP->CLKCFG3)
#define HAL_GLOBAL_WRTCLKDIV_LSB         4
#define HAL_GLOBAL_WRTCLKDIV_MSB         5
#define HAL_GLOBAL_WRTCLKDIV_MASK        0x00000030
#define HAL_GLOBAL_WRTCLKDIV_TYPE        halGLOBAL_WrCLKDiv_t
#define HAL_GLOBAL_WRTCLKDIV             HAL_GLOBAL_WRTCLKDIV_MASK
#define HAL_GLOBAL_WRTCLKDIV_READABLE    1
#define HAL_GLOBAL_WRTCLKDIV_WRITABLE    1
#define HAL_GLOBAL_WRTCLKDIV_SIGNED      0
#define HAL_GLOBAL_WRTCLKDIV_ADR         0x10000716

#define HAL_GLOBAL_WIFCLKDIV_REGISTER    (HAL_GLOBALREG_MAP->CLKCFG3)
#define HAL_GLOBAL_WIFCLKDIV_LSB         2
#define HAL_GLOBAL_WIFCLKDIV_MSB         3
#define HAL_GLOBAL_WIFCLKDIV_MASK        0x0000000C
#define HAL_GLOBAL_WIFCLKDIV_TYPE        halGLOBAL_WobIFCLKDiv_t
#define HAL_GLOBAL_WIFCLKDIV             HAL_GLOBAL_WIFCLKDIV_MASK
#define HAL_GLOBAL_WIFCLKDIV_READABLE    1
#define HAL_GLOBAL_WIFCLKDIV_WRITABLE    1
#define HAL_GLOBAL_WIFCLKDIV_SIGNED      0
#define HAL_GLOBAL_WIFCLKDIV_ADR         0x10000716

#define HAL_GLOBAL_WOCLKDIV_REGISTER    (HAL_GLOBALREG_MAP->CLKCFG3)
#define HAL_GLOBAL_WOCLKDIV_LSB         0
#define HAL_GLOBAL_WOCLKDIV_MSB         1
#define HAL_GLOBAL_WOCLKDIV_MASK        0x00000003
#define HAL_GLOBAL_WOCLKDIV_TYPE        halGLOBAL_WobOutCLKDiv_t
#define HAL_GLOBAL_WOCLKDIV             HAL_GLOBAL_WOCLKDIV_MASK
#define HAL_GLOBAL_WOCLKDIV_READABLE    1
#define HAL_GLOBAL_WOCLKDIV_WRITABLE    1
#define HAL_GLOBAL_WOCLKDIV_SIGNED      0
#define HAL_GLOBAL_WOCLKDIV_ADR         0x10000716

// Register AFECTL
// Register AFESTAT
#define HAL_GLOBAL_RECDOUT_REGISTER    (HAL_GLOBALREG_MAP->AFESTAT)
#define HAL_GLOBAL_RECDOUT_LSB         0
#define HAL_GLOBAL_RECDOUT_MSB         0
#define HAL_GLOBAL_RECDOUT_MASK        0x00000001
#define HAL_GLOBAL_RECDOUT_TYPE        Bool
#define HAL_GLOBAL_RECDOUT             HAL_GLOBAL_RECDOUT_MASK
#define HAL_GLOBAL_RECDOUT_READABLE    1
#define HAL_GLOBAL_RECDOUT_WRITABLE    0
#define HAL_GLOBAL_RECDOUT_SIGNED      0
#define HAL_GLOBAL_RECDOUT_ADR         0x10000719

// Register OPUCTL
#define HAL_GLOBAL_LVDSDS_REGISTER    (HAL_GLOBALREG_MAP->OPUCTL)
#define HAL_GLOBAL_LVDSDS_LSB         3
#define HAL_GLOBAL_LVDSDS_MSB         4
#define HAL_GLOBAL_LVDSDS_MASK        0x00000018
#define HAL_GLOBAL_LVDSDS_TYPE        halGLOBAL_LVDSOutStrength_t
#define HAL_GLOBAL_LVDSDS             HAL_GLOBAL_LVDSDS_MASK
#define HAL_GLOBAL_LVDSDS_READABLE    1
#define HAL_GLOBAL_LVDSDS_WRITABLE    1
#define HAL_GLOBAL_LVDSDS_SIGNED      0
#define HAL_GLOBAL_LVDSDS_ADR         0x1000071A

// Register PONRSTCTL
#define HAL_GLOBAL_PONS_REGISTER    (HAL_GLOBALREG_MAP->PONRSTCTL)
#define HAL_GLOBAL_PONS_LSB         3
#define HAL_GLOBAL_PONS_MSB         7
#define HAL_GLOBAL_PONS_MASK        0x000000F8
#define HAL_GLOBAL_PONS_TYPE        halGLOBAL_PwrOnRstTESTOPT_t
#define HAL_GLOBAL_PONS             HAL_GLOBAL_PONS_MASK
#define HAL_GLOBAL_PONS_READABLE    1
#define HAL_GLOBAL_PONS_WRITABLE    1
#define HAL_GLOBAL_PONS_SIGNED      0
#define HAL_GLOBAL_PONS_ADR         0x1000071B

#define HAL_GLOBAL_LVRPD12_REGISTER    (HAL_GLOBALREG_MAP->PONRSTCTL)
#define HAL_GLOBAL_LVRPD12_LSB         1
#define HAL_GLOBAL_LVRPD12_MSB         1
#define HAL_GLOBAL_LVRPD12_MASK        0x00000002
#define HAL_GLOBAL_LVRPD12_TYPE        Bool
#define HAL_GLOBAL_LVRPD12             HAL_GLOBAL_LVRPD12_MASK
#define HAL_GLOBAL_LVRPD12_READABLE    1
#define HAL_GLOBAL_LVRPD12_WRITABLE    1
#define HAL_GLOBAL_LVRPD12_SIGNED      0
#define HAL_GLOBAL_LVRPD12_ADR         0x1000071B

#define HAL_GLOBAL_LVRPD33_REGISTER    (HAL_GLOBALREG_MAP->PONRSTCTL)
#define HAL_GLOBAL_LVRPD33_LSB         0
#define HAL_GLOBAL_LVRPD33_MSB         0
#define HAL_GLOBAL_LVRPD33_MASK        0x00000001
#define HAL_GLOBAL_LVRPD33_TYPE        Bool
#define HAL_GLOBAL_LVRPD33             HAL_GLOBAL_LVRPD33_MASK
#define HAL_GLOBAL_LVRPD33_READABLE    1
#define HAL_GLOBAL_LVRPD33_WRITABLE    1
#define HAL_GLOBAL_LVRPD33_SIGNED      0
#define HAL_GLOBAL_LVRPD33_ADR         0x1000071B

// Register PAMUX0

#if (CHIP_REV >= 0xC0)

#define HAL_GLOBAL_OENCEN_REGISTER    (HAL_GLOBALREG_MAP->PAMUX0)
#define HAL_GLOBAL_OENCEN_LSB         7
#define HAL_GLOBAL_OENCEN_MSB         7
#define HAL_GLOBAL_OENCEN_MASK        0x00000080
#define HAL_GLOBAL_OENCEN_TYPE        Bool
#define HAL_GLOBAL_OENCEN             HAL_GLOBAL_OENCEN_MASK
#define HAL_GLOBAL_OENCEN_READABLE    1
#define HAL_GLOBAL_OENCEN_WRITABLE    1
#define HAL_GLOBAL_OENCEN_SIGNED      0
#define HAL_GLOBAL_OENCEN_ADR         0x10000720

#endif // #if (CHIP_REV >= 0xC0)

#define HAL_GLOBAL_EINTIN_REGISTER    (HAL_GLOBALREG_MAP->PAMUX0)
#define HAL_GLOBAL_EINTIN_LSB         6
#define HAL_GLOBAL_EINTIN_MSB         6
#define HAL_GLOBAL_EINTIN_MASK        0x00000040
#define HAL_GLOBAL_EINTIN_TYPE        Bool
#define HAL_GLOBAL_EINTIN             HAL_GLOBAL_EINTIN_MASK
#define HAL_GLOBAL_EINTIN_READABLE    1
#define HAL_GLOBAL_EINTIN_WRITABLE    1
#define HAL_GLOBAL_EINTIN_SIGNED      0
#define HAL_GLOBAL_EINTIN_ADR         0x10000720

#define HAL_GLOBAL_PANICIN_REGISTER    (HAL_GLOBALREG_MAP->PAMUX0)
#define HAL_GLOBAL_PANICIN_LSB         5
#define HAL_GLOBAL_PANICIN_MSB         5
#define HAL_GLOBAL_PANICIN_MASK        0x00000020
#define HAL_GLOBAL_PANICIN_TYPE        Bool
#define HAL_GLOBAL_PANICIN             HAL_GLOBAL_PANICIN_MASK
#define HAL_GLOBAL_PANICIN_READABLE    1
#define HAL_GLOBAL_PANICIN_WRITABLE    1
#define HAL_GLOBAL_PANICIN_SIGNED      0
#define HAL_GLOBAL_PANICIN_ADR         0x10000720

#define HAL_GLOBAL_ALPCOSOUT_REGISTER    (HAL_GLOBALREG_MAP->PAMUX0)
#define HAL_GLOBAL_ALPCOSOUT_LSB         4
#define HAL_GLOBAL_ALPCOSOUT_MSB         4
#define HAL_GLOBAL_ALPCOSOUT_MASK        0x00000010
#define HAL_GLOBAL_ALPCOSOUT_TYPE        Bool
#define HAL_GLOBAL_ALPCOSOUT             HAL_GLOBAL_ALPCOSOUT_MASK
#define HAL_GLOBAL_ALPCOSOUT_READABLE    1
#define HAL_GLOBAL_ALPCOSOUT_WRITABLE    1
#define HAL_GLOBAL_ALPCOSOUT_SIGNED      0
#define HAL_GLOBAL_ALPCOSOUT_ADR         0x10000720

#define HAL_GLOBAL_ALPSINOUT_REGISTER    (HAL_GLOBALREG_MAP->PAMUX0)
#define HAL_GLOBAL_ALPSINOUT_LSB         3
#define HAL_GLOBAL_ALPSINOUT_MSB         3
#define HAL_GLOBAL_ALPSINOUT_MASK        0x00000008
#define HAL_GLOBAL_ALPSINOUT_TYPE        Bool
#define HAL_GLOBAL_ALPSINOUT             HAL_GLOBAL_ALPSINOUT_MASK
#define HAL_GLOBAL_ALPSINOUT_READABLE    1
#define HAL_GLOBAL_ALPSINOUT_WRITABLE    1
#define HAL_GLOBAL_ALPSINOUT_SIGNED      0
#define HAL_GLOBAL_ALPSINOUT_ADR         0x10000720

#define HAL_GLOBAL_UARTRXIN_REGISTER    (HAL_GLOBALREG_MAP->PAMUX0)
#define HAL_GLOBAL_UARTRXIN_LSB         2
#define HAL_GLOBAL_UARTRXIN_MSB         2
#define HAL_GLOBAL_UARTRXIN_MASK        0x00000004
#define HAL_GLOBAL_UARTRXIN_TYPE        Bool
#define HAL_GLOBAL_UARTRXIN             HAL_GLOBAL_UARTRXIN_MASK
#define HAL_GLOBAL_UARTRXIN_READABLE    1
#define HAL_GLOBAL_UARTRXIN_WRITABLE    1
#define HAL_GLOBAL_UARTRXIN_SIGNED      0
#define HAL_GLOBAL_UARTRXIN_ADR         0x10000720

#define HAL_GLOBAL_UARTTXOUT_REGISTER    (HAL_GLOBALREG_MAP->PAMUX0)
#define HAL_GLOBAL_UARTTXOUT_LSB         1
#define HAL_GLOBAL_UARTTXOUT_MSB         1
#define HAL_GLOBAL_UARTTXOUT_MASK        0x00000002
#define HAL_GLOBAL_UARTTXOUT_TYPE        Bool
#define HAL_GLOBAL_UARTTXOUT             HAL_GLOBAL_UARTTXOUT_MASK
#define HAL_GLOBAL_UARTTXOUT_READABLE    1
#define HAL_GLOBAL_UARTTXOUT_WRITABLE    1
#define HAL_GLOBAL_UARTTXOUT_SIGNED      0
#define HAL_GLOBAL_UARTTXOUT_ADR         0x10000720

#define HAL_GLOBAL_GNSW2OUT_REGISTER    (HAL_GLOBALREG_MAP->PAMUX0)
#define HAL_GLOBAL_GNSW2OUT_LSB         0
#define HAL_GLOBAL_GNSW2OUT_MSB         0
#define HAL_GLOBAL_GNSW2OUT_MASK        0x00000001
#define HAL_GLOBAL_GNSW2OUT_TYPE        Bool
#define HAL_GLOBAL_GNSW2OUT             HAL_GLOBAL_GNSW2OUT_MASK
#define HAL_GLOBAL_GNSW2OUT_READABLE    1
#define HAL_GLOBAL_GNSW2OUT_WRITABLE    1
#define HAL_GLOBAL_GNSW2OUT_SIGNED      0
#define HAL_GLOBAL_GNSW2OUT_ADR         0x10000720

// Register PAMUX1
#define HAL_GLOBAL_HLFSATACK_REGISTER    (HAL_GLOBALREG_MAP->PAMUX1)
#define HAL_GLOBAL_HLFSATACK_LSB         7
#define HAL_GLOBAL_HLFSATACK_MSB         7
#define HAL_GLOBAL_HLFSATACK_MASK        0x00000080
#define HAL_GLOBAL_HLFSATACK_TYPE        Bool
#define HAL_GLOBAL_HLFSATACK             HAL_GLOBAL_HLFSATACK_MASK
#define HAL_GLOBAL_HLFSATACK_READABLE    1
#define HAL_GLOBAL_HLFSATACK_WRITABLE    1
#define HAL_GLOBAL_HLFSATACK_SIGNED      0
#define HAL_GLOBAL_HLFSATACK_ADR         0x10000721

#define HAL_GLOBAL_TISATACK_REGISTER    (HAL_GLOBALREG_MAP->PAMUX1)
#define HAL_GLOBAL_TISATACK_LSB         6
#define HAL_GLOBAL_TISATACK_MSB         6
#define HAL_GLOBAL_TISATACK_MASK        0x00000040
#define HAL_GLOBAL_TISATACK_TYPE        Bool
#define HAL_GLOBAL_TISATACK             HAL_GLOBAL_TISATACK_MASK
#define HAL_GLOBAL_TISATACK_READABLE    1
#define HAL_GLOBAL_TISATACK_WRITABLE    1
#define HAL_GLOBAL_TISATACK_SIGNED      0
#define HAL_GLOBAL_TISATACK_ADR         0x10000721

#define HAL_GLOBAL_FRQCLKOUT_REGISTER    (HAL_GLOBALREG_MAP->PAMUX1)
#define HAL_GLOBAL_FRQCLKOUT_LSB         5
#define HAL_GLOBAL_FRQCLKOUT_MSB         5
#define HAL_GLOBAL_FRQCLKOUT_MASK        0x00000020
#define HAL_GLOBAL_FRQCLKOUT_TYPE        Bool
#define HAL_GLOBAL_FRQCLKOUT             HAL_GLOBAL_FRQCLKOUT_MASK
#define HAL_GLOBAL_FRQCLKOUT_READABLE    1
#define HAL_GLOBAL_FRQCLKOUT_WRITABLE    1
#define HAL_GLOBAL_FRQCLKOUT_SIGNED      0
#define HAL_GLOBAL_FRQCLKOUT_ADR         0x10000721

#define HAL_GLOBAL_FRQSTBIN_REGISTER    (HAL_GLOBALREG_MAP->PAMUX1)
#define HAL_GLOBAL_FRQSTBIN_LSB         4
#define HAL_GLOBAL_FRQSTBIN_MSB         4
#define HAL_GLOBAL_FRQSTBIN_MASK        0x00000010
#define HAL_GLOBAL_FRQSTBIN_TYPE        Bool
#define HAL_GLOBAL_FRQSTBIN             HAL_GLOBAL_FRQSTBIN_MASK
#define HAL_GLOBAL_FRQSTBIN_READABLE    1
#define HAL_GLOBAL_FRQSTBIN_WRITABLE    1
#define HAL_GLOBAL_FRQSTBIN_SIGNED      0
#define HAL_GLOBAL_FRQSTBIN_ADR         0x10000721

#define HAL_GLOBAL_FRQDATIN_REGISTER    (HAL_GLOBALREG_MAP->PAMUX1)
#define HAL_GLOBAL_FRQDATIN_LSB         3
#define HAL_GLOBAL_FRQDATIN_MSB         3
#define HAL_GLOBAL_FRQDATIN_MASK        0x00000008
#define HAL_GLOBAL_FRQDATIN_TYPE        Bool
#define HAL_GLOBAL_FRQDATIN             HAL_GLOBAL_FRQDATIN_MASK
#define HAL_GLOBAL_FRQDATIN_READABLE    1
#define HAL_GLOBAL_FRQDATIN_WRITABLE    1
#define HAL_GLOBAL_FRQDATIN_SIGNED      0
#define HAL_GLOBAL_FRQDATIN_ADR         0x10000721

#define HAL_GLOBAL_SEN4OUT_REGISTER    (HAL_GLOBALREG_MAP->PAMUX1)
#define HAL_GLOBAL_SEN4OUT_LSB         1
#define HAL_GLOBAL_SEN4OUT_MSB         1
#define HAL_GLOBAL_SEN4OUT_MASK        0x00000002
#define HAL_GLOBAL_SEN4OUT_TYPE        Bool
#define HAL_GLOBAL_SEN4OUT             HAL_GLOBAL_SEN4OUT_MASK
#define HAL_GLOBAL_SEN4OUT_READABLE    1
#define HAL_GLOBAL_SEN4OUT_WRITABLE    1
#define HAL_GLOBAL_SEN4OUT_SIGNED      0
#define HAL_GLOBAL_SEN4OUT_ADR         0x10000721

#define HAL_GLOBAL_TISRVCK_REGISTER    (HAL_GLOBALREG_MAP->PAMUX1)
#define HAL_GLOBAL_TISRVCK_LSB         0
#define HAL_GLOBAL_TISRVCK_MSB         0
#define HAL_GLOBAL_TISRVCK_MASK        0x00000001
#define HAL_GLOBAL_TISRVCK_TYPE        Bool
#define HAL_GLOBAL_TISRVCK             HAL_GLOBAL_TISRVCK_MASK
#define HAL_GLOBAL_TISRVCK_READABLE    1
#define HAL_GLOBAL_TISRVCK_WRITABLE    1
#define HAL_GLOBAL_TISRVCK_SIGNED      0
#define HAL_GLOBAL_TISRVCK_ADR         0x10000721

// Register PBMUX0
#define HAL_GLOBAL_MIO3SEL_REGISTER    (HAL_GLOBALREG_MAP->PBMUX0)
#define HAL_GLOBAL_MIO3SEL_LSB         7
#define HAL_GLOBAL_MIO3SEL_MSB         7
#define HAL_GLOBAL_MIO3SEL_MASK        0x00000080
#define HAL_GLOBAL_MIO3SEL_TYPE        Bool
#define HAL_GLOBAL_MIO3SEL             HAL_GLOBAL_MIO3SEL_MASK
#define HAL_GLOBAL_MIO3SEL_READABLE    1
#define HAL_GLOBAL_MIO3SEL_WRITABLE    1
#define HAL_GLOBAL_MIO3SEL_SIGNED      0
#define HAL_GLOBAL_MIO3SEL_ADR         0x10000722

#define HAL_GLOBAL_MIO2SEL_REGISTER    (HAL_GLOBALREG_MAP->PBMUX0)
#define HAL_GLOBAL_MIO2SEL_LSB         6
#define HAL_GLOBAL_MIO2SEL_MSB         6
#define HAL_GLOBAL_MIO2SEL_MASK        0x00000040
#define HAL_GLOBAL_MIO2SEL_TYPE        Bool
#define HAL_GLOBAL_MIO2SEL             HAL_GLOBAL_MIO2SEL_MASK
#define HAL_GLOBAL_MIO2SEL_READABLE    1
#define HAL_GLOBAL_MIO2SEL_WRITABLE    1
#define HAL_GLOBAL_MIO2SEL_SIGNED      0
#define HAL_GLOBAL_MIO2SEL_ADR         0x10000722

#define HAL_GLOBAL_MIO1SEL_REGISTER    (HAL_GLOBALREG_MAP->PBMUX0)
#define HAL_GLOBAL_MIO1SEL_LSB         5
#define HAL_GLOBAL_MIO1SEL_MSB         5
#define HAL_GLOBAL_MIO1SEL_MASK        0x00000020
#define HAL_GLOBAL_MIO1SEL_TYPE        Bool
#define HAL_GLOBAL_MIO1SEL             HAL_GLOBAL_MIO1SEL_MASK
#define HAL_GLOBAL_MIO1SEL_READABLE    1
#define HAL_GLOBAL_MIO1SEL_WRITABLE    1
#define HAL_GLOBAL_MIO1SEL_SIGNED      0
#define HAL_GLOBAL_MIO1SEL_ADR         0x10000722

#define HAL_GLOBAL_MIO0SEL_REGISTER    (HAL_GLOBALREG_MAP->PBMUX0)
#define HAL_GLOBAL_MIO0SEL_LSB         4
#define HAL_GLOBAL_MIO0SEL_MSB         4
#define HAL_GLOBAL_MIO0SEL_MASK        0x00000010
#define HAL_GLOBAL_MIO0SEL_TYPE        Bool
#define HAL_GLOBAL_MIO0SEL             HAL_GLOBAL_MIO0SEL_MASK
#define HAL_GLOBAL_MIO0SEL_READABLE    1
#define HAL_GLOBAL_MIO0SEL_WRITABLE    1
#define HAL_GLOBAL_MIO0SEL_SIGNED      0
#define HAL_GLOBAL_MIO0SEL_ADR         0x10000722

#define HAL_GLOBAL_SATDBGSEL_REGISTER    (HAL_GLOBALREG_MAP->PBMUX0)
#define HAL_GLOBAL_SATDBGSEL_LSB         0
#define HAL_GLOBAL_SATDBGSEL_MSB         3
#define HAL_GLOBAL_SATDBGSEL_MASK        0x0000000F
#define HAL_GLOBAL_SATDBGSEL_TYPE        halGLOBAL_SATADebugSelect_t
#define HAL_GLOBAL_SATDBGSEL             HAL_GLOBAL_SATDBGSEL_MASK
#define HAL_GLOBAL_SATDBGSEL_READABLE    1
#define HAL_GLOBAL_SATDBGSEL_WRITABLE    1
#define HAL_GLOBAL_SATDBGSEL_SIGNED      0
#define HAL_GLOBAL_SATDBGSEL_ADR         0x10000722

// Register PBMUX1

#if (CHIP_REV <= 0xB3)

#define HAL_GLOBAL_OENCEN_REGISTER    (HAL_GLOBALREG_MAP->PBMUX1)
#define HAL_GLOBAL_OENCEN_LSB         7
#define HAL_GLOBAL_OENCEN_MSB         7
#define HAL_GLOBAL_OENCEN_MASK        0x00000080
#define HAL_GLOBAL_OENCEN_TYPE        Bool
#define HAL_GLOBAL_OENCEN             HAL_GLOBAL_OENCEN_MASK
#define HAL_GLOBAL_OENCEN_READABLE    1
#define HAL_GLOBAL_OENCEN_WRITABLE    1
#define HAL_GLOBAL_OENCEN_SIGNED      0
#define HAL_GLOBAL_OENCEN_ADR         0x10000723

#endif // #if (CHIP_REV <= 0xB3)

#define HAL_GLOBAL_WGATEOUT_REGISTER    (HAL_GLOBALREG_MAP->PBMUX1)
#define HAL_GLOBAL_WGATEOUT_LSB         3
#define HAL_GLOBAL_WGATEOUT_MSB         3
#define HAL_GLOBAL_WGATEOUT_MASK        0x00000008
#define HAL_GLOBAL_WGATEOUT_TYPE        Bool
#define HAL_GLOBAL_WGATEOUT             HAL_GLOBAL_WGATEOUT_MASK
#define HAL_GLOBAL_WGATEOUT_READABLE    1
#define HAL_GLOBAL_WGATEOUT_WRITABLE    1
#define HAL_GLOBAL_WGATEOUT_SIGNED      0
#define HAL_GLOBAL_WGATEOUT_ADR         0x10000723

#define HAL_GLOBAL_DVDCLKOUT_REGISTER    (HAL_GLOBALREG_MAP->PBMUX1)
#define HAL_GLOBAL_DVDCLKOUT_LSB         2
#define HAL_GLOBAL_DVDCLKOUT_MSB         2
#define HAL_GLOBAL_DVDCLKOUT_MASK        0x00000004
#define HAL_GLOBAL_DVDCLKOUT_TYPE        Bool
#define HAL_GLOBAL_DVDCLKOUT             HAL_GLOBAL_DVDCLKOUT_MASK
#define HAL_GLOBAL_DVDCLKOUT_READABLE    1
#define HAL_GLOBAL_DVDCLKOUT_WRITABLE    1
#define HAL_GLOBAL_DVDCLKOUT_SIGNED      0
#define HAL_GLOBAL_DVDCLKOUT_ADR         0x10000723

#define HAL_GLOBAL_LANDGOUT_REGISTER    (HAL_GLOBALREG_MAP->PBMUX1)
#define HAL_GLOBAL_LANDGOUT_LSB         1
#define HAL_GLOBAL_LANDGOUT_MSB         1
#define HAL_GLOBAL_LANDGOUT_MASK        0x00000002
#define HAL_GLOBAL_LANDGOUT_TYPE        Bool
#define HAL_GLOBAL_LANDGOUT             HAL_GLOBAL_LANDGOUT_MASK
#define HAL_GLOBAL_LANDGOUT_READABLE    1
#define HAL_GLOBAL_LANDGOUT_WRITABLE    1
#define HAL_GLOBAL_LANDGOUT_SIGNED      0
#define HAL_GLOBAL_LANDGOUT_ADR         0x10000723

#if (CHIP_REV >= 0xC0)

// Register PCMUX0
#define HAL_GLOBAL_PCMUX0_REGISTER    (HAL_GLOBALREG_MAP->PCMUX0)
#define HAL_GLOBAL_PCMUX0_LSB         0
#define HAL_GLOBAL_PCMUX0_MSB         3
#define HAL_GLOBAL_PCMUX0_MASK        0x0000000F
#define HAL_GLOBAL_PCMUX0_TYPE        UByte
#define HAL_GLOBAL_PCMUX0             HAL_GLOBAL_PCMUX0_MASK
#define HAL_GLOBAL_PCMUX0_READABLE    1
#define HAL_GLOBAL_PCMUX0_WRITABLE    1
#define HAL_GLOBAL_PCMUX0_SIGNED      0
#define HAL_GLOBAL_PCMUX0_ADR         0x10000724

// Register PCMUX1
#define HAL_GLOBAL_PCMUX1_REGISTER    (HAL_GLOBALREG_MAP->PCMUX1)
#define HAL_GLOBAL_PCMUX1_LSB         0
#define HAL_GLOBAL_PCMUX1_MSB         3
#define HAL_GLOBAL_PCMUX1_MASK        0x0000000F
#define HAL_GLOBAL_PCMUX1_TYPE        UByte
#define HAL_GLOBAL_PCMUX1             HAL_GLOBAL_PCMUX1_MASK
#define HAL_GLOBAL_PCMUX1_READABLE    1
#define HAL_GLOBAL_PCMUX1_WRITABLE    1
#define HAL_GLOBAL_PCMUX1_SIGNED      0
#define HAL_GLOBAL_PCMUX1_ADR         0x10000725

// Register GPIOMUX
#define HAL_GLOBAL_VREFPC1EN_REGISTER    (HAL_GLOBALREG_MAP->GPIOMUX)
#define HAL_GLOBAL_VREFPC1EN_LSB         5
#define HAL_GLOBAL_VREFPC1EN_MSB         5
#define HAL_GLOBAL_VREFPC1EN_MASK        0x00000020
#define HAL_GLOBAL_VREFPC1EN_TYPE        Bool
#define HAL_GLOBAL_VREFPC1EN             HAL_GLOBAL_VREFPC1EN_MASK
#define HAL_GLOBAL_VREFPC1EN_READABLE    1
#define HAL_GLOBAL_VREFPC1EN_WRITABLE    1
#define HAL_GLOBAL_VREFPC1EN_SIGNED      0
#define HAL_GLOBAL_VREFPC1EN_ADR         0x10000728

#define HAL_GLOBAL_EXTINT2SL_REGISTER    (HAL_GLOBALREG_MAP->GPIOMUX)
#define HAL_GLOBAL_EXTINT2SL_LSB         4
#define HAL_GLOBAL_EXTINT2SL_MSB         4
#define HAL_GLOBAL_EXTINT2SL_MASK        0x00000010
#define HAL_GLOBAL_EXTINT2SL_TYPE        Bool
#define HAL_GLOBAL_EXTINT2SL             HAL_GLOBAL_EXTINT2SL_MASK
#define HAL_GLOBAL_EXTINT2SL_READABLE    1
#define HAL_GLOBAL_EXTINT2SL_WRITABLE    1
#define HAL_GLOBAL_EXTINT2SL_SIGNED      0
#define HAL_GLOBAL_EXTINT2SL_ADR         0x10000728

#define HAL_GLOBAL_EXTINT2IN_REGISTER    (HAL_GLOBALREG_MAP->GPIOMUX)
#define HAL_GLOBAL_EXTINT2IN_LSB         3
#define HAL_GLOBAL_EXTINT2IN_MSB         3
#define HAL_GLOBAL_EXTINT2IN_MASK        0x00000008
#define HAL_GLOBAL_EXTINT2IN_TYPE        Bool
#define HAL_GLOBAL_EXTINT2IN             HAL_GLOBAL_EXTINT2IN_MASK
#define HAL_GLOBAL_EXTINT2IN_READABLE    1
#define HAL_GLOBAL_EXTINT2IN_WRITABLE    1
#define HAL_GLOBAL_EXTINT2IN_SIGNED      0
#define HAL_GLOBAL_EXTINT2IN_ADR         0x10000728

#define HAL_GLOBAL_EXTINT2EN_REGISTER    (HAL_GLOBALREG_MAP->GPIOMUX)
#define HAL_GLOBAL_EXTINT2EN_LSB         2
#define HAL_GLOBAL_EXTINT2EN_MSB         2
#define HAL_GLOBAL_EXTINT2EN_MASK        0x00000004
#define HAL_GLOBAL_EXTINT2EN_TYPE        Bool
#define HAL_GLOBAL_EXTINT2EN             HAL_GLOBAL_EXTINT2EN_MASK
#define HAL_GLOBAL_EXTINT2EN_READABLE    1
#define HAL_GLOBAL_EXTINT2EN_WRITABLE    1
#define HAL_GLOBAL_EXTINT2EN_SIGNED      0
#define HAL_GLOBAL_EXTINT2EN_ADR         0x10000728

#define HAL_GLOBAL_EXTINTEN_REGISTER    (HAL_GLOBALREG_MAP->GPIOMUX)
#define HAL_GLOBAL_EXTINTEN_LSB         1
#define HAL_GLOBAL_EXTINTEN_MSB         1
#define HAL_GLOBAL_EXTINTEN_MASK        0x00000002
#define HAL_GLOBAL_EXTINTEN_TYPE        Bool
#define HAL_GLOBAL_EXTINTEN             HAL_GLOBAL_EXTINTEN_MASK
#define HAL_GLOBAL_EXTINTEN_READABLE    1
#define HAL_GLOBAL_EXTINTEN_WRITABLE    1
#define HAL_GLOBAL_EXTINTEN_SIGNED      0
#define HAL_GLOBAL_EXTINTEN_ADR         0x10000728

#define HAL_GLOBAL_SENPC0EN_REGISTER    (HAL_GLOBALREG_MAP->GPIOMUX)
#define HAL_GLOBAL_SENPC0EN_LSB         0
#define HAL_GLOBAL_SENPC0EN_MSB         0
#define HAL_GLOBAL_SENPC0EN_MASK        0x00000001
#define HAL_GLOBAL_SENPC0EN_TYPE        Bool
#define HAL_GLOBAL_SENPC0EN             HAL_GLOBAL_SENPC0EN_MASK
#define HAL_GLOBAL_SENPC0EN_READABLE    1
#define HAL_GLOBAL_SENPC0EN_WRITABLE    1
#define HAL_GLOBAL_SENPC0EN_SIGNED      0
#define HAL_GLOBAL_SENPC0EN_ADR         0x10000728

#endif // #if (CHIP_REV >= 0xC0)

// Register BOOTSTRP
#define HAL_GLOBAL_BOOTSTRP_REGISTER    (HAL_GLOBALREG_MAP->BOOTSTRP)
#define HAL_GLOBAL_BOOTSTRP_LSB         0
#define HAL_GLOBAL_BOOTSTRP_MSB         7
#define HAL_GLOBAL_BOOTSTRP_MASK        0x000000FF
#define HAL_GLOBAL_BOOTSTRP_TYPE        UByte
#define HAL_GLOBAL_BOOTSTRP             HAL_GLOBAL_BOOTSTRP_MASK
#define HAL_GLOBAL_BOOTSTRP_READABLE    1
#define HAL_GLOBAL_BOOTSTRP_WRITABLE    0
#define HAL_GLOBAL_BOOTSTRP_SIGNED      0
#define HAL_GLOBAL_BOOTSTRP_ADR         0x1000072F

// Register RFADCCTL
#define HAL_GLOBAL_RFADCFRA_REGISTER    (HAL_GLOBALREG_MAP->RFADCCTL)
#define HAL_GLOBAL_RFADCFRA_LSB         4
#define HAL_GLOBAL_RFADCFRA_MSB         5
#define HAL_GLOBAL_RFADCFRA_MASK        0x00000030
#define HAL_GLOBAL_RFADCFRA_TYPE        UByte
#define HAL_GLOBAL_RFADCFRA             HAL_GLOBAL_RFADCFRA_MASK
#define HAL_GLOBAL_RFADCFRA_READABLE    1
#define HAL_GLOBAL_RFADCFRA_WRITABLE    1
#define HAL_GLOBAL_RFADCFRA_SIGNED      0
#define HAL_GLOBAL_RFADCFRA_ADR         0x10000730

#define HAL_GLOBAL_THPNEN_REGISTER    (HAL_GLOBALREG_MAP->RFADCCTL)
#define HAL_GLOBAL_THPNEN_LSB         3
#define HAL_GLOBAL_THPNEN_MSB         3
#define HAL_GLOBAL_THPNEN_MASK        0x00000008
#define HAL_GLOBAL_THPNEN_TYPE        Bool
#define HAL_GLOBAL_THPNEN             HAL_GLOBAL_THPNEN_MASK
#define HAL_GLOBAL_THPNEN_READABLE    1
#define HAL_GLOBAL_THPNEN_WRITABLE    1
#define HAL_GLOBAL_THPNEN_SIGNED      0
#define HAL_GLOBAL_THPNEN_ADR         0x10000730

#define HAL_GLOBAL_RFADCOTA_REGISTER    (HAL_GLOBALREG_MAP->RFADCCTL)
#define HAL_GLOBAL_RFADCOTA_LSB         0
#define HAL_GLOBAL_RFADCOTA_MSB         1
#define HAL_GLOBAL_RFADCOTA_MASK        0x00000003
#define HAL_GLOBAL_RFADCOTA_TYPE        UByte
#define HAL_GLOBAL_RFADCOTA             HAL_GLOBAL_RFADCOTA_MASK
#define HAL_GLOBAL_RFADCOTA_READABLE    1
#define HAL_GLOBAL_RFADCOTA_WRITABLE    1
#define HAL_GLOBAL_RFADCOTA_SIGNED      0
#define HAL_GLOBAL_RFADCOTA_ADR         0x10000730

// Register BCD2HEX
#define HAL_GLOBAL_B2HHEX_REGISTER    (HAL_GLOBALREG_MAP->BCD2HEX)
#define HAL_GLOBAL_B2HHEX_LSB         0
#define HAL_GLOBAL_B2HHEX_MSB         7
#define HAL_GLOBAL_B2HHEX_MASK        0x000000FF
#define HAL_GLOBAL_B2HHEX_TYPE        UByte
#define HAL_GLOBAL_B2HHEX             HAL_GLOBAL_B2HHEX_MASK
#define HAL_GLOBAL_B2HHEX_READABLE    1
#define HAL_GLOBAL_B2HHEX_WRITABLE    0
#define HAL_GLOBAL_B2HHEX_SIGNED      0
#define HAL_GLOBAL_B2HHEX_ADR         0x10000745

#define HAL_GLOBAL_B2HBCD_REGISTER    (HAL_GLOBALREG_MAP->BCD2HEX)
#define HAL_GLOBAL_B2HBCD_LSB         0
#define HAL_GLOBAL_B2HBCD_MSB         7
#define HAL_GLOBAL_B2HBCD_MASK        0x000000FF
#define HAL_GLOBAL_B2HBCD_TYPE        UByte
#define HAL_GLOBAL_B2HBCD             HAL_GLOBAL_B2HBCD_MASK
#define HAL_GLOBAL_B2HBCD_READABLE    0
#define HAL_GLOBAL_B2HBCD_WRITABLE    1
#define HAL_GLOBAL_B2HBCD_SIGNED      0
#define HAL_GLOBAL_B2HBCD_ADR         0x10000745

// Register HEX2BCD
#define HAL_GLOBAL_H2BBCD_REGISTER    (HAL_GLOBALREG_MAP->HEX2BCD)
#define HAL_GLOBAL_H2BBCD_LSB         0
#define HAL_GLOBAL_H2BBCD_MSB         7
#define HAL_GLOBAL_H2BBCD_MASK        0x000000FF
#define HAL_GLOBAL_H2BBCD_TYPE        UByte
#define HAL_GLOBAL_H2BBCD             HAL_GLOBAL_H2BBCD_MASK
#define HAL_GLOBAL_H2BBCD_READABLE    1
#define HAL_GLOBAL_H2BBCD_WRITABLE    0
#define HAL_GLOBAL_H2BBCD_SIGNED      0
#define HAL_GLOBAL_H2BBCD_ADR         0x10000746

#define HAL_GLOBAL_H2BHEX_REGISTER    (HAL_GLOBALREG_MAP->HEX2BCD)
#define HAL_GLOBAL_H2BHEX_LSB         0
#define HAL_GLOBAL_H2BHEX_MSB         7
#define HAL_GLOBAL_H2BHEX_MASK        0x000000FF
#define HAL_GLOBAL_H2BHEX_TYPE        UByte
#define HAL_GLOBAL_H2BHEX             HAL_GLOBAL_H2BHEX_MASK
#define HAL_GLOBAL_H2BHEX_READABLE    0
#define HAL_GLOBAL_H2BHEX_WRITABLE    1
#define HAL_GLOBAL_H2BHEX_SIGNED      0
#define HAL_GLOBAL_H2BHEX_ADR         0x10000746

// Register SYSPLLCFG0
#define HAL_GLOBAL_SPLLQPL_REGISTER    (HAL_GLOBALREG_MAP->SYSPLLCFG0)
#define HAL_GLOBAL_SPLLQPL_LSB         3
#define HAL_GLOBAL_SPLLQPL_MSB         7
#define HAL_GLOBAL_SPLLQPL_MASK        0x000000F8
#define HAL_GLOBAL_SPLLQPL_TYPE        UByte
#define HAL_GLOBAL_SPLLQPL             HAL_GLOBAL_SPLLQPL_MASK
#define HAL_GLOBAL_SPLLQPL_READABLE    1
#define HAL_GLOBAL_SPLLQPL_WRITABLE    1
#define HAL_GLOBAL_SPLLQPL_SIGNED      0
#define HAL_GLOBAL_SPLLQPL_ADR         0x10000750

#define HAL_GLOBAL_SPHDTEST_REGISTER    (HAL_GLOBALREG_MAP->SYSPLLCFG0)
#define HAL_GLOBAL_SPHDTEST_LSB         1
#define HAL_GLOBAL_SPHDTEST_MSB         2
#define HAL_GLOBAL_SPHDTEST_MASK        0x00000006
#define HAL_GLOBAL_SPHDTEST_TYPE        halGLOBAL_SysPPhDTest_t
#define HAL_GLOBAL_SPHDTEST             HAL_GLOBAL_SPHDTEST_MASK
#define HAL_GLOBAL_SPHDTEST_READABLE    1
#define HAL_GLOBAL_SPHDTEST_WRITABLE    1
#define HAL_GLOBAL_SPHDTEST_SIGNED      0
#define HAL_GLOBAL_SPHDTEST_ADR         0x10000750

#define HAL_GLOBAL_SYSPLLDB_REGISTER    (HAL_GLOBALREG_MAP->SYSPLLCFG0)
#define HAL_GLOBAL_SYSPLLDB_LSB         0
#define HAL_GLOBAL_SYSPLLDB_MSB         0
#define HAL_GLOBAL_SYSPLLDB_MASK        0x00000001
#define HAL_GLOBAL_SYSPLLDB_TYPE        Bool
#define HAL_GLOBAL_SYSPLLDB             HAL_GLOBAL_SYSPLLDB_MASK
#define HAL_GLOBAL_SYSPLLDB_READABLE    1
#define HAL_GLOBAL_SYSPLLDB_WRITABLE    1
#define HAL_GLOBAL_SYSPLLDB_SIGNED      0
#define HAL_GLOBAL_SYSPLLDB_ADR         0x10000750

// Register SYSPLLCFG1
#define HAL_GLOBAL_SPLLKO_REGISTER    (HAL_GLOBALREG_MAP->SYSPLLCFG1)
#define HAL_GLOBAL_SPLLKO_LSB         6
#define HAL_GLOBAL_SPLLKO_MSB         7
#define HAL_GLOBAL_SPLLKO_MASK        0x000000C0
#define HAL_GLOBAL_SPLLKO_TYPE        halGLOBAL_SysPVCOGain_t
#define HAL_GLOBAL_SPLLKO             HAL_GLOBAL_SPLLKO_MASK
#define HAL_GLOBAL_SPLLKO_READABLE    1
#define HAL_GLOBAL_SPLLKO_WRITABLE    1
#define HAL_GLOBAL_SPLLKO_SIGNED      0
#define HAL_GLOBAL_SPLLKO_ADR         0x10000751

#define HAL_GLOBAL_SPLLVCR_REGISTER    (HAL_GLOBALREG_MAP->SYSPLLCFG1)
#define HAL_GLOBAL_SPLLVCR_LSB         5
#define HAL_GLOBAL_SPLLVCR_MSB         5
#define HAL_GLOBAL_SPLLVCR_MASK        0x00000020
#define HAL_GLOBAL_SPLLVCR_TYPE        Bool
#define HAL_GLOBAL_SPLLVCR             HAL_GLOBAL_SPLLVCR_MASK
#define HAL_GLOBAL_SPLLVCR_READABLE    1
#define HAL_GLOBAL_SPLLVCR_WRITABLE    1
#define HAL_GLOBAL_SPLLVCR_SIGNED      0
#define HAL_GLOBAL_SPLLVCR_ADR         0x10000751

#define HAL_GLOBAL_SLFRSET_REGISTER    (HAL_GLOBALREG_MAP->SYSPLLCFG1)
#define HAL_GLOBAL_SLFRSET_LSB         3
#define HAL_GLOBAL_SLFRSET_MSB         4
#define HAL_GLOBAL_SLFRSET_MASK        0x00000018
#define HAL_GLOBAL_SLFRSET_TYPE        halGLOBAL_SysPLFResistor_t
#define HAL_GLOBAL_SLFRSET             HAL_GLOBAL_SLFRSET_MASK
#define HAL_GLOBAL_SLFRSET_READABLE    1
#define HAL_GLOBAL_SLFRSET_WRITABLE    1
#define HAL_GLOBAL_SLFRSET_SIGNED      0
#define HAL_GLOBAL_SLFRSET_ADR         0x10000751

#define HAL_GLOBAL_SPLLQPR_REGISTER    (HAL_GLOBALREG_MAP->SYSPLLCFG1)
#define HAL_GLOBAL_SPLLQPR_LSB         0
#define HAL_GLOBAL_SPLLQPR_MSB         2
#define HAL_GLOBAL_SPLLQPR_MASK        0x00000007
#define HAL_GLOBAL_SPLLQPR_TYPE        halGLOBAL_SysPCPRange_t
#define HAL_GLOBAL_SPLLQPR             HAL_GLOBAL_SPLLQPR_MASK
#define HAL_GLOBAL_SPLLQPR_READABLE    1
#define HAL_GLOBAL_SPLLQPR_WRITABLE    1
#define HAL_GLOBAL_SPLLQPR_SIGNED      0
#define HAL_GLOBAL_SPLLQPR_ADR         0x10000751

// Register SYSPLLCFG2
#define HAL_GLOBAL_SPLLUCLKSEL_REGISTER    (HAL_GLOBALREG_MAP->SYSPLLCFG2)
#define HAL_GLOBAL_SPLLUCLKSEL_LSB         6
#define HAL_GLOBAL_SPLLUCLKSEL_MSB         7
#define HAL_GLOBAL_SPLLUCLKSEL_MASK        0x000000C0
#define HAL_GLOBAL_SPLLUCLKSEL_TYPE        halGLOBAL_SysPLLClk_t
#define HAL_GLOBAL_SPLLUCLKSEL             HAL_GLOBAL_SPLLUCLKSEL_MASK
#define HAL_GLOBAL_SPLLUCLKSEL_READABLE    1
#define HAL_GLOBAL_SPLLUCLKSEL_WRITABLE    1
#define HAL_GLOBAL_SPLLUCLKSEL_SIGNED      0
#define HAL_GLOBAL_SPLLUCLKSEL_ADR         0x10000752

#define HAL_GLOBAL_SBUFVCTL_REGISTER    (HAL_GLOBALREG_MAP->SYSPLLCFG2)
#define HAL_GLOBAL_SBUFVCTL_LSB         0
#define HAL_GLOBAL_SBUFVCTL_MSB         0
#define HAL_GLOBAL_SBUFVCTL_MASK        0x00000001
#define HAL_GLOBAL_SBUFVCTL_TYPE        Bool
#define HAL_GLOBAL_SBUFVCTL             HAL_GLOBAL_SBUFVCTL_MASK
#define HAL_GLOBAL_SBUFVCTL_READABLE    1
#define HAL_GLOBAL_SBUFVCTL_WRITABLE    1
#define HAL_GLOBAL_SBUFVCTL_SIGNED      0
#define HAL_GLOBAL_SBUFVCTL_ADR         0x10000752

// Register SYSPLLK
#define HAL_GLOBAL_SYSPLLK_REGISTER    (HAL_GLOBALREG_MAP->SYSPLLK)
#define HAL_GLOBAL_SYSPLLK_LSB         0
#define HAL_GLOBAL_SYSPLLK_MSB         2
#define HAL_GLOBAL_SYSPLLK_MASK        0x00000007
#define HAL_GLOBAL_SYSPLLK_TYPE        UByte
#define HAL_GLOBAL_SYSPLLK             HAL_GLOBAL_SYSPLLK_MASK
#define HAL_GLOBAL_SYSPLLK_READABLE    1
#define HAL_GLOBAL_SYSPLLK_WRITABLE    1
#define HAL_GLOBAL_SYSPLLK_SIGNED      0
#define HAL_GLOBAL_SYSPLLK_ADR         0x10000753

// Registers SYSPLLNL/SYSPLLNH
#define HAL_GLOBAL_SYSPLLN_REGISTER    (HAL_GLOBALREG_MAP->SYSPLLNL)
#define HAL_GLOBAL_SYSPLLN_LSB         0
#define HAL_GLOBAL_SYSPLLN_MSB         9
#define HAL_GLOBAL_SYSPLLN_MASK        0x000003FF
#define HAL_GLOBAL_SYSPLLN_TYPE        UInt16
#define HAL_GLOBAL_SYSPLLN             HAL_GLOBAL_SYSPLLN_MASK
#define HAL_GLOBAL_SYSPLLN_READABLE    1
#define HAL_GLOBAL_SYSPLLN_WRITABLE    1
#define HAL_GLOBAL_SYSPLLN_SIGNED      0
#define HAL_GLOBAL_SYSPLLN_ADR         0x10000754

// Registers SYSPLLML/SYSPLLMH
#define HAL_GLOBAL_SYSPLLM_REGISTER    (HAL_GLOBALREG_MAP->SYSPLLML)
#define HAL_GLOBAL_SYSPLLM_LSB         0
#define HAL_GLOBAL_SYSPLLM_MSB         9
#define HAL_GLOBAL_SYSPLLM_MASK        0x000003FF
#define HAL_GLOBAL_SYSPLLM_TYPE        UInt16
#define HAL_GLOBAL_SYSPLLM             HAL_GLOBAL_SYSPLLM_MASK
#define HAL_GLOBAL_SYSPLLM_READABLE    1
#define HAL_GLOBAL_SYSPLLM_WRITABLE    1
#define HAL_GLOBAL_SYSPLLM_SIGNED      0
#define HAL_GLOBAL_SYSPLLM_ADR         0x10000756

// Register ADCPLLCFG0
#define HAL_GLOBAL_APLLQPL_REGISTER    (HAL_GLOBALREG_MAP->ADCPLLCFG0)
#define HAL_GLOBAL_APLLQPL_LSB         3
#define HAL_GLOBAL_APLLQPL_MSB         7
#define HAL_GLOBAL_APLLQPL_MASK        0x000000F8
#define HAL_GLOBAL_APLLQPL_TYPE        UByte
#define HAL_GLOBAL_APLLQPL             HAL_GLOBAL_APLLQPL_MASK
#define HAL_GLOBAL_APLLQPL_READABLE    1
#define HAL_GLOBAL_APLLQPL_WRITABLE    1
#define HAL_GLOBAL_APLLQPL_SIGNED      0
#define HAL_GLOBAL_APLLQPL_ADR         0x10000758

#define HAL_GLOBAL_APHDTEST_REGISTER    (HAL_GLOBALREG_MAP->ADCPLLCFG0)
#define HAL_GLOBAL_APHDTEST_LSB         1
#define HAL_GLOBAL_APHDTEST_MSB         2
#define HAL_GLOBAL_APHDTEST_MASK        0x00000006
#define HAL_GLOBAL_APHDTEST_TYPE        halGLOBAL_ADCPPhDTest_t
#define HAL_GLOBAL_APHDTEST             HAL_GLOBAL_APHDTEST_MASK
#define HAL_GLOBAL_APHDTEST_READABLE    1
#define HAL_GLOBAL_APHDTEST_WRITABLE    1
#define HAL_GLOBAL_APHDTEST_SIGNED      0
#define HAL_GLOBAL_APHDTEST_ADR         0x10000758

#define HAL_GLOBAL_ADCPLLDB_REGISTER    (HAL_GLOBALREG_MAP->ADCPLLCFG0)
#define HAL_GLOBAL_ADCPLLDB_LSB         0
#define HAL_GLOBAL_ADCPLLDB_MSB         0
#define HAL_GLOBAL_ADCPLLDB_MASK        0x00000001
#define HAL_GLOBAL_ADCPLLDB_TYPE        Bool
#define HAL_GLOBAL_ADCPLLDB             HAL_GLOBAL_ADCPLLDB_MASK
#define HAL_GLOBAL_ADCPLLDB_READABLE    1
#define HAL_GLOBAL_ADCPLLDB_WRITABLE    1
#define HAL_GLOBAL_ADCPLLDB_SIGNED      0
#define HAL_GLOBAL_ADCPLLDB_ADR         0x10000758

// Register ADCPLLCFG1
#define HAL_GLOBAL_APLLKO_REGISTER    (HAL_GLOBALREG_MAP->ADCPLLCFG1)
#define HAL_GLOBAL_APLLKO_LSB         6
#define HAL_GLOBAL_APLLKO_MSB         7
#define HAL_GLOBAL_APLLKO_MASK        0x000000C0
#define HAL_GLOBAL_APLLKO_TYPE        halGLOBAL_ADCPVCOGain_t
#define HAL_GLOBAL_APLLKO             HAL_GLOBAL_APLLKO_MASK
#define HAL_GLOBAL_APLLKO_READABLE    1
#define HAL_GLOBAL_APLLKO_WRITABLE    1
#define HAL_GLOBAL_APLLKO_SIGNED      0
#define HAL_GLOBAL_APLLKO_ADR         0x10000759

#define HAL_GLOBAL_APLLVCR_REGISTER    (HAL_GLOBALREG_MAP->ADCPLLCFG1)
#define HAL_GLOBAL_APLLVCR_LSB         5
#define HAL_GLOBAL_APLLVCR_MSB         5
#define HAL_GLOBAL_APLLVCR_MASK        0x00000020
#define HAL_GLOBAL_APLLVCR_TYPE        Bool
#define HAL_GLOBAL_APLLVCR             HAL_GLOBAL_APLLVCR_MASK
#define HAL_GLOBAL_APLLVCR_READABLE    1
#define HAL_GLOBAL_APLLVCR_WRITABLE    1
#define HAL_GLOBAL_APLLVCR_SIGNED      0
#define HAL_GLOBAL_APLLVCR_ADR         0x10000759

#define HAL_GLOBAL_ALFRSET_REGISTER    (HAL_GLOBALREG_MAP->ADCPLLCFG1)
#define HAL_GLOBAL_ALFRSET_LSB         3
#define HAL_GLOBAL_ALFRSET_MSB         4
#define HAL_GLOBAL_ALFRSET_MASK        0x00000018
#define HAL_GLOBAL_ALFRSET_TYPE        halGLOBAL_ADCPLFResistor_t
#define HAL_GLOBAL_ALFRSET             HAL_GLOBAL_ALFRSET_MASK
#define HAL_GLOBAL_ALFRSET_READABLE    1
#define HAL_GLOBAL_ALFRSET_WRITABLE    1
#define HAL_GLOBAL_ALFRSET_SIGNED      0
#define HAL_GLOBAL_ALFRSET_ADR         0x10000759

#define HAL_GLOBAL_APLLQPR_REGISTER    (HAL_GLOBALREG_MAP->ADCPLLCFG1)
#define HAL_GLOBAL_APLLQPR_LSB         0
#define HAL_GLOBAL_APLLQPR_MSB         2
#define HAL_GLOBAL_APLLQPR_MASK        0x00000007
#define HAL_GLOBAL_APLLQPR_TYPE        halGLOBAL_ADCPCPRange_t
#define HAL_GLOBAL_APLLQPR             HAL_GLOBAL_APLLQPR_MASK
#define HAL_GLOBAL_APLLQPR_READABLE    1
#define HAL_GLOBAL_APLLQPR_WRITABLE    1
#define HAL_GLOBAL_APLLQPR_SIGNED      0
#define HAL_GLOBAL_APLLQPR_ADR         0x10000759

// Register ADCPLLCFG2
#define HAL_GLOBAL_ABUFVCTL_REGISTER    (HAL_GLOBALREG_MAP->ADCPLLCFG2)
#define HAL_GLOBAL_ABUFVCTL_LSB         0
#define HAL_GLOBAL_ABUFVCTL_MSB         0
#define HAL_GLOBAL_ABUFVCTL_MASK        0x00000001
#define HAL_GLOBAL_ABUFVCTL_TYPE        Bool
#define HAL_GLOBAL_ABUFVCTL             HAL_GLOBAL_ABUFVCTL_MASK
#define HAL_GLOBAL_ABUFVCTL_READABLE    1
#define HAL_GLOBAL_ABUFVCTL_WRITABLE    1
#define HAL_GLOBAL_ABUFVCTL_SIGNED      0
#define HAL_GLOBAL_ABUFVCTL_ADR         0x1000075A

// Register ADCPLLK
#define HAL_GLOBAL_ADCPLLK_REGISTER    (HAL_GLOBALREG_MAP->ADCPLLK)
#define HAL_GLOBAL_ADCPLLK_LSB         0
#define HAL_GLOBAL_ADCPLLK_MSB         2
#define HAL_GLOBAL_ADCPLLK_MASK        0x00000007
#define HAL_GLOBAL_ADCPLLK_TYPE        UByte
#define HAL_GLOBAL_ADCPLLK             HAL_GLOBAL_ADCPLLK_MASK
#define HAL_GLOBAL_ADCPLLK_READABLE    1
#define HAL_GLOBAL_ADCPLLK_WRITABLE    1
#define HAL_GLOBAL_ADCPLLK_SIGNED      0
#define HAL_GLOBAL_ADCPLLK_ADR         0x1000075B

// Registers ADCPLLNL/ADCPLLNH
#define HAL_GLOBAL_ADCPLLN_REGISTER    (HAL_GLOBALREG_MAP->ADCPLLNL)
#define HAL_GLOBAL_ADCPLLN_LSB         0
#define HAL_GLOBAL_ADCPLLN_MSB         9
#define HAL_GLOBAL_ADCPLLN_MASK        0x000003FF
#define HAL_GLOBAL_ADCPLLN_TYPE        UInt16
#define HAL_GLOBAL_ADCPLLN             HAL_GLOBAL_ADCPLLN_MASK
#define HAL_GLOBAL_ADCPLLN_READABLE    1
#define HAL_GLOBAL_ADCPLLN_WRITABLE    1
#define HAL_GLOBAL_ADCPLLN_SIGNED      0
#define HAL_GLOBAL_ADCPLLN_ADR         0x1000075C

// Registers ADCPLLML/ADCPLLMH
#define HAL_GLOBAL_ADCPLLM_REGISTER    (HAL_GLOBALREG_MAP->ADCPLLML)
#define HAL_GLOBAL_ADCPLLM_LSB         0
#define HAL_GLOBAL_ADCPLLM_MSB         9
#define HAL_GLOBAL_ADCPLLM_MASK        0x000003FF
#define HAL_GLOBAL_ADCPLLM_TYPE        UInt16
#define HAL_GLOBAL_ADCPLLM             HAL_GLOBAL_ADCPLLM_MASK
#define HAL_GLOBAL_ADCPLLM_READABLE    1
#define HAL_GLOBAL_ADCPLLM_WRITABLE    1
#define HAL_GLOBAL_ADCPLLM_SIGNED      0
#define HAL_GLOBAL_ADCPLLM_ADR         0x1000075E

// Register SRVPLLCFG0
#define HAL_GLOBAL_VPLLQPL_REGISTER    (HAL_GLOBALREG_MAP->SRVPLLCFG0)
#define HAL_GLOBAL_VPLLQPL_LSB         3
#define HAL_GLOBAL_VPLLQPL_MSB         7
#define HAL_GLOBAL_VPLLQPL_MASK        0x000000F8
#define HAL_GLOBAL_VPLLQPL_TYPE        UByte
#define HAL_GLOBAL_VPLLQPL             HAL_GLOBAL_VPLLQPL_MASK
#define HAL_GLOBAL_VPLLQPL_READABLE    1
#define HAL_GLOBAL_VPLLQPL_WRITABLE    1
#define HAL_GLOBAL_VPLLQPL_SIGNED      0
#define HAL_GLOBAL_VPLLQPL_ADR         0x10000760

#define HAL_GLOBAL_VPHDTEST_REGISTER    (HAL_GLOBALREG_MAP->SRVPLLCFG0)
#define HAL_GLOBAL_VPHDTEST_LSB         1
#define HAL_GLOBAL_VPHDTEST_MSB         2
#define HAL_GLOBAL_VPHDTEST_MASK        0x00000006
#define HAL_GLOBAL_VPHDTEST_TYPE        halGLOBAL_SRVPPhDTest_t
#define HAL_GLOBAL_VPHDTEST             HAL_GLOBAL_VPHDTEST_MASK
#define HAL_GLOBAL_VPHDTEST_READABLE    1
#define HAL_GLOBAL_VPHDTEST_WRITABLE    1
#define HAL_GLOBAL_VPHDTEST_SIGNED      0
#define HAL_GLOBAL_VPHDTEST_ADR         0x10000760

#define HAL_GLOBAL_SRVPLLDB_REGISTER    (HAL_GLOBALREG_MAP->SRVPLLCFG0)
#define HAL_GLOBAL_SRVPLLDB_LSB         0
#define HAL_GLOBAL_SRVPLLDB_MSB         0
#define HAL_GLOBAL_SRVPLLDB_MASK        0x00000001
#define HAL_GLOBAL_SRVPLLDB_TYPE        Bool
#define HAL_GLOBAL_SRVPLLDB             HAL_GLOBAL_SRVPLLDB_MASK
#define HAL_GLOBAL_SRVPLLDB_READABLE    1
#define HAL_GLOBAL_SRVPLLDB_WRITABLE    1
#define HAL_GLOBAL_SRVPLLDB_SIGNED      0
#define HAL_GLOBAL_SRVPLLDB_ADR         0x10000760

// Register SRVPLLCFG1
#define HAL_GLOBAL_VPLLKO_REGISTER    (HAL_GLOBALREG_MAP->SRVPLLCFG1)
#define HAL_GLOBAL_VPLLKO_LSB         6
#define HAL_GLOBAL_VPLLKO_MSB         7
#define HAL_GLOBAL_VPLLKO_MASK        0x000000C0
#define HAL_GLOBAL_VPLLKO_TYPE        halGLOBAL_SRVPVCOGain_t
#define HAL_GLOBAL_VPLLKO             HAL_GLOBAL_VPLLKO_MASK
#define HAL_GLOBAL_VPLLKO_READABLE    1
#define HAL_GLOBAL_VPLLKO_WRITABLE    1
#define HAL_GLOBAL_VPLLKO_SIGNED      0
#define HAL_GLOBAL_VPLLKO_ADR         0x10000761

#define HAL_GLOBAL_VPLLVCR_REGISTER    (HAL_GLOBALREG_MAP->SRVPLLCFG1)
#define HAL_GLOBAL_VPLLVCR_LSB         5
#define HAL_GLOBAL_VPLLVCR_MSB         5
#define HAL_GLOBAL_VPLLVCR_MASK        0x00000020
#define HAL_GLOBAL_VPLLVCR_TYPE        Bool
#define HAL_GLOBAL_VPLLVCR             HAL_GLOBAL_VPLLVCR_MASK
#define HAL_GLOBAL_VPLLVCR_READABLE    1
#define HAL_GLOBAL_VPLLVCR_WRITABLE    1
#define HAL_GLOBAL_VPLLVCR_SIGNED      0
#define HAL_GLOBAL_VPLLVCR_ADR         0x10000761

#define HAL_GLOBAL_VLFRSET_REGISTER    (HAL_GLOBALREG_MAP->SRVPLLCFG1)
#define HAL_GLOBAL_VLFRSET_LSB         3
#define HAL_GLOBAL_VLFRSET_MSB         4
#define HAL_GLOBAL_VLFRSET_MASK        0x00000018
#define HAL_GLOBAL_VLFRSET_TYPE        halGLOBAL_SRVPLFResistor_t
#define HAL_GLOBAL_VLFRSET             HAL_GLOBAL_VLFRSET_MASK
#define HAL_GLOBAL_VLFRSET_READABLE    1
#define HAL_GLOBAL_VLFRSET_WRITABLE    1
#define HAL_GLOBAL_VLFRSET_SIGNED      0
#define HAL_GLOBAL_VLFRSET_ADR         0x10000761

#define HAL_GLOBAL_VPLLQPR_REGISTER    (HAL_GLOBALREG_MAP->SRVPLLCFG1)
#define HAL_GLOBAL_VPLLQPR_LSB         0
#define HAL_GLOBAL_VPLLQPR_MSB         2
#define HAL_GLOBAL_VPLLQPR_MASK        0x00000007
#define HAL_GLOBAL_VPLLQPR_TYPE        halGLOBAL_SRVPCPRange_t
#define HAL_GLOBAL_VPLLQPR             HAL_GLOBAL_VPLLQPR_MASK
#define HAL_GLOBAL_VPLLQPR_READABLE    1
#define HAL_GLOBAL_VPLLQPR_WRITABLE    1
#define HAL_GLOBAL_VPLLQPR_SIGNED      0
#define HAL_GLOBAL_VPLLQPR_ADR         0x10000761

// Register SRVPLLCFG2
#define HAL_GLOBAL_VBUFVCTL_REGISTER    (HAL_GLOBALREG_MAP->SRVPLLCFG2)
#define HAL_GLOBAL_VBUFVCTL_LSB         0
#define HAL_GLOBAL_VBUFVCTL_MSB         0
#define HAL_GLOBAL_VBUFVCTL_MASK        0x00000001
#define HAL_GLOBAL_VBUFVCTL_TYPE        Bool
#define HAL_GLOBAL_VBUFVCTL             HAL_GLOBAL_VBUFVCTL_MASK
#define HAL_GLOBAL_VBUFVCTL_READABLE    1
#define HAL_GLOBAL_VBUFVCTL_WRITABLE    1
#define HAL_GLOBAL_VBUFVCTL_SIGNED      0
#define HAL_GLOBAL_VBUFVCTL_ADR         0x10000762

// Register SRVPLLK
#define HAL_GLOBAL_SRVPLLK_REGISTER    (HAL_GLOBALREG_MAP->SRVPLLK)
#define HAL_GLOBAL_SRVPLLK_LSB         0
#define HAL_GLOBAL_SRVPLLK_MSB         2
#define HAL_GLOBAL_SRVPLLK_MASK        0x00000007
#define HAL_GLOBAL_SRVPLLK_TYPE        UByte
#define HAL_GLOBAL_SRVPLLK             HAL_GLOBAL_SRVPLLK_MASK
#define HAL_GLOBAL_SRVPLLK_READABLE    1
#define HAL_GLOBAL_SRVPLLK_WRITABLE    1
#define HAL_GLOBAL_SRVPLLK_SIGNED      0
#define HAL_GLOBAL_SRVPLLK_ADR         0x10000763

// Registers SRVPLLNL/SRVPLLNH
#define HAL_GLOBAL_SRVPLLN_REGISTER    (HAL_GLOBALREG_MAP->SRVPLLNL)
#define HAL_GLOBAL_SRVPLLN_LSB         0
#define HAL_GLOBAL_SRVPLLN_MSB         9
#define HAL_GLOBAL_SRVPLLN_MASK        0x000003FF
#define HAL_GLOBAL_SRVPLLN_TYPE        UInt16
#define HAL_GLOBAL_SRVPLLN             HAL_GLOBAL_SRVPLLN_MASK
#define HAL_GLOBAL_SRVPLLN_READABLE    1
#define HAL_GLOBAL_SRVPLLN_WRITABLE    1
#define HAL_GLOBAL_SRVPLLN_SIGNED      0
#define HAL_GLOBAL_SRVPLLN_ADR         0x10000764

// Registers SRVPLLML/SRVPLLMH
#define HAL_GLOBAL_SRVPLLM_REGISTER    (HAL_GLOBALREG_MAP->SRVPLLML)
#define HAL_GLOBAL_SRVPLLM_LSB         0
#define HAL_GLOBAL_SRVPLLM_MSB         9
#define HAL_GLOBAL_SRVPLLM_MASK        0x000003FF
#define HAL_GLOBAL_SRVPLLM_TYPE        UInt16
#define HAL_GLOBAL_SRVPLLM             HAL_GLOBAL_SRVPLLM_MASK
#define HAL_GLOBAL_SRVPLLM_READABLE    1
#define HAL_GLOBAL_SRVPLLM_WRITABLE    1
#define HAL_GLOBAL_SRVPLLM_SIGNED      0
#define HAL_GLOBAL_SRVPLLM_ADR         0x10000766

// Register WPLLCFG0
#define HAL_GLOBAL_EFMDIV_REGISTER    (HAL_GLOBALREG_MAP->WPLLCFG0)
#define HAL_GLOBAL_EFMDIV_LSB         4
#define HAL_GLOBAL_EFMDIV_MSB         7
#define HAL_GLOBAL_EFMDIV_MASK        0x000000F0
#define HAL_GLOBAL_EFMDIV_TYPE        halGLOBAL_EFMClkOutDiv_t
#define HAL_GLOBAL_EFMDIV             HAL_GLOBAL_EFMDIV_MASK
#define HAL_GLOBAL_EFMDIV_READABLE    1
#define HAL_GLOBAL_EFMDIV_WRITABLE    1
#define HAL_GLOBAL_EFMDIV_SIGNED      0
#define HAL_GLOBAL_EFMDIV_ADR         0x1000076A

#define HAL_GLOBAL_EFMREFDIV_REGISTER    (HAL_GLOBALREG_MAP->WPLLCFG0)
#define HAL_GLOBAL_EFMREFDIV_LSB         0
#define HAL_GLOBAL_EFMREFDIV_MSB         3
#define HAL_GLOBAL_EFMREFDIV_MASK        0x0000000F
#define HAL_GLOBAL_EFMREFDIV_TYPE        halGLOBAL_EFMClkInDiv_t
#define HAL_GLOBAL_EFMREFDIV             HAL_GLOBAL_EFMREFDIV_MASK
#define HAL_GLOBAL_EFMREFDIV_READABLE    1
#define HAL_GLOBAL_EFMREFDIV_WRITABLE    1
#define HAL_GLOBAL_EFMREFDIV_SIGNED      0
#define HAL_GLOBAL_EFMREFDIV_ADR         0x1000076A

// Register WPLLCFG1
#define HAL_GLOBAL_WPLLBEN_REGISTER    (HAL_GLOBALREG_MAP->WPLLCFG1)
#define HAL_GLOBAL_WPLLBEN_LSB         1
#define HAL_GLOBAL_WPLLBEN_MSB         1
#define HAL_GLOBAL_WPLLBEN_MASK        0x00000002
#define HAL_GLOBAL_WPLLBEN_TYPE        Bool
#define HAL_GLOBAL_WPLLBEN             HAL_GLOBAL_WPLLBEN_MASK
#define HAL_GLOBAL_WPLLBEN_READABLE    1
#define HAL_GLOBAL_WPLLBEN_WRITABLE    1
#define HAL_GLOBAL_WPLLBEN_SIGNED      0
#define HAL_GLOBAL_WPLLBEN_ADR         0x1000076B

#define HAL_GLOBAL_WPLLPWD_REGISTER    (HAL_GLOBALREG_MAP->WPLLCFG1)
#define HAL_GLOBAL_WPLLPWD_LSB         0
#define HAL_GLOBAL_WPLLPWD_MSB         0
#define HAL_GLOBAL_WPLLPWD_MASK        0x00000001
#define HAL_GLOBAL_WPLLPWD_TYPE        Bool
#define HAL_GLOBAL_WPLLPWD             HAL_GLOBAL_WPLLPWD_MASK
#define HAL_GLOBAL_WPLLPWD_READABLE    1
#define HAL_GLOBAL_WPLLPWD_WRITABLE    1
#define HAL_GLOBAL_WPLLPWD_SIGNED      0
#define HAL_GLOBAL_WPLLPWD_ADR         0x1000076B

// Register SRAMCTL
#define HAL_GLOBAL_SRAMDIS_REGISTER    (HAL_GLOBALREG_MAP->SRAMCTL)
#define HAL_GLOBAL_SRAMDIS_LSB         1
#define HAL_GLOBAL_SRAMDIS_MSB         1
#define HAL_GLOBAL_SRAMDIS_MASK        0x00000002
#define HAL_GLOBAL_SRAMDIS_TYPE        Bool
#define HAL_GLOBAL_SRAMDIS             HAL_GLOBAL_SRAMDIS_MASK
#define HAL_GLOBAL_SRAMDIS_READABLE    1
#define HAL_GLOBAL_SRAMDIS_WRITABLE    1
#define HAL_GLOBAL_SRAMDIS_SIGNED      0
#define HAL_GLOBAL_SRAMDIS_ADR         0x10000770

// Register WBLRSHCTL
#define HAL_GLOBAL_WBLRSMP_REGISTER    (HAL_GLOBALREG_MAP->WBLRSHCTL)
#define HAL_GLOBAL_WBLRSMP_LSB         0
#define HAL_GLOBAL_WBLRSMP_MSB         2
#define HAL_GLOBAL_WBLRSMP_MASK        0x00000007
#define HAL_GLOBAL_WBLRSMP_TYPE        halGLOBAL_WBLRSHSmp_t
#define HAL_GLOBAL_WBLRSMP             HAL_GLOBAL_WBLRSMP_MASK
#define HAL_GLOBAL_WBLRSMP_READABLE    1
#define HAL_GLOBAL_WBLRSMP_WRITABLE    1
#define HAL_GLOBAL_WBLRSMP_SIGNED      0
#define HAL_GLOBAL_WBLRSMP_ADR         0x10000780

// Register WBLWSHCTL
#define HAL_GLOBAL_WBLWSMP_REGISTER    (HAL_GLOBALREG_MAP->WBLWSHCTL)
#define HAL_GLOBAL_WBLWSMP_LSB         0
#define HAL_GLOBAL_WBLWSMP_MSB         2
#define HAL_GLOBAL_WBLWSMP_MASK        0x00000007
#define HAL_GLOBAL_WBLWSMP_TYPE        halGLOBAL_WBLWSHSmp_t
#define HAL_GLOBAL_WBLWSMP             HAL_GLOBAL_WBLWSMP_MASK
#define HAL_GLOBAL_WBLWSMP_READABLE    1
#define HAL_GLOBAL_WBLWSMP_WRITABLE    1
#define HAL_GLOBAL_WBLWSMP_SIGNED      0
#define HAL_GLOBAL_WBLWSMP_ADR         0x10000781

// Register MPDSHCTL
#define HAL_GLOBAL_MPDSMP_REGISTER    (HAL_GLOBALREG_MAP->MPDSHCTL)
#define HAL_GLOBAL_MPDSMP_LSB         0
#define HAL_GLOBAL_MPDSMP_MSB         2
#define HAL_GLOBAL_MPDSMP_MASK        0x00000007
#define HAL_GLOBAL_MPDSMP_TYPE        halGLOBAL_MPDSHSmp_t
#define HAL_GLOBAL_MPDSMP             HAL_GLOBAL_MPDSMP_MASK
#define HAL_GLOBAL_MPDSMP_READABLE    1
#define HAL_GLOBAL_MPDSMP_WRITABLE    1
#define HAL_GLOBAL_MPDSMP_SIGNED      0
#define HAL_GLOBAL_MPDSMP_ADR         0x10000782

// Register SPDSHCTL
#define HAL_GLOBAL_SPDSMP_REGISTER    (HAL_GLOBALREG_MAP->SPDSHCTL)
#define HAL_GLOBAL_SPDSMP_LSB         0
#define HAL_GLOBAL_SPDSMP_MSB         2
#define HAL_GLOBAL_SPDSMP_MASK        0x00000007
#define HAL_GLOBAL_SPDSMP_TYPE        halGLOBAL_SPDSHSmp_t
#define HAL_GLOBAL_SPDSMP             HAL_GLOBAL_SPDSMP_MASK
#define HAL_GLOBAL_SPDSMP_READABLE    1
#define HAL_GLOBAL_SPDSMP_WRITABLE    1
#define HAL_GLOBAL_SPDSMP_SIGNED      0
#define HAL_GLOBAL_SPDSMP_ADR         0x10000783

// Register WRFSHCTL
#define HAL_GLOBAL_WRFSMP_REGISTER    (HAL_GLOBALREG_MAP->WRFSHCTL)
#define HAL_GLOBAL_WRFSMP_LSB         0
#define HAL_GLOBAL_WRFSMP_MSB         2
#define HAL_GLOBAL_WRFSMP_MASK        0x00000007
#define HAL_GLOBAL_WRFSMP_TYPE        halGLOBAL_WRFSHSmp_t
#define HAL_GLOBAL_WRFSMP             HAL_GLOBAL_WRFSMP_MASK
#define HAL_GLOBAL_WRFSMP_READABLE    1
#define HAL_GLOBAL_WRFSMP_WRITABLE    1
#define HAL_GLOBAL_WRFSMP_SIGNED      0
#define HAL_GLOBAL_WRFSMP_ADR         0x10000784

// Register RFPDSHCTL
#define HAL_GLOBAL_RFPDSMP_REGISTER    (HAL_GLOBALREG_MAP->RFPDSHCTL)
#define HAL_GLOBAL_RFPDSMP_LSB         0
#define HAL_GLOBAL_RFPDSMP_MSB         2
#define HAL_GLOBAL_RFPDSMP_MASK        0x00000007
#define HAL_GLOBAL_RFPDSMP_TYPE        halGLOBAL_RFPDSHSmp_t
#define HAL_GLOBAL_RFPDSMP             HAL_GLOBAL_RFPDSMP_MASK
#define HAL_GLOBAL_RFPDSMP_READABLE    1
#define HAL_GLOBAL_RFPDSMP_WRITABLE    1
#define HAL_GLOBAL_RFPDSMP_SIGNED      0
#define HAL_GLOBAL_RFPDSMP_ADR         0x10000785

// Register WFPDSHCTL
#define HAL_GLOBAL_WFPDSMP_REGISTER    (HAL_GLOBALREG_MAP->WFPDSHCTL)
#define HAL_GLOBAL_WFPDSMP_LSB         0
#define HAL_GLOBAL_WFPDSMP_MSB         3
#define HAL_GLOBAL_WFPDSMP_MASK        0x0000000F
#define HAL_GLOBAL_WFPDSMP_TYPE        UByte
#define HAL_GLOBAL_WFPDSMP             HAL_GLOBAL_WFPDSMP_MASK
#define HAL_GLOBAL_WFPDSMP_READABLE    1
#define HAL_GLOBAL_WFPDSMP_WRITABLE    1
#define HAL_GLOBAL_WFPDSMP_SIGNED      0
#define HAL_GLOBAL_WFPDSMP_ADR         0x10000786

#if (CHIP_REV <= 0xB3)

// Register M0SEL
#define HAL_GLOBAL_M0SEL_REGISTER    (HAL_GLOBALREG_MAP->M0SEL)
#define HAL_GLOBAL_M0SEL_LSB         0
#define HAL_GLOBAL_M0SEL_MSB         5
#define HAL_GLOBAL_M0SEL_MASK        0x0000003F
#define HAL_GLOBAL_M0SEL_TYPE        halGLOBAL_MIO0Sel_t
#define HAL_GLOBAL_M0SEL             HAL_GLOBAL_M0SEL_MASK
#define HAL_GLOBAL_M0SEL_READABLE    1
#define HAL_GLOBAL_M0SEL_WRITABLE    1
#define HAL_GLOBAL_M0SEL_SIGNED      0
#define HAL_GLOBAL_M0SEL_ADR         0x10000790

// Register M1SEL
#define HAL_GLOBAL_M1SEL_REGISTER    (HAL_GLOBALREG_MAP->M1SEL)
#define HAL_GLOBAL_M1SEL_LSB         0
#define HAL_GLOBAL_M1SEL_MSB         5
#define HAL_GLOBAL_M1SEL_MASK        0x0000003F
#define HAL_GLOBAL_M1SEL_TYPE        halGLOBAL_MIO1Sel_t
#define HAL_GLOBAL_M1SEL             HAL_GLOBAL_M1SEL_MASK
#define HAL_GLOBAL_M1SEL_READABLE    1
#define HAL_GLOBAL_M1SEL_WRITABLE    1
#define HAL_GLOBAL_M1SEL_SIGNED      0
#define HAL_GLOBAL_M1SEL_ADR         0x10000791

// Register M2SEL
#define HAL_GLOBAL_M2SEL_REGISTER    (HAL_GLOBALREG_MAP->M2SEL)
#define HAL_GLOBAL_M2SEL_LSB         0
#define HAL_GLOBAL_M2SEL_MSB         5
#define HAL_GLOBAL_M2SEL_MASK        0x0000003F
#define HAL_GLOBAL_M2SEL_TYPE        halGLOBAL_MIO2Sel_t
#define HAL_GLOBAL_M2SEL             HAL_GLOBAL_M2SEL_MASK
#define HAL_GLOBAL_M2SEL_READABLE    1
#define HAL_GLOBAL_M2SEL_WRITABLE    1
#define HAL_GLOBAL_M2SEL_SIGNED      0
#define HAL_GLOBAL_M2SEL_ADR         0x10000792

// Register M3SEL
#define HAL_GLOBAL_M3SEL_REGISTER    (HAL_GLOBALREG_MAP->M3SEL)
#define HAL_GLOBAL_M3SEL_LSB         0
#define HAL_GLOBAL_M3SEL_MSB         5
#define HAL_GLOBAL_M3SEL_MASK        0x0000003F
#define HAL_GLOBAL_M3SEL_TYPE        halGLOBAL_MIO3Sel_t
#define HAL_GLOBAL_M3SEL             HAL_GLOBAL_M3SEL_MASK
#define HAL_GLOBAL_M3SEL_READABLE    1
#define HAL_GLOBAL_M3SEL_WRITABLE    1
#define HAL_GLOBAL_M3SEL_SIGNED      0
#define HAL_GLOBAL_M3SEL_ADR         0x10000793

// Register D16D64C0
#define HAL_GLOBAL_D16D64SL1_REGISTER    (HAL_GLOBALREG_MAP->D16D64C0)
#define HAL_GLOBAL_D16D64SL1_LSB         4
#define HAL_GLOBAL_D16D64SL1_MSB         6
#define HAL_GLOBAL_D16D64SL1_MASK        0x00000070
#define HAL_GLOBAL_D16D64SL1_TYPE        halGLOBAL_D16D64Sel1_t
#define HAL_GLOBAL_D16D64SL1             HAL_GLOBAL_D16D64SL1_MASK
#define HAL_GLOBAL_D16D64SL1_READABLE    1
#define HAL_GLOBAL_D16D64SL1_WRITABLE    1
#define HAL_GLOBAL_D16D64SL1_SIGNED      0
#define HAL_GLOBAL_D16D64SL1_ADR         0x10000794

#define HAL_GLOBAL_D16D64SL0_REGISTER    (HAL_GLOBALREG_MAP->D16D64C0)
#define HAL_GLOBAL_D16D64SL0_LSB         0
#define HAL_GLOBAL_D16D64SL0_MSB         2
#define HAL_GLOBAL_D16D64SL0_MASK        0x00000007
#define HAL_GLOBAL_D16D64SL0_TYPE        halGLOBAL_D16D64Sel0_t
#define HAL_GLOBAL_D16D64SL0             HAL_GLOBAL_D16D64SL0_MASK
#define HAL_GLOBAL_D16D64SL0_READABLE    1
#define HAL_GLOBAL_D16D64SL0_WRITABLE    1
#define HAL_GLOBAL_D16D64SL0_SIGNED      0
#define HAL_GLOBAL_D16D64SL0_ADR         0x10000794

// Register D16D64C1
#define HAL_GLOBAL_D16D64SL3_REGISTER    (HAL_GLOBALREG_MAP->D16D64C1)
#define HAL_GLOBAL_D16D64SL3_LSB         4
#define HAL_GLOBAL_D16D64SL3_MSB         6
#define HAL_GLOBAL_D16D64SL3_MASK        0x00000070
#define HAL_GLOBAL_D16D64SL3_TYPE        halGLOBAL_D16D64Sel3_t
#define HAL_GLOBAL_D16D64SL3             HAL_GLOBAL_D16D64SL3_MASK
#define HAL_GLOBAL_D16D64SL3_READABLE    1
#define HAL_GLOBAL_D16D64SL3_WRITABLE    1
#define HAL_GLOBAL_D16D64SL3_SIGNED      0
#define HAL_GLOBAL_D16D64SL3_ADR         0x10000795

#define HAL_GLOBAL_D16D64SL2_REGISTER    (HAL_GLOBALREG_MAP->D16D64C1)
#define HAL_GLOBAL_D16D64SL2_LSB         0
#define HAL_GLOBAL_D16D64SL2_MSB         2
#define HAL_GLOBAL_D16D64SL2_MASK        0x00000007
#define HAL_GLOBAL_D16D64SL2_TYPE        halGLOBAL_D16D64Sel2_t
#define HAL_GLOBAL_D16D64SL2             HAL_GLOBAL_D16D64SL2_MASK
#define HAL_GLOBAL_D16D64SL2_READABLE    1
#define HAL_GLOBAL_D16D64SL2_WRITABLE    1
#define HAL_GLOBAL_D16D64SL2_SIGNED      0
#define HAL_GLOBAL_D16D64SL2_ADR         0x10000795

// Register AHBDBG16
#define HAL_GLOBAL_AHBDBGSL_REGISTER    (HAL_GLOBALREG_MAP->AHBDBG16)
#define HAL_GLOBAL_AHBDBGSL_LSB         0
#define HAL_GLOBAL_AHBDBGSL_MSB         2
#define HAL_GLOBAL_AHBDBGSL_MASK        0x00000007
#define HAL_GLOBAL_AHBDBGSL_TYPE        halGLOBAL_AHBDbgSel_t
#define HAL_GLOBAL_AHBDBGSL             HAL_GLOBAL_AHBDBGSL_MASK
#define HAL_GLOBAL_AHBDBGSL_READABLE    1
#define HAL_GLOBAL_AHBDBGSL_WRITABLE    1
#define HAL_GLOBAL_AHBDBGSL_SIGNED      0
#define HAL_GLOBAL_AHBDBGSL_ADR         0x10000798

// Register DBG64CTL
#define HAL_GLOBAL_DBG64EN_REGISTER    (HAL_GLOBALREG_MAP->DBG64CTL)
#define HAL_GLOBAL_DBG64EN_LSB         7
#define HAL_GLOBAL_DBG64EN_MSB         7
#define HAL_GLOBAL_DBG64EN_MASK        0x00000080
#define HAL_GLOBAL_DBG64EN_TYPE        Bool
#define HAL_GLOBAL_DBG64EN             HAL_GLOBAL_DBG64EN_MASK
#define HAL_GLOBAL_DBG64EN_READABLE    1
#define HAL_GLOBAL_DBG64EN_WRITABLE    1
#define HAL_GLOBAL_DBG64EN_SIGNED      0
#define HAL_GLOBAL_DBG64EN_ADR         0x1000079B

#define HAL_GLOBAL_DBG64SL_REGISTER    (HAL_GLOBALREG_MAP->DBG64CTL)
#define HAL_GLOBAL_DBG64SL_LSB         0
#define HAL_GLOBAL_DBG64SL_MSB         3
#define HAL_GLOBAL_DBG64SL_MASK        0x0000000F
#define HAL_GLOBAL_DBG64SL_TYPE        halGLOBAL_Dbg64Sel_t
#define HAL_GLOBAL_DBG64SL             HAL_GLOBAL_DBG64SL_MASK
#define HAL_GLOBAL_DBG64SL_READABLE    1
#define HAL_GLOBAL_DBG64SL_WRITABLE    1
#define HAL_GLOBAL_DBG64SL_SIGNED      0
#define HAL_GLOBAL_DBG64SL_ADR         0x1000079B

// Register DBG16CTL
#define HAL_GLOBAL_DBG16EN_REGISTER    (HAL_GLOBALREG_MAP->DBG16CTL)
#define HAL_GLOBAL_DBG16EN_LSB         7
#define HAL_GLOBAL_DBG16EN_MSB         7
#define HAL_GLOBAL_DBG16EN_MASK        0x00000080
#define HAL_GLOBAL_DBG16EN_TYPE        Bool
#define HAL_GLOBAL_DBG16EN             HAL_GLOBAL_DBG16EN_MASK
#define HAL_GLOBAL_DBG16EN_READABLE    1
#define HAL_GLOBAL_DBG16EN_WRITABLE    1
#define HAL_GLOBAL_DBG16EN_SIGNED      0
#define HAL_GLOBAL_DBG16EN_ADR         0x1000079C

#define HAL_GLOBAL_DBG16SL_REGISTER    (HAL_GLOBALREG_MAP->DBG16CTL)
#define HAL_GLOBAL_DBG16SL_LSB         0
#define HAL_GLOBAL_DBG16SL_MSB         2
#define HAL_GLOBAL_DBG16SL_MASK        0x00000007
#define HAL_GLOBAL_DBG16SL_TYPE        halGLOBAL_Dbg16Sel_t
#define HAL_GLOBAL_DBG16SL             HAL_GLOBAL_DBG16SL_MASK
#define HAL_GLOBAL_DBG16SL_READABLE    1
#define HAL_GLOBAL_DBG16SL_WRITABLE    1
#define HAL_GLOBAL_DBG16SL_SIGNED      0
#define HAL_GLOBAL_DBG16SL_ADR         0x1000079C

#endif // #if (CHIP_REV <= 0xB3)

#if (CHIP_REV >= 0xC0)

// Register M0SEL
#define HAL_GLOBAL_M0SEL_REGISTER    (HAL_GLOBALREG_MAP->M0SEL)
#define HAL_GLOBAL_M0SEL_LSB         0
#define HAL_GLOBAL_M0SEL_MSB         6
#define HAL_GLOBAL_M0SEL_MASK        0x0000007F
#define HAL_GLOBAL_M0SEL_TYPE        halGLOBAL_MIO0Sel_t
#define HAL_GLOBAL_M0SEL             HAL_GLOBAL_M0SEL_MASK
#define HAL_GLOBAL_M0SEL_READABLE    1
#define HAL_GLOBAL_M0SEL_WRITABLE    1
#define HAL_GLOBAL_M0SEL_SIGNED      0
#define HAL_GLOBAL_M0SEL_ADR         0x10000790

// Register M1SEL
#define HAL_GLOBAL_M1SEL_REGISTER    (HAL_GLOBALREG_MAP->M1SEL)
#define HAL_GLOBAL_M1SEL_LSB         0
#define HAL_GLOBAL_M1SEL_MSB         6
#define HAL_GLOBAL_M1SEL_MASK        0x0000007F
#define HAL_GLOBAL_M1SEL_TYPE        halGLOBAL_MIO1Sel_t
#define HAL_GLOBAL_M1SEL             HAL_GLOBAL_M1SEL_MASK
#define HAL_GLOBAL_M1SEL_READABLE    1
#define HAL_GLOBAL_M1SEL_WRITABLE    1
#define HAL_GLOBAL_M1SEL_SIGNED      0
#define HAL_GLOBAL_M1SEL_ADR         0x10000791

// Register M2SEL
#define HAL_GLOBAL_M2SEL_REGISTER    (HAL_GLOBALREG_MAP->M2SEL)
#define HAL_GLOBAL_M2SEL_LSB         0
#define HAL_GLOBAL_M2SEL_MSB         6
#define HAL_GLOBAL_M2SEL_MASK        0x0000007F
#define HAL_GLOBAL_M2SEL_TYPE        halGLOBAL_MIO2Sel_t
#define HAL_GLOBAL_M2SEL             HAL_GLOBAL_M2SEL_MASK
#define HAL_GLOBAL_M2SEL_READABLE    1
#define HAL_GLOBAL_M2SEL_WRITABLE    1
#define HAL_GLOBAL_M2SEL_SIGNED      0
#define HAL_GLOBAL_M2SEL_ADR         0x10000792

// Register M3SEL
#define HAL_GLOBAL_M3SEL_REGISTER    (HAL_GLOBALREG_MAP->M3SEL)
#define HAL_GLOBAL_M3SEL_LSB         0
#define HAL_GLOBAL_M3SEL_MSB         6
#define HAL_GLOBAL_M3SEL_MASK        0x0000007F
#define HAL_GLOBAL_M3SEL_TYPE        halGLOBAL_MIO3Sel_t
#define HAL_GLOBAL_M3SEL             HAL_GLOBAL_M3SEL_MASK
#define HAL_GLOBAL_M3SEL_READABLE    1
#define HAL_GLOBAL_M3SEL_WRITABLE    1
#define HAL_GLOBAL_M3SEL_SIGNED      0
#define HAL_GLOBAL_M3SEL_ADR         0x10000793

// Register BVCIDBGS
#define HAL_GLOBAL_BVCIDBGSL_REGISTER    (HAL_GLOBALREG_MAP->BVCIDBGS)
#define HAL_GLOBAL_BVCIDBGSL_LSB         1
#define HAL_GLOBAL_BVCIDBGSL_MSB         3
#define HAL_GLOBAL_BVCIDBGSL_MASK        0x0000000E
#define HAL_GLOBAL_BVCIDBGSL_TYPE        UByte
#define HAL_GLOBAL_BVCIDBGSL             HAL_GLOBAL_BVCIDBGSL_MASK
#define HAL_GLOBAL_BVCIDBGSL_READABLE    1
#define HAL_GLOBAL_BVCIDBGSL_WRITABLE    1
#define HAL_GLOBAL_BVCIDBGSL_SIGNED      0
#define HAL_GLOBAL_BVCIDBGSL_ADR         0x10000797

#define HAL_GLOBAL_BVCIDBGEN_REGISTER    (HAL_GLOBALREG_MAP->BVCIDBGS)
#define HAL_GLOBAL_BVCIDBGEN_LSB         0
#define HAL_GLOBAL_BVCIDBGEN_MSB         0
#define HAL_GLOBAL_BVCIDBGEN_MASK        0x00000001
#define HAL_GLOBAL_BVCIDBGEN_TYPE        Bool
#define HAL_GLOBAL_BVCIDBGEN             HAL_GLOBAL_BVCIDBGEN_MASK
#define HAL_GLOBAL_BVCIDBGEN_READABLE    1
#define HAL_GLOBAL_BVCIDBGEN_WRITABLE    1
#define HAL_GLOBAL_BVCIDBGEN_SIGNED      0
#define HAL_GLOBAL_BVCIDBGEN_ADR         0x10000797

// Register AHBDBGS
#define HAL_GLOBAL_AHBDG48SL_REGISTER    (HAL_GLOBALREG_MAP->AHBDBGS)
#define HAL_GLOBAL_AHBDG48SL_LSB         4
#define HAL_GLOBAL_AHBDG48SL_MSB         4
#define HAL_GLOBAL_AHBDG48SL_MASK        0x00000010
#define HAL_GLOBAL_AHBDG48SL_TYPE        Bool
#define HAL_GLOBAL_AHBDG48SL             HAL_GLOBAL_AHBDG48SL_MASK
#define HAL_GLOBAL_AHBDG48SL_READABLE    1
#define HAL_GLOBAL_AHBDG48SL_WRITABLE    1
#define HAL_GLOBAL_AHBDG48SL_SIGNED      0
#define HAL_GLOBAL_AHBDG48SL_ADR         0x10000798

#define HAL_GLOBAL_AHBDBGEN_REGISTER    (HAL_GLOBALREG_MAP->AHBDBGS)
#define HAL_GLOBAL_AHBDBGEN_LSB         3
#define HAL_GLOBAL_AHBDBGEN_MSB         3
#define HAL_GLOBAL_AHBDBGEN_MASK        0x00000008
#define HAL_GLOBAL_AHBDBGEN_TYPE        Bool
#define HAL_GLOBAL_AHBDBGEN             HAL_GLOBAL_AHBDBGEN_MASK
#define HAL_GLOBAL_AHBDBGEN_READABLE    1
#define HAL_GLOBAL_AHBDBGEN_WRITABLE    1
#define HAL_GLOBAL_AHBDBGEN_SIGNED      0
#define HAL_GLOBAL_AHBDBGEN_ADR         0x10000798

#define HAL_GLOBAL_AHBDG16SL_REGISTER    (HAL_GLOBALREG_MAP->AHBDBGS)
#define HAL_GLOBAL_AHBDG16SL_LSB         0
#define HAL_GLOBAL_AHBDG16SL_MSB         2
#define HAL_GLOBAL_AHBDG16SL_MASK        0x00000007
#define HAL_GLOBAL_AHBDG16SL_TYPE        halGLOBAL_AHBDbgSel_t
#define HAL_GLOBAL_AHBDG16SL             HAL_GLOBAL_AHBDG16SL_MASK
#define HAL_GLOBAL_AHBDG16SL_READABLE    1
#define HAL_GLOBAL_AHBDG16SL_WRITABLE    1
#define HAL_GLOBAL_AHBDG16SL_SIGNED      0
#define HAL_GLOBAL_AHBDG16SL_ADR         0x10000798

// Register DBGBUSLCTL
#define HAL_GLOBAL_DBGBUSLEN_REGISTER    (HAL_GLOBALREG_MAP->DBGBUSLCTL)
#define HAL_GLOBAL_DBGBUSLEN_LSB         7
#define HAL_GLOBAL_DBGBUSLEN_MSB         7
#define HAL_GLOBAL_DBGBUSLEN_MASK        0x00000080
#define HAL_GLOBAL_DBGBUSLEN_TYPE        Bool
#define HAL_GLOBAL_DBGBUSLEN             HAL_GLOBAL_DBGBUSLEN_MASK
#define HAL_GLOBAL_DBGBUSLEN_READABLE    1
#define HAL_GLOBAL_DBGBUSLEN_WRITABLE    1
#define HAL_GLOBAL_DBGBUSLEN_SIGNED      0
#define HAL_GLOBAL_DBGBUSLEN_ADR         0x10000799

#define HAL_GLOBAL_DBGBUSLBLKSEL_REGISTER    (HAL_GLOBALREG_MAP->DBGBUSLCTL)
#define HAL_GLOBAL_DBGBUSLBLKSEL_LSB         2
#define HAL_GLOBAL_DBGBUSLBLKSEL_MSB         5
#define HAL_GLOBAL_DBGBUSLBLKSEL_MASK        0x0000003C
#define HAL_GLOBAL_DBGBUSLBLKSEL_TYPE        halGLOBAL_DbgbusBlkSel_t
#define HAL_GLOBAL_DBGBUSLBLKSEL             HAL_GLOBAL_DBGBUSLBLKSEL_MASK
#define HAL_GLOBAL_DBGBUSLBLKSEL_READABLE    1
#define HAL_GLOBAL_DBGBUSLBLKSEL_WRITABLE    1
#define HAL_GLOBAL_DBGBUSLBLKSEL_SIGNED      0
#define HAL_GLOBAL_DBGBUSLBLKSEL_ADR         0x10000799

#define HAL_GLOBAL_DBGBUSLWDSEL_REGISTER    (HAL_GLOBALREG_MAP->DBGBUSLCTL)
#define HAL_GLOBAL_DBGBUSLWDSEL_LSB         0
#define HAL_GLOBAL_DBGBUSLWDSEL_MSB         1
#define HAL_GLOBAL_DBGBUSLWDSEL_MASK        0x00000003
#define HAL_GLOBAL_DBGBUSLWDSEL_TYPE        halGLOBAL_DbgbusWordSel_t
#define HAL_GLOBAL_DBGBUSLWDSEL             HAL_GLOBAL_DBGBUSLWDSEL_MASK
#define HAL_GLOBAL_DBGBUSLWDSEL_READABLE    1
#define HAL_GLOBAL_DBGBUSLWDSEL_WRITABLE    1
#define HAL_GLOBAL_DBGBUSLWDSEL_SIGNED      0
#define HAL_GLOBAL_DBGBUSLWDSEL_ADR         0x10000799

// Register DBGBUSMCTL
#define HAL_GLOBAL_DBGBUSMEN_REGISTER    (HAL_GLOBALREG_MAP->DBGBUSMCTL)
#define HAL_GLOBAL_DBGBUSMEN_LSB         7
#define HAL_GLOBAL_DBGBUSMEN_MSB         7
#define HAL_GLOBAL_DBGBUSMEN_MASK        0x00000080
#define HAL_GLOBAL_DBGBUSMEN_TYPE        Bool
#define HAL_GLOBAL_DBGBUSMEN             HAL_GLOBAL_DBGBUSMEN_MASK
#define HAL_GLOBAL_DBGBUSMEN_READABLE    1
#define HAL_GLOBAL_DBGBUSMEN_WRITABLE    1
#define HAL_GLOBAL_DBGBUSMEN_SIGNED      0
#define HAL_GLOBAL_DBGBUSMEN_ADR         0x1000079A

#define HAL_GLOBAL_DBGBUSMBLKSEL_REGISTER    (HAL_GLOBALREG_MAP->DBGBUSMCTL)
#define HAL_GLOBAL_DBGBUSMBLKSEL_LSB         2
#define HAL_GLOBAL_DBGBUSMBLKSEL_MSB         5
#define HAL_GLOBAL_DBGBUSMBLKSEL_MASK        0x0000003C
#define HAL_GLOBAL_DBGBUSMBLKSEL_TYPE        halGLOBAL_DbgbusBlkSel_t
#define HAL_GLOBAL_DBGBUSMBLKSEL             HAL_GLOBAL_DBGBUSMBLKSEL_MASK
#define HAL_GLOBAL_DBGBUSMBLKSEL_READABLE    1
#define HAL_GLOBAL_DBGBUSMBLKSEL_WRITABLE    1
#define HAL_GLOBAL_DBGBUSMBLKSEL_SIGNED      0
#define HAL_GLOBAL_DBGBUSMBLKSEL_ADR         0x1000079A

#define HAL_GLOBAL_DBGBUSMWDSEL_REGISTER    (HAL_GLOBALREG_MAP->DBGBUSMCTL)
#define HAL_GLOBAL_DBGBUSMWDSEL_LSB         0
#define HAL_GLOBAL_DBGBUSMWDSEL_MSB         1
#define HAL_GLOBAL_DBGBUSMWDSEL_MASK        0x00000003
#define HAL_GLOBAL_DBGBUSMWDSEL_TYPE        halGLOBAL_DbgbusWordSel_t
#define HAL_GLOBAL_DBGBUSMWDSEL             HAL_GLOBAL_DBGBUSMWDSEL_MASK
#define HAL_GLOBAL_DBGBUSMWDSEL_READABLE    1
#define HAL_GLOBAL_DBGBUSMWDSEL_WRITABLE    1
#define HAL_GLOBAL_DBGBUSMWDSEL_SIGNED      0
#define HAL_GLOBAL_DBGBUSMWDSEL_ADR         0x1000079A

// Register DBGBUSHCTL
#define HAL_GLOBAL_DBGBUSHEN_REGISTER    (HAL_GLOBALREG_MAP->DBGBUSHCTL)
#define HAL_GLOBAL_DBGBUSHEN_LSB         7
#define HAL_GLOBAL_DBGBUSHEN_MSB         7
#define HAL_GLOBAL_DBGBUSHEN_MASK        0x00000080
#define HAL_GLOBAL_DBGBUSHEN_TYPE        Bool
#define HAL_GLOBAL_DBGBUSHEN             HAL_GLOBAL_DBGBUSHEN_MASK
#define HAL_GLOBAL_DBGBUSHEN_READABLE    1
#define HAL_GLOBAL_DBGBUSHEN_WRITABLE    1
#define HAL_GLOBAL_DBGBUSHEN_SIGNED      0
#define HAL_GLOBAL_DBGBUSHEN_ADR         0x1000079B

#define HAL_GLOBAL_DBGBUSHBLKSEL_REGISTER    (HAL_GLOBALREG_MAP->DBGBUSHCTL)
#define HAL_GLOBAL_DBGBUSHBLKSEL_LSB         2
#define HAL_GLOBAL_DBGBUSHBLKSEL_MSB         5
#define HAL_GLOBAL_DBGBUSHBLKSEL_MASK        0x0000003C
#define HAL_GLOBAL_DBGBUSHBLKSEL_TYPE        halGLOBAL_DbgbusBlkSel_t
#define HAL_GLOBAL_DBGBUSHBLKSEL             HAL_GLOBAL_DBGBUSHBLKSEL_MASK
#define HAL_GLOBAL_DBGBUSHBLKSEL_READABLE    1
#define HAL_GLOBAL_DBGBUSHBLKSEL_WRITABLE    1
#define HAL_GLOBAL_DBGBUSHBLKSEL_SIGNED      0
#define HAL_GLOBAL_DBGBUSHBLKSEL_ADR         0x1000079B

#define HAL_GLOBAL_DBGBUSHWDSEL_REGISTER    (HAL_GLOBALREG_MAP->DBGBUSHCTL)
#define HAL_GLOBAL_DBGBUSHWDSEL_LSB         0
#define HAL_GLOBAL_DBGBUSHWDSEL_MSB         1
#define HAL_GLOBAL_DBGBUSHWDSEL_MASK        0x00000003
#define HAL_GLOBAL_DBGBUSHWDSEL_TYPE        halGLOBAL_DbgbusWordSel_t
#define HAL_GLOBAL_DBGBUSHWDSEL             HAL_GLOBAL_DBGBUSHWDSEL_MASK
#define HAL_GLOBAL_DBGBUSHWDSEL_READABLE    1
#define HAL_GLOBAL_DBGBUSHWDSEL_WRITABLE    1
#define HAL_GLOBAL_DBGBUSHWDSEL_SIGNED      0
#define HAL_GLOBAL_DBGBUSHWDSEL_ADR         0x1000079B

// Register DBGBUSUCTL
#define HAL_GLOBAL_DBGBUSUEN_REGISTER    (HAL_GLOBALREG_MAP->DBGBUSUCTL)
#define HAL_GLOBAL_DBGBUSUEN_LSB         7
#define HAL_GLOBAL_DBGBUSUEN_MSB         7
#define HAL_GLOBAL_DBGBUSUEN_MASK        0x00000080
#define HAL_GLOBAL_DBGBUSUEN_TYPE        Bool
#define HAL_GLOBAL_DBGBUSUEN             HAL_GLOBAL_DBGBUSUEN_MASK
#define HAL_GLOBAL_DBGBUSUEN_READABLE    1
#define HAL_GLOBAL_DBGBUSUEN_WRITABLE    1
#define HAL_GLOBAL_DBGBUSUEN_SIGNED      0
#define HAL_GLOBAL_DBGBUSUEN_ADR         0x1000079C

#define HAL_GLOBAL_DBGBUSUBLKSEL_REGISTER    (HAL_GLOBALREG_MAP->DBGBUSUCTL)
#define HAL_GLOBAL_DBGBUSUBLKSEL_LSB         2
#define HAL_GLOBAL_DBGBUSUBLKSEL_MSB         5
#define HAL_GLOBAL_DBGBUSUBLKSEL_MASK        0x0000003C
#define HAL_GLOBAL_DBGBUSUBLKSEL_TYPE        halGLOBAL_DbgbusBlkSel_t
#define HAL_GLOBAL_DBGBUSUBLKSEL             HAL_GLOBAL_DBGBUSUBLKSEL_MASK
#define HAL_GLOBAL_DBGBUSUBLKSEL_READABLE    1
#define HAL_GLOBAL_DBGBUSUBLKSEL_WRITABLE    1
#define HAL_GLOBAL_DBGBUSUBLKSEL_SIGNED      0
#define HAL_GLOBAL_DBGBUSUBLKSEL_ADR         0x1000079C

#define HAL_GLOBAL_DBGBUSUWDSEL_REGISTER    (HAL_GLOBALREG_MAP->DBGBUSUCTL)
#define HAL_GLOBAL_DBGBUSUWDSEL_LSB         0
#define HAL_GLOBAL_DBGBUSUWDSEL_MSB         1
#define HAL_GLOBAL_DBGBUSUWDSEL_MASK        0x00000003
#define HAL_GLOBAL_DBGBUSUWDSEL_TYPE        halGLOBAL_DbgbusWordSel_t
#define HAL_GLOBAL_DBGBUSUWDSEL             HAL_GLOBAL_DBGBUSUWDSEL_MASK
#define HAL_GLOBAL_DBGBUSUWDSEL_READABLE    1
#define HAL_GLOBAL_DBGBUSUWDSEL_WRITABLE    1
#define HAL_GLOBAL_DBGBUSUWDSEL_SIGNED      0
#define HAL_GLOBAL_DBGBUSUWDSEL_ADR         0x1000079C

#endif // #if (CHIP_REV >= 0xC0)

// Register MIODATA
#define HAL_GLOBAL_MIO3D_REGISTER    (HAL_GLOBALREG_MAP->MIODATA)
#define HAL_GLOBAL_MIO3D_LSB         3
#define HAL_GLOBAL_MIO3D_MSB         3
#define HAL_GLOBAL_MIO3D_MASK        0x00000008
#define HAL_GLOBAL_MIO3D_TYPE        Bool
#define HAL_GLOBAL_MIO3D             HAL_GLOBAL_MIO3D_MASK
#define HAL_GLOBAL_MIO3D_READABLE    1
#define HAL_GLOBAL_MIO3D_WRITABLE    0
#define HAL_GLOBAL_MIO3D_SIGNED      0
#define HAL_GLOBAL_MIO3D_ADR         0x1000079D

#define HAL_GLOBAL_MIO2D_REGISTER    (HAL_GLOBALREG_MAP->MIODATA)
#define HAL_GLOBAL_MIO2D_LSB         2
#define HAL_GLOBAL_MIO2D_MSB         2
#define HAL_GLOBAL_MIO2D_MASK        0x00000004
#define HAL_GLOBAL_MIO2D_TYPE        Bool
#define HAL_GLOBAL_MIO2D             HAL_GLOBAL_MIO2D_MASK
#define HAL_GLOBAL_MIO2D_READABLE    1
#define HAL_GLOBAL_MIO2D_WRITABLE    0
#define HAL_GLOBAL_MIO2D_SIGNED      0
#define HAL_GLOBAL_MIO2D_ADR         0x1000079D

#define HAL_GLOBAL_MIO1D_REGISTER    (HAL_GLOBALREG_MAP->MIODATA)
#define HAL_GLOBAL_MIO1D_LSB         1
#define HAL_GLOBAL_MIO1D_MSB         1
#define HAL_GLOBAL_MIO1D_MASK        0x00000002
#define HAL_GLOBAL_MIO1D_TYPE        Bool
#define HAL_GLOBAL_MIO1D             HAL_GLOBAL_MIO1D_MASK
#define HAL_GLOBAL_MIO1D_READABLE    1
#define HAL_GLOBAL_MIO1D_WRITABLE    0
#define HAL_GLOBAL_MIO1D_SIGNED      0
#define HAL_GLOBAL_MIO1D_ADR         0x1000079D

#define HAL_GLOBAL_MIO0D_REGISTER    (HAL_GLOBALREG_MAP->MIODATA)
#define HAL_GLOBAL_MIO0D_LSB         0
#define HAL_GLOBAL_MIO0D_MSB         0
#define HAL_GLOBAL_MIO0D_MASK        0x00000001
#define HAL_GLOBAL_MIO0D_TYPE        Bool
#define HAL_GLOBAL_MIO0D             HAL_GLOBAL_MIO0D_MASK
#define HAL_GLOBAL_MIO0D_READABLE    1
#define HAL_GLOBAL_MIO0D_WRITABLE    0
#define HAL_GLOBAL_MIO0D_SIGNED      0
#define HAL_GLOBAL_MIO0D_ADR         0x1000079D

// Register MIOLVDS
#define HAL_GLOBAL_MIOLVDSEN_REGISTER    (HAL_GLOBALREG_MAP->MIOLVDS)
#define HAL_GLOBAL_MIOLVDSEN_LSB         7
#define HAL_GLOBAL_MIOLVDSEN_MSB         7
#define HAL_GLOBAL_MIOLVDSEN_MASK        0x00000080
#define HAL_GLOBAL_MIOLVDSEN_TYPE        Bool
#define HAL_GLOBAL_MIOLVDSEN             HAL_GLOBAL_MIOLVDSEN_MASK
#define HAL_GLOBAL_MIOLVDSEN_READABLE    1
#define HAL_GLOBAL_MIOLVDSEN_WRITABLE    1
#define HAL_GLOBAL_MIOLVDSEN_SIGNED      0
#define HAL_GLOBAL_MIOLVDSEN_ADR         0x1000079E

#define HAL_GLOBAL_MIOLVDSSL_REGISTER    (HAL_GLOBALREG_MAP->MIOLVDS)
#define HAL_GLOBAL_MIOLVDSSL_LSB         0
#define HAL_GLOBAL_MIOLVDSSL_MSB         2
#define HAL_GLOBAL_MIOLVDSSL_MASK        0x00000007
#define HAL_GLOBAL_MIOLVDSSL_TYPE        halGLOBAL_MioLVDS_t
#define HAL_GLOBAL_MIOLVDSSL             HAL_GLOBAL_MIOLVDSSL_MASK
#define HAL_GLOBAL_MIOLVDSSL_READABLE    1
#define HAL_GLOBAL_MIOLVDSSL_WRITABLE    1
#define HAL_GLOBAL_MIOLVDSSL_SIGNED      0
#define HAL_GLOBAL_MIOLVDSSL_ADR         0x1000079E

// Register SELPLL
// Register DISCSEL
#define HAL_GLOBAL_DISCSTD_REGISTER    (HAL_GLOBALREG_MAP->DISCSEL)
#define HAL_GLOBAL_DISCSTD_LSB         5
#define HAL_GLOBAL_DISCSTD_MSB         7
#define HAL_GLOBAL_DISCSTD_MASK        0x000000E0
#define HAL_GLOBAL_DISCSTD_TYPE        halGLOBAL_DiscStandard_t
#define HAL_GLOBAL_DISCSTD             HAL_GLOBAL_DISCSTD_MASK
#define HAL_GLOBAL_DISCSTD_READABLE    1
#define HAL_GLOBAL_DISCSTD_WRITABLE    1
#define HAL_GLOBAL_DISCSTD_SIGNED      0
#define HAL_GLOBAL_DISCSTD_ADR         0x100007A0

#define HAL_GLOBAL_DL_REGISTER    (HAL_GLOBALREG_MAP->DISCSEL)
#define HAL_GLOBAL_DL_LSB         4
#define HAL_GLOBAL_DL_MSB         4
#define HAL_GLOBAL_DL_MASK        0x00000010
#define HAL_GLOBAL_DL_TYPE        Bool
#define HAL_GLOBAL_DL             HAL_GLOBAL_DL_MASK
#define HAL_GLOBAL_DL_READABLE    1
#define HAL_GLOBAL_DL_WRITABLE    1
#define HAL_GLOBAL_DL_SIGNED      0
#define HAL_GLOBAL_DL_ADR         0x100007A0

#define HAL_GLOBAL_DISCFMT_REGISTER    (HAL_GLOBALREG_MAP->DISCSEL)
#define HAL_GLOBAL_DISCFMT_LSB         0
#define HAL_GLOBAL_DISCFMT_MSB         3
#define HAL_GLOBAL_DISCFMT_MASK        0x0000000F
#define HAL_GLOBAL_DISCFMT_TYPE        halGLOBAL_DiscFmt_t
#define HAL_GLOBAL_DISCFMT             HAL_GLOBAL_DISCFMT_MASK
#define HAL_GLOBAL_DISCFMT_READABLE    1
#define HAL_GLOBAL_DISCFMT_WRITABLE    1
#define HAL_GLOBAL_DISCFMT_SIGNED      0
#define HAL_GLOBAL_DISCFMT_ADR         0x100007A0

// Register BDGLOBAL

#if (CHIP_REV >= 0xC0)

#define HAL_GLOBAL_MREQMASKEN_REGISTER    (HAL_GLOBALREG_MAP->BDGLOBAL)
#define HAL_GLOBAL_MREQMASKEN_LSB         7
#define HAL_GLOBAL_MREQMASKEN_MSB         7
#define HAL_GLOBAL_MREQMASKEN_MASK        0x00000080
#define HAL_GLOBAL_MREQMASKEN_TYPE        Bool
#define HAL_GLOBAL_MREQMASKEN             HAL_GLOBAL_MREQMASKEN_MASK
#define HAL_GLOBAL_MREQMASKEN_READABLE    1
#define HAL_GLOBAL_MREQMASKEN_WRITABLE    1
#define HAL_GLOBAL_MREQMASKEN_SIGNED      0
#define HAL_GLOBAL_MREQMASKEN_ADR         0x100007A1

#define HAL_GLOBAL_MEMARBCTL_REGISTER    (HAL_GLOBALREG_MAP->BDGLOBAL)
#define HAL_GLOBAL_MEMARBCTL_LSB         4
#define HAL_GLOBAL_MEMARBCTL_MSB         6
#define HAL_GLOBAL_MEMARBCTL_MASK        0x00000070
#define HAL_GLOBAL_MEMARBCTL_TYPE        UByte
#define HAL_GLOBAL_MEMARBCTL             HAL_GLOBAL_MEMARBCTL_MASK
#define HAL_GLOBAL_MEMARBCTL_READABLE    1
#define HAL_GLOBAL_MEMARBCTL_WRITABLE    1
#define HAL_GLOBAL_MEMARBCTL_SIGNED      0
#define HAL_GLOBAL_MEMARBCTL_ADR         0x100007A1

#define HAL_GLOBAL_BDBVCIEN_REGISTER    (HAL_GLOBALREG_MAP->BDGLOBAL)
#define HAL_GLOBAL_BDBVCIEN_LSB         2
#define HAL_GLOBAL_BDBVCIEN_MSB         2
#define HAL_GLOBAL_BDBVCIEN_MASK        0x00000004
#define HAL_GLOBAL_BDBVCIEN_TYPE        Bool
#define HAL_GLOBAL_BDBVCIEN             HAL_GLOBAL_BDBVCIEN_MASK
#define HAL_GLOBAL_BDBVCIEN_READABLE    1
#define HAL_GLOBAL_BDBVCIEN_WRITABLE    1
#define HAL_GLOBAL_BDBVCIEN_SIGNED      0
#define HAL_GLOBAL_BDBVCIEN_ADR         0x100007A1

#define HAL_GLOBAL_BDSRAMDIS_REGISTER    (HAL_GLOBALREG_MAP->BDGLOBAL)
#define HAL_GLOBAL_BDSRAMDIS_LSB         1
#define HAL_GLOBAL_BDSRAMDIS_MSB         1
#define HAL_GLOBAL_BDSRAMDIS_MASK        0x00000002
#define HAL_GLOBAL_BDSRAMDIS_TYPE        Bool
#define HAL_GLOBAL_BDSRAMDIS             HAL_GLOBAL_BDSRAMDIS_MASK
#define HAL_GLOBAL_BDSRAMDIS_READABLE    1
#define HAL_GLOBAL_BDSRAMDIS_WRITABLE    1
#define HAL_GLOBAL_BDSRAMDIS_SIGNED      0
#define HAL_GLOBAL_BDSRAMDIS_ADR         0x100007A1

#endif // #if (CHIP_REV >= 0xC0)

#define HAL_GLOBAL_BDREPIC_REGISTER    (HAL_GLOBALREG_MAP->BDGLOBAL)
#define HAL_GLOBAL_BDREPIC_LSB         0
#define HAL_GLOBAL_BDREPIC_MSB         0
#define HAL_GLOBAL_BDREPIC_MASK        0x00000001
#define HAL_GLOBAL_BDREPIC_TYPE        Bool
#define HAL_GLOBAL_BDREPIC             HAL_GLOBAL_BDREPIC_MASK
#define HAL_GLOBAL_BDREPIC_READABLE    1
#define HAL_GLOBAL_BDREPIC_WRITABLE    1
#define HAL_GLOBAL_BDREPIC_SIGNED      0
#define HAL_GLOBAL_BDREPIC_ADR         0x100007A1

// Register BCACNTL
#define HAL_GLOBAL_BCAMODE_REGISTER    (HAL_GLOBALREG_MAP->BCACNTL)
#define HAL_GLOBAL_BCAMODE_LSB         0
#define HAL_GLOBAL_BCAMODE_MSB         0
#define HAL_GLOBAL_BCAMODE_MASK        0x00000001
#define HAL_GLOBAL_BCAMODE_TYPE        Bool
#define HAL_GLOBAL_BCAMODE             HAL_GLOBAL_BCAMODE_MASK
#define HAL_GLOBAL_BCAMODE_READABLE    1
#define HAL_GLOBAL_BCAMODE_WRITABLE    1
#define HAL_GLOBAL_BCAMODE_SIGNED      0
#define HAL_GLOBAL_BCAMODE_ADR         0x100007A2

#if (CHIP_REV >= 0xC0)

// Register SELSW
#define HAL_GLOBAL_SELSW2OUT_REGISTER    (HAL_GLOBALREG_MAP->SELSW)
#define HAL_GLOBAL_SELSW2OUT_LSB         3
#define HAL_GLOBAL_SELSW2OUT_MSB         3
#define HAL_GLOBAL_SELSW2OUT_MASK        0x00000008
#define HAL_GLOBAL_SELSW2OUT_TYPE        Bool
#define HAL_GLOBAL_SELSW2OUT             HAL_GLOBAL_SELSW2OUT_MASK
#define HAL_GLOBAL_SELSW2OUT_READABLE    1
#define HAL_GLOBAL_SELSW2OUT_WRITABLE    1
#define HAL_GLOBAL_SELSW2OUT_SIGNED      0
#define HAL_GLOBAL_SELSW2OUT_ADR         0x100007A3

#define HAL_GLOBAL_SELSW2OEN_REGISTER    (HAL_GLOBALREG_MAP->SELSW)
#define HAL_GLOBAL_SELSW2OEN_LSB         2
#define HAL_GLOBAL_SELSW2OEN_MSB         2
#define HAL_GLOBAL_SELSW2OEN_MASK        0x00000004
#define HAL_GLOBAL_SELSW2OEN_TYPE        Bool
#define HAL_GLOBAL_SELSW2OEN             HAL_GLOBAL_SELSW2OEN_MASK
#define HAL_GLOBAL_SELSW2OEN_READABLE    1
#define HAL_GLOBAL_SELSW2OEN_WRITABLE    1
#define HAL_GLOBAL_SELSW2OEN_SIGNED      0
#define HAL_GLOBAL_SELSW2OEN_ADR         0x100007A3

#define HAL_GLOBAL_SELSW1OUT_REGISTER    (HAL_GLOBALREG_MAP->SELSW)
#define HAL_GLOBAL_SELSW1OUT_LSB         1
#define HAL_GLOBAL_SELSW1OUT_MSB         1
#define HAL_GLOBAL_SELSW1OUT_MASK        0x00000002
#define HAL_GLOBAL_SELSW1OUT_TYPE        Bool
#define HAL_GLOBAL_SELSW1OUT             HAL_GLOBAL_SELSW1OUT_MASK
#define HAL_GLOBAL_SELSW1OUT_READABLE    1
#define HAL_GLOBAL_SELSW1OUT_WRITABLE    1
#define HAL_GLOBAL_SELSW1OUT_SIGNED      0
#define HAL_GLOBAL_SELSW1OUT_ADR         0x100007A3

#define HAL_GLOBAL_SELSW1OEN_REGISTER    (HAL_GLOBALREG_MAP->SELSW)
#define HAL_GLOBAL_SELSW1OEN_LSB         0
#define HAL_GLOBAL_SELSW1OEN_MSB         0
#define HAL_GLOBAL_SELSW1OEN_MASK        0x00000001
#define HAL_GLOBAL_SELSW1OEN_TYPE        Bool
#define HAL_GLOBAL_SELSW1OEN             HAL_GLOBAL_SELSW1OEN_MASK
#define HAL_GLOBAL_SELSW1OEN_READABLE    1
#define HAL_GLOBAL_SELSW1OEN_WRITABLE    1
#define HAL_GLOBAL_SELSW1OEN_SIGNED      0
#define HAL_GLOBAL_SELSW1OEN_ADR         0x100007A3

#endif // #if (CHIP_REV >= 0xC0)

// Register SOCSPARE
// Register CHIPREV
#define HAL_GLOBAL_CHIPREV_REGISTER    (HAL_GLOBALREG_MAP->CHIPREV)
#define HAL_GLOBAL_CHIPREV_LSB         0
#define HAL_GLOBAL_CHIPREV_MSB         7
#define HAL_GLOBAL_CHIPREV_MASK        0x000000FF
#define HAL_GLOBAL_CHIPREV_TYPE        UByte
#define HAL_GLOBAL_CHIPREV             HAL_GLOBAL_CHIPREV_MASK
#define HAL_GLOBAL_CHIPREV_READABLE    1
#define HAL_GLOBAL_CHIPREV_WRITABLE    0
#define HAL_GLOBAL_CHIPREV_SIGNED      0
#define HAL_GLOBAL_CHIPREV_ADR         0x100007FC

// Register EMBEDMEM
#define HAL_GLOBAL_EMBEDMEM_REGISTER    (HAL_GLOBALREG_MAP->EMBEDMEM)
#define HAL_GLOBAL_EMBEDMEM_LSB         4
#define HAL_GLOBAL_EMBEDMEM_MSB         7
#define HAL_GLOBAL_EMBEDMEM_MASK        0x000000F0
#define HAL_GLOBAL_EMBEDMEM_TYPE        halGLOBAL_EmbedMem_t
#define HAL_GLOBAL_EMBEDMEM             HAL_GLOBAL_EMBEDMEM_MASK
#define HAL_GLOBAL_EMBEDMEM_READABLE    1
#define HAL_GLOBAL_EMBEDMEM_WRITABLE    0
#define HAL_GLOBAL_EMBEDMEM_SIGNED      0
#define HAL_GLOBAL_EMBEDMEM_ADR         0x100007FD

#define HAL_GLOBAL_EMBEDMEMS_REGISTER    (HAL_GLOBALREG_MAP->EMBEDMEM)
#define HAL_GLOBAL_EMBEDMEMS_LSB         0
#define HAL_GLOBAL_EMBEDMEMS_MSB         3
#define HAL_GLOBAL_EMBEDMEMS_MASK        0x0000000F
#define HAL_GLOBAL_EMBEDMEMS_TYPE        halGLOBAL_EmbedMemSize_t
#define HAL_GLOBAL_EMBEDMEMS             HAL_GLOBAL_EMBEDMEMS_MASK
#define HAL_GLOBAL_EMBEDMEMS_READABLE    1
#define HAL_GLOBAL_EMBEDMEMS_WRITABLE    0
#define HAL_GLOBAL_EMBEDMEMS_SIGNED      0
#define HAL_GLOBAL_EMBEDMEMS_ADR         0x100007FD

// Registers PARTNUML/PARTNUMH
#define HAL_GLOBAL_PARTNUM_REGISTER    (HAL_GLOBALREG_MAP->PARTNUML)
#define HAL_GLOBAL_PARTNUM_LSB         0
#define HAL_GLOBAL_PARTNUM_MSB         15
#define HAL_GLOBAL_PARTNUM_MASK        0x0000FFFF
#define HAL_GLOBAL_PARTNUM_TYPE        UInt16
#define HAL_GLOBAL_PARTNUM             HAL_GLOBAL_PARTNUM_MASK
#define HAL_GLOBAL_PARTNUM_READABLE    1
#define HAL_GLOBAL_PARTNUM_WRITABLE    0
#define HAL_GLOBAL_PARTNUM_SIGNED      0
#define HAL_GLOBAL_PARTNUM_ADR         0x100007FE

// Enumerations
typedef enum
{
	halGLOBAL_SRVPCLKSRC_SATA25MHz = 0,    // Servo PLL Clock Reference Source: 25 MHz clock generated by the SATA core
	halGLOBAL_SRVPCLKSRC_SXIN33MHz = 1     // Servo PLL Clock Reference Source: 33 MHz secondary crystal input (pin XIN33)
} halGLOBAL_SRVPCLKSRC_t;

typedef enum
{
	halGLOBAL_ADCPCLKSRC_SATA25MHz = 0,    // ADC PLL Clock Reference Source: 25 MHz clock generated by the SATA core
	halGLOBAL_ADCPCLKSRC_SXIN33MHz = 1     // ADC PLL Clock Reference Source: 33 MHz secondary crystal input (pin XIN33)
} halGLOBAL_ADCPCLKSRC_t;

typedef enum
{
	halGLOBAL_AudioCLKSRC_SPLL33MHz = 0,    // Audio Clock Reference Source: 33 MHz clock generated by the servo PLL
	halGLOBAL_AudioCLKSRC_SXIN33MHz = 1     // Audio Clock Reference Source: 33 MHz secondary crystal input (pin XIN33)
} halGLOBAL_AudioCLKSRC_t;

typedef enum
{
	halGLOBAL_ADCClkDiv1  = 0,    // Clock divider used on the output of the ADC PLL: Divide by 1
	halGLOBAL_ADCClkDiv2  = 1,    // Clock divider used on the output of the ADC PLL: Divide by 2
	halGLOBAL_ADCClkDiv4  = 2,    // Clock divider used on the output of the ADC PLL: Divide by 4
	halGLOBAL_ADCClkDiv8  = 3,    // Clock divider used on the output of the ADC PLL: Divide by 8
	halGLOBAL_ADCClkDiv16 = 4,    // Clock divider used on the output of the ADC PLL: Divide by 16
	halGLOBAL_ADCClkDiv32 = 5     // Clock divider used on the output of the ADC PLL: Divide by 32
} halGLOBAL_ADCClkDiv_t;

typedef enum
{
	halGLOBAL_AFERefCLKS_SPLL33MHz = 0,    // 33MHz clock generated by the servo PLL
	halGLOBAL_AFERefCLKS_SATA25MHz = 1,    // 25MHz clock generated by the SATA core
	halGLOBAL_AFERefCLKS_SXIN33MHz = 2     // 33MHz secondary crystal input (pin XIN33)
} halGLOBAL_AFERefCLKSRC_t;

typedef enum
{
	halGLOBAL_ArmPRefCLKS_SPLL33MHz = 0,    // 33MHz clock generated by the servo PLL
	halGLOBAL_ArmPRefCLKS_SATA25MHz = 1,    // 25MHz clock generated by the SATA core
	halGLOBAL_ArmPRefCLKS_SXIN33MHz = 2     // 33MHz secondary crystal input (pin XIN33)
} halGLOBAL_ArmPRefCLKSRC_t;

typedef enum
{
	halGLOBAL_WrCLKDiv1 = 0,    // Divided by 1
	halGLOBAL_WrCLKDiv2 = 1,    // Divided by 2
	halGLOBAL_WrCLKDiv4 = 2,    // Divided by 4
	halGLOBAL_WrCLKDiv8 = 3     // Divided by 8
} halGLOBAL_WrCLKDiv_t;

typedef enum
{
	halGLOBAL_WobIFCLKDiv1 = 0,    // Divided by 1
	halGLOBAL_WobIFCLKDiv2 = 1,    // Divided by 2
	halGLOBAL_WobIFCLKDiv4 = 2     // Divided by 4
} halGLOBAL_WobIFCLKDiv_t;

typedef enum
{
	halGLOBAL_WobOutCLKDiv1 = 0,    // Divided by 1
	halGLOBAL_WobOutCLKDiv2 = 1,    // Divided by 2
	halGLOBAL_WobOutCLKDiv4 = 2     // Divided by 4
} halGLOBAL_WobOutCLKDiv_t;

typedef enum
{
	halGLOBAL_LVDSOut_1p6mA320mV = 0,    // LVDS Output Drive Strength 1.6mA; Peak to Peak Differential 320mV
	halGLOBAL_LVDSOut_2p4mA484mV = 1,    // LVDS Output Drive Strength 2p4mA; Peak to Peak Differential 484mV
	halGLOBAL_LVDSOut_3p7mA634mV = 2,    // LVDS Output Drive Strength 3p7mA; Peak to Peak Differential 634mV
	halGLOBAL_LVDSOut_4mA794mV   = 3     // LVDS Output Drive Strength 4mA; Peak to Peak Differential 794mV
} halGLOBAL_LVDSOutStrength_t;

typedef enum
{
	halGLOBAL_POnRTESTOPT_PU         = 0,    // Power On Reset Test Output PU_TEST
	halGLOBAL_POnRTESTOPT_DIFF_DELAY = 1,    // Power On Reset Test Output DIFF_DELAY_TEST
	halGLOBAL_POnRTESTOPT_RC_DELAY   = 2,    // Power On Reset Test Output RC_DELAY_TEST
	halGLOBAL_POnRTESTOPT_PD         = 3,    // Power On Reset Test Output PD_TEST
	halGLOBAL_POnRTESTOPT_LVR1P2     = 16,    // Power On Reset Test Output LVR1P2_TEST
	halGLOBAL_POnRTESTOPT_PON1P2     = 20,    // Power On Reset Test Output PON1P2_TEST
	halGLOBAL_POnRTESTOPT_LVR3P3     = 24,    // Power On Reset Test Output LVR3P3_TEST
	halGLOBAL_POnRTESTOPT_PON3P3     = 28     // Power On Reset Test Output PON3P3_TEST
} halGLOBAL_PwrOnRstTESTOPT_t;

typedef enum
{
	halGLOBAL_bSata_debug4_on_PB0 = 1,    // sata_debug[4] is on pin PB0
	halGLOBAL_bSata_debug5_on_PB1 = 2,    // sata_debug[5] is on pin PB1
	halGLOBAL_bSata_debug6_on_PB2 = 4,    // sata_debug[6] is on pin PB2
	halGLOBAL_bSata_debug7_on_PB3 = 8     // sata_debug[7] is on pin PB3
} halGLOBAL_SATADebugSelect_t;

typedef enum
{
	halGLOBAL_SysPPhDTest_Normal     = 0,    // System PLL Phase detector test mode: Normal Operation
	halGLOBAL_SysPPhDTest_IncVCOFreq = 1,    // System PLL Phase detector test mode: Phase detector increases VCO frequency
	halGLOBAL_SysPPhDTest_DecVCOFreq = 2,    // System PLL Phase detector test mode: Phase detector decreases VCO frequency
	halGLOBAL_SysPPhDTest_Noeffect   = 3     // System PLL Phase detector test mode: Phase detector doesn't affect VCO frequency
} halGLOBAL_SysPPhDTest_t;

typedef enum
{
	halGLOBAL_SysPVCOGain_127MHZpV = 0,    // System PLL VCO voltage-frequency Gain: 127 MHz/V
	halGLOBAL_SysPVCOGain_323MHZpV = 1,    // System PLL VCO voltage-frequency Gain: 323 MHz/V
	halGLOBAL_SysPVCOGain_464MHZpV = 2,    // System PLL VCO voltage-frequency Gain: 464 MHz/V
	halGLOBAL_SysPVCOGain_575MHZpV = 3     // System PLL VCO voltage-frequency Gain: 575 MHz/V
} halGLOBAL_SysPVCOGain_t;

typedef enum
{
	halGLOBAL_SysPLFResist_128KOhm = 0,    // Resistor value used in the system PLL loop filter: 128 KOhm
	halGLOBAL_SysPLFResist_104KOhm = 1,    // Resistor value used in the system PLL loop filter: 104 KOhm
	halGLOBAL_SysPLFResist_32KOhm  = 2,    // Resistor value used in the system PLL loop filter:  32 KOhm
	halGLOBAL_SysPLFResist_8KOhm   = 3     // Resistor value used in the system PLL loop filter:   8 KOhm
} halGLOBAL_SysPLFResistor_t;

typedef enum
{
	halGLOBAL_SysPCPRange_1uA  = 0,    // Output Range for the system PLL charge pump:  1 uA
	halGLOBAL_SysPCPRange_3uA  = 1,    // Output Range for the system PLL charge pump:  3 uA
	halGLOBAL_SysPCPRange_5uA  = 2,    // Output Range for the system PLL charge pump:  5 uA
	halGLOBAL_SysPCPRange_7uA  = 3,    // Output Range for the system PLL charge pump:  7 uA
	halGLOBAL_SysPCPRange_9uA  = 4,    // Output Range for the system PLL charge pump:  9 uA
	halGLOBAL_SysPCPRange_11uA = 5,    // Output Range for the system PLL charge pump: 11 uA
	halGLOBAL_SysPCPRange_13uA = 6,    // Output Range for the system PLL charge pump: 13 uA
	halGLOBAL_SysPCPRange_15uA = 7     // Output Range for the system PLL charge pump: 15 uA
} halGLOBAL_SysPCPRange_t;

typedef enum
{
	halGLOBAL_SysPLLClk_SYSCLK0 = 0,    // System PLL Output Clock:SYSCLK
	halGLOBAL_SysPLLClk_SYSCLK1 = 1,    // System PLL Output Clock:SYSCLK
	halGLOBAL_SysPLLClk_XIN     = 2,    // System PLL Output Clock:XIN(33.8688MHz)
	halGLOBAL_SysPLLClk_XINDiv2 = 3     // System PLL Output Clock:XIN/2(16.9344MHz)
} halGLOBAL_SysPLLClk_t;

typedef enum
{
	halGLOBAL_ADCPPhDTest_Normal     = 0,    // ADC PLL Phase detector test mode: Normal Operation
	halGLOBAL_ADCPPhDTest_IncVCOFreq = 1,    // ADC PLL Phase detector test mode: Phase detector increases VCO frequency
	halGLOBAL_ADCPPhDTest_DecVCOFreq = 2,    // ADC PLL Phase detector test mode: Phase detector decreases VCO frequency
	halGLOBAL_ADCPPhDTest_Noeffect   = 3     // ADC PLL Phase detector test mode: Phase detector doesn't affect VCO frequency
} halGLOBAL_ADCPPhDTest_t;

typedef enum
{
	halGLOBAL_ADCPVCOGain_127MHZpV = 0,    // ADC PLL VCO voltage-frequency Gain: 127 MHz/V
	halGLOBAL_ADCPVCOGain_323MHZpV = 1,    // ADC PLL VCO voltage-frequency Gain: 323 MHz/V
	halGLOBAL_ADCPVCOGain_464MHZpV = 2,    // ADC PLL VCO voltage-frequency Gain: 464 MHz/V
	halGLOBAL_ADCPVCOGain_575MHZpV = 3     // ADC PLL VCO voltage-frequency Gain: 575 MHz/V
} halGLOBAL_ADCPVCOGain_t;

typedef enum
{
	halGLOBAL_ADCPLFResist_128KOhm = 0,    // Resistor value used in the ADC PLL loop filter: 128 KOhm
	halGLOBAL_ADCPLFResist_104KOhm = 1,    // Resistor value used in the ADC PLL loop filter: 104 KOhm
	halGLOBAL_ADCPLFResist_32KOhm  = 2,    // Resistor value used in the ADC PLL loop filter:  32 KOhm
	halGLOBAL_ADCPLFResist_8KOhm   = 3     // Resistor value used in the ADC PLL loop filter:   8 KOhm
} halGLOBAL_ADCPLFResistor_t;

typedef enum
{
	halGLOBAL_ADCPCPRange_1uA  = 0,    // Output Range for the ADC PLL charge pump:  1 uA
	halGLOBAL_ADCPCPRange_3uA  = 1,    // Output Range for the ADC PLL charge pump:  3 uA
	halGLOBAL_ADCPCPRange_5uA  = 2,    // Output Range for the ADC PLL charge pump:  5 uA
	halGLOBAL_ADCPCPRange_7uA  = 3,    // Output Range for the ADC PLL charge pump:  7 uA
	halGLOBAL_ADCPCPRange_9uA  = 4,    // Output Range for the ADC PLL charge pump:  9 uA
	halGLOBAL_ADCPCPRange_11uA = 5,    // Output Range for the ADC PLL charge pump: 11 uA
	halGLOBAL_ADCPCPRange_13uA = 6,    // Output Range for the ADC PLL charge pump: 13 uA
	halGLOBAL_ADCPCPRange_15uA = 7     // Output Range for the ADC PLL charge pump: 15 uA
} halGLOBAL_ADCPCPRange_t;

typedef enum
{
	halGLOBAL_SRVPPhDTest_Normal     = 0,    // Servo PLL Phase detector test mode: Normal Operation
	halGLOBAL_SRVPPhDTest_IncVCOFreq = 1,    // Servo PLL Phase detector test mode: Phase detector increases VCO frequency
	halGLOBAL_SRVPPhDTest_DecVCOFreq = 2,    // Servo PLL Phase detector test mode: Phase detector decreases VCO frequency
	halGLOBAL_SRVPPhDTest_Noeffect   = 3     // Servo PLL Phase detector test mode: Phase detector doesn't affect VCO frequency
} halGLOBAL_SRVPPhDTest_t;

typedef enum
{
	halGLOBAL_SRVPVCOGain_127MHZpV = 0,    // Servo PLL VCO voltage-frequency Gain: 127 MHz/V
	halGLOBAL_SRVPVCOGain_323MHZpV = 1,    // Servo PLL VCO voltage-frequency Gain: 323 MHz/V
	halGLOBAL_SRVPVCOGain_464MHZpV = 2,    // Servo PLL VCO voltage-frequency Gain: 464 MHz/V
	halGLOBAL_SRVPVCOGain_575MHZpV = 3     // Servo PLL VCO voltage-frequency Gain: 575 MHz/V
} halGLOBAL_SRVPVCOGain_t;

typedef enum
{
	halGLOBAL_SRVPLFResist_128KOhm = 0,    // Resistor value used in the Servo PLL loop filter: 128 KOhm
	halGLOBAL_SRVPLFResist_104KOhm = 1,    // Resistor value used in the Servo PLL loop filter: 104 KOhm
	halGLOBAL_SRVPLFResist_32KOhm  = 2,    // Resistor value used in the Servo PLL loop filter:  32 KOhm
	halGLOBAL_SRVPLFResist_8KOhm   = 3     // Resistor value used in the Servo PLL loop filter:   8 KOhm
} halGLOBAL_SRVPLFResistor_t;

typedef enum
{
	halGLOBAL_SRVPCPRange_1uA  = 0,    // Output Range for the Servo PLL charge pump:  1 uA
	halGLOBAL_SRVPCPRange_3uA  = 1,    // Output Range for the Servo PLL charge pump:  3 uA
	halGLOBAL_SRVPCPRange_5uA  = 2,    // Output Range for the Servo PLL charge pump:  5 uA
	halGLOBAL_SRVPCPRange_7uA  = 3,    // Output Range for the Servo PLL charge pump:  7 uA
	halGLOBAL_SRVPCPRange_9uA  = 4,    // Output Range for the Servo PLL charge pump:  9 uA
	halGLOBAL_SRVPCPRange_11uA = 5,    // Output Range for the Servo PLL charge pump: 11 uA
	halGLOBAL_SRVPCPRange_13uA = 6,    // Output Range for the Servo PLL charge pump: 13 uA
	halGLOBAL_SRVPCPRange_15uA = 7     // Output Range for the Servo PLL charge pump: 15 uA
} halGLOBAL_SRVPCPRange_t;

typedef enum
{
	halGLOBAL_EFMClkOutDiv1  = 0,    // The clock divider used on the output of the EFMCLK PLL: Divide by 1
	halGLOBAL_EFMClkOutDiv2  = 1,    // The clock divider used on the output of the EFMCLK PLL: Divide by 2
	halGLOBAL_EFMClkOutDiv4  = 2,    // The clock divider used on the output of the EFMCLK PLL: Divide by 4
	halGLOBAL_EFMClkOutDiv8  = 3,    // The clock divider used on the output of the EFMCLK PLL: Divide by 8
	halGLOBAL_EFMClkOutDiv12 = 4,    // The clock divider used on the output of the EFMCLK PLL: Divide by 12
	halGLOBAL_EFMClkOutDiv16 = 5,    // The clock divider used on the output of the EFMCLK PLL: Divide by 16
	halGLOBAL_EFMClkOutDiv32 = 6,    // The clock divider used on the output of the EFMCLK PLL: Divide by 32
	halGLOBAL_EFMClkOutDiv48 = 7,    // The clock divider used on the output of the EFMCLK PLL: Divide by 48
	halGLOBAL_EFMClkOutDiv64 = 8     // The clock divider used on the output of the EFMCLK PLL: Divide by 64
} halGLOBAL_EFMClkOutDiv_t;

typedef enum
{
	halGLOBAL_EFMClkInDiv1  = 0,    // The clock divider used on the output of the EFMCLK PLL: Divide by 1
	halGLOBAL_EFMClkInDiv2  = 1,    // The clock divider used on the output of the EFMCLK PLL: Divide by 2
	halGLOBAL_EFMClkInDiv4  = 2,    // The clock divider used on the output of the EFMCLK PLL: Divide by 4
	halGLOBAL_EFMClkInDiv6  = 3,    // The clock divider used on the output of the EFMCLK PLL: Divide by 6
	halGLOBAL_EFMClkInDiv8  = 4,    // The clock divider used on the output of the EFMCLK PLL: Divide by 8
	halGLOBAL_EFMClkInDiv12 = 5,    // The clock divider used on the output of the EFMCLK PLL: Divide by 12
	halGLOBAL_EFMClkInDiv16 = 6,    // The clock divider used on the output of the EFMCLK PLL: Divide by 16
	halGLOBAL_EFMClkInDiv24 = 7,    // The clock divider used on the output of the EFMCLK PLL: Divide by 24
	halGLOBAL_EFMClkInDiv32 = 8,    // The clock divider used on the output of the EFMCLK PLL: Divide by 32
	halGLOBAL_EFMClkInDiv48 = 9,    // The clock divider used on the output of the EFMCLK PLL: Divide by 48
	halGLOBAL_EFMClkInDiv64 = 10     // The clock divider used on the output of the EFMCLK PLL: Divide by 64
} halGLOBAL_EFMClkInDiv_t;

typedef enum
{
	halGLOBAL_WBLRSH_Zero0 = 0,    // WBLRSH constant 0
	halGLOBAL_WBLRSH_SMP1  = 1,    // WBLRSH uses SMP1
	halGLOBAL_WBLRSH_SMP2  = 2,    // WBLRSH uses SMP2
	halGLOBAL_WBLRSH_SMP3  = 3,    // WBLRSH uses SMP3
	halGLOBAL_WBLRSH_SMP4  = 4,    // WBLRSH uses SMP4
	halGLOBAL_WBLRSH_SMP5  = 5,    // WBLRSH uses SMP5
	halGLOBAL_WBLRSH_Zero6 = 6,    // WBLRSH constant 0
	halGLOBAL_WBLRSH_One   = 7     // WBLRSH constant 1
} halGLOBAL_WBLRSHSmp_t;

typedef enum
{
	halGLOBAL_WBLWSH_Zero0 = 0,    // WBLWSH constant 0
	halGLOBAL_WBLWSH_SMP1  = 1,    // WBLWSH uses SMP1
	halGLOBAL_WBLWSH_SMP2  = 2,    // WBLWSH uses SMP2
	halGLOBAL_WBLWSH_SMP3  = 3,    // WBLWSH uses SMP3
	halGLOBAL_WBLWSH_SMP4  = 4,    // WBLWSH uses SMP4
	halGLOBAL_WBLWSH_SMP5  = 5,    // WBLWSH uses SMP5
	halGLOBAL_WBLWSH_Zero6 = 6,    // WBLWSH constant 0
	halGLOBAL_WBLWSH_One   = 7     // WBLWSH constant 1
} halGLOBAL_WBLWSHSmp_t;

typedef enum
{
	halGLOBAL_MPDSH_Zero0 = 0,    // MPDSH constant 0
	halGLOBAL_MPDSH_SMP1  = 1,    // MPDSH uses SMP1
	halGLOBAL_MPDSH_SMP2  = 2,    // MPDSH uses SMP2
	halGLOBAL_MPDSH_SMP3  = 3,    // MPDSH uses SMP3
	halGLOBAL_MPDSH_SMP4  = 4,    // MPDSH uses SMP4
	halGLOBAL_MPDSH_SMP5  = 5,    // MPDSH uses SMP5
	halGLOBAL_MPDSH_Zero6 = 6,    // MPDSH constant 0
	halGLOBAL_MPDSH_One   = 7     // MPDSH constant 1
} halGLOBAL_MPDSHSmp_t;

typedef enum
{
	halGLOBAL_SPDSH_Zero0 = 0,    // SPDSH constant 0
	halGLOBAL_SPDSH_SMP1  = 1,    // SPDSH uses SMP1
	halGLOBAL_SPDSH_SMP2  = 2,    // SPDSH uses SMP2
	halGLOBAL_SPDSH_SMP3  = 3,    // SPDSH uses SMP3
	halGLOBAL_SPDSH_SMP4  = 4,    // SPDSH uses SMP4
	halGLOBAL_SPDSH_SMP5  = 5,    // SPDSH uses SMP5
	halGLOBAL_SPDSH_Zero6 = 6,    // SPDSH constant 0
	halGLOBAL_SPDSH_One   = 7     // SPDSH constant 1
} halGLOBAL_SPDSHSmp_t;

typedef enum
{
	halGLOBAL_WRFSH_Zero0 = 0,    // WRFSH constant 0
	halGLOBAL_WRFSH_SMP1  = 1,    // WRFSH uses SMP1
	halGLOBAL_WRFSH_SMP2  = 2,    // WRFSH uses SMP2
	halGLOBAL_WRFSH_SMP3  = 3,    // WRFSH uses SMP3
	halGLOBAL_WRFSH_SMP4  = 4,    // WRFSH uses SMP4
	halGLOBAL_WRFSH_SMP5  = 5,    // WRFSH uses SMP5
	halGLOBAL_WRFSH_Zero6 = 6,    // WRFSH constant 0
	halGLOBAL_WRFSH_One   = 7     // WRFSH constant 1
} halGLOBAL_WRFSHSmp_t;

typedef enum
{
	halGLOBAL_RFPDSH_Zero0 = 0,    // RFPDSH constant 0
	halGLOBAL_RFPDSH_SMP1  = 1,    // RFPDSH uses SMP1
	halGLOBAL_RFPDSH_SMP2  = 2,    // RFPDSH uses SMP2
	halGLOBAL_RFPDSH_SMP3  = 3,    // RFPDSH uses SMP3
	halGLOBAL_RFPDSH_SMP4  = 4,    // RFPDSH uses SMP4
	halGLOBAL_RFPDSH_SMP5  = 5,    // RFPDSH uses SMP5
	halGLOBAL_RFPDSH_Zero6 = 6,    // RFPDSH constant 0
	halGLOBAL_RFPDSH_One   = 7     // RFPDSH constant 1
} halGLOBAL_RFPDSHSmp_t;

typedef enum
{
	halGLOBAL_WFPDSH_Zero0   = 0,    // WFPDSH constant 0
	halGLOBAL_WFPDSH_SMP1    = 1,    // WFPDSH uses SMP1
	halGLOBAL_WFPDSH_SMP2    = 2,    // WFPDSH uses SMP2
	halGLOBAL_WFPDSH_SMP3    = 3,    // WFPDSH uses SMP3
	halGLOBAL_WFPDSH_SMP4    = 4,    // WFPDSH uses SMP4
	halGLOBAL_WFPDSH_SMP5    = 5,    // WFPDSH uses SMP5
	halGLOBAL_WFPDSH_Zero6   = 6,    // WFPDSH constant 0
	halGLOBAL_WFPDSH_One     = 7,    // WFPDSH constant 1
	halGLOBAL_WFPDSH_lsdata  = 8,    // WFPDSH uses LSDATA
	halGLOBAL_WFPDSH_nlsdata = 9     // WFPDSH uses !LSDATA
} halGLOBAL_WFPDSHSmp_t;

typedef enum
{
	halGLOBAL_MIO0_testopt           = 0,
	halGLOBAL_MIO0_def_subld         = 1,
	halGLOBAL_MIO0_cd_d_wfck         = 2,
	halGLOBAL_MIO0_c2_frame_unc      = 3,
	halGLOBAL_MIO0_cd_d_scor         = 4,
	halGLOBAL_MIO0_enc_esfs          = 5,
	halGLOBAL_MIO0_cde_write_clk     = 6,
	halGLOBAL_MIO0_sv_mio0           = 8,
	halGLOBAL_MIO0_wobble_mio_debug0 = 9,
	halGLOBAL_MIO0_opc_mio0          = 14,
	halGLOBAL_MIO0_sata_dbg0         = 15,
	halGLOBAL_MIO0_xin25_clk         = 16,
	halGLOBAL_MIO0_bhaddr31280       = 17,
	halGLOBAL_MIO0_mema_armt_rCmdAck = 18,
	halGLOBAL_MIO0_afe_mio0          = 20,
	halGLOBAL_MIO0_ws_mio0           = 21,
	halGLOBAL_MIO0_lsmio             = 23,
	halGLOBAL_MIO0_s_defect2afe      = 24,
	halGLOBAL_MIO0_dvdd_test0        = 26,
	halGLOBAL_MIO0_dvd_pipo_info     = 27,
	halGLOBAL_MIO0_dvde_test_mio0    = 28,
	halGLOBAL_MIO0_cache_monitor0    = 31 
} halGLOBAL_MIO0Sel_t;

typedef enum
{
	halGLOBAL_MIO1_cd_d_subval       = 1,
	halGLOBAL_MIO1_ecc_busy          = 2,
	halGLOBAL_MIO1_c1_frame_unc      = 3,
	halGLOBAL_MIO1_cd_d_monit_pad    = 4,
	halGLOBAL_MIO1_enc_efmsr_cdrrwni = 5,
	halGLOBAL_MIO1_sv_mio1           = 8,
	halGLOBAL_MIO1_wobble_mio_debug1 = 9,
	halGLOBAL_MIO1_opc_mio1          = 14,
	halGLOBAL_MIO1_sata_dbg1         = 15,
	halGLOBAL_MIO1_xin33_clk         = 16,
	halGLOBAL_MIO1_bhaddr31281       = 17,
	halGLOBAL_MIO1_mema_armt_rRspVal = 18,
	halGLOBAL_MIO1_ws_pr_clk         = 19,
	halGLOBAL_MIO1_afe_mio1          = 20,
	halGLOBAL_MIO1_ws_mio1           = 21,
	halGLOBAL_MIO1_lsmio             = 23,
	halGLOBAL_MIO1_sv_s_dfct_delayed = 24,
	halGLOBAL_MIO1_dvdd_test1        = 26,
	halGLOBAL_MIO1_dvd_pipo_bst      = 27,
	halGLOBAL_MIO1_dvde_test_mio1    = 28,
	halGLOBAL_MIO1_chk_cache_miss    = 31 
} halGLOBAL_MIO1Sel_t;

typedef enum
{
	halGLOBAL_MIO2_cd_d_val          = 1,
	halGLOBAL_MIO2_dau_xsync         = 2,
	halGLOBAL_MIO2_c2_frame_err      = 3,
	halGLOBAL_MIO2_efm_flag          = 4,
	halGLOBAL_MIO2_enc_esfs          = 5,
	halGLOBAL_MIO2_sv_mio2           = 8,
	halGLOBAL_MIO2_wobble_mio_debug2 = 9,
	halGLOBAL_MIO2_opc_mio2          = 14,
	halGLOBAL_MIO2_sata_dbg2         = 15,
	halGLOBAL_MIO2_bhaddr31282       = 17,
	halGLOBAL_MIO2_ws_wbgclk         = 19,
	halGLOBAL_MIO2_afe_mio2          = 20,
	halGLOBAL_MIO2_ws_mio2           = 21,
	halGLOBAL_MIO2_lsmio             = 23,
	halGLOBAL_MIO2_dfe_blank         = 24,
	halGLOBAL_MIO2_dvdd_test2        = 26,
	halGLOBAL_MIO2_dvd_pipo_reset    = 27,
	halGLOBAL_MIO2_dvde_test_mio2    = 28,
	halGLOBAL_MIO2_s_sf_valid        = 31 
} halGLOBAL_MIO2Sel_t;

typedef enum
{
	halGLOBAL_MIO3_cd_d_dc2po        = 1,
	halGLOBAL_MIO3_cd_d_scor         = 2,
	halGLOBAL_MIO3_c1_frame_err      = 3,
	halGLOBAL_MIO3_def_esync         = 4,
	halGLOBAL_MIO3_enc_eefs          = 5,
	halGLOBAL_MIO3_enc_efmsri        = 6,
	halGLOBAL_MIO3_sv_mio3           = 8,
	halGLOBAL_MIO3_wobble_mio_debug3 = 9,
	halGLOBAL_MIO3_opc_mio3          = 14,
	halGLOBAL_MIO3_sata_dbg3         = 15,
	halGLOBAL_MIO3_bhaddr31283       = 17,
	halGLOBAL_MIO3_rb_val            = 18,
	halGLOBAL_MIO3_afe_mio3          = 20,
	halGLOBAL_MIO3_ws_mio3           = 21,
	halGLOBAL_MIO3_lsmio             = 23,
	halGLOBAL_MIO3_dfe_defect        = 24,
	halGLOBAL_MIO3_dvdd_test3        = 26,
	halGLOBAL_MIO3_dvd_pipo_sel      = 27,
	halGLOBAL_MIO3_dvde_test_mio3    = 28 
} halGLOBAL_MIO3Sel_t;

#if (CHIP_REV <= 0xB3)

typedef enum
{
	halGLOBAL_D16D64Sel1_AHB = 0,
	halGLOBAL_D16D64Sel1_BD  = 1,
	halGLOBAL_D16D64Sel1_DFE = 2,
	halGLOBAL_D16D64Sel1_WBL = 3,
	halGLOBAL_D16D64Sel1_DEM = 4,
	halGLOBAL_D16D64Sel1_OPC = 5,
	halGLOBAL_D16D64Sel1_CDE = 6 
} halGLOBAL_D16D64Sel1_t;

typedef enum
{
	halGLOBAL_D16D64Sel0_AHB = 0,
	halGLOBAL_D16D64Sel0_BD  = 1,
	halGLOBAL_D16D64Sel0_DFE = 2,
	halGLOBAL_D16D64Sel0_WBL = 3,
	halGLOBAL_D16D64Sel0_DEM = 4,
	halGLOBAL_D16D64Sel0_OPC = 5,
	halGLOBAL_D16D64Sel0_CDE = 6 
} halGLOBAL_D16D64Sel0_t;

typedef enum
{
	halGLOBAL_D16D64Sel3_AHB = 0,
	halGLOBAL_D16D64Sel3_BD  = 1,
	halGLOBAL_D16D64Sel3_DFE = 2,
	halGLOBAL_D16D64Sel3_WBL = 3,
	halGLOBAL_D16D64Sel3_DEM = 4,
	halGLOBAL_D16D64Sel3_OPC = 5,
	halGLOBAL_D16D64Sel3_CDE = 6 
} halGLOBAL_D16D64Sel3_t;

typedef enum
{
	halGLOBAL_D16D64Sel2_AHB = 0,
	halGLOBAL_D16D64Sel2_BD  = 1,
	halGLOBAL_D16D64Sel2_DFE = 2,
	halGLOBAL_D16D64Sel2_WBL = 3,
	halGLOBAL_D16D64Sel2_DEM = 4,
	halGLOBAL_D16D64Sel2_OPC = 5,
	halGLOBAL_D16D64Sel2_CDE = 6 
} halGLOBAL_D16D64Sel2_t;

#endif // #if (CHIP_REV <= 0xB3)

typedef enum
{
	halGLOBAL_AHBDbgSel_Zero0    = 0,    // 0
	halGLOBAL_AHBDbgSel_Zero1    = 1,    // 0
	halGLOBAL_AHBDbgSel_HAddrLo  = 2,    // HADDR(15-0)
	halGLOBAL_AHBDbgSel_HAddrHi  = 3,    // HADDR(31-16)
	halGLOBAL_AHBDbgSel_HWDataLo = 4,    // HWDATA(15-0)
	halGLOBAL_AHBDbgSel_HWDataHi = 5,    // HWDATA(31-16)
	halGLOBAL_AHBDbgSel_HRDataLo = 6,    // HRDATA(15-0)
	halGLOBAL_AHBDbgSel_HRDataHi = 7     // HRDATA(31-16)
} halGLOBAL_AHBDbgSel_t;

#if (CHIP_REV <= 0xB3)

typedef enum
{
	halGLOBAL_Dbg64Sel_AHB  = 0,
	halGLOBAL_Dbg64Sel_BD   = 1,
	halGLOBAL_Dbg64Sel_DFE  = 2,
	halGLOBAL_Dbg64Sel_WBL  = 3,
	halGLOBAL_Dbg64Sel_DEM  = 4,
	halGLOBAL_Dbg64Sel_ADC  = 5,
	halGLOBAL_Dbg64Sel_DVDD = 6,
	halGLOBAL_Dbg64Sel_DVDE = 7,
	halGLOBAL_Dbg64Sel_WS   = 8,
	halGLOBAL_Dbg64Sel_LS   = 9,
	halGLOBAL_Dbg64Sel_CDD  = 10,
	halGLOBAL_Dbg64Sel_OPC  = 12,
	halGLOBAL_Dbg64Sel_M16  = 15 
} halGLOBAL_Dbg64Sel_t;

typedef enum
{
	halGLOBAL_Dbg16Sel_AHB = 0,
	halGLOBAL_Dbg16Sel_BD  = 1,
	halGLOBAL_Dbg16Sel_DFE = 2,
	halGLOBAL_Dbg16Sel_WBL = 3,
	halGLOBAL_Dbg16Sel_DEM = 4,
	halGLOBAL_Dbg16Sel_OPC = 5,
	halGLOBAL_Dbg16Sel_CDE = 6 
} halGLOBAL_Dbg16Sel_t;

#endif // #if (CHIP_REV <= 0xB3)

#if (CHIP_REV >= 0xC0)

typedef enum
{
	halGLOBAL_DbgBus_AHB   = 0,
	halGLOBAL_DbgBus_BD    = 1,
	halGLOBAL_DbgBus_DFE   = 2,
	halGLOBAL_DbgBus_WBL   = 3,
	halGLOBAL_DbgBus_DEM   = 4,
	halGLOBAL_DbgBus_ADC   = 5,
	halGLOBAL_DbgBus_DVDD  = 6,
	halGLOBAL_DbgBus_DVDE  = 7,
	halGLOBAL_DbgBus_WS    = 8,
	halGLOBAL_DbgBus_LS    = 9,
	halGLOBAL_DbgBus_CDD   = 10,
	halGLOBAL_DbgBus_CDE   = 11,
	halGLOBAL_DbgBus_OPC   = 12,
	halGLOBAL_DbgBus_HOST  = 13,
	halGLOBAL_DbgBus_BVCI  = 14,
	halGLOBAL_DbgBus_SERVO = 15 
} halGLOBAL_DbgbusBlkSel_t;

typedef enum
{
	halGLOBAL_DbgBus_15_0  = 0,
	halGLOBAL_DbgBus_31_16 = 1,
	halGLOBAL_DbgBus_47_32 = 2,
	halGLOBAL_DbgBus_63_48 = 3 
} halGLOBAL_DbgbusWordSel_t;

#endif // #if (CHIP_REV >= 0xC0)

typedef enum
{
	halGLOBAL_MioLVDS_cg_sysclk_dvdd = 0,
	halGLOBAL_MioLVDS_ws_tbgclk      = 1,
	halGLOBAL_MioLVDS_pll_adcclk     = 2,
	halGLOBAL_MioLVDS_pll_writeclk   = 3,
	halGLOBAL_MioLVDS_pll_srvclk     = 4,
	halGLOBAL_MioLVDS_pll_sysclk     = 5,
	halGLOBAL_MioLVDS_adc_out_clk    = 6,
	halGLOBAL_MioLVDS_Zero7          = 7 
} halGLOBAL_MioLVDS_t;

typedef enum
{
	halGLOBAL_DiscStd_CD    = 0,    // Select CD format
	halGLOBAL_DiscStd_DVD   = 1,    // Select DVD or DVD-RAM format
	halGLOBAL_DiscStd_BD    = 3,    // Select BD format
	halGLOBAL_DiscStd_HDDVD = 4     // Select HDDVD format
} halGLOBAL_DiscStandard_t;

typedef enum
{
	halGLOBAL_DiscFmt_CD_ROM      = 0,    // CD
	halGLOBAL_DiscFmt_CD_R        = 1,
	halGLOBAL_DiscFmt_CD_RW       = 2,
	halGLOBAL_DiscFmt_DVD_ROM     = 0,    // DVD
	halGLOBAL_DiscFmt_DVD_RAMv1   = 1,
	halGLOBAL_DiscFmt_DVD_RAMv2C0 = 2,
	halGLOBAL_DiscFmt_DVD_RAMv2C1 = 3,
	halGLOBAL_DiscFmt_DVD_mRt2    = 4,
	halGLOBAL_DiscFmt_DVD_mRt1    = 5,
	halGLOBAL_DiscFmt_DVD_mRW     = 6,
	halGLOBAL_DiscFmt_DVD_pR      = 7,
	halGLOBAL_DiscFmt_DVD_pRW     = 8,
	halGLOBAL_DiscFmt_DVD_RCSS    = 9,
	halGLOBAL_DiscFmt_BD_ROM25G   = 0,    // BD
	halGLOBAL_DiscFmt_BD_ROM27G   = 1,
	halGLOBAL_DiscFmt_BD_R25G     = 2,
	halGLOBAL_DiscFmt_BD_R27G     = 3,
	halGLOBAL_DiscFmt_BD_RE25G    = 4,
	halGLOBAL_DiscFmt_BD_RE27G    = 5,
	halGLOBAL_DiscFmt_HD_ROM      = 0,    // HD
	halGLOBAL_DiscFmt_HD_ROMChina = 1,
	halGLOBAL_DiscFmt_HD_RAM      = 2,
	halGLOBAL_DiscFmt_HD_R        = 3,
	halGLOBAL_DiscFmt_HD_RW       = 4 
} halGLOBAL_DiscFmt_t;

typedef enum
{
	halGLOBAL_EmbedMem_SDRAM      = 13,    // Embedded SDRAM
	halGLOBAL_EmbedMem_FlashSDRAM = 14,    // Embedded Flash and SDRAM
	halGLOBAL_EmbedMem_Flash      = 15     // Embedded Flash
} halGLOBAL_EmbedMem_t;

typedef enum
{
	halGLOBAL_EmbedMemSize_1MB16   = 1,    // 1MB x 16 bits
	halGLOBAL_EmbedMemSize_512KB32 = 2,    // 512KB x 32 bits
	halGLOBAL_EmbedMemSize_2MB16   = 3,    // 2MB x 16 bits
	halGLOBAL_EmbedMemSize_1MB32   = 4     // 1MB x 32 bits
} halGLOBAL_EmbedMemSize_t;

#endif /* __REG_GLOBAL_H__ */

