

================================================================
== Vitis HLS Report for 'Cipher'
================================================================
* Date:           Sun Jan 26 18:40:42 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        AES_ECB_encrypt
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.687 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      104|      104|  1.040 us|  1.040 us|  104|  104|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                               |                                                    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                            Instance                           |                       Module                       |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2_fu_281   |Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2   |       20|       20|  0.200 us|  0.200 us|   17|   17|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2_fu_289   |Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2   |       20|       20|  0.200 us|  0.200 us|   17|   17|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_Cipher_Pipeline_VITIS_LOOP_424_1_fu_297                    |Cipher_Pipeline_VITIS_LOOP_424_1                    |       21|       21|  0.210 us|  0.210 us|   20|   20|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22_fu_338  |Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22  |       20|       20|  0.200 us|  0.200 us|   17|   17|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|   24021|  40692|    -|
|Memory           |        8|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|    654|    -|
|Register         |        -|    -|     156|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|   24177|  41346|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      22|     77|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-------+-------+-----+
    |                            Instance                           |                       Module                       | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-------+-------+-----+
    |grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2_fu_281   |Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2   |        0|   0|     37|   2316|    0|
    |grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22_fu_338  |Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22  |        0|   0|     37|   2316|    0|
    |grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2_fu_289   |Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2   |        0|   0|     26|    137|    0|
    |grp_Cipher_Pipeline_VITIS_LOOP_424_1_fu_297                    |Cipher_Pipeline_VITIS_LOOP_424_1                    |        0|   0|  23921|  35923|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                          |                                                    |        0|   0|  24021|  40692|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |sbox_U  |Cipher_sbox_ROM_AUTO_1R  |        8|  0|   0|    0|   256|    8|     1|         2048|
    +--------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                         |        8|  0|   0|    0|   256|    8|     1|         2048|
    +--------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  113|         25|    1|         25|
    |buf_r_address0        |   20|          4|    4|         16|
    |buf_r_address0_local  |   81|         17|    4|         68|
    |buf_r_address1        |   20|          4|    4|         16|
    |buf_r_address1_local  |   81|         17|    4|         68|
    |buf_r_ce0             |   20|          4|    1|          4|
    |buf_r_ce1             |   20|          4|    1|          4|
    |buf_r_d0              |   20|          4|    8|         32|
    |buf_r_d0_local        |   48|          9|    8|         72|
    |buf_r_d1_local        |   48|          9|    8|         72|
    |buf_r_we0             |   20|          4|    1|          4|
    |sbox_address0         |   14|          3|    8|         24|
    |sbox_ce0              |   14|          3|    1|          3|
    |sbox_ce1              |    9|          2|    1|          2|
    |sbox_ce10             |    9|          2|    1|          2|
    |sbox_ce11             |    9|          2|    1|          2|
    |sbox_ce12             |    9|          2|    1|          2|
    |sbox_ce13             |    9|          2|    1|          2|
    |sbox_ce14             |    9|          2|    1|          2|
    |sbox_ce15             |    9|          2|    1|          2|
    |sbox_ce2              |    9|          2|    1|          2|
    |sbox_ce3              |    9|          2|    1|          2|
    |sbox_ce4              |    9|          2|    1|          2|
    |sbox_ce5              |    9|          2|    1|          2|
    |sbox_ce6              |    9|          2|    1|          2|
    |sbox_ce7              |    9|          2|    1|          2|
    |sbox_ce8              |    9|          2|    1|          2|
    |sbox_ce9              |    9|          2|    1|          2|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  654|        137|   68|        438|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                   |  24|   0|   24|          0|
    |buf_r_load_10_reg_644                                                       |   8|   0|    8|          0|
    |buf_r_load_11_reg_660                                                       |   8|   0|    8|          0|
    |buf_r_load_12_reg_665                                                       |   8|   0|    8|          0|
    |buf_r_load_13_reg_670                                                       |   8|   0|    8|          0|
    |buf_r_load_14_reg_675                                                       |   8|   0|    8|          0|
    |buf_r_load_1_reg_555                                                        |   8|   0|    8|          0|
    |buf_r_load_2_reg_560                                                        |   8|   0|    8|          0|
    |buf_r_load_4_reg_581                                                        |   8|   0|    8|          0|
    |buf_r_load_6_reg_602                                                        |   8|   0|    8|          0|
    |buf_r_load_8_reg_623                                                        |   8|   0|    8|          0|
    |buf_r_load_9_reg_639                                                        |   8|   0|    8|          0|
    |buf_r_load_reg_539                                                          |   8|   0|    8|          0|
    |grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22_fu_338_ap_start_reg  |   1|   0|    1|          0|
    |grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2_fu_281_ap_start_reg   |   1|   0|    1|          0|
    |grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2_fu_289_ap_start_reg   |   1|   0|    1|          0|
    |grp_Cipher_Pipeline_VITIS_LOOP_424_1_fu_297_ap_start_reg                    |   1|   0|    1|          0|
    |temp_10_reg_618                                                             |   8|   0|    8|          0|
    |temp_8_reg_576                                                              |   8|   0|    8|          0|
    |temp_9_reg_597                                                              |   8|   0|    8|          0|
    |temp_reg_534                                                                |   8|   0|    8|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 156|   0|  156|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+------+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits |  Protocol  | Source Object|    C Type    |
+----------------+-----+------+------------+--------------+--------------+
|ap_clk          |   in|     1|  ap_ctrl_hs|        Cipher|  return value|
|ap_rst          |   in|     1|  ap_ctrl_hs|        Cipher|  return value|
|ap_start        |   in|     1|  ap_ctrl_hs|        Cipher|  return value|
|ap_done         |  out|     1|  ap_ctrl_hs|        Cipher|  return value|
|ap_idle         |  out|     1|  ap_ctrl_hs|        Cipher|  return value|
|ap_ready        |  out|     1|  ap_ctrl_hs|        Cipher|  return value|
|buf_r_address0  |  out|     4|   ap_memory|         buf_r|         array|
|buf_r_ce0       |  out|     1|   ap_memory|         buf_r|         array|
|buf_r_we0       |  out|     1|   ap_memory|         buf_r|         array|
|buf_r_d0        |  out|     8|   ap_memory|         buf_r|         array|
|buf_r_q0        |   in|     8|   ap_memory|         buf_r|         array|
|buf_r_address1  |  out|     4|   ap_memory|         buf_r|         array|
|buf_r_ce1       |  out|     1|   ap_memory|         buf_r|         array|
|buf_r_we1       |  out|     1|   ap_memory|         buf_r|         array|
|buf_r_d1        |  out|     8|   ap_memory|         buf_r|         array|
|buf_r_q1        |   in|     8|   ap_memory|         buf_r|         array|
|RoundKey_val    |   in|  1536|     ap_none|  RoundKey_val|        scalar|
+----------------+-----+------+------------+--------------+--------------+

