irun(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s084: Started on Apr 28, 2023 at 16:06:01 CST
irun
	TESTBED.sv
	-define RTL
	-debug
	-notimingchecks
	-loadpli1 debpli:novas_pli_boot
	-incdir /RAID2/cad/synopsys/synthesis/2022.03/dw/sim_ver/
	-y /RAID2/cad/synopsys/synthesis/2022.03/dw/sim_ver/
	+libext+.v
Loading snapshot worklib.TESTBED:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_P-2019.06, Linux x86_64/64bit, 05/26/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'CM.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the SVA assertions, layer (0).
*Verdi* : End of traversing the SVA assertions.
WARNING: TESTBED.dut.div1.U1.DWF_div_uns:
 at time = 10: Division by zero.
WARNING: TESTBED.dut.div1.U1.DWF_rem_uns:
 at time = 10: Division by zero.
WARNING: TESTBED.dut.div1.U1.DWF_div_uns:
 at time = 880: Division by zero.
WARNING: TESTBED.dut.div1.U1.DWF_rem_uns:
 at time = 880: Division by zero.
--------------------------------------------------
------Congradulation You Finish The Practice------
--------------------------------------------------
Simulation complete via $finish(1) at time 72485 NS + 2
ncsim> exit
TOOL:	irun(64)	15.20-s084: Exiting on Apr 28, 2023 at 16:06:03 CST  (total: 00:00:02)
