
*** Running vivado
    with args -log system_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/adi/library'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top system_top -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-1540] The version limit for your license is '2018.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16322 
WARNING: [Synth 8-2507] parameter declaration becomes local in dmac_request_arb with formal parameter declaration list [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/request_arb.v:176]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1375.531 ; gain = 108.266 ; free physical = 131 ; free virtual = 8256
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function gpo_bit_used does not always return a value [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:1139]
INFO: [Synth 8-638] synthesizing module 'system_top' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:40]
INFO: [Synth 8-638] synthesizing module 'ad_iobuf' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/adi/library/xilinx/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_iobuf' (1#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/adi/library/xilinx/common/ad_iobuf.v:38]
INFO: [Synth 8-638] synthesizing module 'ad_iobuf__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/adi/library/xilinx/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_iobuf__parameterized0' (1#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/adi/library/xilinx/common/ad_iobuf.v:38]
INFO: [Synth 8-638] synthesizing module 'ad_iobuf__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/adi/library/xilinx/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_iobuf__parameterized1' (1#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/adi/library/xilinx/common/ad_iobuf.v:38]
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (2#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-638] synthesizing module 'system' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:3804]
INFO: [Synth 8-638] synthesizing module 'system_ZynqBF_2t_ip_0_1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_ZynqBF_2t_ip_0_1_1/synth/system_ZynqBF_2t_ip_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip.vhd:63]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_axi_lite' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_axi_lite.vhd:22' bound to instance 'u_ZynqBF_2t_ip_axi_lite_inst' of component 'ZynqBF_2t_ip_axi_lite' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip.vhd:186]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_axi_lite' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_axi_lite.vhd:60]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_addr_decoder' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_addr_decoder.vhd:22' bound to instance 'u_ZynqBF_2t_ip_addr_decoder_inst' of component 'ZynqBF_2t_ip_addr_decoder' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_axi_lite.vhd:134]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_addr_decoder' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_addr_decoder.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_addr_decoder' (3#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_addr_decoder.vhd:46]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_axi_lite_module' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_axi_lite_module.vhd:22' bound to instance 'u_ZynqBF_2t_ip_axi_lite_module_inst' of component 'ZynqBF_2t_ip_axi_lite_module' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_axi_lite.vhd:156]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_axi_lite_module' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_axi_lite_module.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_axi_lite_module' (4#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_axi_lite_module.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_axi_lite' (5#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_axi_lite.vhd:60]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_dut' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_dut.vhd:22' bound to instance 'u_ZynqBF_2t_ip_dut_inst' of component 'ZynqBF_2t_ip_dut' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip.vhd:222]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_dut' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_dut.vhd:57]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_ZynqBF_2tx_fpga' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_ZynqBF_2tx_fpga.vhd:55' bound to instance 'u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga' of component 'ZynqBF_2t_ip_src_ZynqBF_2tx_fpga' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_dut.vhd:125]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_ZynqBF_2tx_fpga' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_ZynqBF_2tx_fpga.vhd:90]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_channel_estimator' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:23' bound to instance 'u_channel_estimator' of component 'ZynqBF_2t_ip_src_channel_estimator' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_ZynqBF_2tx_fpga.vhd:193]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_channel_estimator' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:58]
	Parameter NCHAN bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_correlators' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:52]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter NCORR bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:270]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:271]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:272]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:273]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:274]
	Parameter NDSP bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_rx_bram' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_bram.vhd:23' bound to instance 'u_rx_bram' of component 'ZynqBF_2t_ip_src_rx_bram' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:323]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_rx_bram' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_bram.vhd:42]
	Parameter NDSP bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'rx_ram_core' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_ZynqBF_2t_ip_0_1_1/prj_ip/prj_ip.srcs/sources_1/ip/rx_ram_core_1/synth/rx_ram_core.vhd:59' bound to instance 'rxi_ram1' of component 'rx_ram_core' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_bram.vhd:104]
INFO: [Synth 8-638] synthesizing module 'rx_ram_core' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_ZynqBF_2t_ip_0_1_1/prj_ip/prj_ip.srcs/sources_1/ip/rx_ram_core_1/synth/rx_ram_core.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: rx_ram_core.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 512 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 512 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     90.2168 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_ZynqBF_2t_ip_0_1_1/prj_ip/prj_ip.srcs/sources_1/ip/rx_ram_core_1/synth/rx_ram_core.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'rx_ram_core' (14#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_ZynqBF_2t_ip_0_1_1/prj_ip/prj_ip.srcs/sources_1/ip/rx_ram_core_1/synth/rx_ram_core.vhd:74]
INFO: [Synth 8-3491] module 'rx_ram_core' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_ZynqBF_2t_ip_0_1_1/prj_ip/prj_ip.srcs/sources_1/ip/rx_ram_core_1/synth/rx_ram_core.vhd:59' bound to instance 'rxq_ram1' of component 'rx_ram_core' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_bram.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element rd_addr_d3_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_bram.vhd:169]
WARNING: [Synth 8-6014] Unused sequential element we_d1_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_bram.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_rx_bram' (15#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_bram.vhd:42]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_goldSeq' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq.vhd:23' bound to instance 'u_gs' of component 'ZynqBF_2t_ip_src_goldSeq' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:340]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_goldSeq' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq.vhd:40]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter N bound to: 5 - type: integer 
	Parameter NDSP bound to: 32 - type: integer 
	Parameter CHANNEL bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_goldSeq_ram' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:23' bound to instance 'u_gs_ram_i' of component 'ZynqBF_2t_ip_src_goldSeq_ram' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_goldSeq_ram' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:38]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter CHANNEL bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gsram1' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_ZynqBF_2t_ip_0_1_1/prj_ip/prj_ip.srcs/sources_1/ip/gsram1_1/synth/gsram1.vhd:59' bound to instance 'u_gsram1' of component 'gsram1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:117]
INFO: [Synth 8-638] synthesizing module 'gsram1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_ZynqBF_2t_ip_0_1_1/prj_ip/prj_ip.srcs/sources_1/ip/gsram1_1/synth/gsram1.vhd:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: gsram1.mif - type: string 
	Parameter C_INIT_FILE bound to: gsram1.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 512 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 512 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 512 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 512 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 7 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     49.12 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_ZynqBF_2t_ip_0_1_1/prj_ip/prj_ip.srcs/sources_1/ip/gsram1_1/synth/gsram1.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'gsram1' (16#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_ZynqBF_2t_ip_0_1_1/prj_ip/prj_ip.srcs/sources_1/ip/gsram1_1/synth/gsram1.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_goldSeq_ram' (17#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:38]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter CHANNEL bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_goldSeq_ram' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:23' bound to instance 'u_gs_ram_i' of component 'ZynqBF_2t_ip_src_goldSeq_ram' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_goldSeq_ram__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:38]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter CHANNEL bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'gsram2' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_ZynqBF_2t_ip_0_1_1/prj_ip/prj_ip.srcs/sources_1/ip/gsram2_1/synth/gsram2.vhd:59' bound to instance 'u_gsram1' of component 'gsram2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:126]
INFO: [Synth 8-638] synthesizing module 'gsram2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_ZynqBF_2t_ip_0_1_1/prj_ip/prj_ip.srcs/sources_1/ip/gsram2_1/synth/gsram2.vhd:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: gsram2.mif - type: string 
	Parameter C_INIT_FILE bound to: gsram2.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 512 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 512 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 512 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 512 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 7 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     49.12 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_ZynqBF_2t_ip_0_1_1/prj_ip/prj_ip.srcs/sources_1/ip/gsram2_1/synth/gsram2.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'gsram2' (18#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_ZynqBF_2t_ip_0_1_1/prj_ip/prj_ip.srcs/sources_1/ip/gsram2_1/synth/gsram2.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_goldSeq_ram__parameterized1' (18#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:38]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter CHANNEL bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_goldSeq_ram' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:23' bound to instance 'u_gs_ram_i' of component 'ZynqBF_2t_ip_src_goldSeq_ram' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_goldSeq_ram__parameterized3' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:38]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter CHANNEL bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'gsram3' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_ZynqBF_2t_ip_0_1_1/prj_ip/prj_ip.srcs/sources_1/ip/gsram3_1/synth/gsram3.vhd:59' bound to instance 'u_gsram1' of component 'gsram3' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:135]
INFO: [Synth 8-638] synthesizing module 'gsram3' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_ZynqBF_2t_ip_0_1_1/prj_ip/prj_ip.srcs/sources_1/ip/gsram3_1/synth/gsram3.vhd:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: gsram3.mif - type: string 
	Parameter C_INIT_FILE bound to: gsram3.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 512 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 512 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 512 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 512 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 7 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     49.12 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_ZynqBF_2t_ip_0_1_1/prj_ip/prj_ip.srcs/sources_1/ip/gsram3_1/synth/gsram3.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'gsram3' (19#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_ZynqBF_2t_ip_0_1_1/prj_ip/prj_ip.srcs/sources_1/ip/gsram3_1/synth/gsram3.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_goldSeq_ram__parameterized3' (19#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:38]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter CHANNEL bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_goldSeq_ram' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:23' bound to instance 'u_gs_ram_i' of component 'ZynqBF_2t_ip_src_goldSeq_ram' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_goldSeq_ram__parameterized5' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:38]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter CHANNEL bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'gsram4' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_ZynqBF_2t_ip_0_1_1/prj_ip/prj_ip.srcs/sources_1/ip/gsram4_1/synth/gsram4.vhd:59' bound to instance 'u_gsram1' of component 'gsram4' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:144]
INFO: [Synth 8-638] synthesizing module 'gsram4' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_ZynqBF_2t_ip_0_1_1/prj_ip/prj_ip.srcs/sources_1/ip/gsram4_1/synth/gsram4.vhd:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: gsram4.mif - type: string 
	Parameter C_INIT_FILE bound to: gsram4.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 512 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 512 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 512 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 512 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 7 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     49.12 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_ZynqBF_2t_ip_0_1_1/prj_ip/prj_ip.srcs/sources_1/ip/gsram4_1/synth/gsram4.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'gsram4' (20#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_ZynqBF_2t_ip_0_1_1/prj_ip/prj_ip.srcs/sources_1/ip/gsram4_1/synth/gsram4.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_goldSeq_ram__parameterized5' (20#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:38]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter CHANNEL bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_goldSeq_ram' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:23' bound to instance 'u_gs_ram_i' of component 'ZynqBF_2t_ip_src_goldSeq_ram' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_goldSeq_ram__parameterized7' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:38]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter CHANNEL bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'gsram5' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_ZynqBF_2t_ip_0_1_1/prj_ip/prj_ip.srcs/sources_1/ip/gsram5_1/synth/gsram5.vhd:59' bound to instance 'u_gsram1' of component 'gsram5' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:153]
INFO: [Synth 8-638] synthesizing module 'gsram5' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_ZynqBF_2t_ip_0_1_1/prj_ip/prj_ip.srcs/sources_1/ip/gsram5_1/synth/gsram5.vhd:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: gsram5.mif - type: string 
	Parameter C_INIT_FILE bound to: gsram5.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 512 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 512 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 512 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 512 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 7 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     49.12 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_ZynqBF_2t_ip_0_1_1/prj_ip/prj_ip.srcs/sources_1/ip/gsram5_1/synth/gsram5.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'gsram5' (21#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_ZynqBF_2t_ip_0_1_1/prj_ip/prj_ip.srcs/sources_1/ip/gsram5_1/synth/gsram5.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_goldSeq_ram__parameterized7' (21#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_goldSeq' (22#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq.vhd:40]
	Parameter NDSP bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_shift_rx' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_shift_rx.vhd:23' bound to instance 'u_shift_rxi' of component 'ZynqBF_2t_ip_src_shift_rx' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:352]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_shift_rx' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_shift_rx.vhd:36]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter NSHIFT bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_shift_rx.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_shift_rx' (23#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_shift_rx.vhd:36]
	Parameter NDSP bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_shift_rx' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_shift_rx.vhd:23' bound to instance 'u_shift_rxq' of component 'ZynqBF_2t_ip_src_shift_rx' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:361]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_rx_gs_mult' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult.vhd:31' bound to instance 'u_rx_gs_mult' of component 'ZynqBF_2t_ip_src_rx_gs_mult' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:370]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_rx_gs_mult' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult.vhd:50]
	Parameter N bound to: 5 - type: integer 
	Parameter NDSP bound to: 32 - type: integer 
	Parameter NSUM bound to: 4 - type: integer 
	Parameter NDSP bound to: 32 - type: integer 
	Parameter SCNT_END bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_rx_gs_mult_core' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:29' bound to instance 'rx_gs_mult_core_i' of component 'ZynqBF_2t_ip_src_rx_gs_mult_core' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult.vhd:110]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_rx_gs_mult_core' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:48]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter SCNT_END bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element sum_macc1_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:212]
WARNING: [Synth 8-6014] Unused sequential element sum_macc2_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:213]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_rx_gs_mult_core' (24#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:48]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter SCNT_END bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_rx_gs_mult_core' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:29' bound to instance 'rx_gs_mult_core_i' of component 'ZynqBF_2t_ip_src_rx_gs_mult_core' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult.vhd:110]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter SCNT_END bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_rx_gs_mult_core' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:29' bound to instance 'rx_gs_mult_core_i' of component 'ZynqBF_2t_ip_src_rx_gs_mult_core' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult.vhd:110]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter SCNT_END bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_rx_gs_mult_core' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:29' bound to instance 'rx_gs_mult_core_i' of component 'ZynqBF_2t_ip_src_rx_gs_mult_core' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult.vhd:110]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter SCNT_END bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_rx_gs_mult_core' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:29' bound to instance 'rx_gs_mult_core_i' of component 'ZynqBF_2t_ip_src_rx_gs_mult_core' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_rx_gs_mult' (25#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult.vhd:50]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_running_max' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_running_max.vhd:22' bound to instance 'u_running_max_i' of component 'ZynqBF_2t_ip_src_running_max' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:386]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_running_max' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_running_max.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_running_max' (26#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_running_max.vhd:35]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_running_max' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_running_max.vhd:22' bound to instance 'u_running_max_i' of component 'ZynqBF_2t_ip_src_running_max' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:386]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_running_max' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_running_max.vhd:22' bound to instance 'u_running_max_i' of component 'ZynqBF_2t_ip_src_running_max' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:386]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_running_max' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_running_max.vhd:22' bound to instance 'u_running_max_i' of component 'ZynqBF_2t_ip_src_running_max' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:386]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_running_max' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_running_max.vhd:22' bound to instance 'u_running_max_i' of component 'ZynqBF_2t_ip_src_running_max' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:386]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_ch_est2' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est2.vhd:23' bound to instance 'u_ch_est_i' of component 'ZynqBF_2t_ip_src_ch_est2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:399]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_ch_est2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est2.vhd:43]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_ch_est_mac' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est_mac.vhd:23' bound to instance 'ac_macc_inst' of component 'ZynqBF_2t_ip_src_ch_est_mac' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_ch_est_mac' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est_mac.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_ch_est_mac' (27#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est_mac.vhd:38]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_ch_est_mac' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est_mac.vhd:23' bound to instance 'ad_macc_inst' of component 'ZynqBF_2t_ip_src_ch_est_mac' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est2.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element rxi_d2_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est2.vhd:216]
WARNING: [Synth 8-6014] Unused sequential element rxq_d2_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est2.vhd:218]
WARNING: [Synth 8-6014] Unused sequential element dp_count_dreg_reg[5] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est2.vhd:293]
WARNING: [Synth 8-6014] Unused sequential element dp_count_dreg_reg[4] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est2.vhd:293]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_ch_est2' (28#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est2.vhd:43]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_ch_est2' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est2.vhd:23' bound to instance 'u_ch_est_i' of component 'ZynqBF_2t_ip_src_ch_est2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:399]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_ch_est2' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est2.vhd:23' bound to instance 'u_ch_est_i' of component 'ZynqBF_2t_ip_src_ch_est2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:399]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_ch_est2' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est2.vhd:23' bound to instance 'u_ch_est_i' of component 'ZynqBF_2t_ip_src_ch_est2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:399]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_ch_est2' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est2.vhd:23' bound to instance 'u_ch_est_i' of component 'ZynqBF_2t_ip_src_ch_est2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:399]
WARNING: [Synth 8-2897] clock signal used as data [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:846]
WARNING: [Synth 8-2897] clock signal used as data [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:846]
WARNING: [Synth 8-2897] clock signal used as data [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:846]
WARNING: [Synth 8-2897] clock signal used as data [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:846]
WARNING: [Synth 8-6014] Unused sequential element ptrack_ind_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:565]
WARNING: [Synth 8-6014] Unused sequential element ch_est_en_dreg_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:319]
WARNING: [Synth 8-3848] Net index in module/entity ZynqBF_2t_ip_src_correlators does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:39]
WARNING: [Synth 8-3848] Net step in module/entity ZynqBF_2t_ip_src_correlators does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:40]
WARNING: [Synth 8-3848] Net peak_found in module/entity ZynqBF_2t_ip_src_correlators does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:41]
WARNING: [Synth 8-3848] Net est_val in module/entity ZynqBF_2t_ip_src_correlators does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:42]
WARNING: [Synth 8-3848] Net probe in module/entity ZynqBF_2t_ip_src_correlators does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_correlators' (29#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:52]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_in_fifo' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_in_fifo.vhd:28' bound to instance 'u_in_fifo' of component 'ZynqBF_2t_ip_src_in_fifo' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:492]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_in_fifo' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_in_fifo.vhd:48]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter FIFO_SIZE bound to: 18Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'FIFO_DUALCLOCK_MACRO' declared at '/opt/Xilinx/Vivado/2017.4/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:36' bound to instance 'u_rx_fifo' of component 'FIFO_DUALCLOCK_MACRO' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_in_fifo.vhd:77]
INFO: [Synth 8-638] synthesizing module 'unimacro_FIFO_DUALCLOCK_MACRO' [/opt/Xilinx/Vivado/2017.4/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:70]
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter FIFO_SIZE bound to: 18Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter SIM_MODE bound to: SAFE - type: string 
INFO: [Synth 8-113] binding component instance 'fifo_18_36_inst' to cell 'FIFO18_36' [/opt/Xilinx/Vivado/2017.4/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:666]
INFO: [Synth 8-256] done synthesizing module 'unimacro_FIFO_DUALCLOCK_MACRO' (30#1) [/opt/Xilinx/Vivado/2017.4/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_in_fifo' (31#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_in_fifo.vhd:48]
	Parameter NCHAN bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_sync_csi' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_sync_csi.vhd:29' bound to instance 'u_sync_csi' of component 'ZynqBF_2t_ip_src_sync_csi' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:552]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_sync_csi' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_sync_csi.vhd:54]
	Parameter NCHAN bound to: 5 - type: integer 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000001001 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000000001001 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'FIFO_DUALCLOCK_MACRO' declared at '/opt/Xilinx/Vivado/2017.4/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:36' bound to instance 'u_sync_fifo1' of component 'FIFO_DUALCLOCK_MACRO' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_sync_csi.vhd:90]
INFO: [Synth 8-638] synthesizing module 'unimacro_FIFO_DUALCLOCK_MACRO__parameterized0' [/opt/Xilinx/Vivado/2017.4/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:70]
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000000001001 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000001001 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000001001 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000000001001 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter SIM_MODE bound to: SAFE - type: string 
INFO: [Synth 8-113] binding component instance 'fifo_36_inst' to cell 'FIFO36' [/opt/Xilinx/Vivado/2017.4/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:698]
INFO: [Synth 8-256] done synthesizing module 'unimacro_FIFO_DUALCLOCK_MACRO__parameterized0' (31#1) [/opt/Xilinx/Vivado/2017.4/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:70]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000001001 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000000001001 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'FIFO_DUALCLOCK_MACRO' declared at '/opt/Xilinx/Vivado/2017.4/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:36' bound to instance 'u_sync_fifo2' of component 'FIFO_DUALCLOCK_MACRO' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_sync_csi.vhd:115]
INFO: [Synth 8-226] default block is never used [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_sync_csi.vhd:147]
INFO: [Synth 8-226] default block is never used [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_sync_csi.vhd:216]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_sync_csi' (32#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_sync_csi.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element peak_found_d1_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:581]
WARNING: [Synth 8-6014] Unused sequential element peak_found_d2_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:582]
WARNING: [Synth 8-6014] Unused sequential element peak_found_d3_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:583]
WARNING: [Synth 8-3848] Net probe_xcorr1 in module/entity ZynqBF_2t_ip_src_channel_estimator does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:47]
WARNING: [Synth 8-3848] Net probe_xcorr2 in module/entity ZynqBF_2t_ip_src_channel_estimator does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:48]
WARNING: [Synth 8-3848] Net probe_state in module/entity ZynqBF_2t_ip_src_channel_estimator does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:49]
WARNING: [Synth 8-3848] Net probe_ch1i in module/entity ZynqBF_2t_ip_src_channel_estimator does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:50]
WARNING: [Synth 8-3848] Net probe_ch1q in module/entity ZynqBF_2t_ip_src_channel_estimator does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:51]
WARNING: [Synth 8-3848] Net probe_ch1r in module/entity ZynqBF_2t_ip_src_channel_estimator does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:52]
WARNING: [Synth 8-3848] Net probe in module/entity ZynqBF_2t_ip_src_channel_estimator does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:53]
WARNING: [Synth 8-3848] Net rst_en in module/entity ZynqBF_2t_ip_src_channel_estimator does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:300]
WARNING: [Synth 8-3848] Net est_en in module/entity ZynqBF_2t_ip_src_channel_estimator does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:302]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_channel_estimator' (33#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:58]
WARNING: [Synth 8-3848] Net enb_1_128_1 in module/entity ZynqBF_2t_ip_src_ZynqBF_2tx_fpga does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_ZynqBF_2tx_fpga.vhd:148]
WARNING: [Synth 8-3848] Net enb_1_1_1 in module/entity ZynqBF_2t_ip_src_ZynqBF_2tx_fpga does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_ZynqBF_2tx_fpga.vhd:149]
WARNING: [Synth 8-3848] Net enb_1_128_0 in module/entity ZynqBF_2t_ip_src_ZynqBF_2tx_fpga does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_ZynqBF_2tx_fpga.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_ZynqBF_2tx_fpga' (34#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_ZynqBF_2tx_fpga.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_dut' (35#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_dut.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip' (36#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'system_ZynqBF_2t_ip_0_1' (37#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_ZynqBF_2t_ip_0_1_1/synth/system_ZynqBF_2t_ip_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9361_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/synth/system_axi_ad9361_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_ad9361' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter MODE_1R1T bound to: 0 - type: integer 
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter TDD_DISABLE bound to: 0 - type: integer 
	Parameter PPS_RECEIVER_ENABLE bound to: 0 - type: integer 
	Parameter CMOS_OR_LVDS_N bound to: 0 - type: integer 
	Parameter ADC_INIT_DELAY bound to: 20 - type: integer 
	Parameter ADC_DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter ADC_USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter ADC_DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter ADC_DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter ADC_IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter DAC_INIT_DELAY bound to: 0 - type: integer 
	Parameter DAC_CLK_EDGE_SEL bound to: 0 - type: integer 
	Parameter DAC_IODELAY_ENABLE bound to: 0 - type: integer 
	Parameter DAC_DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter IO_DELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter ADC_USERPORTS_DISABLE_INT bound to: 0 - type: integer 
	Parameter ADC_DATAFORMAT_DISABLE_INT bound to: 0 - type: integer 
	Parameter ADC_DCFILTER_DISABLE_INT bound to: 0 - type: integer 
	Parameter ADC_IQCORRECTION_DISABLE_INT bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE_INT bound to: 0 - type: integer 
	Parameter DAC_USERPORTS_DISABLE_INT bound to: 0 - type: integer 
	Parameter DAC_DELAYCNTRL_DISABLE_INT bound to: 1 - type: integer 
	Parameter DAC_IQCORRECTION_DISABLE_INT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_lvds_if' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/xilinx/axi_ad9361_lvds_if.v:38]
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter DAC_IODELAY_ENABLE bound to: 0 - type: integer 
	Parameter IO_DELAY_GROUP bound to: dev_if_delay_group - type: string 
INFO: [Synth 8-638] synthesizing module 'ad_data_in' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_data_in.v:38]
	Parameter SINGLE_ENDED bound to: 0 - type: integer 
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter IODELAY_ENABLE bound to: 1 - type: integer 
	Parameter IODELAY_CTRL bound to: 0 - type: integer 
	Parameter IODELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter NONE bound to: -1 - type: integer 
	Parameter VIRTEX7 bound to: 0 - type: integer 
	Parameter VIRTEX6 bound to: 1 - type: integer 
	Parameter ULTRASCALE_PLUS bound to: 2 - type: integer 
	Parameter ULTRASCALE bound to: 3 - type: integer 
	Parameter IODELAY_CTRL_ENABLED bound to: 0 - type: integer 
	Parameter IODELAY_CTRL_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter IODELAY_DEVICE_TYPE bound to: 0 - type: integer 
	Parameter IODELAY_SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (38#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21517]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (39#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21517]
INFO: [Synth 8-638] synthesizing module 'IDDR' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDDR' (40#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21382]
INFO: [Synth 8-256] done synthesizing module 'ad_data_in' (41#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_data_in.v:38]
INFO: [Synth 8-638] synthesizing module 'ad_data_out' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_data_out.v:38]
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter SINGLE_ENDED bound to: 0 - type: integer 
	Parameter IODELAY_ENABLE bound to: 0 - type: integer 
	Parameter IODELAY_CTRL bound to: 0 - type: integer 
	Parameter IODELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter NONE bound to: -1 - type: integer 
	Parameter VIRTEX7 bound to: 0 - type: integer 
	Parameter VIRTEX6 bound to: 1 - type: integer 
	Parameter ULTRASCALE_PLUS bound to: 2 - type: integer 
	Parameter ULTRASCALE bound to: 3 - type: integer 
	Parameter IODELAY_CTRL_ENABLED bound to: 0 - type: integer 
	Parameter IODELAY_CTRL_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter IODELAY_DEVICE_TYPE bound to: -1 - type: integer 
	Parameter IODELAY_SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-638] synthesizing module 'ODDR' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (42#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (43#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
INFO: [Synth 8-256] done synthesizing module 'ad_data_out' (44#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_data_out.v:38]
INFO: [Synth 8-638] synthesizing module 'ad_data_in__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_data_in.v:38]
	Parameter SINGLE_ENDED bound to: 0 - type: integer 
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter IODELAY_ENABLE bound to: 1 - type: integer 
	Parameter IODELAY_CTRL bound to: 1 - type: integer 
	Parameter IODELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter NONE bound to: -1 - type: integer 
	Parameter VIRTEX7 bound to: 0 - type: integer 
	Parameter VIRTEX6 bound to: 1 - type: integer 
	Parameter ULTRASCALE_PLUS bound to: 2 - type: integer 
	Parameter ULTRASCALE bound to: 3 - type: integer 
	Parameter IODELAY_CTRL_ENABLED bound to: 1 - type: integer 
	Parameter IODELAY_CTRL_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter IODELAY_DEVICE_TYPE bound to: 0 - type: integer 
	Parameter IODELAY_SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21504]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (45#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21504]
INFO: [Synth 8-256] done synthesizing module 'ad_data_in__parameterized0' (45#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_data_in.v:38]
INFO: [Synth 8-638] synthesizing module 'ad_data_out__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_data_out.v:38]
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter SINGLE_ENDED bound to: 1 - type: integer 
	Parameter IODELAY_ENABLE bound to: 0 - type: integer 
	Parameter IODELAY_CTRL bound to: 0 - type: integer 
	Parameter IODELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter NONE bound to: -1 - type: integer 
	Parameter VIRTEX7 bound to: 0 - type: integer 
	Parameter VIRTEX6 bound to: 1 - type: integer 
	Parameter ULTRASCALE_PLUS bound to: 2 - type: integer 
	Parameter ULTRASCALE bound to: 3 - type: integer 
	Parameter IODELAY_CTRL_ENABLED bound to: 0 - type: integer 
	Parameter IODELAY_CTRL_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter IODELAY_DEVICE_TYPE bound to: -1 - type: integer 
	Parameter IODELAY_SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-638] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27270]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (46#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27270]
INFO: [Synth 8-256] done synthesizing module 'ad_data_out__parameterized0' (46#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_data_out.v:38]
INFO: [Synth 8-638] synthesizing module 'ad_data_clk' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_data_clk.v:38]
	Parameter SINGLE_ENDED bound to: 0 - type: integer 
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter VIRTEX7 bound to: 0 - type: integer 
	Parameter VIRTEX6 bound to: 1 - type: integer 
	Parameter ULTRASCALE_PLUS bound to: 2 - type: integer 
	Parameter ULTRASCALE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19906]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (47#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19906]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (48#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'ad_data_clk' (49#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_data_clk.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_lvds_if' (50#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/xilinx/axi_ad9361_lvds_if.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_tdd_if' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_tdd_if.v:38]
	Parameter LEVEL_OR_PULSE_N bound to: 1 - type: integer 
	Parameter PULSE_MODE bound to: 0 - type: integer 
	Parameter LEVEL_MODE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_tdd_if' (51#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_tdd_if.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_tdd' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_tdd.v:38]
INFO: [Synth 8-638] synthesizing module 'up_tdd_cntrl' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_tdd_cntrl.v:37]
	Parameter ID bound to: 0 - type: integer 
	Parameter PCORE_VERSION bound to: 65633 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl' (52#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 624 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl__parameterized0' (52#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-638] synthesizing module 'up_xfer_status' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_status' (53#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status.v:38]
INFO: [Synth 8-256] done synthesizing module 'up_tdd_cntrl' (54#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_tdd_cntrl.v:37]
INFO: [Synth 8-638] synthesizing module 'ad_tdd_control' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_tdd_control.v:38]
	Parameter TX_DATA_PATH_DELAY bound to: 0 - type: integer 
	Parameter CONTROL_PATH_DELAY bound to: 0 - type: integer 
	Parameter ON bound to: 1 - type: integer 
	Parameter OFF bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_addsub' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_addsub.v:42]
	Parameter A_DATA_WIDTH bound to: 24 - type: integer 
	Parameter B_DATA_VALUE bound to: 0 - type: integer 
	Parameter ADD_OR_SUB_N bound to: 0 - type: integer 
	Parameter ADDER bound to: 1 - type: integer 
	Parameter SUBSTRACTER bound to: 0 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'out_d2_reg' and it is trimmed from '25' to '24' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_addsub.v:98]
INFO: [Synth 8-256] done synthesizing module 'ad_addsub' (55#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_addsub.v:42]
INFO: [Synth 8-256] done synthesizing module 'ad_tdd_control' (56#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_tdd_control.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_tdd' (57#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_tdd.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_rx' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_rx.v:39]
	Parameter ID bound to: 0 - type: integer 
	Parameter MODE_1R1T bound to: 0 - type: integer 
	Parameter CMOS_OR_LVDS_N bound to: 0 - type: integer 
	Parameter PPS_RECEIVER_ENABLE bound to: 0 - type: integer 
	Parameter INIT_DELAY bound to: 20 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_rx_channel' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_rx_pnmon' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_rx_pnmon.v:39]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 0 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_pnmon' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_pnmon.v:39]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_pnmon' (58#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_pnmon.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_rx_pnmon' (59#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-638] synthesizing module 'ad_datafmt' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_datafmt.v:39]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_datafmt' (60#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_datafmt.v:39]
INFO: [Synth 8-638] synthesizing module 'ad_dcfilter' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dcfilter.v:39]
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DSP48E1' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3428]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: TRUE - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-256] done synthesizing module 'DSP48E1' (61#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3428]
INFO: [Synth 8-256] done synthesizing module 'ad_dcfilter' (62#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dcfilter.v:39]
INFO: [Synth 8-638] synthesizing module 'ad_iqcor' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_iqcor.v:41]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter SCALE_ONLY bound to: 0 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_mul' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:38]
	Parameter DELAY_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MULT_MACRO' [/opt/Xilinx/Vivado/2017.4/data/verilog/src/unimacro/MULT_MACRO.v:24]
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 17 - type: integer 
	Parameter WIDTH_B bound to: 17 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter AREG_IN bound to: 1 - type: integer 
	Parameter BREG_IN bound to: 1 - type: integer 
	Parameter MREG_IN bound to: 1 - type: integer 
	Parameter PREG_IN bound to: 1 - type: integer 
	Parameter A1REG_IN bound to: 1 - type: integer 
	Parameter A0REG_IN bound to: 0 - type: integer 
	Parameter B1REG_IN bound to: 1 - type: integer 
	Parameter B0REG_IN bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DSP48E' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3311]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: FALSE - type: string 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-256] done synthesizing module 'DSP48E' (63#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3311]
INFO: [Synth 8-256] done synthesizing module 'MULT_MACRO' (64#1) [/opt/Xilinx/Vivado/2017.4/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-256] done synthesizing module 'ad_mul' (65#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:38]
INFO: [Synth 8-638] synthesizing module 'ad_mul__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:38]
	Parameter DELAY_DATA_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mul__parameterized0' (65#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'p1_data_p_reg' and it is trimmed from '34' to '30' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_iqcor.v:164]
INFO: [Synth 8-256] done synthesizing module 'ad_iqcor' (66#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_iqcor.v:41]
INFO: [Synth 8-638] synthesizing module 'up_adc_channel' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 78 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl__parameterized1' (66#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-638] synthesizing module 'up_xfer_status__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_status__parameterized0' (66#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status.v:38]
INFO: [Synth 8-256] done synthesizing module 'up_adc_channel' (67#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_adc_channel.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_rx_channel' (68#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_rx_channel__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_rx_pnmon__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_rx_pnmon.v:39]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter PRBS_SEL bound to: 1 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_rx_pnmon__parameterized0' (68#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-638] synthesizing module 'ad_iqcor__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_iqcor.v:41]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter SCALE_ONLY bound to: 0 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'p1_data_p_reg' and it is trimmed from '34' to '30' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_iqcor.v:164]
INFO: [Synth 8-256] done synthesizing module 'ad_iqcor__parameterized0' (68#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_iqcor.v:41]
INFO: [Synth 8-638] synthesizing module 'up_adc_channel__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_adc_channel__parameterized0' (68#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_adc_channel.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_rx_channel__parameterized0' (68#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_rx_channel__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_rx_pnmon__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_rx_pnmon.v:39]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 2 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_rx_pnmon__parameterized1' (68#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-638] synthesizing module 'up_adc_channel__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_adc_channel__parameterized1' (68#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_adc_channel.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_rx_channel__parameterized1' (68#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_rx_channel__parameterized2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_rx_pnmon__parameterized2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_rx_pnmon.v:39]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter PRBS_SEL bound to: 3 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_rx_pnmon__parameterized2' (68#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-638] synthesizing module 'up_adc_channel__parameterized2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_adc_channel__parameterized2' (68#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_adc_channel.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_rx_channel__parameterized2' (68#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-638] synthesizing module 'up_adc_common' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_adc_common.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter CONFIG bound to: 0 - type: integer 
	Parameter COMMON_ID bound to: 6'b000000 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter GPIO_DISABLE bound to: 0 - type: integer 
	Parameter START_CODE_DISABLE bound to: 0 - type: integer 
	Parameter VERSION bound to: 655458 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_rst' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_rst.v:38]
INFO: [Synth 8-256] done synthesizing module 'ad_rst' (69#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_rst.v:38]
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl__parameterized2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl__parameterized2' (69#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-638] synthesizing module 'up_xfer_status__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_status__parameterized1' (69#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status.v:38]
INFO: [Synth 8-638] synthesizing module 'up_clock_mon' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_clock_mon.v:38]
	Parameter TOTAL_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_clock_mon' (70#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_clock_mon.v:38]
INFO: [Synth 8-256] done synthesizing module 'up_adc_common' (71#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_adc_common.v:38]
INFO: [Synth 8-638] synthesizing module 'up_delay_cntrl' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_delay_cntrl.v:38]
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter INIT_DELAY bound to: 20 - type: integer 
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter BASE_ADDRESS bound to: 6'b000010 
INFO: [Synth 8-256] done synthesizing module 'up_delay_cntrl' (72#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_delay_cntrl.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_rx' (73#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_rx.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_tx' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_tx.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter MODE_1R1T bound to: 0 - type: integer 
	Parameter CLK_EDGE_SEL bound to: 0 - type: integer 
	Parameter CMOS_OR_LVDS_N bound to: 0 - type: integer 
	Parameter PPS_RECEIVER_ENABLE bound to: 0 - type: integer 
	Parameter INIT_DELAY bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DELAYCNTRL_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter CONFIG bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_tx_channel' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_tx_channel.v:38]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 0 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_dds' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds.v:38]
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_dds_1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_1.v:38]
INFO: [Synth 8-638] synthesizing module 'ad_dds_sine' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_sine.v:40]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_mul__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:38]
	Parameter DELAY_DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mul__parameterized1' (73#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:38]
INFO: [Synth 8-638] synthesizing module 'ad_mul__parameterized2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:38]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mul__parameterized2' (73#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 's7_data_reg' and it is trimmed from '34' to '31' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_sine.v:189]
WARNING: [Synth 8-3936] Found unconnected internal register 's4_data2_p_reg' and it is trimmed from '34' to '32' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_sine.v:144]
WARNING: [Synth 8-3936] Found unconnected internal register 's4_data2_n_reg' and it is trimmed from '34' to '32' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_sine.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 's3_data_reg' and it is trimmed from '19' to '17' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_sine.v:127]
WARNING: [Synth 8-3936] Found unconnected internal register 's2_data_0_reg' and it is trimmed from '19' to '17' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_sine.v:119]
WARNING: [Synth 8-3936] Found unconnected internal register 's1_data_p_reg' and it is trimmed from '34' to '32' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_sine.v:110]
WARNING: [Synth 8-3936] Found unconnected internal register 's1_data_n_reg' and it is trimmed from '34' to '32' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_sine.v:111]
WARNING: [Synth 8-3936] Found unconnected internal register 's2_data_1_reg' and it is trimmed from '19' to '17' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_sine.v:120]
INFO: [Synth 8-256] done synthesizing module 'ad_dds_sine' (74#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_sine.v:40]
INFO: [Synth 8-256] done synthesizing module 'ad_dds_1' (75#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_1.v:38]
INFO: [Synth 8-256] done synthesizing module 'ad_dds' (76#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds.v:38]
INFO: [Synth 8-638] synthesizing module 'up_dac_channel' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl__parameterized3' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 167 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl__parameterized3' (76#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-256] done synthesizing module 'up_dac_channel' (77#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_dac_channel.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_tx_channel' (78#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_tx_channel__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_tx_channel.v:38]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 1 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_dac_channel__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_dac_channel__parameterized0' (78#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_dac_channel.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_tx_channel__parameterized0' (78#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_tx_channel__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_tx_channel.v:38]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 2 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_dac_channel__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_dac_channel__parameterized1' (78#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_dac_channel.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_tx_channel__parameterized1' (78#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_tx_channel__parameterized2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_tx_channel.v:38]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 3 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_dac_channel__parameterized2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_dac_channel__parameterized2' (78#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_dac_channel.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_tx_channel__parameterized2' (78#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-638] synthesizing module 'up_dac_common' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_dac_common.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter CONFIG bound to: 32 - type: integer 
	Parameter CLK_EDGE_SEL bound to: 0 - type: integer 
	Parameter COMMON_ID bound to: 6'b010000 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter GPIO_DISABLE bound to: 0 - type: integer 
	Parameter VERSION bound to: 589922 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl__parameterized4' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl__parameterized4' (78#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-256] done synthesizing module 'up_dac_common' (79#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_dac_common.v:38]
INFO: [Synth 8-638] synthesizing module 'up_delay_cntrl__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_delay_cntrl.v:38]
	Parameter DISABLE bound to: 1 - type: integer 
	Parameter INIT_DELAY bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter BASE_ADDRESS bound to: 6'b010010 
INFO: [Synth 8-256] done synthesizing module 'up_delay_cntrl__parameterized0' (79#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_delay_cntrl.v:38]
INFO: [Synth 8-4471] merging register 'dac_valid_q0_int_reg' into 'dac_valid_i0_int_reg' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_tx.v:180]
WARNING: [Synth 8-6014] Unused sequential element dac_valid_q0_int_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_tx.v:180]
INFO: [Synth 8-4471] merging register 'dac_valid_q1_int_reg' into 'dac_valid_i1_int_reg' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_tx.v:182]
WARNING: [Synth 8-6014] Unused sequential element dac_valid_q1_int_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_tx.v:182]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_tx' (80#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361_tx.v:38]
INFO: [Synth 8-638] synthesizing module 'up_axi' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_axi.v:38]
	Parameter ADDRESS_WIDTH bound to: 14 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_axi' (81#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_axi.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361' (82#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.v:38]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9361_0' (83#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/synth/system_axi_ad9361_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9361' of module 'system_axi_ad9361_0' requires 81 connections, but only 77 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:4454]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9361_adc_dma_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_dmac' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/axi_dmac.v:36]
	Parameter ID bound to: 0 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b1 
	Parameter CYCLIC bound to: 1'b0 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 1 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 1 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4 - type: integer 
	Parameter AXI_ID_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_ID_WIDTH_DEST bound to: 4 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter PCORE_VERSION bound to: 262242 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DBG_ID_PADDING bound to: 5 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_DEST bound to: 16 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_DEST bound to: 128 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_SRC bound to: 1024 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_SRC bound to: 8192 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT bound to: 128 - type: integer 
	Parameter REAL_MAX_BYTES_PER_BURST bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_axi__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_axi.v:38]
	Parameter ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_axi__parameterized0' (83#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/up_axi.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/axi_dmac.v:450]
INFO: [Synth 8-638] synthesizing module 'dmac_request_arb' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/request_arb.v:36]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 27 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 27 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmac_dest_mm_axi' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/dest_axi_mm.v:36]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'splitter' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/splitter.v:37]
	Parameter NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'splitter' (84#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/splitter.v:37]
INFO: [Synth 8-638] synthesizing module 'dmac_address_generator' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/address_generator.v:36]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter LENGTH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BEATS_PER_BURST bound to: 5'b10000 
	Parameter MAX_LENGTH bound to: 4'b1111 
INFO: [Synth 8-256] done synthesizing module 'dmac_address_generator' (85#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/address_generator.v:36]
INFO: [Synth 8-638] synthesizing module 'dmac_data_mover' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/data_mover.v:36]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DISABLE_WAIT_FOR_ID bound to: 1 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter LAST bound to: 0 - type: integer 
	Parameter BEAT_COUNTER_MAX bound to: 4'b1111 
INFO: [Synth 8-256] done synthesizing module 'dmac_data_mover' (86#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/data_mover.v:36]
INFO: [Synth 8-638] synthesizing module 'dmac_response_handler' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/response_handler.v:36]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'dmac_response_handler' (87#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/response_handler.v:36]
INFO: [Synth 8-256] done synthesizing module 'dmac_dest_mm_axi' (88#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/dest_axi_mm.v:36]
INFO: [Synth 8-638] synthesizing module 'dmac_src_fifo_inf' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/src_fifo_inf.v:36]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmac_data_mover__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/data_mover.v:36]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DISABLE_WAIT_FOR_ID bound to: 0 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter LAST bound to: 0 - type: integer 
	Parameter BEAT_COUNTER_MAX bound to: 4'b1111 
INFO: [Synth 8-256] done synthesizing module 'dmac_data_mover__parameterized0' (88#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/data_mover.v:36]
INFO: [Synth 8-256] done synthesizing module 'dmac_src_fifo_inf' (89#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/src_fifo_inf.v:36]
INFO: [Synth 8-638] synthesizing module 'sync_bits' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
	Parameter NUM_OF_BITS bound to: 3 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits' (90#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
	Parameter NUM_OF_BITS bound to: 3 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized0' (90#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice' (91#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
INFO: [Synth 8-638] synthesizing module 'util_axis_resize' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3d7b/util_axis_resize.v:36]
	Parameter MASTER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter SLAVE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BIG_ENDIAN bound to: 0 - type: integer 
	Parameter RATIO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_axis_resize' (92#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3d7b/util_axis_resize.v:36]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 6 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_address_gray_pipelined' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/0d03/address_gray_pipelined.v:36]
	Parameter ADDRESS_WIDTH bound to: 6 - type: integer 
	Parameter MAX_ROOM bound to: 7'b1000000 
INFO: [Synth 8-638] synthesizing module 'sync_gray' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/fb52/sync_gray.v:42]
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_gray' (93#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/fb52/sync_gray.v:42]
INFO: [Synth 8-256] done synthesizing module 'fifo_address_gray_pipelined' (94#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/0d03/address_gray_pipelined.v:36]
INFO: [Synth 8-638] synthesizing module 'ad_mem' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6dc6/util_wfifo.srcs/sources_1/imports/common/ad_mem.v:38]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6dc6/util_wfifo.srcs/sources_1/imports/common/ad_mem.v:54]
INFO: [Synth 8-256] done synthesizing module 'ad_mem' (95#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6dc6/util_wfifo.srcs/sources_1/imports/common/ad_mem.v:38]
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo' (96#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice__parameterized0' (96#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
INFO: [Synth 8-638] synthesizing module 'splitter__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/splitter.v:37]
	Parameter NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'splitter__parameterized0' (96#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/splitter.v:37]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized1' (96#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized0' (96#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized2' (96#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized1' (96#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized2' (96#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
INFO: [Synth 8-638] synthesizing module 'dmac_request_generator' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/request_generator.v:36]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmac_request_generator' (97#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/request_generator.v:36]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized3' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
	Parameter NUM_OF_BITS bound to: 2 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized3' (97#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized4' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
	Parameter NUM_OF_BITS bound to: 2 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized4' (97#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
INFO: [Synth 8-256] done synthesizing module 'dmac_request_arb' (98#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/request_arb.v:36]
INFO: [Synth 8-256] done synthesizing module 'axi_dmac' (99#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/axi_dmac.v:36]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9361_adc_dma_0' (100#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9361_adc_dma' of module 'system_axi_ad9361_adc_dma_0' requires 46 connections, but only 45 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:4532]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9361_dac_dma_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/synth/system_axi_ad9361_dac_dma_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_dmac__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/axi_dmac.v:36]
	Parameter ID bound to: 0 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b1 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter CYCLIC bound to: 1'b1 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 1 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 1 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 2 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4 - type: integer 
	Parameter AXI_ID_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_ID_WIDTH_DEST bound to: 4 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter PCORE_VERSION bound to: 262242 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DBG_ID_PADDING bound to: 5 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_DEST bound to: 1024 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_DEST bound to: 8192 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_SRC bound to: 16 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_SRC bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT bound to: 128 - type: integer 
	Parameter REAL_MAX_BYTES_PER_BURST bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/axi_dmac.v:450]
INFO: [Synth 8-638] synthesizing module 'dmac_request_arb__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/request_arb.v:36]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 2 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b1 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 27 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 27 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmac_dest_fifo_inf' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/dest_fifo_inf.v:36]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmac_response_generator' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/response_generator.v:36]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'dmac_response_generator' (101#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/response_generator.v:36]
INFO: [Synth 8-256] done synthesizing module 'dmac_dest_fifo_inf' (102#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/dest_fifo_inf.v:36]
INFO: [Synth 8-638] synthesizing module 'dmac_src_mm_axi' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/src_axi_mm.v:36]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmac_src_mm_axi' (103#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/src_axi_mm.v:36]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b1 
	Parameter BACKWARD_REGISTERED bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice__parameterized1' (103#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice__parameterized2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b1 
	Parameter BACKWARD_REGISTERED bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice__parameterized2' (103#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized3' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized3' (103#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized4' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized4' (103#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized5' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized5' (103#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
INFO: [Synth 8-256] done synthesizing module 'dmac_request_arb__parameterized0' (103#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/request_arb.v:36]
INFO: [Synth 8-256] done synthesizing module 'axi_dmac__parameterized0' (103#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/225a/axi_dmac.v:36]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9361_dac_dma_0' (104#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/synth/system_axi_ad9361_dac_dma_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9361_dac_dma' of module 'system_axi_ad9361_dac_dma_0' requires 42 connections, but only 40 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:4578]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9361_dac_fifo_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/synth/system_axi_ad9361_dac_fifo_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_rfifo' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/a1d7/util_rfifo.v:38]
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter DIN_DATA_WIDTH bound to: 16 - type: integer 
	Parameter DOUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter DIN_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter M_MEM_RATIO bound to: 1 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter T_DIN_DATA_WIDTH bound to: 128 - type: integer 
	Parameter T_DOUT_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_mem__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6dc6/util_wfifo.srcs/sources_1/imports/common/ad_mem.v:38]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mem__parameterized0' (104#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6dc6/util_wfifo.srcs/sources_1/imports/common/ad_mem.v:38]
INFO: [Synth 8-256] done synthesizing module 'util_rfifo' (105#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/a1d7/util_rfifo.v:38]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9361_dac_fifo_0' (106#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/synth/system_axi_ad9361_dac_fifo_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9361_dac_fifo' of module 'system_axi_ad9361_dac_fifo_0' requires 38 connections, but only 34 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:4619]
INFO: [Synth 8-638] synthesizing module 'system_axi_cpu_interconnect_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:5362]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_I5GH1N' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_aw_channel' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_cmd_translator' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_incr_cmd' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_incr_cmd' (107#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wrap_cmd' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wrap_cmd' (108#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_cmd_translator' (109#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm' (110#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_aw_channel' (111#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_b_channel' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo' (112#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0' (112#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_b_channel' (113#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_ar_channel' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm' (114#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_ar_channel' (115#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_r_channel' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1' (115#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2' (115#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_r_channel' (116#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' (117#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' (117#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' (117#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' (117#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (118#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (119#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' (120#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' (120#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' (120#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' (120#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized6' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized6' (120#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (120#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (120#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' (120#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s' (121#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter' (122#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_0' (123#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_0' requires 60 connections, but only 58 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:251]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_I5GH1N' (124#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UBGIXM' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:312]
INFO: [Synth 8-638] synthesizing module 'system_auto_cc_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_cc_0/synth/system_auto_cc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_14_axi_clock_converter' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/445f/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ROUNDING_OFFSET bound to: 0 - type: integer 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 16 - type: integer 
	Parameter C_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 18 - type: integer 
	Parameter C_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 21 - type: integer 
	Parameter C_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 29 - type: integer 
	Parameter C_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AWID_RIGHT bound to: 45 - type: integer 
	Parameter C_AWID_WIDTH bound to: 12 - type: integer 
	Parameter C_AW_WIDTH bound to: 57 - type: integer 
	Parameter C_FIFO_AW_WIDTH bound to: 57 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 5 - type: integer 
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_WID_RIGHT bound to: 37 - type: integer 
	Parameter C_WID_WIDTH bound to: 0 - type: integer 
	Parameter C_W_WIDTH bound to: 37 - type: integer 
	Parameter C_FIFO_W_WIDTH bound to: 37 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_WIDTH bound to: 12 - type: integer 
	Parameter C_B_WIDTH bound to: 14 - type: integer 
	Parameter C_FIFO_B_WIDTH bound to: 14 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 16 - type: integer 
	Parameter C_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 18 - type: integer 
	Parameter C_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 21 - type: integer 
	Parameter C_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 29 - type: integer 
	Parameter C_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_ARID_RIGHT bound to: 45 - type: integer 
	Parameter C_ARID_WIDTH bound to: 12 - type: integer 
	Parameter C_AR_WIDTH bound to: 57 - type: integer 
	Parameter C_FIFO_AR_WIDTH bound to: 57 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RID_RIGHT bound to: 35 - type: integer 
	Parameter C_RID_WIDTH bound to: 12 - type: integer 
	Parameter C_R_WIDTH bound to: 47 - type: integer 
	Parameter C_FIFO_R_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/445f/hdl/axi_clock_converter_v2_1_vl_rfs.v:686]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/445f/hdl/axi_clock_converter_v2_1_vl_rfs.v:687]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/445f/hdl/axi_clock_converter_v2_1_vl_rfs.v:745]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/445f/hdl/axi_clock_converter_v2_1_vl_rfs.v:746]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1228]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst' (125#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (126#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (131#1) [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_14_axi_clock_converter' (146#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/445f/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
INFO: [Synth 8-256] done synthesizing module 'system_auto_cc_0' (147#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_cc_0/synth/system_auto_cc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_aw_channel__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized0' (147#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized0' (147#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized0' (147#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_aw_channel__parameterized0' (147#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_ar_channel__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_ar_channel__parameterized0' (147#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 57 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 57 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 57 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 57 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized7' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 57 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized7' (147#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 57 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 57 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 57 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 57 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 57 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 57 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (147#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 57 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 57 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 57 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 57 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 57 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 57 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (147#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized1' (147#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized8' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 19 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized8' (147#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (147#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (147#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized2' (147#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s__parameterized0' (147#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0' (147#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_1' (148#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'system_m01_regslice_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_m01_regslice_0/synth/system_m01_regslice_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized3' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 7 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized9' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 19 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized9' (148#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized10' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized10' (148#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized11' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized11' (148#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized12' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized12' (148#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized3' (148#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
INFO: [Synth 8-256] done synthesizing module 'system_m01_regslice_0' (149#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_m01_regslice_0/synth/system_m01_regslice_0.v:58]
WARNING: [Synth 8-350] instance 'm01_regslice' of module 'system_m01_regslice_0' requires 40 connections, but only 38 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:757]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UBGIXM' (150#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:312]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1J5P44O' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:798]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1J5P44O' (151#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:798]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_T17W6X' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:1084]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_T17W6X' (152#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:1084]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_15FU5SC' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:1370]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_15FU5SC' (153#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:1370]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_GFBASD' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:1656]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_pc_2/synth/system_auto_pc_2.v:58]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_2' (154#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_pc_2/synth/system_auto_pc_2.v:58]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_GFBASD' (155#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:1656]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_59JXRJ' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:1966]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_3' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_pc_3/synth/system_auto_pc_3.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_aw_channel__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized1' (155#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized1' (155#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized1' (155#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_aw_channel__parameterized1' (155#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_ar_channel__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_ar_channel__parameterized1' (155#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized4' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 53 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 53 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized13' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 53 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized13' (155#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 53 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 53 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 53 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 53 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' (155#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 53 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 53 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 53 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 20 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 53 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' (155#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized4' (155#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized5' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized14' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 15 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized14' (155#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' (155#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' (155#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized5' (155#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s__parameterized1' (155#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized1' (155#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_3' (156#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_pc_3/synth/system_auto_pc_3.v:58]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_59JXRJ' (157#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:1966]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1GBLMBI' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:2276]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_4' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_pc_4/synth/system_auto_pc_4.v:58]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_4' (158#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_pc_4/synth/system_auto_pc_4.v:58]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1GBLMBI' (159#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:2276]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_E05M9W' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:2586]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_5' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_pc_5/synth/system_auto_pc_5.v:58]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_5' (160#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_pc_5/synth/system_auto_pc_5.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_5' requires 60 connections, but only 58 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:2825]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_E05M9W' (161#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:2586]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_17AVPN9' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:2886]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_6' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_pc_6/synth/system_auto_pc_6.v:58]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_6' (162#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_pc_6/synth/system_auto_pc_6.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_6' requires 60 connections, but only 58 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:3125]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_17AVPN9' (163#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:2886]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_WZLZH6' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:3408]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_7' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_pc_7/synth/system_auto_pc_7.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized2' (163#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_7' (164#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_pc_7/synth/system_auto_pc_7.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_7' requires 79 connections, but only 77 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:3723]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_WZLZH6' (165#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:3408]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 10 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 640'b0000000000000000000000000000000001000011110001010000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000011111000100001000000000000000000000000000000000000000000000000001111100010000000000000000000000000000000000000000000000000000000111100100000010000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 320'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 320'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 320'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 320'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_M_AXI_READ_ISSUING bound to: 320'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 10'b1111111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 10'b1111111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_crossbar' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 10 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 640'b0000000000000000000000000000000001000011110001010000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000011111000100001000000000000000000000000000000000000000000000000001111100010000000000000000000000000000000000000000000000000000000111100100000010000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 640'b0000000000000000000000000000000001000011110001011111111111111111000000000000000000000000000000000100001111000010111111111111111100000000000000000000000000000000011111000100001000001111111111110000000000000000000000000000000001111100010000000000111111111111000000000000000000000000000000000111100100000010111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000001011000000000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 10'b1111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 10'b1111111111 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 320'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 320'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 320'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_M_AXI_READ_ISSUING bound to: 320'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 352'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000010000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_R_ISSUE_WIDTH bound to: 352'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000010000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_W_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter C_R_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 75 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 75 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 11'b11111111111 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 11'b11111111111 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 352'b1111111111111111111111111111111100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 352'b1111111111111111111111111111111100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 352'b0000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 352'b0000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_si_transactor' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 10 - type: integer 
	Parameter C_NUM_M_LOG bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter C_BASE_ID bound to: 12'b000000000000 
	Parameter C_HIGH_ID bound to: 12'b111111111111 
	Parameter C_BASE_ADDR bound to: 640'b0000000000000000000000000000000001000011110001010000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000011111000100001000000000000000000000000000000000000000000000000001111100010000000000000000000000000000000000000000000000000000000111100100000010000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 640'b0000000000000000000000000000000001000011110001011111111111111111000000000000000000000000000000000100001111000010111111111111111100000000000000000000000000000000011111000100001000001111111111110000000000000000000000000000000001111100010000000000111111111111000000000000000000000000000000000111100100000010111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000001011000000000111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 10'b1111111111 
	Parameter C_M_AXI_SECURE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 48 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 4 - type: integer 
	Parameter P_M_AXILITE bound to: 10'b0000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 4 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 12 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4096 - type: integer 
	Parameter P_NUM_THREADS bound to: 8 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 10'b0000000000 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_decoder' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 10 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 640'b0000000000000000000000000000000001000011110001010000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000011111000100001000000000000000000000000000000000000000000000000001111100010000000000000000000000000000000000000000000000000000000111100100000010000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 640'b0000000000000000000000000000000001000011110001011111111111111111000000000000000000000000000000000100001111000010111111111111111100000000000000000000000000000000011111000100001000001111111111110000000000000000000000000000000001111100010000000000111111111111000000000000000000000000000000000111100100000010111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000001011000000000111111111111 
	Parameter C_TARGET_QUAL bound to: 11'b01111111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (166#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (167#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (167#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011110010000001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (167#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011111000100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (167#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011111000100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (167#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (167#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100010100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (167#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_decoder' (168#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (169#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl' (170#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo' (171#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_arbiter_resp' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 11 - type: integer 
	Parameter C_NUM_S_LOG bound to: 4 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_GRANT_HOT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_arbiter_resp' (172#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 11 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MUXF7' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26722]
INFO: [Synth 8-256] done synthesizing module 'MUXF7' (173#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26722]
INFO: [Synth 8-638] synthesizing module 'MUXF8' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26759]
INFO: [Synth 8-256] done synthesizing module 'MUXF8' (174#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26759]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (175#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_si_transactor' (176#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 10 - type: integer 
	Parameter C_NUM_M_LOG bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 12'b000000000000 
	Parameter C_HIGH_ID bound to: 12'b111111111111 
	Parameter C_BASE_ADDR bound to: 640'b0000000000000000000000000000000001000011110001010000000000000000000000000000000000000000000000000100001111000010000000000000000000000000000000000000000000000000011111000100001000000000000000000000000000000000000000000000000001111100010000000000000000000000000000000000000000000000000000000111100100000010000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 640'b0000000000000000000000000000000001000011110001011111111111111111000000000000000000000000000000000100001111000010111111111111111100000000000000000000000000000000011111000100001000001111111111110000000000000000000000000000000001111100010000000000111111111111000000000000000000000000000000000111100100000010111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000001011000000000111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 10'b1111111111 
	Parameter C_M_AXI_SECURE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 16 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 4 - type: integer 
	Parameter P_M_AXILITE bound to: 10'b0000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 4 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 12 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4096 - type: integer 
	Parameter P_NUM_THREADS bound to: 8 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 10'b0000000000 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 11 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (176#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized0' (176#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_splitter' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_splitter' (177#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_wdata_router' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 11 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl__parameterized0' (177#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo' (178#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_wdata_router' (179#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized0' (179#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_wdata_mux' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_wdata_mux' (180#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized6' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized15' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized15' (180#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized16' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized16' (180#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized17' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized17' (180#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized18' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized18' (180#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' (180#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' (180#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized6' (180#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl__parameterized1' (180#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized1' (180#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_wdata_mux__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_wdata_mux__parameterized0' (180#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized2' (180#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_wdata_mux__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_wdata_mux__parameterized1' (180#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_decerr_slave' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3631]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_decerr_slave' (181#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_arbiter' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 11 - type: integer 
	Parameter C_MESG_WIDTH bound to: 75 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_arbiter' (182#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[3].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[4].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[5].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[6].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[7].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[8].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[9].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[10].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_crossbar' (183#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar' (184#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (185#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:60]
INFO: [Synth 8-256] done synthesizing module 'system_axi_cpu_interconnect_0' (186#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:5362]
WARNING: [Synth 8-350] instance 'axi_cpu_interconnect' of module 'system_axi_cpu_interconnect_0' requires 304 connections, but only 220 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:4654]
INFO: [Synth 8-638] synthesizing module 'system_axi_hp1_interconnect_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:7851]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_H1ZQRK' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:3186]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_H1ZQRK' (187#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:3186]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hp1_interconnect_0' (188#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:7851]
INFO: [Synth 8-638] synthesizing module 'system_axi_hp2_interconnect_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:8041]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_SELTG5' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:3311]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_SELTG5' (189#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:3311]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hp2_interconnect_0' (190#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:8041]
INFO: [Synth 8-638] synthesizing module 'system_axi_iic_main_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:91]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'axi_iic' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:6799' bound to instance 'U0' of component 'axi_iic' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:179]
INFO: [Synth 8-638] synthesizing module 'axi_iic' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:6870]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'iic' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:6187]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'axi_ipif_ssp1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:5661]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 7 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized29' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized29' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized30' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized30' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized31' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized31' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized32' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized32' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized33' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized33' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized34' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized34' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized35' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized35' (191#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (192#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (193#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (194#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/8e66/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 256'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (195#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/8e66/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:141]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (196#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'axi_ipif_ssp1' (197#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:5661]
INFO: [Synth 8-638] synthesizing module 'reg_interface' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:1677]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_TX_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
WARNING: [Synth 8-6014] Unused sequential element ro_a_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:2273]
INFO: [Synth 8-256] done synthesizing module 'reg_interface' (198#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-638] synthesizing module 'filter' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:4985]
	Parameter SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter SDA_INERTIAL_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:1307]
	Parameter C_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_DEFAULT bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (199#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'debounce' (200#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:1307]
INFO: [Synth 8-256] done synthesizing module 'filter' (201#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:4985]
INFO: [Synth 8-638] synthesizing module 'iic_control' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:2908]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_18_upcnt_n' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
	Parameter C_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_18_upcnt_n' (202#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
INFO: [Synth 8-638] synthesizing module 'shift8' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:897]
INFO: [Synth 8-256] done synthesizing module 'shift8' (203#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:897]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_18_upcnt_n__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
	Parameter C_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_18_upcnt_n__parameterized0' (203#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
WARNING: [Synth 8-6014] Unused sequential element sda_cout_reg_d1_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:3658]
WARNING: [Synth 8-6014] Unused sequential element gen_stop_and_scl_hi_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:3874]
INFO: [Synth 8-256] done synthesizing module 'iic_control' (204#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:2908]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3951' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:543]
INFO: [Synth 8-638] synthesizing module 'FDR' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3951]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDR' (205#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (206#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-638] synthesizing module 'XORCY' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (207#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (208#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (209#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (210#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
INFO: [Synth 8-638] synthesizing module 'dynamic_master' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:5204]
WARNING: [Synth 8-6014] Unused sequential element dynamic_MSMS_d_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:5265]
INFO: [Synth 8-256] done synthesizing module 'dynamic_master' (211#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:5204]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
	Parameter C_DATA_BITS bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3951' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:543]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO__parameterized0' (211#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
INFO: [Synth 8-256] done synthesizing module 'iic' (212#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:6187]
INFO: [Synth 8-256] done synthesizing module 'axi_iic' (213#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:6870]
INFO: [Synth 8-256] done synthesizing module 'system_axi_iic_main_0' (214#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:91]
WARNING: [Synth 8-350] instance 'axi_iic_main' of module 'system_axi_iic_main_0' requires 27 connections, but only 26 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:4945]
INFO: [Synth 8-638] synthesizing module 'system_bypass_rx_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_bypass_rx_0/synth/system_bypass_rx_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_mw_bypass_user_logic' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b8d4/util_mw_bypass_user_logic.v:28]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_CHAN bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'util_mw_bypass_user_logic_axi_lite' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b8d4/util_mw_bypass_user_logic_axi_lite.v:21]
INFO: [Synth 8-638] synthesizing module 'util_mw_bypass_user_logic_addr_decoder' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b8d4/util_mw_bypass_user_logic_addr_decoder.v:21]
INFO: [Synth 8-256] done synthesizing module 'util_mw_bypass_user_logic_addr_decoder' (215#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b8d4/util_mw_bypass_user_logic_addr_decoder.v:21]
INFO: [Synth 8-638] synthesizing module 'util_mw_bypass_user_logic_axi_lite_module' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b8d4/util_mw_bypass_user_logic_axi_lite_module.v:21]
INFO: [Synth 8-256] done synthesizing module 'util_mw_bypass_user_logic_axi_lite_module' (216#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b8d4/util_mw_bypass_user_logic_axi_lite_module.v:21]
INFO: [Synth 8-256] done synthesizing module 'util_mw_bypass_user_logic_axi_lite' (217#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b8d4/util_mw_bypass_user_logic_axi_lite.v:21]
INFO: [Synth 8-638] synthesizing module 'util_mw_bypass_user_logic_dut' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b8d4/util_mw_bypass_user_logic_dut.v:21]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_CHAN bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'util_mw_bypass_user_logic_src_util_mw_bypass_user_logic' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b8d4/util_mw_bypass_user_logic_src_util_mw_bypass_user_logic.v:51]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_CHAN bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_mw_bypass_user_logic_src_util_mw_bypass_user_logic' (218#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b8d4/util_mw_bypass_user_logic_src_util_mw_bypass_user_logic.v:51]
INFO: [Synth 8-256] done synthesizing module 'util_mw_bypass_user_logic_dut' (219#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b8d4/util_mw_bypass_user_logic_dut.v:21]
INFO: [Synth 8-256] done synthesizing module 'util_mw_bypass_user_logic' (220#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/b8d4/util_mw_bypass_user_logic.v:28]
INFO: [Synth 8-256] done synthesizing module 'system_bypass_rx_0' (221#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_bypass_rx_0/synth/system_bypass_rx_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_bypass_tx_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_bypass_tx_0/synth/system_bypass_tx_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'system_bypass_tx_0' (222#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_bypass_tx_0/synth/system_bypass_tx_0.v:56]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:5050]
INFO: [Synth 8-638] synthesizing module 'system_const_gnd_ad9361_dac_data_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_const_gnd_ad9361_dac_data_0/synth/system_const_gnd_ad9361_dac_data_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (223#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_const_gnd_ad9361_dac_data_0' (224#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_const_gnd_ad9361_dac_data_0/synth/system_const_gnd_ad9361_dac_data_0.v:57]
WARNING: [Synth 8-350] instance 'const_gnd_ad9361_dac_data' of module 'system_const_gnd_ad9361_dac_data_0' requires 1 connections, but only 0 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:5050]
INFO: [Synth 8-638] synthesizing module 'system_const_intr_concat_gnd_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_const_intr_concat_gnd_0/synth/system_const_intr_concat_gnd_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant__parameterized0' (224#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_const_intr_concat_gnd_0' (225#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_const_intr_concat_gnd_0/synth/system_const_intr_concat_gnd_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_dac_latch_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_dac_latch_0/synth/system_dac_latch_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_mw_dac_reg' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/eae5/util_mw_dac_reg.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_CHAN bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_mw_dac_reg' (226#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/eae5/util_mw_dac_reg.v:11]
INFO: [Synth 8-256] done synthesizing module 'system_dac_latch_0' (227#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_dac_latch_0/synth/system_dac_latch_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_gpio_mux_0_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_gpio_mux_0_0/synth/system_gpio_mux_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_mw_gpio_mux' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux.v:10]
	Parameter GPIO_IO_WIDTH bound to: 64 - type: integer 
	Parameter NUM_PORTS bound to: 5 - type: integer 
	Parameter PORT_0_WIDTH bound to: 1 - type: integer 
	Parameter PORT_0_OFFSET bound to: 47 - type: integer 
	Parameter PORT_0_TYPE bound to: 4 - type: integer 
	Parameter PORT_1_WIDTH bound to: 1 - type: integer 
	Parameter PORT_1_OFFSET bound to: 48 - type: integer 
	Parameter PORT_1_TYPE bound to: 4 - type: integer 
	Parameter PORT_2_WIDTH bound to: 1 - type: integer 
	Parameter PORT_2_OFFSET bound to: 44 - type: integer 
	Parameter PORT_2_TYPE bound to: 4 - type: integer 
	Parameter PORT_3_WIDTH bound to: 8 - type: integer 
	Parameter PORT_3_OFFSET bound to: 32 - type: integer 
	Parameter PORT_3_TYPE bound to: 4 - type: integer 
	Parameter PORT_4_WIDTH bound to: 4 - type: integer 
	Parameter PORT_4_OFFSET bound to: 40 - type: integer 
	Parameter PORT_4_TYPE bound to: 4 - type: integer 
	Parameter PORT_5_WIDTH bound to: 32 - type: integer 
	Parameter PORT_5_OFFSET bound to: 0 - type: integer 
	Parameter PORT_5_TYPE bound to: 0 - type: integer 
	Parameter PORT_6_WIDTH bound to: 32 - type: integer 
	Parameter PORT_6_OFFSET bound to: 0 - type: integer 
	Parameter PORT_6_TYPE bound to: 0 - type: integer 
	Parameter PORT_7_WIDTH bound to: 32 - type: integer 
	Parameter PORT_7_OFFSET bound to: 0 - type: integer 
	Parameter PORT_7_TYPE bound to: 0 - type: integer 
	Parameter PORT_WIDTH bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000 
	Parameter PORT_OFFSET bound to: 256'b0000000000000000000000000010111100000000000000000000000000110000000000000000000000000000001011000000000000000000000000000010000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PORT_TYPE bound to: 256'b0000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'util_mw_gpio_mux_core' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux_core.v:16]
	Parameter GPIO_A_WIDTH bound to: 64 - type: integer 
	Parameter GPIO_B_WIDTH bound to: 1 - type: integer 
	Parameter GPIO_B_OFFSET bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_mw_gpio_mux_core' (228#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux_core.v:16]
WARNING: [Synth 8-689] width (64) of port connection 'gpio_o_B' does not match port width (1) of module 'util_mw_gpio_mux_core' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux.v:268]
WARNING: [Synth 8-689] width (64) of port connection 'gpio_i_B' does not match port width (1) of module 'util_mw_gpio_mux_core' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux.v:269]
WARNING: [Synth 8-689] width (64) of port connection 'gpio_t_B' does not match port width (1) of module 'util_mw_gpio_mux_core' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux.v:270]
WARNING: [Synth 8-689] width (64) of port connection 'mux_sel' does not match port width (1) of module 'util_mw_gpio_mux_core' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux.v:272]
INFO: [Synth 8-638] synthesizing module 'util_mw_gpio_mux_core__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux_core.v:16]
	Parameter GPIO_A_WIDTH bound to: 64 - type: integer 
	Parameter GPIO_B_WIDTH bound to: 1 - type: integer 
	Parameter GPIO_B_OFFSET bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_mw_gpio_mux_core__parameterized0' (228#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux_core.v:16]
WARNING: [Synth 8-689] width (64) of port connection 'gpio_o_B' does not match port width (1) of module 'util_mw_gpio_mux_core__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux.v:268]
WARNING: [Synth 8-689] width (64) of port connection 'gpio_i_B' does not match port width (1) of module 'util_mw_gpio_mux_core__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux.v:269]
WARNING: [Synth 8-689] width (64) of port connection 'gpio_t_B' does not match port width (1) of module 'util_mw_gpio_mux_core__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux.v:270]
WARNING: [Synth 8-689] width (64) of port connection 'mux_sel' does not match port width (1) of module 'util_mw_gpio_mux_core__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux.v:272]
INFO: [Synth 8-638] synthesizing module 'util_mw_gpio_mux_core__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux_core.v:16]
	Parameter GPIO_A_WIDTH bound to: 64 - type: integer 
	Parameter GPIO_B_WIDTH bound to: 1 - type: integer 
	Parameter GPIO_B_OFFSET bound to: 44 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_mw_gpio_mux_core__parameterized1' (228#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux_core.v:16]
WARNING: [Synth 8-689] width (64) of port connection 'gpio_o_B' does not match port width (1) of module 'util_mw_gpio_mux_core__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux.v:268]
WARNING: [Synth 8-689] width (64) of port connection 'gpio_i_B' does not match port width (1) of module 'util_mw_gpio_mux_core__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux.v:269]
WARNING: [Synth 8-689] width (64) of port connection 'gpio_t_B' does not match port width (1) of module 'util_mw_gpio_mux_core__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux.v:270]
WARNING: [Synth 8-689] width (64) of port connection 'mux_sel' does not match port width (1) of module 'util_mw_gpio_mux_core__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux.v:272]
INFO: [Synth 8-638] synthesizing module 'util_mw_gpio_mux_core__parameterized2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux_core.v:16]
	Parameter GPIO_A_WIDTH bound to: 64 - type: integer 
	Parameter GPIO_B_WIDTH bound to: 8 - type: integer 
	Parameter GPIO_B_OFFSET bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_mw_gpio_mux_core__parameterized2' (228#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux_core.v:16]
WARNING: [Synth 8-689] width (64) of port connection 'gpio_o_B' does not match port width (8) of module 'util_mw_gpio_mux_core__parameterized2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux.v:268]
WARNING: [Synth 8-689] width (64) of port connection 'gpio_i_B' does not match port width (8) of module 'util_mw_gpio_mux_core__parameterized2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux.v:269]
WARNING: [Synth 8-689] width (64) of port connection 'gpio_t_B' does not match port width (8) of module 'util_mw_gpio_mux_core__parameterized2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux.v:270]
WARNING: [Synth 8-689] width (64) of port connection 'mux_sel' does not match port width (8) of module 'util_mw_gpio_mux_core__parameterized2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux.v:272]
INFO: [Synth 8-638] synthesizing module 'util_mw_gpio_mux_core__parameterized3' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux_core.v:16]
	Parameter GPIO_A_WIDTH bound to: 64 - type: integer 
	Parameter GPIO_B_WIDTH bound to: 4 - type: integer 
	Parameter GPIO_B_OFFSET bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_mw_gpio_mux_core__parameterized3' (228#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux_core.v:16]
WARNING: [Synth 8-689] width (64) of port connection 'gpio_o_B' does not match port width (4) of module 'util_mw_gpio_mux_core__parameterized3' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux.v:268]
WARNING: [Synth 8-689] width (64) of port connection 'gpio_i_B' does not match port width (4) of module 'util_mw_gpio_mux_core__parameterized3' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux.v:269]
WARNING: [Synth 8-689] width (64) of port connection 'gpio_t_B' does not match port width (4) of module 'util_mw_gpio_mux_core__parameterized3' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux.v:270]
WARNING: [Synth 8-689] width (64) of port connection 'mux_sel' does not match port width (4) of module 'util_mw_gpio_mux_core__parameterized3' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux.v:272]
WARNING: [Synth 8-3848] Net port_i[5] in module/entity util_mw_gpio_mux does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux.v:151]
WARNING: [Synth 8-3848] Net port_i[6] in module/entity util_mw_gpio_mux does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux.v:151]
WARNING: [Synth 8-3848] Net port_i[7] in module/entity util_mw_gpio_mux does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux.v:151]
INFO: [Synth 8-256] done synthesizing module 'util_mw_gpio_mux' (229#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c241/util_mw_gpio_mux.v:10]
INFO: [Synth 8-256] done synthesizing module 'system_gpio_mux_0_0' (230#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_gpio_mux_0_0/synth/system_gpio_mux_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_led_driver_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_led_driver_0/synth/system_led_driver_0.vhd:65]
	Parameter cntwidth bound to: 32 - type: integer 
	Parameter cnt_significant_bit bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'led_driver' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/418b/led_driver.vhd:13' bound to instance 'U0' of component 'led_driver' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_led_driver_0/synth/system_led_driver_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'led_driver' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/418b/led_driver.vhd:29]
	Parameter cntwidth bound to: 32 - type: integer 
	Parameter cnt_significant_bit bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'led_driver' (231#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/418b/led_driver.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'system_led_driver_0' (232#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_led_driver_0/synth/system_led_driver_0.vhd:65]
INFO: [Synth 8-638] synthesizing module 'system_sys_concat_intc_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (233#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'system_sys_concat_intc_0' (234#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'system_sys_ps7_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 16 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: ffg900 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: REVERSE - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1349]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (235#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'PS7' (236#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (237#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:736]
INFO: [Synth 8-256] done synthesizing module 'system_sys_ps7_0' (238#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:60]
WARNING: [Synth 8-350] instance 'sys_ps7' of module 'system_sys_ps7_0' requires 199 connections, but only 159 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:5096]
INFO: [Synth 8-638] synthesizing module 'system_sys_rstgen_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (239#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (239#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (240#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset_v5_0_12_upcnt_n' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset_v5_0_12_upcnt_n' (241#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (242#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (243#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_sys_rstgen_0' (244#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'sys_rstgen' of module 'system_sys_rstgen_0' requires 10 connections, but only 6 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:5256]
INFO: [Synth 8-638] synthesizing module 'system_util_ad9361_adc_fifo_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/synth/system_util_ad9361_adc_fifo_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_wfifo' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6dc6/util_wfifo.v:38]
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter DIN_DATA_WIDTH bound to: 16 - type: integer 
	Parameter DOUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter DIN_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter M_MEM_RATIO bound to: 1 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter T_DIN_DATA_WIDTH bound to: 128 - type: integer 
	Parameter T_DOUT_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_mem__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6dc6/util_wfifo.srcs/sources_1/imports/common/ad_mem.v:38]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mem__parameterized1' (244#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6dc6/util_wfifo.srcs/sources_1/imports/common/ad_mem.v:38]
INFO: [Synth 8-256] done synthesizing module 'util_wfifo' (245#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6dc6/util_wfifo.v:38]
INFO: [Synth 8-256] done synthesizing module 'system_util_ad9361_adc_fifo_0' (246#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/synth/system_util_ad9361_adc_fifo_0.v:56]
WARNING: [Synth 8-350] instance 'util_ad9361_adc_fifo' of module 'system_util_ad9361_adc_fifo_0' requires 30 connections, but only 28 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:5263]
INFO: [Synth 8-638] synthesizing module 'system_util_ad9361_adc_pack_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_pack_0/synth/system_util_ad9361_adc_pack_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_cpack' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2884/util_cpack.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PCHANNEL bound to: 1 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'util_cpack_mux' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2884/util_cpack_mux.v:38]
INFO: [Synth 8-256] done synthesizing module 'util_cpack_mux' (247#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2884/util_cpack_mux.v:38]
INFO: [Synth 8-638] synthesizing module 'util_cpack_dsf' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS_I bound to: 1 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 4 - type: integer 
	Parameter CH_DCNT bound to: 3 - type: integer 
	Parameter I_WIDTH bound to: 16 - type: integer 
	Parameter P_WIDTH bound to: 64 - type: integer 
	Parameter M_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:135]
INFO: [Synth 8-256] done synthesizing module 'util_cpack_dsf' (248#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
INFO: [Synth 8-638] synthesizing module 'util_cpack_dsf__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS_I bound to: 2 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 4 - type: integer 
	Parameter CH_DCNT bound to: 2 - type: integer 
	Parameter I_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 64 - type: integer 
	Parameter M_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:135]
INFO: [Synth 8-256] done synthesizing module 'util_cpack_dsf__parameterized0' (248#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
INFO: [Synth 8-638] synthesizing module 'util_cpack_dsf__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS_I bound to: 3 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 4 - type: integer 
	Parameter CH_DCNT bound to: 1 - type: integer 
	Parameter I_WIDTH bound to: 48 - type: integer 
	Parameter P_WIDTH bound to: 64 - type: integer 
	Parameter M_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:135]
INFO: [Synth 8-256] done synthesizing module 'util_cpack_dsf__parameterized1' (248#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
INFO: [Synth 8-638] synthesizing module 'util_cpack_dsf__parameterized2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS_I bound to: 4 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 4 - type: integer 
	Parameter CH_DCNT bound to: 0 - type: integer 
	Parameter I_WIDTH bound to: 64 - type: integer 
	Parameter P_WIDTH bound to: 64 - type: integer 
	Parameter M_WIDTH bound to: 128 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element adc_samples_int_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:79]
WARNING: [Synth 8-6014] Unused sequential element adc_data_int_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:80]
INFO: [Synth 8-256] done synthesizing module 'util_cpack_dsf__parameterized2' (248#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
INFO: [Synth 8-256] done synthesizing module 'util_cpack' (249#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2884/util_cpack.v:38]
INFO: [Synth 8-256] done synthesizing module 'system_util_ad9361_adc_pack_0' (250#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_pack_0/synth/system_util_ad9361_adc_pack_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_util_ad9361_dac_upack_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_dac_upack_0/synth/system_util_ad9361_dac_upack_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_upack' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter MAX_CHANNELS bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'util_upack_dsf' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter MAX_CHANNELS bound to: 8 - type: integer 
	Parameter SEL_CHANNELS bound to: 1 - type: integer 
	Parameter INT_WIDTH bound to: 64 - type: integer 
	Parameter MAX_WIDTH bound to: 128 - type: integer 
	Parameter SEL_WIDTH bound to: 16 - type: integer 
	Parameter EXT_WIDTH bound to: 144 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:195]
INFO: [Synth 8-256] done synthesizing module 'util_upack_dsf' (251#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:38]
INFO: [Synth 8-638] synthesizing module 'util_upack_dsf__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter MAX_CHANNELS bound to: 8 - type: integer 
	Parameter SEL_CHANNELS bound to: 2 - type: integer 
	Parameter INT_WIDTH bound to: 64 - type: integer 
	Parameter MAX_WIDTH bound to: 128 - type: integer 
	Parameter SEL_WIDTH bound to: 32 - type: integer 
	Parameter EXT_WIDTH bound to: 144 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:195]
INFO: [Synth 8-256] done synthesizing module 'util_upack_dsf__parameterized0' (251#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:38]
INFO: [Synth 8-638] synthesizing module 'util_upack_dsf__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter MAX_CHANNELS bound to: 8 - type: integer 
	Parameter SEL_CHANNELS bound to: 3 - type: integer 
	Parameter INT_WIDTH bound to: 64 - type: integer 
	Parameter MAX_WIDTH bound to: 128 - type: integer 
	Parameter SEL_WIDTH bound to: 48 - type: integer 
	Parameter EXT_WIDTH bound to: 144 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:195]
INFO: [Synth 8-256] done synthesizing module 'util_upack_dsf__parameterized1' (251#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:38]
INFO: [Synth 8-638] synthesizing module 'util_upack_dsf__parameterized2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter MAX_CHANNELS bound to: 8 - type: integer 
	Parameter SEL_CHANNELS bound to: 4 - type: integer 
	Parameter INT_WIDTH bound to: 64 - type: integer 
	Parameter MAX_WIDTH bound to: 128 - type: integer 
	Parameter SEL_WIDTH bound to: 64 - type: integer 
	Parameter EXT_WIDTH bound to: 144 - type: integer 
INFO: [Synth 8-4471] merging register 'dac_dsf_req_d1_reg' into 'dac_valid_d1_reg' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:91]
INFO: [Synth 8-4471] merging register 'dac_dsf_sync_d1_reg' into 'dac_valid_d1_reg' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:92]
WARNING: [Synth 8-6014] Unused sequential element dac_dsf_req_d1_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:91]
WARNING: [Synth 8-6014] Unused sequential element dac_dsf_sync_d1_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:92]
INFO: [Synth 8-256] done synthesizing module 'util_upack_dsf__parameterized2' (251#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:38]
INFO: [Synth 8-638] synthesizing module 'util_upack_dmx' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:38]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_6_2_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:961]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_2_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:962]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_2_1_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:1154]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_3_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:1644]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_3_1_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:1836]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_4_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:2496]
WARNING: [Synth 8-6014] Unused sequential element dac_dmx_data_6_2_0_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:961]
WARNING: [Synth 8-6014] Unused sequential element dac_dmx_data_7_2_0_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:962]
WARNING: [Synth 8-6014] Unused sequential element dac_dmx_data_7_2_1_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:1154]
WARNING: [Synth 8-6014] Unused sequential element dac_dmx_data_7_3_0_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:1644]
WARNING: [Synth 8-6014] Unused sequential element dac_dmx_data_7_3_1_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:1836]
WARNING: [Synth 8-6014] Unused sequential element dac_dmx_data_7_4_0_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:2496]
INFO: [Synth 8-256] done synthesizing module 'util_upack_dmx' (252#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:38]
INFO: [Synth 8-256] done synthesizing module 'util_upack' (253#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack.v:38]
INFO: [Synth 8-256] done synthesizing module 'system_util_ad9361_dac_upack_0' (254#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_dac_upack_0/synth/system_util_ad9361_dac_upack_0.v:56]
WARNING: [Synth 8-350] instance 'util_ad9361_dac_upack' of module 'system_util_ad9361_dac_upack_0' requires 20 connections, but only 17 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:5310]
INFO: [Synth 8-638] synthesizing module 'system_util_ad9361_divclk_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_0/synth/system_util_ad9361_divclk_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_clkdiv' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3cee/util_clkdiv.v:38]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SEL_0_DIV bound to: 4 - type: string 
	Parameter SEL_1_DIV bound to: 2 - type: string 
INFO: [Synth 8-638] synthesizing module 'BUFR' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:884]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFR' (255#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-638] synthesizing module 'BUFR__parameterized0' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:884]
	Parameter BUFR_DIVIDE bound to: 2 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFR__parameterized0' (255#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-638] synthesizing module 'BUFGMUX_CTRL' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-256] done synthesizing module 'BUFGMUX_CTRL' (256#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-256] done synthesizing module 'util_clkdiv' (257#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3cee/util_clkdiv.v:38]
INFO: [Synth 8-256] done synthesizing module 'system_util_ad9361_divclk_0' (258#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_0/synth/system_util_ad9361_divclk_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_util_ad9361_divclk_reset_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/synth/system_util_ad9361_divclk_reset_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/synth/system_util_ad9361_divclk_reset_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (258#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (258#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_util_ad9361_divclk_reset_0' (259#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/synth/system_util_ad9361_divclk_reset_0.vhd:74]
WARNING: [Synth 8-350] instance 'util_ad9361_divclk_reset' of module 'system_util_ad9361_divclk_reset_0' requires 10 connections, but only 7 given [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:5332]
INFO: [Synth 8-638] synthesizing module 'system_util_ad9361_divclk_sel_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_sel_0/synth/system_util_ad9361_divclk_sel_0.v:57]
INFO: [Synth 8-638] synthesizing module 'util_reduced_logic_v2_0_3_util_reduced_logic' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/5006/hdl/util_reduced_logic_v2_0_vl_rfs.v:73]
	Parameter C_OPERATION bound to: and - type: string 
	Parameter C_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_reduced_logic_v2_0_3_util_reduced_logic' (260#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/5006/hdl/util_reduced_logic_v2_0_vl_rfs.v:73]
INFO: [Synth 8-256] done synthesizing module 'system_util_ad9361_divclk_sel_0' (261#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_sel_0/synth/system_util_ad9361_divclk_sel_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_util_ad9361_divclk_sel_concat_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_sel_concat_0/synth/system_util_ad9361_divclk_sel_concat_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' (261#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'system_util_ad9361_divclk_sel_concat_0' (262#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_sel_concat_0/synth/system_util_ad9361_divclk_sel_concat_0.v:58]
INFO: [Synth 8-638] synthesizing module 'system_util_ad9361_tdd_sync_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/synth/system_util_ad9361_tdd_sync_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_tdd_sync' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2902/util_tdd_sync.v:44]
	Parameter TDD_SYNC_PERIOD bound to: 10000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'util_pulse_gen' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2902/util_tdd_sync.srcs/sources_1/imports/common/util_pulse_gen.v:37]
	Parameter PULSE_WIDTH bound to: 7 - type: integer 
	Parameter PULSE_PERIOD bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_pulse_gen' (263#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2902/util_tdd_sync.srcs/sources_1/imports/common/util_pulse_gen.v:37]
INFO: [Synth 8-256] done synthesizing module 'util_tdd_sync' (264#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2902/util_tdd_sync.v:44]
INFO: [Synth 8-256] done synthesizing module 'system_util_ad9361_tdd_sync_0' (265#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/synth/system_util_ad9361_tdd_sync_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_util_mw_clkconstr_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_mw_clkconstr_0/synth/system_util_mw_clkconstr_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_mw_clkconstr' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/8147/util_mw_clkconstr.v:12]
	Parameter CLKOUT0_REQUESTED_OUT_FREQ bound to: 61.440 - type: string 
INFO: [Synth 8-256] done synthesizing module 'util_mw_clkconstr' (266#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/8147/util_mw_clkconstr.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_util_mw_clkconstr_0' (267#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_mw_clkconstr_0/synth/system_util_mw_clkconstr_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_xlconcat_0_0' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/synth/system_xlconcat_0_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'system_xlconcat_0_0' (268#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/synth/system_xlconcat_0_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'system' (269#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/synth/system.v:3804]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (270#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_top' (271#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:40]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In31[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_valid_4
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[15]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[14]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[13]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[12]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[11]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[10]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[9]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[8]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[7]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[6]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[5]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[4]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[3]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[2]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[1]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[0]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_valid_5
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[15]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[14]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[13]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[12]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[11]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[10]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[9]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[8]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[7]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[6]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[5]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[4]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[3]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[2]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[1]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[0]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_valid_6
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[15]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[14]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[13]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[12]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[11]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[10]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[9]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[8]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[7]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[6]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[5]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[4]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[3]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[2]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[1]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[0]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_valid_7
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[15]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[14]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[13]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[12]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[11]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[10]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[9]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[8]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[7]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[6]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[5]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[4]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:34 ; elapsed = 00:07:44 . Memory (MB): peak = 2121.039 ; gain = 853.773 ; free physical = 512 ; free virtual = 8023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[63] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[62] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[61] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[60] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[59] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[58] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[57] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[56] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[55] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[54] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[53] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[52] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[51] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[48] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[47] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[31] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[30] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[29] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[28] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[27] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[26] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[25] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[24] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[23] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[22] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[21] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[20] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[19] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[18] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[17] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[16] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[15] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[10] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:gpio_i[8] to constant 0 [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/mw/projects/ad9361/board/fmcomms2/zc706/system_top.v:234]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:07:36 ; elapsed = 00:07:47 . Memory (MB): peak = 2121.039 ; gain = 853.773 ; free physical = 579 ; free virtual = 8093
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 378 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_tdd_sync/inst'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_tdd_sync/inst'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0_board.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0_board.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo/inst'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo/inst'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_mw_clkconstr_0/system_util_mw_clkconstr_0_constr.xdc] for cell 'i_system_wrapper/system_i/util_mw_clkconstr/inst'
WARNING: [Vivado 12-2489] -period contains time 16.276042 which will be rounded to 16.276 to ensure it is an integer multiple of 1 picosecond [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_mw_clkconstr_0/system_util_mw_clkconstr_0_constr.xdc:3]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VirtClk_system_util_mw_clkconstr_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_mw_clkconstr_0/system_util_mw_clkconstr_0_constr.xdc:3]
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_mw_clkconstr_0/system_util_mw_clkconstr_0_constr.xdc] for cell 'i_system_wrapper/system_i/util_mw_clkconstr/inst'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/constrs_1/new/system_top.xdc]
WARNING: [Vivado 12-627] No clocks matched 'clk_div_sel_0_s'. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/constrs_1/new/system_top.xdc:71]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/constrs_1/new/system_top.xdc:71]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_clocks clk_div_sel_0_s]'. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/constrs_1/new/system_top.xdc:71]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_nets -of_objects [get_clocks clk_div_sel_0_s]]'. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/constrs_1/new/system_top.xdc:71]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_div_sel_1_s'. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/constrs_1/new/system_top.xdc:72]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/constrs_1/new/system_top.xdc:72]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_clocks clk_div_sel_1_s]'. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/constrs_1/new/system_top.xdc:72]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_nets -of_objects [get_clocks clk_div_sel_1_s]]'. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/constrs_1/new/system_top.xdc:72]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'clk_div_sel_0_s' not found. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/constrs_1/new/system_top.xdc:73]
WARNING: [Vivado 12-646] clock 'clk_div_sel_1_s' not found. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/constrs_1/new/system_top.xdc:73]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_div_sel_0_s'. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/constrs_1/new/system_top.xdc:73]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group clk_div_sel_1_s'. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/constrs_1/new/system_top.xdc:73]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Constraints 18-4644] set_clock_groups: All clock groups specified are empty. Please specify atleast one clock group which is not empty. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/constrs_1/new/system_top.xdc:73]
WARNING: [Vivado 12-646] clock 'clk_div_sel_0_s' not found. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/constrs_1/new/system_top.xdc:74]
WARNING: [Vivado 12-646] clock 'clk_div_sel_1_s' not found. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/constrs_1/new/system_top.xdc:74]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group {clk_div_sel_0_s clk_div_sel_1_s}'. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/constrs_1/new/system_top.xdc:74]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/constrs_1/new/system_top.xdc:74]
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/constrs_1/new/system_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/constrs_1/new/system_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/adi/projects/fmcomms2/zc706/system_constr.xdc]
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/adi/projects/fmcomms2/zc706/system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/adi/projects/fmcomms2/zc706/system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/mw/common/vendor/adi/boards/zc706/system_constr.xdc]
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/mw/common/vendor/adi/boards/zc706/system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/mw/common/vendor/adi/boards/zc706/system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/mw/projects/ad9361/common/mw_gpio_timing.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/mw/projects/ad9361/common/mw_gpio_timing.xdc:2]
WARNING: [Vivado 12-508] No pins matched 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/U0/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/enb_meta_reg_reg[0]/D'. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/mw/projects/ad9361/common/mw_gpio_timing.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins {i_system_wrapper/system_i/ZynqBF_2t_ip_0/U0/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/enb_meta_reg_reg[0]/D}]'. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/mw/projects/ad9361/common/mw_gpio_timing.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/U0/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_in_fifo/u_rx_i_fifo/v5.fifo_18_inst.fifo_18_inst/RST'. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/mw/projects/ad9361/common/mw_gpio_timing.xdc:6]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins i_system_wrapper/system_i/ZynqBF_2t_ip_0/U0/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_in_fifo/u_rx_i_fifo/v5.fifo_18_inst.fifo_18_inst/RST]'. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/mw/projects/ad9361/common/mw_gpio_timing.xdc:6]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/U0/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_in_fifo/u_rx_q_fifo/v5.fifo_18_inst.fifo_18_inst/RST'. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/mw/projects/ad9361/common/mw_gpio_timing.xdc:7]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins i_system_wrapper/system_i/ZynqBF_2t_ip_0/U0/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_in_fifo/u_rx_q_fifo/v5.fifo_18_inst.fifo_18_inst/RST]'. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/mw/projects/ad9361/common/mw_gpio_timing.xdc:7]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/U0/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_in_fifo/pd_en_meta_reg_reg[0]/D'. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/mw/projects/ad9361/common/mw_gpio_timing.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins {i_system_wrapper/system_i/ZynqBF_2t_ip_0/U0/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_in_fifo/pd_en_meta_reg_reg[0]/D}]'. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/mw/projects/ad9361/common/mw_gpio_timing.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/U0/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_sync_csi/u_sync_fifo/v5.fifo_36_inst.fifo_36_inst/RST'. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/mw/projects/ad9361/common/mw_gpio_timing.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins i_system_wrapper/system_i/ZynqBF_2t_ip_0/U0/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_sync_csi/u_sync_fifo/v5.fifo_36_inst.fifo_36_inst/RST]'. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/mw/projects/ad9361/common/mw_gpio_timing.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/mw/projects/ad9361/common/mw_gpio_timing.xdc]
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/bd/bd.tcl]
Finished Sourcing Tcl File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/bd/bd.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/bd/bd.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/bd/bd.tcl]
Finished Sourcing Tcl File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/bd/bd.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/bd/bd.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_0/util_clkdiv_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk/inst'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_divclk_0/util_clkdiv_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk/inst'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma/inst'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/mw/projects/ad9361/common/mw_clk_constr.tcl]
WARNING: [Constraints 18-619] A clock with name 'clk_div_sel_0_s' already exists, overwriting the previous clock with the same name. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/mw/projects/ad9361/common/mw_clk_constr.tcl:3]
WARNING: [Constraints 18-619] A clock with name 'clk_div_sel_1_s' already exists, overwriting the previous clock with the same name. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/mw/projects/ad9361/common/mw_clk_constr.tcl:3]
Finished Sourcing Tcl File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/mw/projects/ad9361/common/mw_clk_constr.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/ipcore/mw/projects/ad9361/common/mw_clk_constr.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 129 instances were transformed.
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 1 instances
  DSP48E => DSP48E1: 56 instances
  FDR => FDRE: 39 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 5 instances
  FIFO18_36 => FIFO18E1: 1 instances
  FIFO36 => FIFO36E1: 2 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  MUXCY_L => MUXCY: 12 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 8 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2497.922 ; gain = 0.000 ; free physical = 119 ; free virtual = 7498
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:08:25 ; elapsed = 00:08:47 . Memory (MB): peak = 2497.922 ; gain = 1230.656 ; free physical = 424 ; free virtual = 7919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:08:25 ; elapsed = 00:08:47 . Memory (MB): peak = 2497.922 ; gain = 1230.656 ; free physical = 424 ; free virtual = 7919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/txnrx_up_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/txnrx_up_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d3_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m1_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m2_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m3_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m3_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m1_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m2_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m3_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m3_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m1_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m2_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m3_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m3_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/ad_rst_sync_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/ad_rst_sync_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg/ad_rst_sync_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg/ad_rst_sync_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/ad_rst_sync_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg/ad_rst_sync_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg/ad_rst_sync_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/ad_rst_constr.xdc, line 5).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m1_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m2_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m3_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_m1_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_m2_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_xfer_toggle_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_xfer_toggle_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_xfer_toggle_m3_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361.srcs/sources_1/imports/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_tdd_sync/inst/sync_mode_d1_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_tdd_sync/inst/sync_mode_d1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_tdd_sync/inst/sync_mode_d2_i. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_tdd_sync/inst/sync_mode_d2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/din_ovf_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_t_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_t_m2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_t_m3_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/dout_unf_m1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc, line 4).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps7/inst. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 148).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_iic_main/U0. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 151).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_rstgen/U0. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 156).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 162).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 165).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 165).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 168).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 168).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 168).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 168).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 168).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 168).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 168).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 171).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 171).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 171).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 171).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 171).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 174).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 174).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 174).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 174).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 174).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 174).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 174).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 174).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 174).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 174).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 174).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 174).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_tdd_sync/inst. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 180).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_divclk/inst. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 183).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_divclk_reset/U0. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 186).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 194).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 199).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 202).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 207).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_mw_clkconstr/inst. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 210).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 237).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_req_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_req_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_control_src/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_control_src/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_control_src/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_control_src/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_status_src/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_status_src/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_status_src/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_status_src/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_status_src/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_status_src/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_response_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_response_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_response_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_response_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_control_dest/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_control_dest/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_control_dest/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_control_dest/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_status_dest/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_status_dest/cdc_sync_stage1_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_status_dest/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_status_dest/cdc_sync_stage2_reg. (constraint file  /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/ZynqBF_2t_ip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_gs/\gen_rams[1].u_gs_ram_i /\gen_gs1.u_gsram1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_gs/\gen_rams[2].u_gs_ram_i /\gen_gs2.u_gsram1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_gs/\gen_rams[3].u_gs_ram_i /\gen_gs3.u_gsram1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_gs/\gen_rams[4].u_gs_ram_i /\gen_gs4.u_gsram1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_gs/\gen_rams[5].u_gs_ram_i /\gen_gs5.u_gsram1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_bram/rxi_ram1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/ZynqBF_2t_ip_0/inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_bram/rxq_ram1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_adc_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_dac_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_dac_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m07_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m08_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m09_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp1_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp2_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_iic_main. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/bypass_rx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/bypass_tx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/const_gnd_ad9361_dac_data. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/const_intr_concat_gnd. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/dac_latch. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/gpio_mux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/led_driver. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_concat_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_adc_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_adc_pack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_dac_upack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_divclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_divclk_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_divclk_sel. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_divclk_sel_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_tdd_sync. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_mw_clkconstr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:08:25 ; elapsed = 00:08:48 . Memory (MB): peak = 2497.922 ; gain = 1230.656 ; free physical = 423 ; free virtual = 7919
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "decode_sel_ch5_q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_ch5_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_ch4_q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_ch4_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_ch3_q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_ch3_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_ch2_q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_ch2_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_ch1_q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_ch1_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_ip_timestamp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_axi_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI4_Lite_BVALID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI4_Lite_RVALID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'macc2_b_reg[0][15:0]' into 'macc1_b_reg[0][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[1][15:0]' into 'macc1_b_reg[1][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[2][15:0]' into 'macc1_b_reg[2][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[3][15:0]' into 'macc1_b_reg[3][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[4][15:0]' into 'macc1_b_reg[4][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[5][15:0]' into 'macc1_b_reg[5][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[6][15:0]' into 'macc1_b_reg[6][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[7][15:0]' into 'macc1_b_reg[7][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[8][15:0]' into 'macc1_b_reg[8][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[9][15:0]' into 'macc1_b_reg[9][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[10][15:0]' into 'macc1_b_reg[10][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[11][15:0]' into 'macc1_b_reg[11][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[12][15:0]' into 'macc1_b_reg[12][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[13][15:0]' into 'macc1_b_reg[13][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[14][15:0]' into 'macc1_b_reg[14][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[15][15:0]' into 'macc1_b_reg[15][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[16][15:0]' into 'macc1_b_reg[16][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[17][15:0]' into 'macc1_b_reg[17][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[18][15:0]' into 'macc1_b_reg[18][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[19][15:0]' into 'macc1_b_reg[19][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[20][15:0]' into 'macc1_b_reg[20][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[21][15:0]' into 'macc1_b_reg[21][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[22][15:0]' into 'macc1_b_reg[22][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[23][15:0]' into 'macc1_b_reg[23][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[24][15:0]' into 'macc1_b_reg[24][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[25][15:0]' into 'macc1_b_reg[25][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[26][15:0]' into 'macc1_b_reg[26][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[27][15:0]' into 'macc1_b_reg[27][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[28][15:0]' into 'macc1_b_reg[28][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[29][15:0]' into 'macc1_b_reg[29][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[30][15:0]' into 'macc1_b_reg[30][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[31][15:0]' into 'macc1_b_reg[31][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[0] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[1] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[2] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[3] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[4] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[5] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[6] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[7] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[8] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[9] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[10] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[11] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[12] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[13] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[14] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[15] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[16] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[17] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[18] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[19] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[20] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[21] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[22] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[23] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[24] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[25] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[26] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[27] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[28] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[29] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[30] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[31] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[0] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[1] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_reg' in module 'ZynqBF_2t_ip_src_rx_gs_mult'
INFO: [Synth 8-5544] ROM "mult_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sum_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_est_reg' in module 'ZynqBF_2t_ip_src_ch_est2'
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dp_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_ptrack_reg[0]' in module 'ZynqBF_2t_ip_src_correlators'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_ptrack_reg[1]' in module 'ZynqBF_2t_ip_src_correlators'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_ptrack_reg[2]' in module 'ZynqBF_2t_ip_src_correlators'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_ptrack_reg[3]' in module 'ZynqBF_2t_ip_src_correlators'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_ptrack_reg[4]' in module 'ZynqBF_2t_ip_src_correlators'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_main_reg[0]' in module 'ZynqBF_2t_ip_src_correlators'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_main_reg[1]' in module 'ZynqBF_2t_ip_src_correlators'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_main_reg[2]' in module 'ZynqBF_2t_ip_src_correlators'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_main_reg[3]' in module 'ZynqBF_2t_ip_src_correlators'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_main_reg[4]' in module 'ZynqBF_2t_ip_src_correlators'
INFO: [Synth 8-5546] ROM "pd_en_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ptrack_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrack_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrack_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrack_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrack_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrack_cnt[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrack_cnt[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrack_cnt[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrack_cnt[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrack_cnt[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ch_est_base_locked" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ptrack_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrack_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrack_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrack_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrack_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ch_est_base_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_est_base_locked" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cs_main[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cs_main[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cs_main[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cs_main[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cs_main[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ch_est_en_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_est_en_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_est_en_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_est_en_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_est_en_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clear_fifo_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clear_fifo_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clear_fifo_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clear_fifo_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clear_fifo_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_update_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_update_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_update_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cs_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cs_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_i_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_i_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_i_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_i_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_i_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "adc_valid_p" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "adc_data_p" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdd_last_burst0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_pn_match_z_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dac_enable_int0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dac_enable_int0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dac_enable_int0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dac_enable_int0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_valid_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_src_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_dest_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_axis_xlast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_src_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_dest_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_cyclic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dout_req_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3667]
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_control'
INFO: [Synth 8-5544] ROM "dtc_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scl_cout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "detect_stop_b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AckDataState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aas_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "axi_lite_out1_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI4_Lite_BVALID_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI4_Lite_RVALID_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "watchdog_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "enb" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-5546] ROM "adc_mux_enable_0_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_1_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_1_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "adc_dsf_sync_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adc_dsf_sync_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adc_dsf_sync_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'adc_mux_enable_reg' and it is trimmed from '8' to '4' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2884/util_cpack.v:206]
WARNING: [Synth 8-3936] Found unconnected internal register 'dac_data_d3_reg' and it is trimmed from '128' to '16' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:196]
WARNING: [Synth 8-3936] Found unconnected internal register 'dac_data_d3_reg' and it is trimmed from '128' to '32' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:196]
WARNING: [Synth 8-3936] Found unconnected internal register 'dac_data_d3_reg' and it is trimmed from '128' to '48' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:196]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                scl_idle |                             0000 |                             0000
              start_wait |                             0001 |                             0001
                   start |                             0010 |                             0010
              start_edge |                             0011 |                             0011
            scl_low_edge |                             0100 |                             0100
                 scl_low |                             0101 |                             0101
           scl_high_edge |                             0110 |                             0110
                scl_high |                             0111 |                             0111
               stop_edge |                             1000 |                             1000
               stop_wait |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              000
                  header |                          0000010 |                              001
              ack_header |                          0000100 |                              010
                rcv_data |                          0001000 |                              011
                ack_data |                          0100000 |                              100
               xmit_data |                          0010000 |                              101
                wait_ack |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'iic_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:08:42 ; elapsed = 00:09:07 . Memory (MB): peak = 2497.922 ; gain = 1230.656 ; free physical = 362 ; free virtual = 7860
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |ZynqBF_2t_ip_src_shift_rx               |           2|     16384|
|2     |ZynqBF_2t_ip_src_rx_gs_mult_core        |           5|     31152|
|3     |ZynqBF_2t_ip_src_rx_gs_mult__GC0        |           1|       190|
|4     |ZynqBF_2t_ip_src_correlators__GC0       |           1|     21751|
|5     |ZynqBF_2t_ip_src_channel_estimator__GC0 |           1|      1733|
|6     |ZynqBF_2t_ip_src_ZynqBF_2tx_fpga__GC0   |           1|        69|
|7     |ZynqBF_2t_ip__GC0                       |           1|      1331|
|8     |ad_data_in__parameterized0__GC0         |           1|         3|
|9     |ad_data_in__GC0                         |           1|         2|
|10    |axi_ad9361_lvds_if__GC0                 |           1|      1161|
|11    |axi_ad9361__GCB0                        |           1|     30069|
|12    |axi_ad9361_rx                           |           1|     14769|
|13    |axi_ad9361__GCB2                        |           1|     11357|
|14    |system__GCB0                            |           1|     31819|
|15    |system__GCB1                            |           1|     29751|
|16    |system__GCB2                            |           1|     42017|
|17    |system_top__GC0                         |           1|        62|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register adc_mux_data_reg [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2884/util_cpack.v:214]
Detailed RTL Component Info : 
+---Adders : 
	   9 Input     48 Bit       Adders := 10    
	   3 Input     32 Bit       Adders := 10    
	   2 Input     32 Bit       Adders := 25    
	   2 Input     31 Bit       Adders := 8     
	   2 Input     30 Bit       Adders := 8     
	   2 Input     24 Bit       Adders := 21    
	   2 Input     17 Bit       Adders := 24    
	   2 Input     16 Bit       Adders := 34    
	   3 Input     16 Bit       Adders := 4     
	   2 Input     15 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 56    
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 14    
	   2 Input      8 Bit       Adders := 17    
	   2 Input      7 Bit       Adders := 10    
	   3 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 23    
	   2 Input      5 Bit       Adders := 44    
	   2 Input      4 Bit       Adders := 99    
	   2 Input      3 Bit       Adders := 31    
	   2 Input      2 Bit       Adders := 36    
	   2 Input      1 Bit       Adders := 14    
+---XORs : 
	   2 Input      4 Bit         XORs := 10    
	   2 Input      1 Bit         XORs := 452   
	   3 Input      1 Bit         XORs := 24    
	   4 Input      1 Bit         XORs := 12    
	   6 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 6     
	   7 Input      1 Bit         XORs := 10    
+---XORs : 
	               12 Bit    Wide XORs := 4     
	                2 Bit    Wide XORs := 4     
+---Registers : 
	             1264 Bit    Registers := 1     
	              624 Bit    Registers := 2     
	              167 Bit    Registers := 8     
	              128 Bit    Registers := 8     
	              112 Bit    Registers := 2     
	               96 Bit    Registers := 3     
	               80 Bit    Registers := 5     
	               78 Bit    Registers := 8     
	               75 Bit    Registers := 2     
	               73 Bit    Registers := 4     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 25    
	               57 Bit    Registers := 20    
	               53 Bit    Registers := 8     
	               48 Bit    Registers := 348   
	               47 Bit    Registers := 38    
	               37 Bit    Registers := 4     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 156   
	               31 Bit    Registers := 8     
	               30 Bit    Registers := 8     
	               27 Bit    Registers := 4     
	               24 Bit    Registers := 169   
	               23 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 24    
	               17 Bit    Registers := 128   
	               16 Bit    Registers := 1355  
	               15 Bit    Registers := 12    
	               14 Bit    Registers := 29    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 117   
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 20    
	                8 Bit    Registers := 97    
	                7 Bit    Registers := 27    
	                6 Bit    Registers := 37    
	                5 Bit    Registers := 66    
	                4 Bit    Registers := 199   
	                3 Bit    Registers := 88    
	                2 Bit    Registers := 146   
	                1 Bit    Registers := 1473  
+---RAMs : 
	               4K Bit         RAMs := 2     
	               2K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 7     
	   9 Input    112 Bit        Muxes := 1     
	  13 Input     96 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	  17 Input     96 Bit        Muxes := 1     
	   2 Input     88 Bit        Muxes := 22    
	  17 Input     80 Bit        Muxes := 3     
	   2 Input     80 Bit        Muxes := 3     
	   9 Input     80 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 4     
	   2 Input     65 Bit        Muxes := 5     
	   2 Input     64 Bit        Muxes := 25    
	  17 Input     64 Bit        Muxes := 4     
	   7 Input     64 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 16    
	   2 Input     53 Bit        Muxes := 8     
	  14 Input     48 Bit        Muxes := 1     
	  13 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 7     
	  17 Input     48 Bit        Muxes := 3     
	   9 Input     48 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 36    
	   2 Input     32 Bit        Muxes := 63    
	  25 Input     32 Bit        Muxes := 2     
	  26 Input     32 Bit        Muxes := 2     
	  13 Input     32 Bit        Muxes := 1     
	  17 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 12    
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 249   
	  17 Input     16 Bit        Muxes := 46    
	   9 Input     16 Bit        Muxes := 26    
	  13 Input     16 Bit        Muxes := 11    
	   3 Input     16 Bit        Muxes := 42    
	   4 Input     16 Bit        Muxes := 10    
	   7 Input     16 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 14    
	   3 Input     15 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 17    
	   2 Input     12 Bit        Muxes := 66    
	   6 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 30    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 6     
	  21 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 14    
	   2 Input      5 Bit        Muxes := 87    
	  17 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 170   
	   3 Input      4 Bit        Muxes := 28    
	   7 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	  24 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 50    
	   2 Input      2 Bit        Muxes := 173   
	   4 Input      2 Bit        Muxes := 11    
	   5 Input      2 Bit        Muxes := 12    
	   7 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 42    
	   9 Input      2 Bit        Muxes := 6     
	  13 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 888   
	   3 Input      1 Bit        Muxes := 35    
	   4 Input      1 Bit        Muxes := 33    
	  13 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 14    
	   9 Input      1 Bit        Muxes := 8     
	  17 Input      1 Bit        Muxes := 24    
	  10 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register adc_mux_data_reg [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/2884/util_cpack.v:214]
Hierarchical RTL Component report 
Module ZynqBF_2t_ip_src_shift_rx 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 32    
Module ZynqBF_2t_ip_src_rx_gs_mult_core 
Detailed RTL Component Info : 
+---Adders : 
	   9 Input     48 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               48 Bit    Registers := 66    
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 67    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ZynqBF_2t_ip_src_rx_gs_mult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module ZynqBF_2t_ip_src_rx_bram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 64    
	               15 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 62    
	   2 Input     15 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_goldSeq_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 32    
	                5 Bit    Registers := 2     
Module ZynqBF_2t_ip_src_goldSeq_ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 32    
	                5 Bit    Registers := 2     
Module ZynqBF_2t_ip_src_goldSeq_ram__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 32    
	                5 Bit    Registers := 2     
Module ZynqBF_2t_ip_src_goldSeq_ram__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 32    
	                5 Bit    Registers := 2     
Module ZynqBF_2t_ip_src_goldSeq_ram__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 32    
	                5 Bit    Registers := 2     
Module ZynqBF_2t_ip_src_running_max__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_running_max__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_running_max__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_running_max__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_running_max 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_ch_est_mac__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_ch_est_mac__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_ch_est2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ZynqBF_2t_ip_src_ch_est_mac__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_ch_est_mac__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_ch_est2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ZynqBF_2t_ip_src_ch_est_mac__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_ch_est_mac__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_ch_est2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ZynqBF_2t_ip_src_ch_est_mac__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_ch_est_mac__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_ch_est2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ZynqBF_2t_ip_src_ch_est_mac__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_ch_est_mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_ch_est2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ZynqBF_2t_ip_src_correlators 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 165   
	               15 Bit    Registers := 8     
	                8 Bit    Registers := 10    
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 12    
	   3 Input     15 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 74    
	   3 Input      1 Bit        Muxes := 7     
Module ZynqBF_2t_ip_src_in_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module ZynqBF_2t_ip_src_sync_csi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 20    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module ZynqBF_2t_ip_src_ZynqBF_2tx_fpga 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ZynqBF_2t_ip_addr_decoder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 12    
Module ZynqBF_2t_ip_axi_lite_module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 3     
Module axi_ad9361_lvds_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
	                6 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 20    
+---Muxes : 
	  14 Input     48 Bit        Muxes := 1     
	  13 Input     48 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ad_pnmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_ad9361_rx_pnmon 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 3     
+---XORs : 
	               12 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ad_datafmt 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_dcfilter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_mul 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_mul__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_iqcor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_ad9361_rx_channel 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ad_pnmon__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_ad9361_rx_pnmon__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 25    
+---XORs : 
	               12 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ad_datafmt__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_dcfilter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_mul__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_mul__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_iqcor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized1__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_ad9361_rx_channel__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ad_pnmon__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_ad9361_rx_pnmon__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 25    
+---XORs : 
	               12 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ad_datafmt__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_dcfilter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_mul__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_mul__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_iqcor__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized1__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_ad9361_rx_channel__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ad_pnmon__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_ad9361_rx_pnmon__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
	   6 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 5     
+---XORs : 
	               12 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ad_datafmt__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_dcfilter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_mul__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_mul__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_iqcor__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_ad9361_rx_channel__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ad_rst__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_rst__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module up_xfer_cntrl__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               37 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module up_clock_mon__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module up_adc_common 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	  25 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module ad_rst__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module up_delay_cntrl 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 80    
Module axi_ad9361_rx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module up_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module ad_mul__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_mul__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_iqcor__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_mul__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_mul__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_dds 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module up_xfer_cntrl__parameterized3__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              167 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_dac_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
Module axi_ad9361_tx_channel 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 3     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ad_mul__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_mul__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_iqcor__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_mul__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_mul__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_dds__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module up_xfer_cntrl__parameterized3__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              167 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_dac_channel__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
Module axi_ad9361_tx_channel__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ad_mul__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_mul__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_iqcor__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_mul__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_mul__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_dds__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module up_xfer_cntrl__parameterized3__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              167 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_dac_channel__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
Module axi_ad9361_tx_channel__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ad_mul__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_mul__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_iqcor__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_mul__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_mul__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_dds__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module up_xfer_cntrl__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              167 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_dac_channel__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
Module axi_ad9361_tx_channel__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ad_rst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_rst__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module up_xfer_cntrl__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               23 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_clock_mon 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module up_dac_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	  25 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_ad9361_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               15 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              624 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module up_tdd_cntrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 26    
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ad_addsub__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_tdd_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_ad9361_tdd 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_ad9361_tdd_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_ad9361 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 10    
Module up_axi__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_address_generator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module dmac_data_mover__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dmac_response_handler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_data_mover__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dmac_src_fifo_inf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sync_bits__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module sync_bits__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module sync_gray__xdcDup__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	                7 Bit    Registers := 4     
Module sync_gray__xdcDup__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	                7 Bit    Registers := 4     
Module fifo_address_gray_pipelined__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module ad_mem__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module util_axis_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module splitter__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module util_axis_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
Module dmac_request_generator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sync_bits__parameterized4__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync_bits__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module dmac_request_arb 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_dmac 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	  26 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
Module util_mw_gpio_mux_core 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module util_mw_gpio_mux_core__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module util_mw_gpio_mux_core__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module util_mw_gpio_mux_core__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module util_mw_gpio_mux_core__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_protocol_converter_v2_1_15_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_15_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_cdc_async_rst__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__13 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	               57 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               57 Bit    Registers := 1     
Module xpm_cdc_gray__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__11 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__12 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module xpm_cdc_gray__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module xpm_cdc_gray__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module rd_bin_cntr__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__9 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__10 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module xpm_cdc_gray__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module xpm_cdc_gray__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module rd_bin_cntr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__7 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__8 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem__2 
Detailed RTL Component Info : 
+---Registers : 
	               57 Bit    Registers := 1     
Module memory__2 
Detailed RTL Component Info : 
+---Registers : 
	               57 Bit    Registers := 1     
Module xpm_cdc_gray__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module xpm_cdc_gray__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module rd_bin_cntr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__6 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
Module memory__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
Module xpm_cdc_gray__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module xpm_cdc_gray__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module rd_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_aw_channel__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s_b_channel__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_ar_channel__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_r_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               57 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     57 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               57 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     57 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_aw_channel__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s_b_channel__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_ar_channel__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_r_channel__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized7__7 
Detailed RTL Component Info : 
+---Registers : 
	               57 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     57 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized7__6 
Detailed RTL Component Info : 
+---Registers : 
	               57 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     57 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_aw_channel__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s_b_channel__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_ar_channel__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_r_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               53 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     53 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               53 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     53 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_aw_channel__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s_b_channel__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_ar_channel__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_r_channel__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized13__3 
Detailed RTL Component Info : 
+---Registers : 
	               53 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     53 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized13__2 
Detailed RTL Component Info : 
+---Registers : 
	               53 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     53 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_aw_channel__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s_b_channel__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_ar_channel__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_r_channel__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	               57 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     57 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	               57 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     57 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_aw_channel__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s_b_channel__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_ar_channel__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_r_channel__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	               57 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     57 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               57 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     57 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_16_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_16_addr_arbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	               75 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_16_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               75 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_16_splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_16_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_crossbar_v2_1_16_arbiter_resp 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_16_si_transactor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 9     
+---Registers : 
	               12 Bit    Registers := 8     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_16_addr_decoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_crossbar_v2_1_16_arbiter_resp__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_16_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 9     
+---Registers : 
	               12 Bit    Registers := 8     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_16_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_14_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized17__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized18__1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized17__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized18__2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized17__3 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized18__3 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized17__4 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized18__4 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized17__5 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized18__5 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized17__6 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized18__6 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized17__7 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized18__7 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized17__8 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized18__8 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized17__9 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized18__9 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized17__10 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized18__10 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_crossbar_v2_1_16_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 14    
	   2 Input      2 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     88 Bit        Muxes := 22    
	   2 Input      4 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 28    
	   2 Input      1 Bit        Muxes := 2     
Module ad_mem__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module util_wfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module util_cpack_mux 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	              112 Bit    Registers := 2     
	               96 Bit    Registers := 3     
	               80 Bit    Registers := 5     
	               64 Bit    Registers := 6     
	               48 Bit    Registers := 5     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   9 Input    112 Bit        Muxes := 1     
	  13 Input     96 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	  17 Input     96 Bit        Muxes := 1     
	  17 Input     80 Bit        Muxes := 3     
	   2 Input     80 Bit        Muxes := 3     
	   9 Input     80 Bit        Muxes := 1     
	  17 Input     64 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 4     
	   7 Input     64 Bit        Muxes := 1     
	  17 Input     48 Bit        Muxes := 3     
	   2 Input     48 Bit        Muxes := 3     
	   9 Input     48 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 1     
	  17 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 7     
	  13 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 13    
	   7 Input      1 Bit        Muxes := 1     
Module util_cpack_dsf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module util_cpack_dsf__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module util_cpack_dsf__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module util_cpack_dsf__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module util_cpack 
Detailed RTL Component Info : 
+---Registers : 
	             1264 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module util_mw_bypass_user_logic_addr_decoder__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module util_mw_bypass_user_logic_axi_lite_module__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 3     
Module util_mw_bypass_user_logic_src_util_mw_bypass_user_logic__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module util_mw_dac_reg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
Module led_driver 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module proc_sys_reset_v5_0_12_upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module util_mw_bypass_user_logic_addr_decoder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module util_mw_bypass_user_logic_axi_lite_module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 3     
Module util_mw_bypass_user_logic_src_util_mw_bypass_user_logic 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 39    
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
Module soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_ipif_ssp1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module reg_interface 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_iic_v2_0_18_upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_iic_v2_0_18_upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shift8__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shift8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_iic_v2_0_18_upcnt_n__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module iic_control 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 54    
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	  21 Input      7 Bit        Muxes := 1     
	  24 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 10    
Module SRL_FIFO__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module dynamic_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_FIFO__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module iic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module util_upack_dsf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
Module util_upack_dsf__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
Module util_upack_dsf__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
Module util_upack_dsf__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module util_upack_dmx 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 226   
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 46    
	   2 Input     16 Bit        Muxes := 89    
	   9 Input     16 Bit        Muxes := 26    
	  13 Input     16 Bit        Muxes := 11    
	   3 Input     16 Bit        Muxes := 42    
	   4 Input     16 Bit        Muxes := 10    
	   7 Input     16 Bit        Muxes := 5     
	  17 Input      2 Bit        Muxes := 42    
	   9 Input      2 Bit        Muxes := 6     
	  13 Input      2 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 13    
	   7 Input      1 Bit        Muxes := 1     
Module util_upack 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module proc_sys_reset_v5_0_12_upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module ad_mem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module util_rfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module util_pulse_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module util_tdd_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_axi__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module dmac_data_mover__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dmac_response_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_dest_fifo_inf 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_address_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module dmac_data_mover 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module sync_bits__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module sync_bits 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module sync_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	                7 Bit    Registers := 4     
Module sync_gray__xdcDup__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	                7 Bit    Registers := 4     
Module fifo_address_gray_pipelined 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module ad_mem 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module util_axis_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sync_bits__parameterized2__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized2__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
Module dmac_request_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sync_bits__parameterized4__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync_bits__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module dmac_request_arb__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_dmac__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	  26 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[0]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[1]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[2]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[3]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[4]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[5]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[6]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[7]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[8]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[9]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[10]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[11]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[12]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[13]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[14]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[15]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[16]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[17]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[18]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[19]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[20]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[21]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[22]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[23]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[24]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[25]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[26]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[27]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[28]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[29]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /ZynqBF_2t_ip_0/insti_4/\u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_wstate_reg[7]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_wstate_reg[6]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_wstate_reg[5]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_wstate_reg[4]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_wstate_reg[2]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_wstate_reg[3]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[6]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[7]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[5]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[4]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[3]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[2]' (FDR) to 'i_system_wrapper/system_i/ZynqBF_2t_ip_0/insti_4/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /ZynqBF_2t_ip_0/insti_4/\u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[1] )
INFO: [Synth 8-4471] merging register 'macc1_b_reg[0][15:0]' into 'macc1_b_reg[0][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[1][15:0]' into 'macc1_b_reg[1][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[2][15:0]' into 'macc1_b_reg[2][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[3][15:0]' into 'macc1_b_reg[3][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[4][15:0]' into 'macc1_b_reg[4][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[5][15:0]' into 'macc1_b_reg[5][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[6][15:0]' into 'macc1_b_reg[6][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[7][15:0]' into 'macc1_b_reg[7][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[8][15:0]' into 'macc1_b_reg[8][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[9][15:0]' into 'macc1_b_reg[9][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[10][15:0]' into 'macc1_b_reg[10][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[11][15:0]' into 'macc1_b_reg[11][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[12][15:0]' into 'macc1_b_reg[12][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[13][15:0]' into 'macc1_b_reg[13][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[14][15:0]' into 'macc1_b_reg[14][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[15][15:0]' into 'macc1_b_reg[15][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[16][15:0]' into 'macc1_b_reg[16][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[17][15:0]' into 'macc1_b_reg[17][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[18][15:0]' into 'macc1_b_reg[18][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[19][15:0]' into 'macc1_b_reg[19][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[20][15:0]' into 'macc1_b_reg[20][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[21][15:0]' into 'macc1_b_reg[21][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[22][15:0]' into 'macc1_b_reg[22][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[23][15:0]' into 'macc1_b_reg[23][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[24][15:0]' into 'macc1_b_reg[24][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[25][15:0]' into 'macc1_b_reg[25][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[26][15:0]' into 'macc1_b_reg[26][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[27][15:0]' into 'macc1_b_reg[27][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[28][15:0]' into 'macc1_b_reg[28][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[29][15:0]' into 'macc1_b_reg[29][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[30][15:0]' into 'macc1_b_reg[30][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[31][15:0]' into 'macc1_b_reg[31][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'scnt_d1_reg[15:0]' into 'scnt_d1_reg[15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:260]
INFO: [Synth 8-4471] merging register 'scnt_d2_reg[15:0]' into 'scnt_d2_reg[15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/e9b0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:95]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP macc2_p_reg[0], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[0] is absorbed into DSP macc2_p_reg[0].
DSP Report: register macc2_a_reg[0] is absorbed into DSP macc2_p_reg[0].
DSP Report: register macc2_p_reg[0] is absorbed into DSP macc2_p_reg[0].
DSP Report: register macc2_m_reg[0] is absorbed into DSP macc2_p_reg[0].
DSP Report: operator macc2_p_reg[0]0 is absorbed into DSP macc2_p_reg[0].
DSP Report: operator macc2_m_reg[0]0 is absorbed into DSP macc2_p_reg[0].
DSP Report: Generating DSP macc2_p_reg[1], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[1] is absorbed into DSP macc2_p_reg[1].
DSP Report: register macc2_a_reg[1] is absorbed into DSP macc2_p_reg[1].
DSP Report: register macc2_p_reg[1] is absorbed into DSP macc2_p_reg[1].
DSP Report: register macc2_m_reg[1] is absorbed into DSP macc2_p_reg[1].
DSP Report: operator macc2_p_reg[1]0 is absorbed into DSP macc2_p_reg[1].
DSP Report: operator macc2_m_reg[1]0 is absorbed into DSP macc2_p_reg[1].
DSP Report: Generating DSP macc2_p_reg[2], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[2] is absorbed into DSP macc2_p_reg[2].
DSP Report: register macc2_a_reg[2] is absorbed into DSP macc2_p_reg[2].
DSP Report: register macc2_p_reg[2] is absorbed into DSP macc2_p_reg[2].
DSP Report: register macc2_m_reg[2] is absorbed into DSP macc2_p_reg[2].
DSP Report: operator macc2_p_reg[2]0 is absorbed into DSP macc2_p_reg[2].
DSP Report: operator macc2_m_reg[2]0 is absorbed into DSP macc2_p_reg[2].
DSP Report: Generating DSP macc2_p_reg[3], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[3] is absorbed into DSP macc2_p_reg[3].
DSP Report: register macc2_a_reg[3] is absorbed into DSP macc2_p_reg[3].
DSP Report: register macc2_p_reg[3] is absorbed into DSP macc2_p_reg[3].
DSP Report: register macc2_m_reg[3] is absorbed into DSP macc2_p_reg[3].
DSP Report: operator macc2_p_reg[3]0 is absorbed into DSP macc2_p_reg[3].
DSP Report: operator macc2_m_reg[3]0 is absorbed into DSP macc2_p_reg[3].
DSP Report: Generating DSP macc2_p_reg[4], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[4] is absorbed into DSP macc2_p_reg[4].
DSP Report: register macc2_a_reg[4] is absorbed into DSP macc2_p_reg[4].
DSP Report: register macc2_p_reg[4] is absorbed into DSP macc2_p_reg[4].
DSP Report: register macc2_m_reg[4] is absorbed into DSP macc2_p_reg[4].
DSP Report: operator macc2_p_reg[4]0 is absorbed into DSP macc2_p_reg[4].
DSP Report: operator macc2_m_reg[4]0 is absorbed into DSP macc2_p_reg[4].
DSP Report: Generating DSP macc2_p_reg[5], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[5] is absorbed into DSP macc2_p_reg[5].
DSP Report: register macc2_a_reg[5] is absorbed into DSP macc2_p_reg[5].
DSP Report: register macc2_p_reg[5] is absorbed into DSP macc2_p_reg[5].
DSP Report: register macc2_m_reg[5] is absorbed into DSP macc2_p_reg[5].
DSP Report: operator macc2_p_reg[5]0 is absorbed into DSP macc2_p_reg[5].
DSP Report: operator macc2_m_reg[5]0 is absorbed into DSP macc2_p_reg[5].
DSP Report: Generating DSP macc2_p_reg[6], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[6] is absorbed into DSP macc2_p_reg[6].
DSP Report: register macc2_a_reg[6] is absorbed into DSP macc2_p_reg[6].
DSP Report: register macc2_p_reg[6] is absorbed into DSP macc2_p_reg[6].
DSP Report: register macc2_m_reg[6] is absorbed into DSP macc2_p_reg[6].
DSP Report: operator macc2_p_reg[6]0 is absorbed into DSP macc2_p_reg[6].
DSP Report: operator macc2_m_reg[6]0 is absorbed into DSP macc2_p_reg[6].
DSP Report: Generating DSP macc2_p_reg[7], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[7] is absorbed into DSP macc2_p_reg[7].
DSP Report: register macc2_a_reg[7] is absorbed into DSP macc2_p_reg[7].
DSP Report: register macc2_p_reg[7] is absorbed into DSP macc2_p_reg[7].
DSP Report: register macc2_m_reg[7] is absorbed into DSP macc2_p_reg[7].
DSP Report: operator macc2_p_reg[7]0 is absorbed into DSP macc2_p_reg[7].
DSP Report: operator macc2_m_reg[7]0 is absorbed into DSP macc2_p_reg[7].
DSP Report: Generating DSP macc2_p_reg[8], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[8] is absorbed into DSP macc2_p_reg[8].
DSP Report: register macc2_a_reg[8] is absorbed into DSP macc2_p_reg[8].
DSP Report: register macc2_p_reg[8] is absorbed into DSP macc2_p_reg[8].
DSP Report: register macc2_m_reg[8] is absorbed into DSP macc2_p_reg[8].
DSP Report: operator macc2_p_reg[8]0 is absorbed into DSP macc2_p_reg[8].
DSP Report: operator macc2_m_reg[8]0 is absorbed into DSP macc2_p_reg[8].
DSP Report: Generating DSP macc2_p_reg[9], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[9] is absorbed into DSP macc2_p_reg[9].
DSP Report: register macc2_a_reg[9] is absorbed into DSP macc2_p_reg[9].
DSP Report: register macc2_p_reg[9] is absorbed into DSP macc2_p_reg[9].
DSP Report: register macc2_m_reg[9] is absorbed into DSP macc2_p_reg[9].
DSP Report: operator macc2_p_reg[9]0 is absorbed into DSP macc2_p_reg[9].
DSP Report: operator macc2_m_reg[9]0 is absorbed into DSP macc2_p_reg[9].
DSP Report: Generating DSP macc2_p_reg[10], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[10] is absorbed into DSP macc2_p_reg[10].
DSP Report: register macc2_a_reg[10] is absorbed into DSP macc2_p_reg[10].
DSP Report: register macc2_p_reg[10] is absorbed into DSP macc2_p_reg[10].
DSP Report: register macc2_m_reg[10] is absorbed into DSP macc2_p_reg[10].
DSP Report: operator macc2_p_reg[10]0 is absorbed into DSP macc2_p_reg[10].
DSP Report: operator macc2_m_reg[10]0 is absorbed into DSP macc2_p_reg[10].
DSP Report: Generating DSP macc2_p_reg[11], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[11] is absorbed into DSP macc2_p_reg[11].
DSP Report: register macc2_a_reg[11] is absorbed into DSP macc2_p_reg[11].
DSP Report: register macc2_p_reg[11] is absorbed into DSP macc2_p_reg[11].
DSP Report: register macc2_m_reg[11] is absorbed into DSP macc2_p_reg[11].
DSP Report: operator macc2_p_reg[11]0 is absorbed into DSP macc2_p_reg[11].
DSP Report: operator macc2_m_reg[11]0 is absorbed into DSP macc2_p_reg[11].
DSP Report: Generating DSP macc2_p_reg[12], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[12] is absorbed into DSP macc2_p_reg[12].
DSP Report: register macc2_a_reg[12] is absorbed into DSP macc2_p_reg[12].
DSP Report: register macc2_p_reg[12] is absorbed into DSP macc2_p_reg[12].
DSP Report: register macc2_m_reg[12] is absorbed into DSP macc2_p_reg[12].
DSP Report: operator macc2_p_reg[12]0 is absorbed into DSP macc2_p_reg[12].
DSP Report: operator macc2_m_reg[12]0 is absorbed into DSP macc2_p_reg[12].
DSP Report: Generating DSP macc2_p_reg[13], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[13] is absorbed into DSP macc2_p_reg[13].
DSP Report: register macc2_a_reg[13] is absorbed into DSP macc2_p_reg[13].
DSP Report: register macc2_p_reg[13] is absorbed into DSP macc2_p_reg[13].
DSP Report: register macc2_m_reg[13] is absorbed into DSP macc2_p_reg[13].
DSP Report: operator macc2_p_reg[13]0 is absorbed into DSP macc2_p_reg[13].
DSP Report: operator macc2_m_reg[13]0 is absorbed into DSP macc2_p_reg[13].
DSP Report: Generating DSP macc2_p_reg[14], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[14] is absorbed into DSP macc2_p_reg[14].
DSP Report: register macc2_a_reg[14] is absorbed into DSP macc2_p_reg[14].
DSP Report: register macc2_p_reg[14] is absorbed into DSP macc2_p_reg[14].
DSP Report: register macc2_m_reg[14] is absorbed into DSP macc2_p_reg[14].
DSP Report: operator macc2_p_reg[14]0 is absorbed into DSP macc2_p_reg[14].
DSP Report: operator macc2_m_reg[14]0 is absorbed into DSP macc2_p_reg[14].
DSP Report: Generating DSP macc2_p_reg[15], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[15] is absorbed into DSP macc2_p_reg[15].
DSP Report: register macc2_a_reg[15] is absorbed into DSP macc2_p_reg[15].
DSP Report: register macc2_p_reg[15] is absorbed into DSP macc2_p_reg[15].
DSP Report: register macc2_m_reg[15] is absorbed into DSP macc2_p_reg[15].
DSP Report: operator macc2_p_reg[15]0 is absorbed into DSP macc2_p_reg[15].
DSP Report: operator macc2_m_reg[15]0 is absorbed into DSP macc2_p_reg[15].
DSP Report: Generating DSP macc2_p_reg[16], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[16] is absorbed into DSP macc2_p_reg[16].
DSP Report: register macc2_a_reg[16] is absorbed into DSP macc2_p_reg[16].
DSP Report: register macc2_p_reg[16] is absorbed into DSP macc2_p_reg[16].
DSP Report: register macc2_m_reg[16] is absorbed into DSP macc2_p_reg[16].
DSP Report: operator macc2_p_reg[16]0 is absorbed into DSP macc2_p_reg[16].
DSP Report: operator macc2_m_reg[16]0 is absorbed into DSP macc2_p_reg[16].
DSP Report: Generating DSP macc2_p_reg[17], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[17] is absorbed into DSP macc2_p_reg[17].
DSP Report: register macc2_a_reg[17] is absorbed into DSP macc2_p_reg[17].
DSP Report: register macc2_p_reg[17] is absorbed into DSP macc2_p_reg[17].
DSP Report: register macc2_m_reg[17] is absorbed into DSP macc2_p_reg[17].
DSP Report: operator macc2_p_reg[17]0 is absorbed into DSP macc2_p_reg[17].
DSP Report: operator macc2_m_reg[17]0 is absorbed into DSP macc2_p_reg[17].
DSP Report: Generating DSP macc2_p_reg[18], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[18] is absorbed into DSP macc2_p_reg[18].
DSP Report: register macc2_a_reg[18] is absorbed into DSP macc2_p_reg[18].
DSP Report: register macc2_p_reg[18] is absorbed into DSP macc2_p_reg[18].
DSP Report: register macc2_m_reg[18] is absorbed into DSP macc2_p_reg[18].
DSP Report: operator macc2_p_reg[18]0 is absorbed into DSP macc2_p_reg[18].
DSP Report: operator macc2_m_reg[18]0 is absorbed into DSP macc2_p_reg[18].
DSP Report: Generating DSP macc2_p_reg[19], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[19] is absorbed into DSP macc2_p_reg[19].
DSP Report: register macc2_a_reg[19] is absorbed into DSP macc2_p_reg[19].
DSP Report: register macc2_p_reg[19] is absorbed into DSP macc2_p_reg[19].
DSP Report: register macc2_m_reg[19] is absorbed into DSP macc2_p_reg[19].
DSP Report: operator macc2_p_reg[19]0 is absorbed into DSP macc2_p_reg[19].
DSP Report: operator macc2_m_reg[19]0 is absorbed into DSP macc2_p_reg[19].
DSP Report: Generating DSP macc2_p_reg[20], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[20] is absorbed into DSP macc2_p_reg[20].
DSP Report: register macc2_a_reg[20] is absorbed into DSP macc2_p_reg[20].
DSP Report: register macc2_p_reg[20] is absorbed into DSP macc2_p_reg[20].
DSP Report: register macc2_m_reg[20] is absorbed into DSP macc2_p_reg[20].
DSP Report: operator macc2_p_reg[20]0 is absorbed into DSP macc2_p_reg[20].
DSP Report: operator macc2_m_reg[20]0 is absorbed into DSP macc2_p_reg[20].
DSP Report: Generating DSP macc2_p_reg[21], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[21] is absorbed into DSP macc2_p_reg[21].
DSP Report: register macc2_a_reg[21] is absorbed into DSP macc2_p_reg[21].
DSP Report: register macc2_p_reg[21] is absorbed into DSP macc2_p_reg[21].
DSP Report: register macc2_m_reg[21] is absorbed into DSP macc2_p_reg[21].
DSP Report: operator macc2_p_reg[21]0 is absorbed into DSP macc2_p_reg[21].
DSP Report: operator macc2_m_reg[21]0 is absorbed into DSP macc2_p_reg[21].
DSP Report: Generating DSP macc2_p_reg[22], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[22] is absorbed into DSP macc2_p_reg[22].
DSP Report: register macc2_a_reg[22] is absorbed into DSP macc2_p_reg[22].
DSP Report: register macc2_p_reg[22] is absorbed into DSP macc2_p_reg[22].
DSP Report: register macc2_m_reg[22] is absorbed into DSP macc2_p_reg[22].
DSP Report: operator macc2_p_reg[22]0 is absorbed into DSP macc2_p_reg[22].
DSP Report: operator macc2_m_reg[22]0 is absorbed into DSP macc2_p_reg[22].
DSP Report: Generating DSP macc2_p_reg[23], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[23] is absorbed into DSP macc2_p_reg[23].
DSP Report: register macc2_a_reg[23] is absorbed into DSP macc2_p_reg[23].
DSP Report: register macc2_p_reg[23] is absorbed into DSP macc2_p_reg[23].
DSP Report: register macc2_m_reg[23] is absorbed into DSP macc2_p_reg[23].
DSP Report: operator macc2_p_reg[23]0 is absorbed into DSP macc2_p_reg[23].
DSP Report: operator macc2_m_reg[23]0 is absorbed into DSP macc2_p_reg[23].
DSP Report: Generating DSP macc2_p_reg[24], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[24] is absorbed into DSP macc2_p_reg[24].
DSP Report: register macc2_a_reg[24] is absorbed into DSP macc2_p_reg[24].
DSP Report: register macc2_p_reg[24] is absorbed into DSP macc2_p_reg[24].
DSP Report: register macc2_m_reg[24] is absorbed into DSP macc2_p_reg[24].
DSP Report: operator macc2_p_reg[24]0 is absorbed into DSP macc2_p_reg[24].
DSP Report: operator macc2_m_reg[24]0 is absorbed into DSP macc2_p_reg[24].
DSP Report: Generating DSP macc2_p_reg[25], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[25] is absorbed into DSP macc2_p_reg[25].
DSP Report: register macc2_a_reg[25] is absorbed into DSP macc2_p_reg[25].
DSP Report: register macc2_p_reg[25] is absorbed into DSP macc2_p_reg[25].
DSP Report: register macc2_m_reg[25] is absorbed into DSP macc2_p_reg[25].
DSP Report: operator macc2_p_reg[25]0 is absorbed into DSP macc2_p_reg[25].
DSP Report: operator macc2_m_reg[25]0 is absorbed into DSP macc2_p_reg[25].
DSP Report: Generating DSP macc2_p_reg[26], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[26] is absorbed into DSP macc2_p_reg[26].
DSP Report: register macc2_a_reg[26] is absorbed into DSP macc2_p_reg[26].
DSP Report: register macc2_p_reg[26] is absorbed into DSP macc2_p_reg[26].
DSP Report: register macc2_m_reg[26] is absorbed into DSP macc2_p_reg[26].
DSP Report: operator macc2_p_reg[26]0 is absorbed into DSP macc2_p_reg[26].
DSP Report: operator macc2_m_reg[26]0 is absorbed into DSP macc2_p_reg[26].
DSP Report: Generating DSP macc2_p_reg[27], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[27] is absorbed into DSP macc2_p_reg[27].
DSP Report: register macc2_a_reg[27] is absorbed into DSP macc2_p_reg[27].
DSP Report: register macc2_p_reg[27] is absorbed into DSP macc2_p_reg[27].
DSP Report: register macc2_m_reg[27] is absorbed into DSP macc2_p_reg[27].
DSP Report: operator macc2_p_reg[27]0 is absorbed into DSP macc2_p_reg[27].
DSP Report: operator macc2_m_reg[27]0 is absorbed into DSP macc2_p_reg[27].
DSP Report: Generating DSP macc2_p_reg[28], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[28] is absorbed into DSP macc2_p_reg[28].
DSP Report: register macc2_a_reg[28] is absorbed into DSP macc2_p_reg[28].
DSP Report: register macc2_p_reg[28] is absorbed into DSP macc2_p_reg[28].
DSP Report: register macc2_m_reg[28] is absorbed into DSP macc2_p_reg[28].
DSP Report: operator macc2_p_reg[28]0 is absorbed into DSP macc2_p_reg[28].
DSP Report: operator macc2_m_reg[28]0 is absorbed into DSP macc2_p_reg[28].
DSP Report: Generating DSP macc2_p_reg[29], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[29] is absorbed into DSP macc2_p_reg[29].
DSP Report: register macc2_a_reg[29] is absorbed into DSP macc2_p_reg[29].
DSP Report: register macc2_p_reg[29] is absorbed into DSP macc2_p_reg[29].
DSP Report: register macc2_m_reg[29] is absorbed into DSP macc2_p_reg[29].
DSP Report: operator macc2_p_reg[29]0 is absorbed into DSP macc2_p_reg[29].
DSP Report: operator macc2_m_reg[29]0 is absorbed into DSP macc2_p_reg[29].
DSP Report: Generating DSP macc2_p_reg[30], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[30] is absorbed into DSP macc2_p_reg[30].
DSP Report: register macc2_a_reg[30] is absorbed into DSP macc2_p_reg[30].
DSP Report: register macc2_p_reg[30] is absorbed into DSP macc2_p_reg[30].
DSP Report: register macc2_m_reg[30] is absorbed into DSP macc2_p_reg[30].
DSP Report: operator macc2_p_reg[30]0 is absorbed into DSP macc2_p_reg[30].
DSP Report: operator macc2_m_reg[30]0 is absorbed into DSP macc2_p_reg[30].
DSP Report: Generating DSP macc2_p_reg[31], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[31] is absorbed into DSP macc2_p_reg[31].
DSP Report: register macc2_a_reg[31] is absorbed into DSP macc2_p_reg[31].
DSP Report: register macc2_p_reg[31] is absorbed into DSP macc2_p_reg[31].
DSP Report: register macc2_m_reg[31] is absorbed into DSP macc2_p_reg[31].
DSP Report: operator macc2_p_reg[31]0 is absorbed into DSP macc2_p_reg[31].
DSP Report: operator macc2_m_reg[31]0 is absorbed into DSP macc2_p_reg[31].
DSP Report: Generating DSP macc1_p_reg[0], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[0] is absorbed into DSP macc1_p_reg[0].
DSP Report: register macc1_a_reg[0] is absorbed into DSP macc1_p_reg[0].
DSP Report: register macc1_p_reg[0] is absorbed into DSP macc1_p_reg[0].
DSP Report: register macc1_m_reg[0] is absorbed into DSP macc1_p_reg[0].
DSP Report: operator macc1_p_reg[0]0 is absorbed into DSP macc1_p_reg[0].
DSP Report: operator macc1_m_reg[0]0 is absorbed into DSP macc1_p_reg[0].
DSP Report: Generating DSP macc1_p_reg[1], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[1] is absorbed into DSP macc1_p_reg[1].
DSP Report: register macc1_a_reg[1] is absorbed into DSP macc1_p_reg[1].
DSP Report: register macc1_p_reg[1] is absorbed into DSP macc1_p_reg[1].
DSP Report: register macc1_m_reg[1] is absorbed into DSP macc1_p_reg[1].
DSP Report: operator macc1_p_reg[1]0 is absorbed into DSP macc1_p_reg[1].
DSP Report: operator macc1_m_reg[1]0 is absorbed into DSP macc1_p_reg[1].
DSP Report: Generating DSP macc1_p_reg[2], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[2] is absorbed into DSP macc1_p_reg[2].
DSP Report: register macc1_a_reg[2] is absorbed into DSP macc1_p_reg[2].
DSP Report: register macc1_p_reg[2] is absorbed into DSP macc1_p_reg[2].
DSP Report: register macc1_m_reg[2] is absorbed into DSP macc1_p_reg[2].
DSP Report: operator macc1_p_reg[2]0 is absorbed into DSP macc1_p_reg[2].
DSP Report: operator macc1_m_reg[2]0 is absorbed into DSP macc1_p_reg[2].
DSP Report: Generating DSP macc1_p_reg[3], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[3] is absorbed into DSP macc1_p_reg[3].
DSP Report: register macc1_a_reg[3] is absorbed into DSP macc1_p_reg[3].
DSP Report: register macc1_p_reg[3] is absorbed into DSP macc1_p_reg[3].
DSP Report: register macc1_m_reg[3] is absorbed into DSP macc1_p_reg[3].
DSP Report: operator macc1_p_reg[3]0 is absorbed into DSP macc1_p_reg[3].
DSP Report: operator macc1_m_reg[3]0 is absorbed into DSP macc1_p_reg[3].
DSP Report: Generating DSP macc1_p_reg[4], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[4] is absorbed into DSP macc1_p_reg[4].
DSP Report: register macc1_a_reg[4] is absorbed into DSP macc1_p_reg[4].
DSP Report: register macc1_p_reg[4] is absorbed into DSP macc1_p_reg[4].
DSP Report: register macc1_m_reg[4] is absorbed into DSP macc1_p_reg[4].
DSP Report: operator macc1_p_reg[4]0 is absorbed into DSP macc1_p_reg[4].
DSP Report: operator macc1_m_reg[4]0 is absorbed into DSP macc1_p_reg[4].
DSP Report: Generating DSP macc1_p_reg[5], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[5] is absorbed into DSP macc1_p_reg[5].
DSP Report: register macc1_a_reg[5] is absorbed into DSP macc1_p_reg[5].
DSP Report: register macc1_p_reg[5] is absorbed into DSP macc1_p_reg[5].
DSP Report: register macc1_m_reg[5] is absorbed into DSP macc1_p_reg[5].
DSP Report: operator macc1_p_reg[5]0 is absorbed into DSP macc1_p_reg[5].
DSP Report: operator macc1_m_reg[5]0 is absorbed into DSP macc1_p_reg[5].
DSP Report: Generating DSP macc1_p_reg[6], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[6] is absorbed into DSP macc1_p_reg[6].
DSP Report: register macc1_a_reg[6] is absorbed into DSP macc1_p_reg[6].
DSP Report: register macc1_p_reg[6] is absorbed into DSP macc1_p_reg[6].
DSP Report: register macc1_m_reg[6] is absorbed into DSP macc1_p_reg[6].
DSP Report: operator macc1_p_reg[6]0 is absorbed into DSP macc1_p_reg[6].
DSP Report: operator macc1_m_reg[6]0 is absorbed into DSP macc1_p_reg[6].
DSP Report: Generating DSP macc1_p_reg[7], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[7] is absorbed into DSP macc1_p_reg[7].
DSP Report: register macc1_a_reg[7] is absorbed into DSP macc1_p_reg[7].
DSP Report: register macc1_p_reg[7] is absorbed into DSP macc1_p_reg[7].
DSP Report: register macc1_m_reg[7] is absorbed into DSP macc1_p_reg[7].
DSP Report: operator macc1_p_reg[7]0 is absorbed into DSP macc1_p_reg[7].
DSP Report: operator macc1_m_reg[7]0 is absorbed into DSP macc1_p_reg[7].
DSP Report: Generating DSP macc1_p_reg[8], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[8] is absorbed into DSP macc1_p_reg[8].
DSP Report: register macc1_a_reg[8] is absorbed into DSP macc1_p_reg[8].
DSP Report: register macc1_p_reg[8] is absorbed into DSP macc1_p_reg[8].
DSP Report: register macc1_m_reg[8] is absorbed into DSP macc1_p_reg[8].
DSP Report: operator macc1_p_reg[8]0 is absorbed into DSP macc1_p_reg[8].
DSP Report: operator macc1_m_reg[8]0 is absorbed into DSP macc1_p_reg[8].
DSP Report: Generating DSP macc1_p_reg[9], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[9] is absorbed into DSP macc1_p_reg[9].
DSP Report: register macc1_a_reg[9] is absorbed into DSP macc1_p_reg[9].
DSP Report: register macc1_p_reg[9] is absorbed into DSP macc1_p_reg[9].
DSP Report: register macc1_m_reg[9] is absorbed into DSP macc1_p_reg[9].
DSP Report: operator macc1_p_reg[9]0 is absorbed into DSP macc1_p_reg[9].
DSP Report: operator macc1_m_reg[9]0 is absorbed into DSP macc1_p_reg[9].
DSP Report: Generating DSP macc1_p_reg[10], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[10] is absorbed into DSP macc1_p_reg[10].
DSP Report: register macc1_a_reg[10] is absorbed into DSP macc1_p_reg[10].
DSP Report: register macc1_p_reg[10] is absorbed into DSP macc1_p_reg[10].
DSP Report: register macc1_m_reg[10] is absorbed into DSP macc1_p_reg[10].
DSP Report: operator macc1_p_reg[10]0 is absorbed into DSP macc1_p_reg[10].
DSP Report: operator macc1_m_reg[10]0 is absorbed into DSP macc1_p_reg[10].
DSP Report: Generating DSP macc1_p_reg[11], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[11] is absorbed into DSP macc1_p_reg[11].
DSP Report: register macc1_a_reg[11] is absorbed into DSP macc1_p_reg[11].
DSP Report: register macc1_p_reg[11] is absorbed into DSP macc1_p_reg[11].
DSP Report: register macc1_m_reg[11] is absorbed into DSP macc1_p_reg[11].
DSP Report: operator macc1_p_reg[11]0 is absorbed into DSP macc1_p_reg[11].
DSP Report: operator macc1_m_reg[11]0 is absorbed into DSP macc1_p_reg[11].
DSP Report: Generating DSP macc1_p_reg[12], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[12] is absorbed into DSP macc1_p_reg[12].
DSP Report: register macc1_a_reg[12] is absorbed into DSP macc1_p_reg[12].
DSP Report: register macc1_p_reg[12] is absorbed into DSP macc1_p_reg[12].
DSP Report: register macc1_m_reg[12] is absorbed into DSP macc1_p_reg[12].
DSP Report: operator macc1_p_reg[12]0 is absorbed into DSP macc1_p_reg[12].
DSP Report: operator macc1_m_reg[12]0 is absorbed into DSP macc1_p_reg[12].
DSP Report: Generating DSP macc1_p_reg[13], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[13] is absorbed into DSP macc1_p_reg[13].
DSP Report: register macc1_a_reg[13] is absorbed into DSP macc1_p_reg[13].
DSP Report: register macc1_p_reg[13] is absorbed into DSP macc1_p_reg[13].
DSP Report: register macc1_m_reg[13] is absorbed into DSP macc1_p_reg[13].
DSP Report: operator macc1_p_reg[13]0 is absorbed into DSP macc1_p_reg[13].
DSP Report: operator macc1_m_reg[13]0 is absorbed into DSP macc1_p_reg[13].
DSP Report: Generating DSP macc1_p_reg[14], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[14] is absorbed into DSP macc1_p_reg[14].
DSP Report: register macc1_a_reg[14] is absorbed into DSP macc1_p_reg[14].
DSP Report: register macc1_p_reg[14] is absorbed into DSP macc1_p_reg[14].
DSP Report: register macc1_m_reg[14] is absorbed into DSP macc1_p_reg[14].
DSP Report: operator macc1_p_reg[14]0 is absorbed into DSP macc1_p_reg[14].
DSP Report: operator macc1_m_reg[14]0 is absorbed into DSP macc1_p_reg[14].
DSP Report: Generating DSP macc1_p_reg[15], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[15] is absorbed into DSP macc1_p_reg[15].
DSP Report: register macc1_a_reg[15] is absorbed into DSP macc1_p_reg[15].
DSP Report: register macc1_p_reg[15] is absorbed into DSP macc1_p_reg[15].
DSP Report: register macc1_m_reg[15] is absorbed into DSP macc1_p_reg[15].
DSP Report: operator macc1_p_reg[15]0 is absorbed into DSP macc1_p_reg[15].
DSP Report: operator macc1_m_reg[15]0 is absorbed into DSP macc1_p_reg[15].
DSP Report: Generating DSP macc1_p_reg[16], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[16] is absorbed into DSP macc1_p_reg[16].
DSP Report: register macc1_a_reg[16] is absorbed into DSP macc1_p_reg[16].
DSP Report: register macc1_p_reg[16] is absorbed into DSP macc1_p_reg[16].
DSP Report: register macc1_m_reg[16] is absorbed into DSP macc1_p_reg[16].
DSP Report: operator macc1_p_reg[16]0 is absorbed into DSP macc1_p_reg[16].
DSP Report: operator macc1_m_reg[16]0 is absorbed into DSP macc1_p_reg[16].
DSP Report: Generating DSP macc1_p_reg[17], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[17] is absorbed into DSP macc1_p_reg[17].
DSP Report: register macc1_a_reg[17] is absorbed into DSP macc1_p_reg[17].
DSP Report: register macc1_p_reg[17] is absorbed into DSP macc1_p_reg[17].
DSP Report: register macc1_m_reg[17] is absorbed into DSP macc1_p_reg[17].
DSP Report: operator macc1_p_reg[17]0 is absorbed into DSP macc1_p_reg[17].
DSP Report: operator macc1_m_reg[17]0 is absorbed into DSP macc1_p_reg[17].
DSP Report: Generating DSP macc1_p_reg[18], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[18] is absorbed into DSP macc1_p_reg[18].
DSP Report: register macc1_a_reg[18] is absorbed into DSP macc1_p_reg[18].
DSP Report: register macc1_p_reg[18] is absorbed into DSP macc1_p_reg[18].
DSP Report: register macc1_m_reg[18] is absorbed into DSP macc1_p_reg[18].
DSP Report: operator macc1_p_reg[18]0 is absorbed into DSP macc1_p_reg[18].
DSP Report: operator macc1_m_reg[18]0 is absorbed into DSP macc1_p_reg[18].
DSP Report: Generating DSP macc1_p_reg[19], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[19] is absorbed into DSP macc1_p_reg[19].
DSP Report: register macc1_a_reg[19] is absorbed into DSP macc1_p_reg[19].
DSP Report: register macc1_p_reg[19] is absorbed into DSP macc1_p_reg[19].
DSP Report: register macc1_m_reg[19] is absorbed into DSP macc1_p_reg[19].
DSP Report: operator macc1_p_reg[19]0 is absorbed into DSP macc1_p_reg[19].
DSP Report: operator macc1_m_reg[19]0 is absorbed into DSP macc1_p_reg[19].
DSP Report: Generating DSP macc1_p_reg[20], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[20] is absorbed into DSP macc1_p_reg[20].
DSP Report: register macc1_a_reg[20] is absorbed into DSP macc1_p_reg[20].
DSP Report: register macc1_p_reg[20] is absorbed into DSP macc1_p_reg[20].
DSP Report: register macc1_m_reg[20] is absorbed into DSP macc1_p_reg[20].
DSP Report: operator macc1_p_reg[20]0 is absorbed into DSP macc1_p_reg[20].
DSP Report: operator macc1_m_reg[20]0 is absorbed into DSP macc1_p_reg[20].
DSP Report: Generating DSP macc1_p_reg[21], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[21] is absorbed into DSP macc1_p_reg[21].
DSP Report: register macc1_a_reg[21] is absorbed into DSP macc1_p_reg[21].
DSP Report: register macc1_p_reg[21] is absorbed into DSP macc1_p_reg[21].
DSP Report: register macc1_m_reg[21] is absorbed into DSP macc1_p_reg[21].
DSP Report: operator macc1_p_reg[21]0 is absorbed into DSP macc1_p_reg[21].
DSP Report: operator macc1_m_reg[21]0 is absorbed into DSP macc1_p_reg[21].
DSP Report: Generating DSP macc1_p_reg[22], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[22] is absorbed into DSP macc1_p_reg[22].
DSP Report: register macc1_a_reg[22] is absorbed into DSP macc1_p_reg[22].
DSP Report: register macc1_p_reg[22] is absorbed into DSP macc1_p_reg[22].
DSP Report: register macc1_m_reg[22] is absorbed into DSP macc1_p_reg[22].
DSP Report: operator macc1_p_reg[22]0 is absorbed into DSP macc1_p_reg[22].
DSP Report: operator macc1_m_reg[22]0 is absorbed into DSP macc1_p_reg[22].
DSP Report: Generating DSP macc1_p_reg[23], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[23] is absorbed into DSP macc1_p_reg[23].
DSP Report: register macc1_a_reg[23] is absorbed into DSP macc1_p_reg[23].
DSP Report: register macc1_p_reg[23] is absorbed into DSP macc1_p_reg[23].
DSP Report: register macc1_m_reg[23] is absorbed into DSP macc1_p_reg[23].
DSP Report: operator macc1_p_reg[23]0 is absorbed into DSP macc1_p_reg[23].
DSP Report: operator macc1_m_reg[23]0 is absorbed into DSP macc1_p_reg[23].
DSP Report: Generating DSP macc1_p_reg[24], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[24] is absorbed into DSP macc1_p_reg[24].
DSP Report: register macc1_a_reg[24] is absorbed into DSP macc1_p_reg[24].
DSP Report: register macc1_p_reg[24] is absorbed into DSP macc1_p_reg[24].
DSP Report: register macc1_m_reg[24] is absorbed into DSP macc1_p_reg[24].
DSP Report: operator macc1_p_reg[24]0 is absorbed into DSP macc1_p_reg[24].
DSP Report: operator macc1_m_reg[24]0 is absorbed into DSP macc1_p_reg[24].
DSP Report: Generating DSP macc1_p_reg[25], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[25] is absorbed into DSP macc1_p_reg[25].
DSP Report: register macc1_a_reg[25] is absorbed into DSP macc1_p_reg[25].
DSP Report: register macc1_p_reg[25] is absorbed into DSP macc1_p_reg[25].
DSP Report: register macc1_m_reg[25] is absorbed into DSP macc1_p_reg[25].
DSP Report: operator macc1_p_reg[25]0 is absorbed into DSP macc1_p_reg[25].
DSP Report: operator macc1_m_reg[25]0 is absorbed into DSP macc1_p_reg[25].
DSP Report: Generating DSP macc1_p_reg[26], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[26] is absorbed into DSP macc1_p_reg[26].
DSP Report: register macc1_a_reg[26] is absorbed into DSP macc1_p_reg[26].
DSP Report: register macc1_p_reg[26] is absorbed into DSP macc1_p_reg[26].
DSP Report: register macc1_m_reg[26] is absorbed into DSP macc1_p_reg[26].
DSP Report: operator macc1_p_reg[26]0 is absorbed into DSP macc1_p_reg[26].
DSP Report: operator macc1_m_reg[26]0 is absorbed into DSP macc1_p_reg[26].
DSP Report: Generating DSP macc1_p_reg[27], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[27] is absorbed into DSP macc1_p_reg[27].
DSP Report: register macc1_a_reg[27] is absorbed into DSP macc1_p_reg[27].
DSP Report: register macc1_p_reg[27] is absorbed into DSP macc1_p_reg[27].
DSP Report: register macc1_m_reg[27] is absorbed into DSP macc1_p_reg[27].
DSP Report: operator macc1_p_reg[27]0 is absorbed into DSP macc1_p_reg[27].
DSP Report: operator macc1_m_reg[27]0 is absorbed into DSP macc1_p_reg[27].
DSP Report: Generating DSP macc1_p_reg[28], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[28] is absorbed into DSP macc1_p_reg[28].
DSP Report: register macc1_a_reg[28] is absorbed into DSP macc1_p_reg[28].
DSP Report: register macc1_p_reg[28] is absorbed into DSP macc1_p_reg[28].
DSP Report: register macc1_m_reg[28] is absorbed into DSP macc1_p_reg[28].
DSP Report: operator macc1_p_reg[28]0 is absorbed into DSP macc1_p_reg[28].
DSP Report: operator macc1_m_reg[28]0 is absorbed into DSP macc1_p_reg[28].
DSP Report: Generating DSP macc1_p_reg[29], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[29] is absorbed into DSP macc1_p_reg[29].
DSP Report: register macc1_a_reg[29] is absorbed into DSP macc1_p_reg[29].
DSP Report: register macc1_p_reg[29] is absorbed into DSP macc1_p_reg[29].
DSP Report: register macc1_m_reg[29] is absorbed into DSP macc1_p_reg[29].
DSP Report: operator macc1_p_reg[29]0 is absorbed into DSP macc1_p_reg[29].
DSP Report: operator macc1_m_reg[29]0 is absorbed into DSP macc1_p_reg[29].
DSP Report: Generating DSP macc1_p_reg[30], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[30] is absorbed into DSP macc1_p_reg[30].
DSP Report: register macc1_a_reg[30] is absorbed into DSP macc1_p_reg[30].
DSP Report: register macc1_p_reg[30] is absorbed into DSP macc1_p_reg[30].
DSP Report: register macc1_m_reg[30] is absorbed into DSP macc1_p_reg[30].
DSP Report: operator macc1_p_reg[30]0 is absorbed into DSP macc1_p_reg[30].
DSP Report: operator macc1_m_reg[30]0 is absorbed into DSP macc1_p_reg[30].
DSP Report: Generating DSP macc1_p_reg[31], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[31] is absorbed into DSP macc1_p_reg[31].
DSP Report: register macc1_a_reg[31] is absorbed into DSP macc1_p_reg[31].
DSP Report: register macc1_p_reg[31] is absorbed into DSP macc1_p_reg[31].
DSP Report: register macc1_m_reg[31] is absorbed into DSP macc1_p_reg[31].
DSP Report: operator macc1_p_reg[31]0 is absorbed into DSP macc1_p_reg[31].
DSP Report: operator macc1_m_reg[31]0 is absorbed into DSP macc1_p_reg[31].
WARNING: [Synth 8-3332] Sequential element (men_dreg_reg[2]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[0][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[0][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[1][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[1][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[2][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[2][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[3][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[3][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[4][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[4][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[5][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[5][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[6][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[6][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[7][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[7][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[8][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[8][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[9][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[9][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[10][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[10][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[11][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[11][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[12][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[12][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[13][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[13][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[14][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[14][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[15][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[15][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[16][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[16][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[17][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[17][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[18][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[18][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[19][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[19][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[20][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[20][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[21][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[21][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[22][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[22][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[23][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[23][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[24][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[24][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[25][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[25][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[26][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[26][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[27][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[27][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[28][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[28][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[29][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[29][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[30][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[30][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[31][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[31][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_sum_reg[47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_sum_reg[46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[0][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[0][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[1][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[1][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[2][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[2][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[3][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[3][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[4][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[4][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[5][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[5][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[6][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[6][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[7][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[7][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[8][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[8][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[9][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[9][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[10][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[10][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[11][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[11][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[12][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[12][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[13][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[13][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[14][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[14][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[15][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[15][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[16][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP ad_macc_inst/macc_p_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register ad_macc_inst/macc_b_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_a_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_p_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_m_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: operator ad_macc_inst/macc_p0 is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: operator ad_macc_inst/macc_m0 is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: Generating DSP ac_macc_inst/macc_p_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register ac_macc_inst/macc_b_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_a_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_p_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_m_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: operator ac_macc_inst/macc_p0 is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: operator ac_macc_inst/macc_m0 is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: Generating DSP ad_macc_inst/macc_p_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register ad_macc_inst/macc_b_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_a_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_p_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_m_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: operator ad_macc_inst/macc_p0 is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: operator ad_macc_inst/macc_m0 is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: Generating DSP ac_macc_inst/macc_p_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register ac_macc_inst/macc_b_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_a_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_p_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_m_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: operator ac_macc_inst/macc_p0 is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: operator ac_macc_inst/macc_m0 is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: Generating DSP ad_macc_inst/macc_p_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register ad_macc_inst/macc_b_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_a_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_p_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_m_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: operator ad_macc_inst/macc_p0 is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: operator ad_macc_inst/macc_m0 is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: Generating DSP ac_macc_inst/macc_p_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register ac_macc_inst/macc_b_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_a_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_p_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_m_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: operator ac_macc_inst/macc_p0 is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: operator ac_macc_inst/macc_m0 is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: Generating DSP ad_macc_inst/macc_p_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register ad_macc_inst/macc_b_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_a_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_p_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_m_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: operator ad_macc_inst/macc_p0 is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: operator ad_macc_inst/macc_m0 is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: Generating DSP ac_macc_inst/macc_p_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register ac_macc_inst/macc_b_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_a_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_p_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_m_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: operator ac_macc_inst/macc_p0 is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: operator ac_macc_inst/macc_m0 is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: Generating DSP ad_macc_inst/macc_p_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register ad_macc_inst/macc_b_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_a_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_p_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_m_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: operator ad_macc_inst/macc_p0 is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: operator ad_macc_inst/macc_m0 is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: Generating DSP ac_macc_inst/macc_p_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register ac_macc_inst/macc_b_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_a_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_p_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_m_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: operator ac_macc_inst/macc_p0 is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: operator ac_macc_inst/macc_m0 is absorbed into DSP ac_macc_inst/macc_p_reg.
INFO: [Synth 8-3886] merging instance 'gen_ch_est[4].u_ch_est_i/ac_macc_inst/last_dreg_reg[0]' (FDR) to 'gen_ch_est[4].u_ch_est_i/ad_macc_inst/last_dreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[4].u_ch_est_i/ac_macc_inst/en_dreg_reg[0]' (FDR) to 'gen_ch_est[4].u_ch_est_i/ad_macc_inst/en_dreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[4].u_ch_est_i/ad_macc_inst/last_dreg_reg[1]' (FDR) to 'gen_ch_est[4].u_ch_est_i/ac_macc_inst/last_dreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[4].u_ch_est_i/ad_macc_inst/en_dreg_reg[1]' (FDR) to 'gen_ch_est[4].u_ch_est_i/ac_macc_inst/en_dreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[4].u_ch_est_i/ac_macc_inst/last_dreg_reg[2]' (FDR) to 'gen_ch_est[4].u_ch_est_i/ad_macc_inst/last_dreg_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[3].u_ch_est_i/ac_macc_inst/last_dreg_reg[0]' (FDR) to 'gen_ch_est[3].u_ch_est_i/ad_macc_inst/last_dreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[3].u_ch_est_i/ac_macc_inst/en_dreg_reg[0]' (FDR) to 'gen_ch_est[3].u_ch_est_i/ad_macc_inst/en_dreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[3].u_ch_est_i/ad_macc_inst/last_dreg_reg[1]' (FDR) to 'gen_ch_est[3].u_ch_est_i/ac_macc_inst/last_dreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[3].u_ch_est_i/ad_macc_inst/en_dreg_reg[1]' (FDR) to 'gen_ch_est[3].u_ch_est_i/ac_macc_inst/en_dreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[3].u_ch_est_i/ac_macc_inst/last_dreg_reg[2]' (FDR) to 'gen_ch_est[3].u_ch_est_i/ad_macc_inst/last_dreg_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[2].u_ch_est_i/ac_macc_inst/last_dreg_reg[0]' (FDR) to 'gen_ch_est[2].u_ch_est_i/ad_macc_inst/last_dreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[2].u_ch_est_i/ac_macc_inst/en_dreg_reg[0]' (FDR) to 'gen_ch_est[2].u_ch_est_i/ad_macc_inst/en_dreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[2].u_ch_est_i/ad_macc_inst/last_dreg_reg[1]' (FDR) to 'gen_ch_est[2].u_ch_est_i/ac_macc_inst/last_dreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[2].u_ch_est_i/ad_macc_inst/en_dreg_reg[1]' (FDR) to 'gen_ch_est[2].u_ch_est_i/ac_macc_inst/en_dreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[2].u_ch_est_i/ac_macc_inst/last_dreg_reg[2]' (FDR) to 'gen_ch_est[2].u_ch_est_i/ad_macc_inst/last_dreg_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[1].u_ch_est_i/ac_macc_inst/last_dreg_reg[0]' (FDR) to 'gen_ch_est[1].u_ch_est_i/ad_macc_inst/last_dreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[1].u_ch_est_i/ac_macc_inst/en_dreg_reg[0]' (FDR) to 'gen_ch_est[1].u_ch_est_i/ad_macc_inst/en_dreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[1].u_ch_est_i/ad_macc_inst/last_dreg_reg[1]' (FDR) to 'gen_ch_est[1].u_ch_est_i/ac_macc_inst/last_dreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[1].u_ch_est_i/ad_macc_inst/en_dreg_reg[1]' (FDR) to 'gen_ch_est[1].u_ch_est_i/ac_macc_inst/en_dreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[1].u_ch_est_i/ac_macc_inst/last_dreg_reg[2]' (FDR) to 'gen_ch_est[1].u_ch_est_i/ad_macc_inst/last_dreg_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[0].u_ch_est_i/ac_macc_inst/last_dreg_reg[0]' (FDR) to 'gen_ch_est[0].u_ch_est_i/ad_macc_inst/last_dreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[0].u_ch_est_i/ac_macc_inst/en_dreg_reg[0]' (FDR) to 'gen_ch_est[0].u_ch_est_i/ad_macc_inst/en_dreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[0].u_ch_est_i/ad_macc_inst/last_dreg_reg[1]' (FDR) to 'gen_ch_est[0].u_ch_est_i/ac_macc_inst/last_dreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[0].u_ch_est_i/ad_macc_inst/en_dreg_reg[1]' (FDR) to 'gen_ch_est[0].u_ch_est_i/ac_macc_inst/en_dreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[0].u_ch_est_i/ac_macc_inst/last_dreg_reg[2]' (FDR) to 'gen_ch_est[0].u_ch_est_i/ad_macc_inst/last_dreg_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[1].u_ch_est_i/cs_est_reg[6]' (FDRE) to 'gen_ch_est[1].u_ch_est_i/cs_est_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[1].u_ch_est_i/cs_est_reg[7]' (FDRE) to 'gen_ch_est[1].u_ch_est_i/cs_est_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_ch_est[1].u_ch_est_i /\cs_est_reg[5] )
INFO: [Synth 8-3886] merging instance 'gen_ch_est[0].u_ch_est_i/cs_est_reg[6]' (FDRE) to 'gen_ch_est[0].u_ch_est_i/cs_est_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[0].u_ch_est_i/cs_est_reg[7]' (FDRE) to 'gen_ch_est[0].u_ch_est_i/cs_est_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_ch_est[0].u_ch_est_i /\cs_est_reg[5] )
INFO: [Synth 8-3886] merging instance 'gen_ch_est[2].u_ch_est_i/cs_est_reg[6]' (FDRE) to 'gen_ch_est[2].u_ch_est_i/cs_est_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[2].u_ch_est_i/cs_est_reg[7]' (FDRE) to 'gen_ch_est[2].u_ch_est_i/cs_est_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_ch_est[2].u_ch_est_i /\cs_est_reg[5] )
INFO: [Synth 8-3886] merging instance 'gen_ch_est[3].u_ch_est_i/cs_est_reg[6]' (FDRE) to 'gen_ch_est[3].u_ch_est_i/cs_est_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[3].u_ch_est_i/cs_est_reg[7]' (FDRE) to 'gen_ch_est[3].u_ch_est_i/cs_est_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_ch_est[3].u_ch_est_i /\cs_est_reg[5] )
INFO: [Synth 8-3886] merging instance 'gen_ch_est[4].u_ch_est_i/cs_est_reg[6]' (FDRE) to 'gen_ch_est[4].u_ch_est_i/cs_est_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[4].u_ch_est_i/cs_est_reg[7]' (FDRE) to 'gen_ch_est[4].u_ch_est_i/cs_est_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_ch_est[4].u_ch_est_i /\cs_est_reg[5] )
INFO: [Synth 8-3886] merging instance 'gen_ch_est[4].u_ch_est_i/ac_macc_inst/last_dreg_reg[3]' (FDR) to 'gen_ch_est[4].u_ch_est_i/ad_macc_inst/last_dreg_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[3].u_ch_est_i/ac_macc_inst/last_dreg_reg[3]' (FDR) to 'gen_ch_est[3].u_ch_est_i/ad_macc_inst/last_dreg_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[2].u_ch_est_i/ac_macc_inst/last_dreg_reg[3]' (FDR) to 'gen_ch_est[2].u_ch_est_i/ad_macc_inst/last_dreg_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[1].u_ch_est_i/ac_macc_inst/last_dreg_reg[3]' (FDR) to 'gen_ch_est[1].u_ch_est_i/ad_macc_inst/last_dreg_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[0].u_ch_est_i/ac_macc_inst/last_dreg_reg[3]' (FDR) to 'gen_ch_est[0].u_ch_est_i/ad_macc_inst/last_dreg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\corr_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\corr_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\corr_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\corr_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\corr_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cs_main_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cs_main_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cs_main_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cs_main_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cs_main_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cs_main_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cs_main_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cs_main_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cs_main_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cs_main_reg[4][7] )
INFO: [Synth 8-3886] merging instance 'gen_ch_est[4].u_ch_est_i/ac_macc_inst/last_dreg_reg[4]' (FDR) to 'gen_ch_est[4].u_ch_est_i/ad_macc_inst/last_dreg_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[3].u_ch_est_i/ac_macc_inst/last_dreg_reg[4]' (FDR) to 'gen_ch_est[3].u_ch_est_i/ad_macc_inst/last_dreg_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[2].u_ch_est_i/ac_macc_inst/last_dreg_reg[4]' (FDR) to 'gen_ch_est[2].u_ch_est_i/ad_macc_inst/last_dreg_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[1].u_ch_est_i/ac_macc_inst/last_dreg_reg[4]' (FDR) to 'gen_ch_est[1].u_ch_est_i/ad_macc_inst/last_dreg_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[0].u_ch_est_i/ac_macc_inst/last_dreg_reg[4]' (FDR) to 'gen_ch_est[0].u_ch_est_i/ad_macc_inst/last_dreg_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[4].u_ch_est_i/ac_macc_inst/last_dreg_reg[5]' (FDR) to 'gen_ch_est[4].u_ch_est_i/ad_macc_inst/last_dreg_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[4].u_ch_est_i/ac_macc_inst/en_dreg_reg[2]' (FDR) to 'gen_ch_est[4].u_ch_est_i/ad_macc_inst/en_dreg_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[4].u_ch_est_i/ad_macc_inst/last_dreg_reg[6]' (FDR) to 'gen_ch_est[4].u_ch_est_i/ac_macc_inst/last_dreg_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[4].u_ch_est_i/ad_macc_inst/last_dreg_reg[7]' (FDR) to 'gen_ch_est[4].u_ch_est_i/ac_macc_inst/last_dreg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[3].u_ch_est_i/ac_macc_inst/last_dreg_reg[5]' (FDR) to 'gen_ch_est[3].u_ch_est_i/ad_macc_inst/last_dreg_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[3].u_ch_est_i/ac_macc_inst/en_dreg_reg[2]' (FDR) to 'gen_ch_est[3].u_ch_est_i/ad_macc_inst/en_dreg_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[3].u_ch_est_i/ad_macc_inst/last_dreg_reg[6]' (FDR) to 'gen_ch_est[3].u_ch_est_i/ac_macc_inst/last_dreg_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[3].u_ch_est_i/ad_macc_inst/last_dreg_reg[7]' (FDR) to 'gen_ch_est[3].u_ch_est_i/ac_macc_inst/last_dreg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[2].u_ch_est_i/ac_macc_inst/last_dreg_reg[5]' (FDR) to 'gen_ch_est[2].u_ch_est_i/ad_macc_inst/last_dreg_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[2].u_ch_est_i/ac_macc_inst/en_dreg_reg[2]' (FDR) to 'gen_ch_est[2].u_ch_est_i/ad_macc_inst/en_dreg_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[2].u_ch_est_i/ad_macc_inst/last_dreg_reg[6]' (FDR) to 'gen_ch_est[2].u_ch_est_i/ac_macc_inst/last_dreg_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[2].u_ch_est_i/ad_macc_inst/last_dreg_reg[7]' (FDR) to 'gen_ch_est[2].u_ch_est_i/ac_macc_inst/last_dreg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[1].u_ch_est_i/ac_macc_inst/last_dreg_reg[5]' (FDR) to 'gen_ch_est[1].u_ch_est_i/ad_macc_inst/last_dreg_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_0/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_0/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_sine.v:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_sine.v:110]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_sine.v:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_sine.v:110]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_0/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_0/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_sine.v:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_sine.v:110]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_sine.v:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_sine.v:110]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_0/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_0/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:64]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_sine.v:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_sine.v:110]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_sine.v:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_sine.v:110]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_0/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_0/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:64]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_sine.v:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_sine.v:110]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_sine.v:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/6c78/axi_ad9361.srcs/sources_1/imports/common/ad_dds_sine.v:110]
WARNING: [Synth 8-3917] design axi_ad9361__GCB0 has port s_axi_bresp[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_ad9361__GCB0 has port s_axi_bresp[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_ad9361__GCB0 has port s_axi_rresp[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_ad9361__GCB0 has port s_axi_rresp[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/i_tx_channel_0/\i_dds/i_dds_1_0/i_dds_sine/s2_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/i_tx_channel_0/\i_dds/i_dds_1_0/i_dds_sine/s2_data_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/i_tx_channel_0/\i_dds/i_dds_1_1/i_dds_sine/s2_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/i_tx_channel_0/\i_dds/i_dds_1_1/i_dds_sine/s2_data_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/i_tx_channel_1/\i_dds/i_dds_1_0/i_dds_sine/s2_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/i_tx_channel_1/\i_dds/i_dds_1_0/i_dds_sine/s2_data_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/i_tx_channel_1/\i_dds/i_dds_1_1/i_dds_sine/s2_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/i_tx_channel_1/\i_dds/i_dds_1_1/i_dds_sine/s2_data_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/i_tx_channel_2/\i_dds/i_dds_1_0/i_dds_sine/s2_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/i_tx_channel_2/\i_dds/i_dds_1_0/i_dds_sine/s2_data_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/i_tx_channel_2/\i_dds/i_dds_1_1/i_dds_sine/s2_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/i_tx_channel_2/\i_dds/i_dds_1_1/i_dds_sine/s2_data_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/i_tx_channel_3/\i_dds/i_dds_1_0/i_dds_sine/s2_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/i_tx_channel_3/\i_dds/i_dds_1_0/i_dds_sine/s2_data_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/i_tx_channel_3/\i_dds/i_dds_1_1/i_dds_sine/s2_data_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_tx/i_tx_channel_3/\i_dds/i_dds_1_1/i_dds_sine/s2_data_1_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg' and it is trimmed from '33' to '6' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:95]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '57' to '49' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '57' to '49' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '57' to '49' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '57' to '49' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '53' to '45' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '53' to '45' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '53' to '45' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '53' to '45' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '57' to '49' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '57' to '49' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '57' to '49' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '57' to '49' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi_ad9361_adc_dma/inst/\i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_ad9361_adc_dma/inst/up_dma_cyclic_reg)
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_cpu_interconnect/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_cpu_interconnect/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_cpu_interconnect/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_cpu_interconnect/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_cpu_interconnect/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_cpu_interconnect/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_cpu_interconnect/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_cpu_interconnect/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_cpu_interconnect/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[34] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_cpu_interconnect/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_cpu_interconnect/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_cpu_interconnect/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_cpu_interconnect/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_cpu_interconnect/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_cpu_interconnect/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_cpu_interconnect/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_cpu_interconnect/xbar/\inst/gen_samd.crossbar_samd /addr_arbiter_ar/\gen_no_arbiter.m_target_hot_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_cpu_interconnect/xbar/\inst/gen_samd.crossbar_samd /addr_arbiter_ar/\gen_no_arbiter.m_mesg_i_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_cpu_interconnect/xbar/\inst/gen_samd.crossbar_samd /addr_arbiter_aw/\gen_no_arbiter.m_target_hot_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_cpu_interconnect/xbar/\inst/gen_samd.crossbar_samd /addr_arbiter_aw/\gen_no_arbiter.m_mesg_i_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi_cpu_interconnect/xbar/\inst/gen_samd.crossbar_samd /\gen_master_slots[10].reg_slice_mi /\b.b_pipe/m_payload_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_1_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_1_1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_3_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_3_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_1_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_1_1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_3_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_1_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_3_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_1_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_1_1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_3_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_1_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_3_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_1_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_1_1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (util_ad9361_adc_pack/inst/\g_mux[0].i_mux /\adc_mux_data_2_2_reg[19] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg' and it is trimmed from '32' to '5' bits. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:95]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:09:09 ; elapsed = 00:13:09 . Memory (MB): peak = 2497.922 ; gain = 1230.656 ; free physical = 141 ; free virtual = 5208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ad_mem:                 | m_ram_reg  | 64 x 64(NO_CHANGE)     | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|ad_mem__parameterized1: | m_ram_reg  | 16 x 64(NO_CHANGE)     | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|ad_mem__parameterized0: | m_ram_reg  | 32 x 64(NO_CHANGE)     | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|ad_mem:                 | m_ram_reg  | 64 x 64(NO_CHANGE)     | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                    | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives    | 
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|axi_cpu_interconnect/\m01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 57              | RAM32M x 10   | 
|axi_cpu_interconnect/\m01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 37              | RAM32M x 7    | 
|axi_cpu_interconnect/\m01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 14              | RAM32M x 3    | 
|axi_cpu_interconnect/\m01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 57              | RAM32M x 10   | 
|axi_cpu_interconnect/\m01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 47              | RAM32M x 8    | 
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+---------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                      | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_ch_est_mac      | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_ch_est_mac      | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_ch_est_mac      | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_ch_est_mac      | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_ch_est_mac      | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_ch_est_mac      | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_ch_est_mac      | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_ch_est_mac      | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_ch_est_mac      | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_ch_est_mac      | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+---------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |ZynqBF_2t_ip_src_shift_rx               |           2|      3072|
|2     |ZynqBF_2t_ip_src_rx_gs_mult_core        |           5|      9335|
|3     |ZynqBF_2t_ip_src_rx_gs_mult__GC0        |           1|        98|
|4     |ZynqBF_2t_ip_src_correlators__GC0       |           1|     17887|
|5     |ZynqBF_2t_ip_src_channel_estimator__GC0 |           1|      1163|
|6     |ZynqBF_2t_ip_src_ZynqBF_2tx_fpga__GC0   |           1|        69|
|7     |ZynqBF_2t_ip__GC0                       |           1|      1124|
|8     |ad_data_in__parameterized0__GC0         |           1|         3|
|9     |ad_data_in__GC0                         |           6|         2|
|10    |axi_ad9361_lvds_if__GC0                 |           1|       799|
|11    |axi_ad9361__GCB0                        |           1|     21528|
|12    |axi_ad9361_rx                           |           1|      9342|
|13    |axi_ad9361__GCB2                        |           1|      7317|
|14    |system__GCB0                            |           1|     22903|
|15    |system__GCB1                            |           1|      3491|
|16    |system__GCB2                            |           1|      8480|
|17    |system_top__GC0                         |           1|        62|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk_div_sel_0_s'
WARNING: [Synth 8-565] redefining clock 'clk_div_sel_1_s'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:18 ; elapsed = 00:13:28 . Memory (MB): peak = 2520.906 ; gain = 1253.641 ; free physical = 126 ; free virtual = 4955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:25 ; elapsed = 00:13:43 . Memory (MB): peak = 2608.914 ; gain = 1341.648 ; free physical = 104 ; free virtual = 4789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ad_mem:                 | m_ram_reg  | 64 x 64(NO_CHANGE)     | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|ad_mem__parameterized1: | m_ram_reg  | 16 x 64(NO_CHANGE)     | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|ad_mem__parameterized0: | m_ram_reg  | 32 x 64(NO_CHANGE)     | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|ad_mem:                 | m_ram_reg  | 64 x 64(NO_CHANGE)     | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                    | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives    | 
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|axi_cpu_interconnect/\m01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 57              | RAM32M x 10   | 
|axi_cpu_interconnect/\m01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 37              | RAM32M x 7    | 
|axi_cpu_interconnect/\m01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 14              | RAM32M x 3    | 
|axi_cpu_interconnect/\m01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 57              | RAM32M x 10   | 
|axi_cpu_interconnect/\m01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi  | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 47              | RAM32M x 8    | 
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |ZynqBF_2t_ip_src_shift_rx               |           2|      3072|
|2     |ZynqBF_2t_ip_src_rx_gs_mult_core        |           1|      9335|
|3     |ZynqBF_2t_ip_src_rx_gs_mult__GC0        |           1|        98|
|4     |ZynqBF_2t_ip_src_correlators__GC0       |           1|     17884|
|5     |ZynqBF_2t_ip_src_channel_estimator__GC0 |           1|      1163|
|6     |ZynqBF_2t_ip_src_ZynqBF_2tx_fpga__GC0   |           1|        69|
|7     |ZynqBF_2t_ip__GC0                       |           1|      1124|
|8     |ad_data_in__parameterized0__GC0         |           1|         3|
|9     |ad_data_in__GC0                         |           6|         2|
|10    |axi_ad9361_lvds_if__GC0                 |           1|       799|
|11    |axi_ad9361__GCB0                        |           1|     21528|
|12    |axi_ad9361_rx                           |           1|      9124|
|13    |axi_ad9361__GCB2                        |           1|      7307|
|14    |system__GCB0                            |           1|     22903|
|15    |system__GCB1                            |           1|      3491|
|16    |system__GCB2                            |           1|      8480|
|17    |system_top__GC0                         |           1|        62|
|18    |ZynqBF_2t_ip_src_rx_gs_mult_core__1     |           4|      9334|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_mem/m_ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:56 ; elapsed = 00:14:25 . Memory (MB): peak = 2710.672 ; gain = 1443.406 ; free physical = 259 ; free virtual = 4938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Common 17-14] Message 'Synth 8-4618' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:237]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:237]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:237]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:237]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:237]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1260]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1260]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:431]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:431]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:431]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:431]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:237]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:237]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:237]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:237]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:237]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1260]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1260]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:431]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:431]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:431]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:431]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:237]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:237]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:237]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:237]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:237]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1260]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1260]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:431]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:431]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:431]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:431]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:411]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:431]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:431]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:431]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:10:00 ; elapsed = 00:14:30 . Memory (MB): peak = 2710.672 ; gain = 1443.406 ; free physical = 246 ; free virtual = 4929
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:10:00 ; elapsed = 00:14:31 . Memory (MB): peak = 2710.672 ; gain = 1443.406 ; free physical = 245 ; free virtual = 4929
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:10:12 ; elapsed = 00:14:43 . Memory (MB): peak = 2710.672 ; gain = 1443.406 ; free physical = 221 ; free virtual = 4906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:10:13 ; elapsed = 00:14:44 . Memory (MB): peak = 2710.672 ; gain = 1443.406 ; free physical = 218 ; free virtual = 4906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:10:15 ; elapsed = 00:14:46 . Memory (MB): peak = 2710.672 ; gain = 1443.406 ; free physical = 215 ; free virtual = 4905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:10:15 ; elapsed = 00:14:46 . Memory (MB): peak = 2710.672 ; gain = 1443.406 ; free physical = 215 ; free virtual = 4904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                    | RTL Name                                                                                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|system_ZynqBF_2t_ip_0_1        | inst/u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/gen_ch_est[0].u_ch_est_i/dp_count_dreg_reg[3][11] | 4      | 60    | YES          | NO                 | YES               | 60     | 0       | 
|axi_ad9361                     | i_rx/i_rx_channel_0/i_ad_iqcor/p1_data_i_reg[15]                                                                                                    | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|axi_ad9361                     | i_rx/i_rx_channel_1/i_ad_iqcor/p1_data_q_reg[15]                                                                                                    | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|axi_ad9361                     | i_rx/i_rx_channel_2/i_ad_iqcor/p1_data_i_reg[15]                                                                                                    | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|axi_ad9361                     | i_rx/i_rx_channel_3/i_ad_iqcor/p1_data_q_reg[15]                                                                                                    | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|axi_ad9361                     | i_rx/i_rx_channel_0/i_ad_iqcor/valid_int_reg                                                                                                        | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_0/i_dds/i_dds_1_0/i_dds_sine/s1_angle_reg[15]                                                                                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_0/i_dds/i_dds_1_0/i_dds_sine/s2_data_1_reg[16]                                                                                    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_0/i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[16]                                                                           | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_0/i_dds/i_dds_1_0/i_dds_sine/s6_data1_reg[15]                                                                                     | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/s1_angle_reg[15]                                                                                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/s2_data_1_reg[16]                                                                                    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[16]                                                                           | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/s6_data1_reg[15]                                                                                     | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_0/i_ad_iqcor/p1_data_i_reg[15]                                                                                                    | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_1/i_dds/i_dds_1_0/i_dds_sine/s1_angle_reg[15]                                                                                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_1/i_dds/i_dds_1_0/i_dds_sine/s2_data_1_reg[16]                                                                                    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_1/i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[16]                                                                           | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_1/i_dds/i_dds_1_0/i_dds_sine/s6_data1_reg[15]                                                                                     | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_1/i_dds/i_dds_1_1/i_dds_sine/s1_angle_reg[15]                                                                                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_1/i_dds/i_dds_1_1/i_dds_sine/s2_data_1_reg[16]                                                                                    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_1/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[16]                                                                           | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_1/i_dds/i_dds_1_1/i_dds_sine/s6_data1_reg[15]                                                                                     | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_1/i_ad_iqcor/p1_data_q_reg[15]                                                                                                    | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_2/i_dds/i_dds_1_0/i_dds_sine/s1_angle_reg[15]                                                                                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_2/i_dds/i_dds_1_0/i_dds_sine/s2_data_1_reg[16]                                                                                    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_2/i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[16]                                                                           | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_2/i_dds/i_dds_1_0/i_dds_sine/s6_data1_reg[15]                                                                                     | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_2/i_dds/i_dds_1_1/i_dds_sine/s1_angle_reg[15]                                                                                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_2/i_dds/i_dds_1_1/i_dds_sine/s2_data_1_reg[16]                                                                                    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_2/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[16]                                                                           | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_2/i_dds/i_dds_1_1/i_dds_sine/s6_data1_reg[15]                                                                                     | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_2/i_ad_iqcor/p1_data_i_reg[15]                                                                                                    | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_3/i_dds/i_dds_1_0/i_dds_sine/s1_angle_reg[15]                                                                                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_3/i_dds/i_dds_1_0/i_dds_sine/s2_data_1_reg[16]                                                                                    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_3/i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[16]                                                                           | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_3/i_dds/i_dds_1_0/i_dds_sine/s6_data1_reg[15]                                                                                     | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_3/i_dds/i_dds_1_1/i_dds_sine/s1_angle_reg[15]                                                                                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_3/i_dds/i_dds_1_1/i_dds_sine/s2_data_1_reg[16]                                                                                    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_3/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[16]                                                                           | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_3/i_dds/i_dds_1_1/i_dds_sine/s6_data1_reg[15]                                                                                     | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_3/i_ad_iqcor/p1_data_q_reg[15]                                                                                                    | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|axi_ad9361                     | i_tx/i_tx_channel_0/i_ad_iqcor/valid_int_reg                                                                                                        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9361                     | i_tdd/i_tdd_control/i_tx_dp_on_2_comp/out_reg[23]                                                                                                   | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                     | i_tdd/i_tdd_control/i_tx_dp_on_1_comp/out_reg[23]                                                                                                   | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                     | i_tdd/i_tdd_control/i_tx_dp_off_1_comp/out_reg[23]                                                                                                  | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                     | i_tdd/i_tdd_control/i_tx_dp_off_2_comp/out_reg[23]                                                                                                  | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                     | i_tdd/i_tdd_control/i_vco_rx_on_2_comp/out_reg[23]                                                                                                  | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                     | i_tdd/i_tdd_control/i_vco_rx_on_1_comp/out_reg[23]                                                                                                  | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                     | i_tdd/i_tdd_control/i_vco_rx_off_1_comp/out_reg[23]                                                                                                 | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                     | i_tdd/i_tdd_control/i_vco_rx_off_2_comp/out_reg[23]                                                                                                 | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                     | i_tdd/i_tdd_control/i_vco_tx_on_2_comp/out_reg[23]                                                                                                  | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                     | i_tdd/i_tdd_control/i_vco_tx_on_1_comp/out_reg[23]                                                                                                  | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                     | i_tdd/i_tdd_control/i_vco_tx_off_1_comp/out_reg[23]                                                                                                 | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                     | i_tdd/i_tdd_control/i_vco_tx_off_2_comp/out_reg[23]                                                                                                 | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                     | i_tdd/i_tdd_control/i_rx_on_2_comp/out_reg[23]                                                                                                      | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                     | i_tdd/i_tdd_control/i_rx_on_1_comp/out_reg[23]                                                                                                      | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                     | i_tdd/i_tdd_control/i_rx_off_1_comp/out_reg[23]                                                                                                     | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                     | i_tdd/i_tdd_control/i_rx_off_2_comp/out_reg[23]                                                                                                     | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                     | i_tdd/i_tdd_control/i_tx_on_2_comp/out_reg[23]                                                                                                      | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                     | i_tdd/i_tdd_control/i_tx_on_1_comp/out_reg[23]                                                                                                      | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                     | i_tdd/i_tdd_control/i_tx_off_1_comp/out_reg[23]                                                                                                     | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361                     | i_tdd/i_tdd_control/i_tx_off_2_comp/out_reg[23]                                                                                                     | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|system_util_ad9361_adc_pack_0  | inst/adc_mux_valid_reg                                                                                                                              | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_util_ad9361_adc_pack_0  | inst/adc_mux_enable_reg[3]                                                                                                                          | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|system_util_ad9361_adc_pack_0  | inst/adc_mux_data_reg[367]                                                                                                                          | 3      | 96    | NO           | NO                 | YES               | 96     | 0       | 
|system_util_ad9361_dac_upack_0 | inst/g_dmx[0].i_dmx/dac_valid_int_reg                                                                                                               | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |        56|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |DSP48E       |     1|
|2     |DSP48E__1    |     1|
|3     |DSP48E__10   |     1|
|4     |DSP48E__11   |     1|
|5     |DSP48E__12   |     1|
|6     |DSP48E__13   |     1|
|7     |DSP48E__14   |     1|
|8     |DSP48E__15   |     1|
|9     |DSP48E__16   |     1|
|10    |DSP48E__17   |     1|
|11    |DSP48E__18   |     1|
|12    |DSP48E__19   |     1|
|13    |DSP48E__2    |     1|
|14    |DSP48E__20   |     1|
|15    |DSP48E__21   |     1|
|16    |DSP48E__22   |     1|
|17    |DSP48E__23   |     1|
|18    |DSP48E__24   |     1|
|19    |DSP48E__25   |     1|
|20    |DSP48E__26   |     1|
|21    |DSP48E__27   |     1|
|22    |DSP48E__28   |     1|
|23    |DSP48E__29   |     1|
|24    |DSP48E__3    |     1|
|25    |DSP48E__30   |     1|
|26    |DSP48E__31   |     1|
|27    |DSP48E__32   |     1|
|28    |DSP48E__33   |     1|
|29    |DSP48E__34   |     1|
|30    |DSP48E__35   |     1|
|31    |DSP48E__36   |     1|
|32    |DSP48E__37   |     1|
|33    |DSP48E__38   |     1|
|34    |DSP48E__39   |     1|
|35    |DSP48E__4    |     1|
|36    |DSP48E__40   |     1|
|37    |DSP48E__41   |     1|
|38    |DSP48E__42   |     1|
|39    |DSP48E__43   |     1|
|40    |DSP48E__44   |     1|
|41    |DSP48E__45   |     1|
|42    |DSP48E__46   |     1|
|43    |DSP48E__47   |     1|
|44    |DSP48E__48   |     1|
|45    |DSP48E__49   |     1|
|46    |DSP48E__5    |     1|
|47    |DSP48E__50   |     1|
|48    |DSP48E__51   |     1|
|49    |DSP48E__52   |     1|
|50    |DSP48E__53   |     1|
|51    |DSP48E__54   |     1|
|52    |DSP48E__55   |     1|
|53    |DSP48E__6    |     1|
|54    |DSP48E__7    |     1|
|55    |DSP48E__8    |     1|
|56    |DSP48E__9    |     1|
|57    |BIBUF        |   130|
|58    |BUFG         |     4|
|59    |BUFGMUX_CTRL |     1|
|60    |BUFR         |     1|
|61    |BUFR_1       |     1|
|62    |CARRY4       |  1824|
|63    |DSP48E1      |   330|
|64    |DSP48E1_1    |     4|
|65    |FIFO18_36    |     1|
|66    |FIFO36       |     2|
|67    |IDDR         |     7|
|68    |IDELAYCTRL   |     1|
|69    |IDELAYE2     |     7|
|70    |LUT1         |  1717|
|71    |LUT2         |  3949|
|72    |LUT3         |  7650|
|73    |LUT4         |  3479|
|74    |LUT5         |  2230|
|75    |LUT6         | 11593|
|76    |MUXCY_L      |     9|
|77    |MUXF7        |   729|
|78    |MUXF8        |    86|
|79    |ODDR         |    10|
|80    |PS7          |     1|
|81    |RAM32M       |    38|
|82    |RAMB18E1     |     1|
|83    |RAMB18E1_1   |     1|
|84    |RAMB18E1_2   |     1|
|85    |RAMB18E1_3   |     1|
|86    |RAMB18E1_4   |     1|
|87    |RAMB36E1     |    32|
|88    |RAMB36E1_1   |     1|
|89    |RAMB36E1_10  |     1|
|90    |RAMB36E1_11  |     1|
|91    |RAMB36E1_12  |     1|
|92    |RAMB36E1_13  |     1|
|93    |RAMB36E1_14  |     1|
|94    |RAMB36E1_15  |     1|
|95    |RAMB36E1_16  |     1|
|96    |RAMB36E1_17  |     1|
|97    |RAMB36E1_18  |     1|
|98    |RAMB36E1_19  |     1|
|99    |RAMB36E1_2   |     1|
|100   |RAMB36E1_20  |     1|
|101   |RAMB36E1_21  |     1|
|102   |RAMB36E1_22  |     1|
|103   |RAMB36E1_23  |     1|
|104   |RAMB36E1_24  |     1|
|105   |RAMB36E1_25  |     1|
|106   |RAMB36E1_26  |     1|
|107   |RAMB36E1_27  |     1|
|108   |RAMB36E1_28  |     1|
|109   |RAMB36E1_29  |     1|
|110   |RAMB36E1_3   |     1|
|111   |RAMB36E1_30  |     1|
|112   |RAMB36E1_31  |     1|
|113   |RAMB36E1_32  |     1|
|114   |RAMB36E1_33  |     1|
|115   |RAMB36E1_34  |     1|
|116   |RAMB36E1_35  |     1|
|117   |RAMB36E1_36  |     1|
|118   |RAMB36E1_37  |     3|
|119   |RAMB36E1_4   |     1|
|120   |RAMB36E1_5   |     1|
|121   |RAMB36E1_6   |     1|
|122   |RAMB36E1_7   |     1|
|123   |RAMB36E1_8   |     1|
|124   |RAMB36E1_9   |     1|
|125   |SRL16        |     2|
|126   |SRL16E       |  1315|
|127   |SRLC32E      |   334|
|128   |XORCY        |    12|
|129   |FDCE         |  4351|
|130   |FDPE         |   123|
|131   |FDR          |    27|
|132   |FDRE         | 45124|
|133   |FDSE         |   569|
|134   |IBUF         |     1|
|135   |IBUFDS       |     7|
|136   |IBUFGDS      |     1|
|137   |IOBUF        |    33|
|138   |OBUF         |    11|
|139   |OBUFDS       |     8|
+------+-------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|      |Instance                                                                                         |Module                                                                    |Cells |
+------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|1     |top                                                                                              |                                                                          | 94422|
|2     |  i_system_wrapper                                                                               |system_wrapper                                                            | 94381|
|3     |    system_i                                                                                     |system                                                                    | 94379|
|4     |      ZynqBF_2t_ip_0                                                                             |system_ZynqBF_2t_ip_0_1                                                   | 43707|
|5     |        inst                                                                                     |ZynqBF_2t_ip                                                              | 43707|
|6     |          u_ZynqBF_2t_ip_axi_lite_inst                                                           |ZynqBF_2t_ip_axi_lite                                                     |   555|
|7     |            u_ZynqBF_2t_ip_addr_decoder_inst                                                     |ZynqBF_2t_ip_addr_decoder                                                 |   323|
|8     |            u_ZynqBF_2t_ip_axi_lite_module_inst                                                  |ZynqBF_2t_ip_axi_lite_module                                              |   232|
|9     |          u_ZynqBF_2t_ip_dut_inst                                                                |ZynqBF_2t_ip_dut                                                          | 43152|
|10    |            u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga                                                   |ZynqBF_2t_ip_src_ZynqBF_2tx_fpga                                          | 43152|
|11    |              u_channel_estimator                                                                |ZynqBF_2t_ip_src_channel_estimator                                        | 43083|
|12    |                u_correlators                                                                    |ZynqBF_2t_ip_src_correlators                                              | 42234|
|13    |                  \gen_ch_est[0].u_ch_est_i                                                      |ZynqBF_2t_ip_src_ch_est2                                                  |   351|
|14    |                    ac_macc_inst                                                                 |ZynqBF_2t_ip_src_ch_est_mac_443                                           |    81|
|15    |                    ad_macc_inst                                                                 |ZynqBF_2t_ip_src_ch_est_mac_444                                           |    92|
|16    |                  \gen_ch_est[1].u_ch_est_i                                                      |ZynqBF_2t_ip_src_ch_est2_388                                              |   352|
|17    |                    ac_macc_inst                                                                 |ZynqBF_2t_ip_src_ch_est_mac_441                                           |    81|
|18    |                    ad_macc_inst                                                                 |ZynqBF_2t_ip_src_ch_est_mac_442                                           |    92|
|19    |                  \gen_ch_est[2].u_ch_est_i                                                      |ZynqBF_2t_ip_src_ch_est2_389                                              |   352|
|20    |                    ac_macc_inst                                                                 |ZynqBF_2t_ip_src_ch_est_mac_439                                           |    81|
|21    |                    ad_macc_inst                                                                 |ZynqBF_2t_ip_src_ch_est_mac_440                                           |    92|
|22    |                  \gen_ch_est[3].u_ch_est_i                                                      |ZynqBF_2t_ip_src_ch_est2_390                                              |   351|
|23    |                    ac_macc_inst                                                                 |ZynqBF_2t_ip_src_ch_est_mac_437                                           |    81|
|24    |                    ad_macc_inst                                                                 |ZynqBF_2t_ip_src_ch_est_mac_438                                           |    92|
|25    |                  \gen_ch_est[4].u_ch_est_i                                                      |ZynqBF_2t_ip_src_ch_est2_391                                              |   417|
|26    |                    ac_macc_inst                                                                 |ZynqBF_2t_ip_src_ch_est_mac                                               |    81|
|27    |                    ad_macc_inst                                                                 |ZynqBF_2t_ip_src_ch_est_mac_436                                           |    92|
|28    |                  \gen_running_max[0].u_running_max_i                                            |ZynqBF_2t_ip_src_running_max                                              |   102|
|29    |                  \gen_running_max[1].u_running_max_i                                            |ZynqBF_2t_ip_src_running_max_392                                          |   102|
|30    |                  \gen_running_max[2].u_running_max_i                                            |ZynqBF_2t_ip_src_running_max_393                                          |   102|
|31    |                  \gen_running_max[3].u_running_max_i                                            |ZynqBF_2t_ip_src_running_max_394                                          |   102|
|32    |                  \gen_running_max[4].u_running_max_i                                            |ZynqBF_2t_ip_src_running_max_395                                          |   102|
|33    |                  u_gs                                                                           |ZynqBF_2t_ip_src_goldSeq                                                  |  3691|
|34    |                    \gen_rams[1].u_gs_ram_i                                                      |ZynqBF_2t_ip_src_goldSeq_ram                                              |   738|
|35    |                      \gen_gs1.u_gsram1                                                          |gsram1                                                                    |     8|
|36    |                        U0                                                                       |blk_mem_gen_v8_4_1__parameterized1                                        |     8|
|37    |                          inst_blk_mem_gen                                                       |blk_mem_gen_v8_4_1_synth__parameterized0                                  |     8|
|38    |                            \gnbram.gnativebmg.native_blk_mem_gen                                |blk_mem_gen_top__parameterized0                                           |     8|
|39    |                              \valid.cstr                                                        |blk_mem_gen_generic_cstr__parameterized0                                  |     8|
|40    |                                \ramloop[0].ram.r                                                |blk_mem_gen_prim_width__parameterized15                                   |     1|
|41    |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized15                            |     1|
|42    |                                \ramloop[1].ram.r                                                |blk_mem_gen_prim_width__parameterized16                                   |     1|
|43    |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized16                            |     1|
|44    |                                \ramloop[2].ram.r                                                |blk_mem_gen_prim_width__parameterized17                                   |     1|
|45    |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized17                            |     1|
|46    |                                \ramloop[3].ram.r                                                |blk_mem_gen_prim_width__parameterized18                                   |     1|
|47    |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized18                            |     1|
|48    |                                \ramloop[4].ram.r                                                |blk_mem_gen_prim_width__parameterized19                                   |     1|
|49    |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized19                            |     1|
|50    |                                \ramloop[5].ram.r                                                |blk_mem_gen_prim_width__parameterized20                                   |     1|
|51    |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized20                            |     1|
|52    |                                \ramloop[6].ram.r                                                |blk_mem_gen_prim_width__parameterized21                                   |     1|
|53    |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized21                            |     1|
|54    |                                \ramloop[7].ram.r                                                |blk_mem_gen_prim_width__parameterized22                                   |     1|
|55    |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized22                            |     1|
|56    |                    \gen_rams[2].u_gs_ram_i                                                      |ZynqBF_2t_ip_src_goldSeq_ram__parameterized1                              |   738|
|57    |                      \gen_gs2.u_gsram1                                                          |gsram2                                                                    |     8|
|58    |                        U0                                                                       |blk_mem_gen_v8_4_1__parameterized3                                        |     8|
|59    |                          inst_blk_mem_gen                                                       |blk_mem_gen_v8_4_1_synth__parameterized1                                  |     8|
|60    |                            \gnbram.gnativebmg.native_blk_mem_gen                                |blk_mem_gen_top__parameterized1                                           |     8|
|61    |                              \valid.cstr                                                        |blk_mem_gen_generic_cstr__parameterized1                                  |     8|
|62    |                                \ramloop[0].ram.r                                                |blk_mem_gen_prim_width__parameterized23                                   |     1|
|63    |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized23                            |     1|
|64    |                                \ramloop[1].ram.r                                                |blk_mem_gen_prim_width__parameterized24                                   |     1|
|65    |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized24                            |     1|
|66    |                                \ramloop[2].ram.r                                                |blk_mem_gen_prim_width__parameterized25                                   |     1|
|67    |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized25                            |     1|
|68    |                                \ramloop[3].ram.r                                                |blk_mem_gen_prim_width__parameterized26                                   |     1|
|69    |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized26                            |     1|
|70    |                                \ramloop[4].ram.r                                                |blk_mem_gen_prim_width__parameterized27                                   |     1|
|71    |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized27                            |     1|
|72    |                                \ramloop[5].ram.r                                                |blk_mem_gen_prim_width__parameterized28                                   |     1|
|73    |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized28                            |     1|
|74    |                                \ramloop[6].ram.r                                                |blk_mem_gen_prim_width__parameterized29                                   |     1|
|75    |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized29                            |     1|
|76    |                                \ramloop[7].ram.r                                                |blk_mem_gen_prim_width__parameterized30                                   |     1|
|77    |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized30                            |     1|
|78    |                    \gen_rams[3].u_gs_ram_i                                                      |ZynqBF_2t_ip_src_goldSeq_ram__parameterized3                              |   738|
|79    |                      \gen_gs3.u_gsram1                                                          |gsram3                                                                    |     8|
|80    |                        U0                                                                       |blk_mem_gen_v8_4_1__parameterized5                                        |     8|
|81    |                          inst_blk_mem_gen                                                       |blk_mem_gen_v8_4_1_synth__parameterized2                                  |     8|
|82    |                            \gnbram.gnativebmg.native_blk_mem_gen                                |blk_mem_gen_top__parameterized2                                           |     8|
|83    |                              \valid.cstr                                                        |blk_mem_gen_generic_cstr__parameterized2                                  |     8|
|84    |                                \ramloop[0].ram.r                                                |blk_mem_gen_prim_width__parameterized31                                   |     1|
|85    |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized31                            |     1|
|86    |                                \ramloop[1].ram.r                                                |blk_mem_gen_prim_width__parameterized32                                   |     1|
|87    |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized32                            |     1|
|88    |                                \ramloop[2].ram.r                                                |blk_mem_gen_prim_width__parameterized33                                   |     1|
|89    |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized33                            |     1|
|90    |                                \ramloop[3].ram.r                                                |blk_mem_gen_prim_width__parameterized34                                   |     1|
|91    |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized34                            |     1|
|92    |                                \ramloop[4].ram.r                                                |blk_mem_gen_prim_width__parameterized35                                   |     1|
|93    |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized35                            |     1|
|94    |                                \ramloop[5].ram.r                                                |blk_mem_gen_prim_width__parameterized36                                   |     1|
|95    |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized36                            |     1|
|96    |                                \ramloop[6].ram.r                                                |blk_mem_gen_prim_width__parameterized37                                   |     1|
|97    |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized37                            |     1|
|98    |                                \ramloop[7].ram.r                                                |blk_mem_gen_prim_width__parameterized38                                   |     1|
|99    |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized38                            |     1|
|100   |                    \gen_rams[4].u_gs_ram_i                                                      |ZynqBF_2t_ip_src_goldSeq_ram__parameterized5                              |   738|
|101   |                      \gen_gs4.u_gsram1                                                          |gsram4                                                                    |     8|
|102   |                        U0                                                                       |blk_mem_gen_v8_4_1__parameterized7                                        |     8|
|103   |                          inst_blk_mem_gen                                                       |blk_mem_gen_v8_4_1_synth__parameterized3                                  |     8|
|104   |                            \gnbram.gnativebmg.native_blk_mem_gen                                |blk_mem_gen_top__parameterized3                                           |     8|
|105   |                              \valid.cstr                                                        |blk_mem_gen_generic_cstr__parameterized3                                  |     8|
|106   |                                \ramloop[0].ram.r                                                |blk_mem_gen_prim_width__parameterized39                                   |     1|
|107   |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized39                            |     1|
|108   |                                \ramloop[1].ram.r                                                |blk_mem_gen_prim_width__parameterized40                                   |     1|
|109   |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized40                            |     1|
|110   |                                \ramloop[2].ram.r                                                |blk_mem_gen_prim_width__parameterized41                                   |     1|
|111   |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized41                            |     1|
|112   |                                \ramloop[3].ram.r                                                |blk_mem_gen_prim_width__parameterized42                                   |     1|
|113   |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized42                            |     1|
|114   |                                \ramloop[4].ram.r                                                |blk_mem_gen_prim_width__parameterized43                                   |     1|
|115   |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized43                            |     1|
|116   |                                \ramloop[5].ram.r                                                |blk_mem_gen_prim_width__parameterized44                                   |     1|
|117   |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized44                            |     1|
|118   |                                \ramloop[6].ram.r                                                |blk_mem_gen_prim_width__parameterized45                                   |     1|
|119   |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized45                            |     1|
|120   |                                \ramloop[7].ram.r                                                |blk_mem_gen_prim_width__parameterized46                                   |     1|
|121   |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized46                            |     1|
|122   |                    \gen_rams[5].u_gs_ram_i                                                      |ZynqBF_2t_ip_src_goldSeq_ram__parameterized7                              |   739|
|123   |                      \gen_gs5.u_gsram1                                                          |gsram5                                                                    |     8|
|124   |                        U0                                                                       |blk_mem_gen_v8_4_1__parameterized9                                        |     8|
|125   |                          inst_blk_mem_gen                                                       |blk_mem_gen_v8_4_1_synth__parameterized4                                  |     8|
|126   |                            \gnbram.gnativebmg.native_blk_mem_gen                                |blk_mem_gen_top__parameterized4                                           |     8|
|127   |                              \valid.cstr                                                        |blk_mem_gen_generic_cstr__parameterized4                                  |     8|
|128   |                                \ramloop[0].ram.r                                                |blk_mem_gen_prim_width__parameterized47                                   |     1|
|129   |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized47                            |     1|
|130   |                                \ramloop[1].ram.r                                                |blk_mem_gen_prim_width__parameterized48                                   |     1|
|131   |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized48                            |     1|
|132   |                                \ramloop[2].ram.r                                                |blk_mem_gen_prim_width__parameterized49                                   |     1|
|133   |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized49                            |     1|
|134   |                                \ramloop[3].ram.r                                                |blk_mem_gen_prim_width__parameterized50                                   |     1|
|135   |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized50                            |     1|
|136   |                                \ramloop[4].ram.r                                                |blk_mem_gen_prim_width__parameterized51                                   |     1|
|137   |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized51                            |     1|
|138   |                                \ramloop[5].ram.r                                                |blk_mem_gen_prim_width__parameterized52                                   |     1|
|139   |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized52                            |     1|
|140   |                                \ramloop[6].ram.r                                                |blk_mem_gen_prim_width__parameterized53                                   |     1|
|141   |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized53                            |     1|
|142   |                                \ramloop[7].ram.r                                                |blk_mem_gen_prim_width__parameterized54                                   |     1|
|143   |                                  \prim_init.ram                                                 |blk_mem_gen_prim_wrapper_init__parameterized54                            |     1|
|144   |                  u_rx_bram                                                                      |ZynqBF_2t_ip_src_rx_bram                                                  |  5628|
|145   |                    rxi_ram1                                                                     |rx_ram_core__1                                                            |    16|
|146   |                      U0                                                                         |blk_mem_gen_v8_4_1__1                                                     |    16|
|147   |                        inst_blk_mem_gen                                                         |blk_mem_gen_v8_4_1_synth_401                                              |    16|
|148   |                          \gnbram.gnativebmg.native_blk_mem_gen                                  |blk_mem_gen_top_402                                                       |    16|
|149   |                            \valid.cstr                                                          |blk_mem_gen_generic_cstr_403                                              |    16|
|150   |                              \ramloop[0].ram.r                                                  |blk_mem_gen_prim_width_404                                                |     1|
|151   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init_435                                         |     1|
|152   |                              \ramloop[10].ram.r                                                 |blk_mem_gen_prim_width__parameterized9_405                                |     1|
|153   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized9_434                         |     1|
|154   |                              \ramloop[11].ram.r                                                 |blk_mem_gen_prim_width__parameterized10_406                               |     1|
|155   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized10_433                        |     1|
|156   |                              \ramloop[12].ram.r                                                 |blk_mem_gen_prim_width__parameterized11_407                               |     1|
|157   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized11_432                        |     1|
|158   |                              \ramloop[13].ram.r                                                 |blk_mem_gen_prim_width__parameterized12_408                               |     1|
|159   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized12_431                        |     1|
|160   |                              \ramloop[14].ram.r                                                 |blk_mem_gen_prim_width__parameterized13_409                               |     1|
|161   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized13_430                        |     1|
|162   |                              \ramloop[15].ram.r                                                 |blk_mem_gen_prim_width__parameterized14_410                               |     1|
|163   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized14_429                        |     1|
|164   |                              \ramloop[1].ram.r                                                  |blk_mem_gen_prim_width__parameterized0_411                                |     1|
|165   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized0_428                         |     1|
|166   |                              \ramloop[2].ram.r                                                  |blk_mem_gen_prim_width__parameterized1_412                                |     1|
|167   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized1_427                         |     1|
|168   |                              \ramloop[3].ram.r                                                  |blk_mem_gen_prim_width__parameterized2_413                                |     1|
|169   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized2_426                         |     1|
|170   |                              \ramloop[4].ram.r                                                  |blk_mem_gen_prim_width__parameterized3_414                                |     1|
|171   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized3_425                         |     1|
|172   |                              \ramloop[5].ram.r                                                  |blk_mem_gen_prim_width__parameterized4_415                                |     1|
|173   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized4_424                         |     1|
|174   |                              \ramloop[6].ram.r                                                  |blk_mem_gen_prim_width__parameterized5_416                                |     1|
|175   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized5_423                         |     1|
|176   |                              \ramloop[7].ram.r                                                  |blk_mem_gen_prim_width__parameterized6_417                                |     1|
|177   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized6_422                         |     1|
|178   |                              \ramloop[8].ram.r                                                  |blk_mem_gen_prim_width__parameterized7_418                                |     1|
|179   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized7_421                         |     1|
|180   |                              \ramloop[9].ram.r                                                  |blk_mem_gen_prim_width__parameterized8_419                                |     1|
|181   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized8_420                         |     1|
|182   |                    rxq_ram1                                                                     |rx_ram_core                                                               |    16|
|183   |                      U0                                                                         |blk_mem_gen_v8_4_1                                                        |    16|
|184   |                        inst_blk_mem_gen                                                         |blk_mem_gen_v8_4_1_synth                                                  |    16|
|185   |                          \gnbram.gnativebmg.native_blk_mem_gen                                  |blk_mem_gen_top                                                           |    16|
|186   |                            \valid.cstr                                                          |blk_mem_gen_generic_cstr                                                  |    16|
|187   |                              \ramloop[0].ram.r                                                  |blk_mem_gen_prim_width                                                    |     1|
|188   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init                                             |     1|
|189   |                              \ramloop[10].ram.r                                                 |blk_mem_gen_prim_width__parameterized9                                    |     1|
|190   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized9                             |     1|
|191   |                              \ramloop[11].ram.r                                                 |blk_mem_gen_prim_width__parameterized10                                   |     1|
|192   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized10                            |     1|
|193   |                              \ramloop[12].ram.r                                                 |blk_mem_gen_prim_width__parameterized11                                   |     1|
|194   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized11                            |     1|
|195   |                              \ramloop[13].ram.r                                                 |blk_mem_gen_prim_width__parameterized12                                   |     1|
|196   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized12                            |     1|
|197   |                              \ramloop[14].ram.r                                                 |blk_mem_gen_prim_width__parameterized13                                   |     1|
|198   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized13                            |     1|
|199   |                              \ramloop[15].ram.r                                                 |blk_mem_gen_prim_width__parameterized14                                   |     1|
|200   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized14                            |     1|
|201   |                              \ramloop[1].ram.r                                                  |blk_mem_gen_prim_width__parameterized0                                    |     1|
|202   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized0                             |     1|
|203   |                              \ramloop[2].ram.r                                                  |blk_mem_gen_prim_width__parameterized1                                    |     1|
|204   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized1                             |     1|
|205   |                              \ramloop[3].ram.r                                                  |blk_mem_gen_prim_width__parameterized2                                    |     1|
|206   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized2                             |     1|
|207   |                              \ramloop[4].ram.r                                                  |blk_mem_gen_prim_width__parameterized3                                    |     1|
|208   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized3                             |     1|
|209   |                              \ramloop[5].ram.r                                                  |blk_mem_gen_prim_width__parameterized4                                    |     1|
|210   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized4                             |     1|
|211   |                              \ramloop[6].ram.r                                                  |blk_mem_gen_prim_width__parameterized5                                    |     1|
|212   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized5                             |     1|
|213   |                              \ramloop[7].ram.r                                                  |blk_mem_gen_prim_width__parameterized6                                    |     1|
|214   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized6                             |     1|
|215   |                              \ramloop[8].ram.r                                                  |blk_mem_gen_prim_width__parameterized7                                    |     1|
|216   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized7                             |     1|
|217   |                              \ramloop[9].ram.r                                                  |blk_mem_gen_prim_width__parameterized8                                    |     1|
|218   |                                \prim_init.ram                                                   |blk_mem_gen_prim_wrapper_init__parameterized8                             |     1|
|219   |                  u_rx_gs_mult                                                                   |ZynqBF_2t_ip_src_rx_gs_mult                                               | 25521|
|220   |                    \gen_rx_gs_mult_cores[0].rx_gs_mult_core_i                                   |ZynqBF_2t_ip_src_rx_gs_mult_core                                          |  5196|
|221   |                    \gen_rx_gs_mult_cores[1].rx_gs_mult_core_i                                   |ZynqBF_2t_ip_src_rx_gs_mult_core_397                                      |  5058|
|222   |                    \gen_rx_gs_mult_cores[2].rx_gs_mult_core_i                                   |ZynqBF_2t_ip_src_rx_gs_mult_core_398                                      |  5058|
|223   |                    \gen_rx_gs_mult_cores[3].rx_gs_mult_core_i                                   |ZynqBF_2t_ip_src_rx_gs_mult_core_399                                      |  5058|
|224   |                    \gen_rx_gs_mult_cores[4].rx_gs_mult_core_i                                   |ZynqBF_2t_ip_src_rx_gs_mult_core_400                                      |  5097|
|225   |                  u_shift_rxi                                                                    |ZynqBF_2t_ip_src_shift_rx                                                 |   512|
|226   |                  u_shift_rxq                                                                    |ZynqBF_2t_ip_src_shift_rx_396                                             |   512|
|227   |                u_in_fifo                                                                        |ZynqBF_2t_ip_src_in_fifo                                                  |     8|
|228   |                  u_rx_fifo                                                                      |unimacro_FIFO_DUALCLOCK_MACRO                                             |     2|
|229   |                u_sync_csi                                                                       |ZynqBF_2t_ip_src_sync_csi                                                 |   841|
|230   |                  u_sync_fifo1                                                                   |unimacro_FIFO_DUALCLOCK_MACRO__parameterized0                             |    50|
|231   |                  u_sync_fifo2                                                                   |unimacro_FIFO_DUALCLOCK_MACRO__parameterized0_387                         |    51|
|232   |      axi_ad9361                                                                                 |system_axi_ad9361_0                                                       | 29640|
|233   |        inst                                                                                     |axi_ad9361                                                                | 29640|
|234   |          i_tdd_if                                                                               |axi_ad9361_tdd_if                                                         |     2|
|235   |          i_dev_if                                                                               |axi_ad9361_lvds_if                                                        |   543|
|236   |            \g_rx_data[0].i_rx_data                                                              |ad_data_in                                                                |     3|
|237   |            \g_rx_data[1].i_rx_data                                                              |ad_data_in_374                                                            |     8|
|238   |            \g_rx_data[2].i_rx_data                                                              |ad_data_in_375                                                            |     3|
|239   |            \g_rx_data[3].i_rx_data                                                              |ad_data_in_376                                                            |     8|
|240   |            \g_rx_data[4].i_rx_data                                                              |ad_data_in_377                                                            |     3|
|241   |            \g_rx_data[5].i_rx_data                                                              |ad_data_in_378                                                            |     3|
|242   |            \g_tx_data[0].i_tx_data                                                              |ad_data_out                                                               |     2|
|243   |            \g_tx_data[1].i_tx_data                                                              |ad_data_out_379                                                           |     2|
|244   |            \g_tx_data[2].i_tx_data                                                              |ad_data_out_380                                                           |     2|
|245   |            \g_tx_data[3].i_tx_data                                                              |ad_data_out_381                                                           |     2|
|246   |            \g_tx_data[4].i_tx_data                                                              |ad_data_out_382                                                           |     2|
|247   |            \g_tx_data[5].i_tx_data                                                              |ad_data_out_383                                                           |     2|
|248   |            i_clk                                                                                |ad_data_clk                                                               |     2|
|249   |            i_enable                                                                             |ad_data_out__parameterized0                                               |     2|
|250   |            i_rx_frame                                                                           |ad_data_in__parameterized0                                                |   158|
|251   |            i_tx_clk                                                                             |ad_data_out_384                                                           |     2|
|252   |            i_tx_frame                                                                           |ad_data_out_385                                                           |     2|
|253   |            i_txnrx                                                                              |ad_data_out__parameterized0_386                                           |     2|
|254   |          i_rx                                                                                   |axi_ad9361_rx                                                             |  6427|
|255   |            i_delay_cntrl                                                                        |up_delay_cntrl                                                            |    65|
|256   |              i_delay_rst_reg                                                                    |ad_rst__xdcDup__1                                                         |     3|
|257   |            i_rx_channel_0                                                                       |axi_ad9361_rx_channel                                                     |  1469|
|258   |              i_ad_datafmt                                                                       |ad_datafmt_366                                                            |    13|
|259   |              i_ad_dcfilter                                                                      |ad_dcfilter_367                                                           |   233|
|260   |              i_ad_iqcor                                                                         |ad_iqcor_368                                                              |   460|
|261   |                i_mul_i                                                                          |ad_mul__parameterized0_370                                                |   170|
|262   |                  i_mult_macro                                                                   |MULT_MACRO_373                                                            |   154|
|263   |                i_mul_q                                                                          |ad_mul_371                                                                |   154|
|264   |                  i_mult_macro                                                                   |MULT_MACRO_372                                                            |   154|
|265   |              i_rx_pnmon                                                                         |axi_ad9361_rx_pnmon                                                       |   244|
|266   |                i_pnmon                                                                          |ad_pnmon_369                                                              |    82|
|267   |              i_up_adc_channel                                                                   |up_adc_channel                                                            |   519|
|268   |                i_xfer_cntrl                                                                     |up_xfer_cntrl__parameterized1__xdcDup__1                                  |   183|
|269   |                i_xfer_status                                                                    |up_xfer_status__parameterized0__xdcDup__1                                 |    39|
|270   |            i_rx_channel_1                                                                       |axi_ad9361_rx_channel__parameterized0                                     |  1467|
|271   |              i_ad_datafmt                                                                       |ad_datafmt_358                                                            |    13|
|272   |              i_ad_dcfilter                                                                      |ad_dcfilter_359                                                           |   233|
|273   |              i_ad_iqcor                                                                         |ad_iqcor__parameterized0_360                                              |   458|
|274   |                i_mul_i                                                                          |ad_mul__parameterized0_362                                                |   154|
|275   |                  i_mult_macro                                                                   |MULT_MACRO_365                                                            |   154|
|276   |                i_mul_q                                                                          |ad_mul_363                                                                |   170|
|277   |                  i_mult_macro                                                                   |MULT_MACRO_364                                                            |   154|
|278   |              i_rx_pnmon                                                                         |axi_ad9361_rx_pnmon__parameterized0                                       |   212|
|279   |                i_pnmon                                                                          |ad_pnmon_361                                                              |    82|
|280   |              i_up_adc_channel                                                                   |up_adc_channel__parameterized0                                            |   551|
|281   |                i_xfer_cntrl                                                                     |up_xfer_cntrl__parameterized1__xdcDup__2                                  |   183|
|282   |                i_xfer_status                                                                    |up_xfer_status__parameterized0__xdcDup__2                                 |    39|
|283   |            i_rx_channel_2                                                                       |axi_ad9361_rx_channel__parameterized1                                     |  1436|
|284   |              i_ad_datafmt                                                                       |ad_datafmt_350                                                            |    13|
|285   |              i_ad_dcfilter                                                                      |ad_dcfilter_351                                                           |   233|
|286   |              i_ad_iqcor                                                                         |ad_iqcor_352                                                              |   458|
|287   |                i_mul_i                                                                          |ad_mul__parameterized0_354                                                |   170|
|288   |                  i_mult_macro                                                                   |MULT_MACRO_357                                                            |   154|
|289   |                i_mul_q                                                                          |ad_mul_355                                                                |   154|
|290   |                  i_mult_macro                                                                   |MULT_MACRO_356                                                            |   154|
|291   |              i_rx_pnmon                                                                         |axi_ad9361_rx_pnmon__parameterized1                                       |   208|
|292   |                i_pnmon                                                                          |ad_pnmon_353                                                              |    79|
|293   |              i_up_adc_channel                                                                   |up_adc_channel__parameterized1                                            |   524|
|294   |                i_xfer_cntrl                                                                     |up_xfer_cntrl__parameterized1__xdcDup__3                                  |   183|
|295   |                i_xfer_status                                                                    |up_xfer_status__parameterized0__xdcDup__3                                 |    39|
|296   |            i_rx_channel_3                                                                       |axi_ad9361_rx_channel__parameterized2                                     |  1471|
|297   |              i_ad_datafmt                                                                       |ad_datafmt                                                                |    13|
|298   |              i_ad_dcfilter                                                                      |ad_dcfilter                                                               |   233|
|299   |              i_ad_iqcor                                                                         |ad_iqcor__parameterized0_345                                              |   458|
|300   |                i_mul_i                                                                          |ad_mul__parameterized0_346                                                |   154|
|301   |                  i_mult_macro                                                                   |MULT_MACRO_349                                                            |   154|
|302   |                i_mul_q                                                                          |ad_mul_347                                                                |   170|
|303   |                  i_mult_macro                                                                   |MULT_MACRO_348                                                            |   154|
|304   |              i_rx_pnmon                                                                         |axi_ad9361_rx_pnmon__parameterized2                                       |   248|
|305   |                i_pnmon                                                                          |ad_pnmon                                                                  |    87|
|306   |              i_up_adc_channel                                                                   |up_adc_channel__parameterized2                                            |   519|
|307   |                i_xfer_cntrl                                                                     |up_xfer_cntrl__parameterized1                                             |   183|
|308   |                i_xfer_status                                                                    |up_xfer_status__parameterized0__xdcDup__4                                 |    39|
|309   |            i_up_adc_common                                                                      |up_adc_common                                                             |   482|
|310   |              i_mmcm_rst_reg                                                                     |ad_rst__xdcDup__3                                                         |     3|
|311   |              i_core_rst_reg                                                                     |ad_rst__xdcDup__2                                                         |     3|
|312   |              i_xfer_cntrl                                                                       |up_xfer_cntrl__parameterized2                                             |   101|
|313   |              i_xfer_status                                                                      |up_xfer_status__parameterized1                                            |    41|
|314   |              i_clock_mon                                                                        |up_clock_mon__xdcDup__1                                                   |   146|
|315   |          i_tdd                                                                                  |axi_ad9361_tdd                                                            |  3775|
|316   |            i_tdd_control                                                                        |ad_tdd_control                                                            |  1336|
|317   |              i_rx_off_1_comp                                                                    |ad_addsub                                                                 |    56|
|318   |              i_rx_off_2_comp                                                                    |ad_addsub_326                                                             |    56|
|319   |              i_rx_on_1_comp                                                                     |ad_addsub_327                                                             |    56|
|320   |              i_rx_on_2_comp                                                                     |ad_addsub_328                                                             |    56|
|321   |              i_tx_dp_off_1_comp                                                                 |ad_addsub_329                                                             |    56|
|322   |              i_tx_dp_off_2_comp                                                                 |ad_addsub_330                                                             |    56|
|323   |              i_tx_dp_on_1_comp                                                                  |ad_addsub_331                                                             |    56|
|324   |              i_tx_dp_on_2_comp                                                                  |ad_addsub_332                                                             |    56|
|325   |              i_tx_off_1_comp                                                                    |ad_addsub_333                                                             |    56|
|326   |              i_tx_off_2_comp                                                                    |ad_addsub_334                                                             |    56|
|327   |              i_tx_on_1_comp                                                                     |ad_addsub_335                                                             |    56|
|328   |              i_tx_on_2_comp                                                                     |ad_addsub_336                                                             |    56|
|329   |              i_vco_rx_off_1_comp                                                                |ad_addsub_337                                                             |    56|
|330   |              i_vco_rx_off_2_comp                                                                |ad_addsub_338                                                             |    56|
|331   |              i_vco_rx_on_1_comp                                                                 |ad_addsub_339                                                             |    56|
|332   |              i_vco_rx_on_2_comp                                                                 |ad_addsub_340                                                             |    56|
|333   |              i_vco_tx_off_1_comp                                                                |ad_addsub_341                                                             |    56|
|334   |              i_vco_tx_off_2_comp                                                                |ad_addsub_342                                                             |    56|
|335   |              i_vco_tx_on_1_comp                                                                 |ad_addsub_343                                                             |    56|
|336   |              i_vco_tx_on_2_comp                                                                 |ad_addsub_344                                                             |    56|
|337   |            i_up_tdd_cntrl                                                                       |up_tdd_cntrl                                                              |  2433|
|338   |              i_xfer_tdd_control                                                                 |up_xfer_cntrl                                                             |    57|
|339   |              i_xfer_tdd_counter_values                                                          |up_xfer_cntrl__parameterized0                                             |  1275|
|340   |              i_xfer_tdd_status                                                                  |up_xfer_status                                                            |    57|
|341   |          i_tx                                                                                   |axi_ad9361_tx                                                             | 17456|
|342   |            i_tx_channel_0                                                                       |axi_ad9361_tx_channel                                                     |  4218|
|343   |              i_ad_iqcor                                                                         |ad_iqcor_296                                                              |   440|
|344   |                i_mul_i                                                                          |ad_mul__parameterized0_322                                                |   166|
|345   |                  i_mult_macro                                                                   |MULT_MACRO_325                                                            |   154|
|346   |                i_mul_q                                                                          |ad_mul_323                                                                |   154|
|347   |                  i_mult_macro                                                                   |MULT_MACRO_324                                                            |   154|
|348   |              i_dds                                                                              |ad_dds_297                                                                |  2679|
|349   |                i_dds_1_0                                                                        |ad_dds_1_298                                                              |  1301|
|350   |                  i_dds_scale                                                                    |ad_mul__parameterized2_311                                                |   154|
|351   |                    i_mult_macro                                                                 |MULT_MACRO_321                                                            |   154|
|352   |                  i_dds_sine                                                                     |ad_dds_sine_312                                                           |  1131|
|353   |                    i_mul_s1                                                                     |ad_mul__parameterized0_313                                                |   156|
|354   |                      i_mult_macro                                                               |MULT_MACRO_320                                                            |   155|
|355   |                    i_mul_s2                                                                     |ad_mul__parameterized1_314                                                |   192|
|356   |                      i_mult_macro                                                               |MULT_MACRO_319                                                            |   154|
|357   |                    i_mul_s3_1                                                                   |ad_mul__parameterized2_315                                                |   154|
|358   |                      i_mult_macro                                                               |MULT_MACRO_318                                                            |   154|
|359   |                    i_mul_s3_2                                                                   |ad_mul__parameterized2_316                                                |   154|
|360   |                      i_mult_macro                                                               |MULT_MACRO_317                                                            |   154|
|361   |                i_dds_1_1                                                                        |ad_dds_1_299                                                              |  1301|
|362   |                  i_dds_scale                                                                    |ad_mul__parameterized2_300                                                |   154|
|363   |                    i_mult_macro                                                                 |MULT_MACRO_310                                                            |   154|
|364   |                  i_dds_sine                                                                     |ad_dds_sine_301                                                           |  1131|
|365   |                    i_mul_s1                                                                     |ad_mul__parameterized0_302                                                |   156|
|366   |                      i_mult_macro                                                               |MULT_MACRO_309                                                            |   155|
|367   |                    i_mul_s2                                                                     |ad_mul__parameterized1_303                                                |   192|
|368   |                      i_mult_macro                                                               |MULT_MACRO_308                                                            |   154|
|369   |                    i_mul_s3_1                                                                   |ad_mul__parameterized2_304                                                |   154|
|370   |                      i_mult_macro                                                               |MULT_MACRO_307                                                            |   154|
|371   |                    i_mul_s3_2                                                                   |ad_mul__parameterized2_305                                                |   154|
|372   |                      i_mult_macro                                                               |MULT_MACRO_306                                                            |   154|
|373   |              i_up_dac_channel                                                                   |up_dac_channel                                                            |   881|
|374   |                i_xfer_cntrl                                                                     |up_xfer_cntrl__parameterized3__xdcDup__1                                  |   361|
|375   |            i_tx_channel_1                                                                       |axi_ad9361_tx_channel__parameterized0                                     |  4217|
|376   |              i_ad_iqcor                                                                         |ad_iqcor__parameterized0_266                                              |   438|
|377   |                i_mul_i                                                                          |ad_mul__parameterized0_292                                                |   154|
|378   |                  i_mult_macro                                                                   |MULT_MACRO_295                                                            |   154|
|379   |                i_mul_q                                                                          |ad_mul_293                                                                |   166|
|380   |                  i_mult_macro                                                                   |MULT_MACRO_294                                                            |   154|
|381   |              i_dds                                                                              |ad_dds_267                                                                |  2679|
|382   |                i_dds_1_0                                                                        |ad_dds_1_268                                                              |  1301|
|383   |                  i_dds_scale                                                                    |ad_mul__parameterized2_281                                                |   154|
|384   |                    i_mult_macro                                                                 |MULT_MACRO_291                                                            |   154|
|385   |                  i_dds_sine                                                                     |ad_dds_sine_282                                                           |  1131|
|386   |                    i_mul_s1                                                                     |ad_mul__parameterized0_283                                                |   156|
|387   |                      i_mult_macro                                                               |MULT_MACRO_290                                                            |   155|
|388   |                    i_mul_s2                                                                     |ad_mul__parameterized1_284                                                |   192|
|389   |                      i_mult_macro                                                               |MULT_MACRO_289                                                            |   154|
|390   |                    i_mul_s3_1                                                                   |ad_mul__parameterized2_285                                                |   154|
|391   |                      i_mult_macro                                                               |MULT_MACRO_288                                                            |   154|
|392   |                    i_mul_s3_2                                                                   |ad_mul__parameterized2_286                                                |   154|
|393   |                      i_mult_macro                                                               |MULT_MACRO_287                                                            |   154|
|394   |                i_dds_1_1                                                                        |ad_dds_1_269                                                              |  1301|
|395   |                  i_dds_scale                                                                    |ad_mul__parameterized2_270                                                |   154|
|396   |                    i_mult_macro                                                                 |MULT_MACRO_280                                                            |   154|
|397   |                  i_dds_sine                                                                     |ad_dds_sine_271                                                           |  1131|
|398   |                    i_mul_s1                                                                     |ad_mul__parameterized0_272                                                |   156|
|399   |                      i_mult_macro                                                               |MULT_MACRO_279                                                            |   155|
|400   |                    i_mul_s2                                                                     |ad_mul__parameterized1_273                                                |   192|
|401   |                      i_mult_macro                                                               |MULT_MACRO_278                                                            |   154|
|402   |                    i_mul_s3_1                                                                   |ad_mul__parameterized2_274                                                |   154|
|403   |                      i_mult_macro                                                               |MULT_MACRO_277                                                            |   154|
|404   |                    i_mul_s3_2                                                                   |ad_mul__parameterized2_275                                                |   154|
|405   |                      i_mult_macro                                                               |MULT_MACRO_276                                                            |   154|
|406   |              i_up_dac_channel                                                                   |up_dac_channel__parameterized0                                            |   881|
|407   |                i_xfer_cntrl                                                                     |up_xfer_cntrl__parameterized3__xdcDup__2                                  |   361|
|408   |            i_tx_channel_2                                                                       |axi_ad9361_tx_channel__parameterized1                                     |  4217|
|409   |              i_ad_iqcor                                                                         |ad_iqcor                                                                  |   438|
|410   |                i_mul_i                                                                          |ad_mul__parameterized0_262                                                |   166|
|411   |                  i_mult_macro                                                                   |MULT_MACRO_265                                                            |   154|
|412   |                i_mul_q                                                                          |ad_mul_263                                                                |   154|
|413   |                  i_mult_macro                                                                   |MULT_MACRO_264                                                            |   154|
|414   |              i_dds                                                                              |ad_dds_237                                                                |  2679|
|415   |                i_dds_1_0                                                                        |ad_dds_1_238                                                              |  1301|
|416   |                  i_dds_scale                                                                    |ad_mul__parameterized2_251                                                |   154|
|417   |                    i_mult_macro                                                                 |MULT_MACRO_261                                                            |   154|
|418   |                  i_dds_sine                                                                     |ad_dds_sine_252                                                           |  1131|
|419   |                    i_mul_s1                                                                     |ad_mul__parameterized0_253                                                |   156|
|420   |                      i_mult_macro                                                               |MULT_MACRO_260                                                            |   155|
|421   |                    i_mul_s2                                                                     |ad_mul__parameterized1_254                                                |   192|
|422   |                      i_mult_macro                                                               |MULT_MACRO_259                                                            |   154|
|423   |                    i_mul_s3_1                                                                   |ad_mul__parameterized2_255                                                |   154|
|424   |                      i_mult_macro                                                               |MULT_MACRO_258                                                            |   154|
|425   |                    i_mul_s3_2                                                                   |ad_mul__parameterized2_256                                                |   154|
|426   |                      i_mult_macro                                                               |MULT_MACRO_257                                                            |   154|
|427   |                i_dds_1_1                                                                        |ad_dds_1_239                                                              |  1301|
|428   |                  i_dds_scale                                                                    |ad_mul__parameterized2_240                                                |   154|
|429   |                    i_mult_macro                                                                 |MULT_MACRO_250                                                            |   154|
|430   |                  i_dds_sine                                                                     |ad_dds_sine_241                                                           |  1131|
|431   |                    i_mul_s1                                                                     |ad_mul__parameterized0_242                                                |   156|
|432   |                      i_mult_macro                                                               |MULT_MACRO_249                                                            |   155|
|433   |                    i_mul_s2                                                                     |ad_mul__parameterized1_243                                                |   192|
|434   |                      i_mult_macro                                                               |MULT_MACRO_248                                                            |   154|
|435   |                    i_mul_s3_1                                                                   |ad_mul__parameterized2_244                                                |   154|
|436   |                      i_mult_macro                                                               |MULT_MACRO_247                                                            |   154|
|437   |                    i_mul_s3_2                                                                   |ad_mul__parameterized2_245                                                |   154|
|438   |                      i_mult_macro                                                               |MULT_MACRO_246                                                            |   154|
|439   |              i_up_dac_channel                                                                   |up_dac_channel__parameterized1                                            |   882|
|440   |                i_xfer_cntrl                                                                     |up_xfer_cntrl__parameterized3__xdcDup__3                                  |   361|
|441   |            i_tx_channel_3                                                                       |axi_ad9361_tx_channel__parameterized2                                     |  4218|
|442   |              i_ad_iqcor                                                                         |ad_iqcor__parameterized0                                                  |   438|
|443   |                i_mul_i                                                                          |ad_mul__parameterized0_234                                                |   154|
|444   |                  i_mult_macro                                                                   |MULT_MACRO_236                                                            |   154|
|445   |                i_mul_q                                                                          |ad_mul                                                                    |   166|
|446   |                  i_mult_macro                                                                   |MULT_MACRO_235                                                            |   154|
|447   |              i_dds                                                                              |ad_dds                                                                    |  2679|
|448   |                i_dds_1_0                                                                        |ad_dds_1                                                                  |  1301|
|449   |                  i_dds_scale                                                                    |ad_mul__parameterized2_223                                                |   154|
|450   |                    i_mult_macro                                                                 |MULT_MACRO_233                                                            |   154|
|451   |                  i_dds_sine                                                                     |ad_dds_sine_224                                                           |  1131|
|452   |                    i_mul_s1                                                                     |ad_mul__parameterized0_225                                                |   156|
|453   |                      i_mult_macro                                                               |MULT_MACRO_232                                                            |   155|
|454   |                    i_mul_s2                                                                     |ad_mul__parameterized1_226                                                |   192|
|455   |                      i_mult_macro                                                               |MULT_MACRO_231                                                            |   154|
|456   |                    i_mul_s3_1                                                                   |ad_mul__parameterized2_227                                                |   154|
|457   |                      i_mult_macro                                                               |MULT_MACRO_230                                                            |   154|
|458   |                    i_mul_s3_2                                                                   |ad_mul__parameterized2_228                                                |   154|
|459   |                      i_mult_macro                                                               |MULT_MACRO_229                                                            |   154|
|460   |                i_dds_1_1                                                                        |ad_dds_1_216                                                              |  1301|
|461   |                  i_dds_scale                                                                    |ad_mul__parameterized2                                                    |   154|
|462   |                    i_mult_macro                                                                 |MULT_MACRO_222                                                            |   154|
|463   |                  i_dds_sine                                                                     |ad_dds_sine                                                               |  1131|
|464   |                    i_mul_s1                                                                     |ad_mul__parameterized0                                                    |   156|
|465   |                      i_mult_macro                                                               |MULT_MACRO_221                                                            |   155|
|466   |                    i_mul_s2                                                                     |ad_mul__parameterized1                                                    |   192|
|467   |                      i_mult_macro                                                               |MULT_MACRO_220                                                            |   154|
|468   |                    i_mul_s3_1                                                                   |ad_mul__parameterized2_217                                                |   154|
|469   |                      i_mult_macro                                                               |MULT_MACRO_219                                                            |   154|
|470   |                    i_mul_s3_2                                                                   |ad_mul__parameterized2_218                                                |   154|
|471   |                      i_mult_macro                                                               |MULT_MACRO                                                                |   154|
|472   |              i_up_dac_channel                                                                   |up_dac_channel__parameterized2                                            |   881|
|473   |                i_xfer_cntrl                                                                     |up_xfer_cntrl__parameterized3                                             |   361|
|474   |            i_up_dac_common                                                                      |up_dac_common                                                             |   491|
|475   |              i_mmcm_rst_reg                                                                     |ad_rst                                                                    |     3|
|476   |              i_core_rst_reg                                                                     |ad_rst__xdcDup__4                                                         |     3|
|477   |              i_xfer_cntrl                                                                       |up_xfer_cntrl__parameterized4                                             |    73|
|478   |              i_xfer_status                                                                      |up_xfer_status__parameterized0                                            |    39|
|479   |              i_clock_mon                                                                        |up_clock_mon                                                              |   146|
|480   |          i_up_axi                                                                               |up_axi                                                                    |  1336|
|481   |      axi_ad9361_adc_dma                                                                         |system_axi_ad9361_adc_dma_0                                               |   995|
|482   |        inst                                                                                     |axi_dmac                                                                  |   995|
|483   |          i_request_arb                                                                          |dmac_request_arb                                                          |   533|
|484   |            i_dest_dma_mm                                                                        |dmac_dest_mm_axi                                                          |   164|
|485   |              i_addr_gen                                                                         |dmac_address_generator_213                                                |    96|
|486   |              i_data_mover                                                                       |dmac_data_mover_214                                                       |    45|
|487   |              i_req_splitter                                                                     |splitter_215                                                              |     5|
|488   |              i_response_handler                                                                 |dmac_response_handler                                                     |    18|
|489   |            i_dest_req_fifo                                                                      |util_axis_fifo__parameterized0                                            |    37|
|490   |            i_dest_response_fifo                                                                 |util_axis_fifo__parameterized2                                            |    11|
|491   |            i_fifo                                                                               |util_axis_fifo__xdcDup__1                                                 |   124|
|492   |              i_address_gray                                                                     |fifo_address_gray_pipelined__xdcDup__1                                    |   122|
|493   |                i_raddr_sync                                                                     |sync_gray__xdcDup__1                                                      |    45|
|494   |                i_waddr_sync                                                                     |sync_gray__xdcDup__2                                                      |    44|
|495   |              i_mem                                                                              |ad_mem_212                                                                |     1|
|496   |            i_req_gen                                                                            |dmac_request_generator_209                                                |    69|
|497   |            i_req_splitter                                                                       |splitter__parameterized0_210                                              |    16|
|498   |            i_src_dma_fifo                                                                       |dmac_src_fifo_inf                                                         |    42|
|499   |              i_data_mover                                                                       |dmac_data_mover__parameterized0_211                                       |    40|
|500   |            i_src_req_fifo                                                                       |util_axis_fifo__parameterized1                                            |    16|
|501   |              i_raddr_sync                                                                       |sync_bits__parameterized2__xdcDup__1                                      |     5|
|502   |              i_waddr_sync                                                                       |sync_bits__parameterized2__xdcDup__2                                      |     4|
|503   |            i_sync_control_src                                                                   |sync_bits__parameterized4__xdcDup__1                                      |     4|
|504   |            i_sync_dest_request_id                                                               |sync_bits__xdcDup__1                                                      |     7|
|505   |            i_sync_src_request_id                                                                |sync_bits__xdcDup__2                                                      |     6|
|506   |            i_sync_status_src                                                                    |sync_bits__xdcDup__3                                                      |     8|
|507   |          i_up_axi                                                                               |up_axi__parameterized0_208                                                |   325|
|508   |      gpio_mux_0                                                                                 |system_gpio_mux_0_0                                                       |     0|
|509   |      sys_ps7                                                                                    |system_sys_ps7_0                                                          |   246|
|510   |        inst                                                                                     |processing_system7_v5_5_processing_system7                                |   246|
|511   |      axi_cpu_interconnect                                                                       |system_axi_cpu_interconnect_0                                             | 12635|
|512   |        xbar                                                                                     |system_xbar_0                                                             |  3500|
|513   |          inst                                                                                   |axi_crossbar_v2_1_16_axi_crossbar                                         |  3500|
|514   |            \gen_samd.crossbar_samd                                                              |axi_crossbar_v2_1_16_crossbar                                             |  3500|
|515   |              addr_arbiter_ar                                                                    |axi_crossbar_v2_1_16_addr_arbiter                                         |   149|
|516   |              addr_arbiter_aw                                                                    |axi_crossbar_v2_1_16_addr_arbiter_171                                     |   132|
|517   |              \gen_decerr_slave.decerr_slave_inst                                                |axi_crossbar_v2_1_16_decerr_slave                                         |    66|
|518   |              \gen_master_slots[0].reg_slice_mi                                                  |axi_register_slice_v2_1_15_axi_register_slice__parameterized6             |   167|
|519   |                \b.b_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized17_206       |    18|
|520   |                \r.r_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized18_207       |   149|
|521   |              \gen_master_slots[10].reg_slice_mi                                                 |axi_register_slice_v2_1_15_axi_register_slice__parameterized6_172         |    72|
|522   |                \b.b_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized17_204       |    19|
|523   |                \r.r_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized18_205       |    53|
|524   |              \gen_master_slots[1].reg_slice_mi                                                  |axi_register_slice_v2_1_15_axi_register_slice__parameterized6_173         |   169|
|525   |                \b.b_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized17_202       |    20|
|526   |                \r.r_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized18_203       |   149|
|527   |              \gen_master_slots[2].reg_slice_mi                                                  |axi_register_slice_v2_1_15_axi_register_slice__parameterized6_174         |   167|
|528   |                \b.b_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized17_200       |    18|
|529   |                \r.r_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized18_201       |   149|
|530   |              \gen_master_slots[3].reg_slice_mi                                                  |axi_register_slice_v2_1_15_axi_register_slice__parameterized6_175         |   165|
|531   |                \b.b_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized17_198       |    19|
|532   |                \r.r_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized18_199       |   146|
|533   |              \gen_master_slots[4].reg_slice_mi                                                  |axi_register_slice_v2_1_15_axi_register_slice__parameterized6_176         |   165|
|534   |                \b.b_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized17_196       |    20|
|535   |                \r.r_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized18_197       |   145|
|536   |              \gen_master_slots[5].reg_slice_mi                                                  |axi_register_slice_v2_1_15_axi_register_slice__parameterized6_177         |   171|
|537   |                \b.b_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized17_194       |    20|
|538   |                \r.r_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized18_195       |   151|
|539   |              \gen_master_slots[6].reg_slice_mi                                                  |axi_register_slice_v2_1_15_axi_register_slice__parameterized6_178         |   170|
|540   |                \b.b_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized17_192       |    20|
|541   |                \r.r_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized18_193       |   150|
|542   |              \gen_master_slots[7].reg_slice_mi                                                  |axi_register_slice_v2_1_15_axi_register_slice__parameterized6_179         |   167|
|543   |                \b.b_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized17_190       |    18|
|544   |                \r.r_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized18_191       |   149|
|545   |              \gen_master_slots[8].reg_slice_mi                                                  |axi_register_slice_v2_1_15_axi_register_slice__parameterized6_180         |   169|
|546   |                \b.b_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized17_188       |    20|
|547   |                \r.r_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized18_189       |   149|
|548   |              \gen_master_slots[9].reg_slice_mi                                                  |axi_register_slice_v2_1_15_axi_register_slice__parameterized6_181         |   181|
|549   |                \b.b_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized17           |    33|
|550   |                \r.r_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized18           |   148|
|551   |              \gen_slave_slots[0].gen_si_read.si_transactor_ar                                   |axi_crossbar_v2_1_16_si_transactor                                        |   698|
|552   |                \gen_multi_thread.arbiter_resp_inst                                              |axi_crossbar_v2_1_16_arbiter_resp_187                                     |   251|
|553   |                \gen_multi_thread.mux_resp_multi_thread                                          |generic_baseblocks_v2_1_0_mux_enc                                         |   151|
|554   |              \gen_slave_slots[0].gen_si_write.si_transactor_aw                                  |axi_crossbar_v2_1_16_si_transactor__parameterized0                        |   547|
|555   |                \gen_multi_thread.arbiter_resp_inst                                              |axi_crossbar_v2_1_16_arbiter_resp                                         |   179|
|556   |                \gen_multi_thread.mux_resp_multi_thread                                          |generic_baseblocks_v2_1_0_mux_enc__parameterized0                         |    84|
|557   |              \gen_slave_slots[0].gen_si_write.splitter_aw_si                                    |axi_crossbar_v2_1_16_splitter                                             |     7|
|558   |              \gen_slave_slots[0].gen_si_write.wdata_router_w                                    |axi_crossbar_v2_1_16_wdata_router                                         |    63|
|559   |                wrouter_aw_fifo                                                                  |axi_data_fifo_v2_1_14_axic_reg_srl_fifo                                   |    63|
|560   |                  \gen_srls[0].gen_rep[0].srl_nx1                                                |axi_data_fifo_v2_1_14_ndeep_srl__parameterized0                           |     2|
|561   |                  \gen_srls[0].gen_rep[1].srl_nx1                                                |axi_data_fifo_v2_1_14_ndeep_srl__parameterized0_183                       |     2|
|562   |                  \gen_srls[0].gen_rep[2].srl_nx1                                                |axi_data_fifo_v2_1_14_ndeep_srl__parameterized0_184                       |     2|
|563   |                  \gen_srls[0].gen_rep[3].srl_nx1                                                |axi_data_fifo_v2_1_14_ndeep_srl__parameterized0_185                       |     2|
|564   |                  \gen_srls[0].gen_rep[4].srl_nx1                                                |axi_data_fifo_v2_1_14_ndeep_srl__parameterized0_186                       |    13|
|565   |              splitter_aw_mi                                                                     |axi_crossbar_v2_1_16_splitter_182                                         |    20|
|566   |        m00_couplers                                                                             |m00_couplers_imp_I5GH1N                                                   |  1213|
|567   |          auto_pc                                                                                |system_auto_pc_0                                                          |  1213|
|568   |            inst                                                                                 |axi_protocol_converter_v2_1_15_axi_protocol_converter                     |  1213|
|569   |              \gen_axilite.gen_b2s_conv.axilite_b2s                                              |axi_protocol_converter_v2_1_15_b2s                                        |  1213|
|570   |                \RD.ar_channel_0                                                                 |axi_protocol_converter_v2_1_15_b2s_ar_channel                             |   192|
|571   |                  ar_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm_167                         |    34|
|572   |                  cmd_translator_0                                                               |axi_protocol_converter_v2_1_15_b2s_cmd_translator_168                     |   146|
|573   |                    incr_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_incr_cmd_169                           |    59|
|574   |                    wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_wrap_cmd_170                           |    82|
|575   |                \RD.r_channel_0                                                                  |axi_protocol_converter_v2_1_15_b2s_r_channel_157                          |   122|
|576   |                  rd_data_fifo_0                                                                 |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1_165        |    70|
|577   |                  transaction_fifo_0                                                             |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2_166        |    38|
|578   |                SI_REG                                                                           |axi_register_slice_v2_1_15_axi_register_slice                             |   626|
|579   |                  \ar.ar_pipe                                                                    |axi_register_slice_v2_1_15_axic_register_slice                            |   214|
|580   |                  \aw.aw_pipe                                                                    |axi_register_slice_v2_1_15_axic_register_slice_162                        |   217|
|581   |                  \b.b_pipe                                                                      |axi_register_slice_v2_1_15_axic_register_slice__parameterized1_163        |    48|
|582   |                  \r.r_pipe                                                                      |axi_register_slice_v2_1_15_axic_register_slice__parameterized2_164        |   147|
|583   |                \WR.aw_channel_0                                                                 |axi_protocol_converter_v2_1_15_b2s_aw_channel                             |   198|
|584   |                  aw_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm_161                         |    29|
|585   |                  cmd_translator_0                                                               |axi_protocol_converter_v2_1_15_b2s_cmd_translator                         |   149|
|586   |                    incr_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_incr_cmd                               |    62|
|587   |                    wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_wrap_cmd                               |    83|
|588   |                \WR.b_channel_0                                                                  |axi_protocol_converter_v2_1_15_b2s_b_channel_158                          |    73|
|589   |                  bid_fifo_0                                                                     |axi_protocol_converter_v2_1_15_b2s_simple_fifo_159                        |    41|
|590   |                  bresp_fifo_0                                                                   |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0_160        |     8|
|591   |        m01_couplers                                                                             |m01_couplers_imp_1UBGIXM                                                  |  2423|
|592   |          auto_cc                                                                                |system_auto_cc_0                                                          |  1169|
|593   |            inst                                                                                 |axi_clock_converter_v2_1_14_axi_clock_converter                           |  1169|
|594   |              \gen_clock_conv.gen_async_conv.asyncfifo_axi                                       |fifo_generator_v13_2_1                                                    |  1168|
|595   |                inst_fifo_gen                                                                    |fifo_generator_v13_2_1_synth                                              |  1168|
|596   |                  \gaxi_full_lite.gread_ch.grach2.axi_rach                                       |fifo_generator_top__xdcDup__1                                             |   265|
|597   |                    \grf.rf                                                                      |fifo_generator_ramfifo__xdcDup__1                                         |   265|
|598   |                      \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__1                                                    |    59|
|599   |                        wr_pntr_cdc_inst                                                         |xpm_cdc_gray__7                                                           |    26|
|600   |                        rd_pntr_cdc_inst                                                         |xpm_cdc_gray__8                                                           |    26|
|601   |                      \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_148                                                              |    31|
|602   |                        \gr1.gr1_int.rfwft                                                       |rd_fwft_154                                                               |    17|
|603   |                        \gras.rsts                                                               |rd_status_flags_as_155                                                    |     2|
|604   |                        rpntr                                                                    |rd_bin_cntr_156                                                           |    12|
|605   |                      \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_149                                                              |    21|
|606   |                        \gwas.wsts                                                               |wr_status_flags_as_152                                                    |     5|
|607   |                        wpntr                                                                    |wr_bin_cntr_153                                                           |    16|
|608   |                      \gntv_or_sync_fifo.mem                                                     |memory_150                                                                |   124|
|609   |                        \gdm.dm_gen.dm                                                           |dmem_151                                                                  |    67|
|610   |                      rstblk                                                                     |reset_blk_ramfifo__xdcDup__1                                              |    30|
|611   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__7                                                      |     2|
|612   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__8                                                      |     2|
|613   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__7                                                         |     5|
|614   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__8                                                         |     5|
|615   |                  \gaxi_full_lite.gread_ch.grdch2.axi_rdch                                       |fifo_generator_top__parameterized2                                        |   244|
|616   |                    \grf.rf                                                                      |fifo_generator_ramfifo__parameterized2                                    |   244|
|617   |                      \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__2                                                    |    59|
|618   |                        wr_pntr_cdc_inst                                                         |xpm_cdc_gray__5                                                           |    26|
|619   |                        rd_pntr_cdc_inst                                                         |xpm_cdc_gray__6                                                           |    26|
|620   |                      \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_141                                                              |    31|
|621   |                        \gr1.gr1_int.rfwft                                                       |rd_fwft_145                                                               |    17|
|622   |                        \gras.rsts                                                               |rd_status_flags_as_146                                                    |     2|
|623   |                        rpntr                                                                    |rd_bin_cntr_147                                                           |    12|
|624   |                      \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_142                                                              |    21|
|625   |                        \gwas.wsts                                                               |wr_status_flags_as_143                                                    |     5|
|626   |                        wpntr                                                                    |wr_bin_cntr_144                                                           |    16|
|627   |                      \gntv_or_sync_fifo.mem                                                     |memory__parameterized2                                                    |   102|
|628   |                        \gdm.dm_gen.dm                                                           |dmem__parameterized2                                                      |    55|
|629   |                      rstblk                                                                     |reset_blk_ramfifo__xdcDup__2                                              |    31|
|630   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__5                                                      |     2|
|631   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__6                                                      |     2|
|632   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__5                                                         |     5|
|633   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__6                                                         |     5|
|634   |                  \gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                      |fifo_generator_top                                                        |   265|
|635   |                    \grf.rf                                                                      |fifo_generator_ramfifo                                                    |   265|
|636   |                      \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__3                                                    |    59|
|637   |                        wr_pntr_cdc_inst                                                         |xpm_cdc_gray__13                                                          |    26|
|638   |                        rd_pntr_cdc_inst                                                         |xpm_cdc_gray                                                              |    26|
|639   |                      \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_134                                                              |    31|
|640   |                        \gr1.gr1_int.rfwft                                                       |rd_fwft_138                                                               |    17|
|641   |                        \gras.rsts                                                               |rd_status_flags_as_139                                                    |     2|
|642   |                        rpntr                                                                    |rd_bin_cntr_140                                                           |    12|
|643   |                      \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_135                                                              |    21|
|644   |                        \gwas.wsts                                                               |wr_status_flags_as_136                                                    |     5|
|645   |                        wpntr                                                                    |wr_bin_cntr_137                                                           |    16|
|646   |                      \gntv_or_sync_fifo.mem                                                     |memory                                                                    |   124|
|647   |                        \gdm.dm_gen.dm                                                           |dmem                                                                      |    67|
|648   |                      rstblk                                                                     |reset_blk_ramfifo__xdcDup__3                                              |    30|
|649   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__13                                                     |     2|
|650   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst                                                         |     2|
|651   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__13                                                        |     5|
|652   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single                                                            |     5|
|653   |                  \gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                      |fifo_generator_top__parameterized0                                        |   222|
|654   |                    \grf.rf                                                                      |fifo_generator_ramfifo__parameterized0                                    |   222|
|655   |                      \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs__xdcDup__4                                                    |    59|
|656   |                        wr_pntr_cdc_inst                                                         |xpm_cdc_gray__11                                                          |    26|
|657   |                        rd_pntr_cdc_inst                                                         |xpm_cdc_gray__12                                                          |    26|
|658   |                      \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic_127                                                              |    31|
|659   |                        \gr1.gr1_int.rfwft                                                       |rd_fwft_131                                                               |    17|
|660   |                        \gras.rsts                                                               |rd_status_flags_as_132                                                    |     2|
|661   |                        rpntr                                                                    |rd_bin_cntr_133                                                           |    12|
|662   |                      \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic_128                                                              |    21|
|663   |                        \gwas.wsts                                                               |wr_status_flags_as_129                                                    |     5|
|664   |                        wpntr                                                                    |wr_bin_cntr_130                                                           |    16|
|665   |                      \gntv_or_sync_fifo.mem                                                     |memory__parameterized0                                                    |    81|
|666   |                        \gdm.dm_gen.dm                                                           |dmem__parameterized0                                                      |    44|
|667   |                      rstblk                                                                     |reset_blk_ramfifo__xdcDup__4                                              |    30|
|668   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__11                                                     |     2|
|669   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__12                                                     |     2|
|670   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__11                                                        |     5|
|671   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__12                                                        |     5|
|672   |                  \gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                      |fifo_generator_top__parameterized1                                        |   172|
|673   |                    \grf.rf                                                                      |fifo_generator_ramfifo__parameterized1                                    |   172|
|674   |                      \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs                                                               |    59|
|675   |                        wr_pntr_cdc_inst                                                         |xpm_cdc_gray__9                                                           |    26|
|676   |                        rd_pntr_cdc_inst                                                         |xpm_cdc_gray__10                                                          |    26|
|677   |                      \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic                                                                  |    31|
|678   |                        \gr1.gr1_int.rfwft                                                       |rd_fwft                                                                   |    17|
|679   |                        \gras.rsts                                                               |rd_status_flags_as                                                        |     2|
|680   |                        rpntr                                                                    |rd_bin_cntr                                                               |    12|
|681   |                      \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic                                                                  |    21|
|682   |                        \gwas.wsts                                                               |wr_status_flags_as                                                        |     5|
|683   |                        wpntr                                                                    |wr_bin_cntr                                                               |    16|
|684   |                      \gntv_or_sync_fifo.mem                                                     |memory__parameterized1                                                    |    31|
|685   |                        \gdm.dm_gen.dm                                                           |dmem__parameterized1                                                      |    17|
|686   |                      rstblk                                                                     |reset_blk_ramfifo                                                         |    30|
|687   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__9                                                      |     2|
|688   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst__10                                                     |     2|
|689   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__9                                                         |     5|
|690   |                        \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single__10                                                        |     5|
|691   |          auto_pc                                                                                |system_auto_pc_1                                                          |  1113|
|692   |            inst                                                                                 |axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0_104 |  1113|
|693   |              \gen_axilite.gen_b2s_conv.axilite_b2s                                              |axi_protocol_converter_v2_1_15_b2s__parameterized0_105                    |  1113|
|694   |                \RD.ar_channel_0                                                                 |axi_protocol_converter_v2_1_15_b2s_ar_channel__parameterized0_106         |   192|
|695   |                  ar_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm_123                         |    34|
|696   |                  cmd_translator_0                                                               |axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized0_124     |   146|
|697   |                    incr_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized0_125           |    59|
|698   |                    wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized0_126           |    82|
|699   |                \RD.r_channel_0                                                                  |axi_protocol_converter_v2_1_15_b2s_r_channel_107                          |   122|
|700   |                  rd_data_fifo_0                                                                 |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1_121        |    70|
|701   |                  transaction_fifo_0                                                             |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2_122        |    38|
|702   |                SI_REG                                                                           |axi_register_slice_v2_1_15_axi_register_slice__parameterized1_108         |   530|
|703   |                  \ar.ar_pipe                                                                    |axi_register_slice_v2_1_15_axic_register_slice__parameterized7_117        |   166|
|704   |                  \aw.aw_pipe                                                                    |axi_register_slice_v2_1_15_axic_register_slice__parameterized7_118        |   169|
|705   |                  \b.b_pipe                                                                      |axi_register_slice_v2_1_15_axic_register_slice__parameterized1_119        |    48|
|706   |                  \r.r_pipe                                                                      |axi_register_slice_v2_1_15_axic_register_slice__parameterized2_120        |   147|
|707   |                \WR.aw_channel_0                                                                 |axi_protocol_converter_v2_1_15_b2s_aw_channel__parameterized0_109         |   198|
|708   |                  aw_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm_113                         |    29|
|709   |                  cmd_translator_0                                                               |axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized0_114     |   149|
|710   |                    incr_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized0_115           |    62|
|711   |                    wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized0_116           |    83|
|712   |                \WR.b_channel_0                                                                  |axi_protocol_converter_v2_1_15_b2s_b_channel_110                          |    69|
|713   |                  bid_fifo_0                                                                     |axi_protocol_converter_v2_1_15_b2s_simple_fifo_111                        |    36|
|714   |                  bresp_fifo_0                                                                   |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0_112        |     9|
|715   |          m01_regslice                                                                           |system_m01_regslice_0                                                     |   141|
|716   |            inst                                                                                 |axi_register_slice_v2_1_15_axi_register_slice__parameterized3             |   141|
|717   |              \ar.ar_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized9            |    24|
|718   |              \aw.aw_pipe                                                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized9_103        |    27|
|719   |              \b.b_pipe                                                                          |axi_register_slice_v2_1_15_axic_register_slice__parameterized11           |     8|
|720   |              \r.r_pipe                                                                          |axi_register_slice_v2_1_15_axic_register_slice__parameterized12           |    39|
|721   |              \w.w_pipe                                                                          |axi_register_slice_v2_1_15_axic_register_slice__parameterized10           |    43|
|722   |        m05_couplers                                                                             |m05_couplers_imp_GFBASD                                                   |  1113|
|723   |          auto_pc                                                                                |system_auto_pc_2                                                          |  1113|
|724   |            inst                                                                                 |axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0_80  |  1113|
|725   |              \gen_axilite.gen_b2s_conv.axilite_b2s                                              |axi_protocol_converter_v2_1_15_b2s__parameterized0_81                     |  1113|
|726   |                \RD.ar_channel_0                                                                 |axi_protocol_converter_v2_1_15_b2s_ar_channel__parameterized0_82          |   192|
|727   |                  ar_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm_99                          |    34|
|728   |                  cmd_translator_0                                                               |axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized0_100     |   146|
|729   |                    incr_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized0_101           |    59|
|730   |                    wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized0_102           |    82|
|731   |                \RD.r_channel_0                                                                  |axi_protocol_converter_v2_1_15_b2s_r_channel_83                           |   122|
|732   |                  rd_data_fifo_0                                                                 |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1_97         |    70|
|733   |                  transaction_fifo_0                                                             |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2_98         |    38|
|734   |                SI_REG                                                                           |axi_register_slice_v2_1_15_axi_register_slice__parameterized1_84          |   530|
|735   |                  \ar.ar_pipe                                                                    |axi_register_slice_v2_1_15_axic_register_slice__parameterized7_93         |   166|
|736   |                  \aw.aw_pipe                                                                    |axi_register_slice_v2_1_15_axic_register_slice__parameterized7_94         |   169|
|737   |                  \b.b_pipe                                                                      |axi_register_slice_v2_1_15_axic_register_slice__parameterized1_95         |    48|
|738   |                  \r.r_pipe                                                                      |axi_register_slice_v2_1_15_axic_register_slice__parameterized2_96         |   147|
|739   |                \WR.aw_channel_0                                                                 |axi_protocol_converter_v2_1_15_b2s_aw_channel__parameterized0_85          |   198|
|740   |                  aw_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm_89                          |    29|
|741   |                  cmd_translator_0                                                               |axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized0_90      |   149|
|742   |                    incr_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized0_91            |    62|
|743   |                    wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized0_92            |    83|
|744   |                \WR.b_channel_0                                                                  |axi_protocol_converter_v2_1_15_b2s_b_channel_86                           |    69|
|745   |                  bid_fifo_0                                                                     |axi_protocol_converter_v2_1_15_b2s_simple_fifo_87                         |    36|
|746   |                  bresp_fifo_0                                                                   |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0_88         |     9|
|747   |        m06_couplers                                                                             |m06_couplers_imp_59JXRJ                                                   |  1080|
|748   |          auto_pc                                                                                |system_auto_pc_3                                                          |  1080|
|749   |            inst                                                                                 |axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized1_57  |  1080|
|750   |              \gen_axilite.gen_b2s_conv.axilite_b2s                                              |axi_protocol_converter_v2_1_15_b2s__parameterized1_58                     |  1080|
|751   |                \RD.ar_channel_0                                                                 |axi_protocol_converter_v2_1_15_b2s_ar_channel__parameterized1_59          |   188|
|752   |                  ar_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm_76                          |    30|
|753   |                  cmd_translator_0                                                               |axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized1_77      |   146|
|754   |                    incr_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized1_78            |    58|
|755   |                    wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized1_79            |    83|
|756   |                \RD.r_channel_0                                                                  |axi_protocol_converter_v2_1_15_b2s_r_channel_60                           |   123|
|757   |                  rd_data_fifo_0                                                                 |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1_74         |    70|
|758   |                  transaction_fifo_0                                                             |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2_75         |    39|
|759   |                SI_REG                                                                           |axi_register_slice_v2_1_15_axi_register_slice__parameterized4_61          |   496|
|760   |                  \ar.ar_pipe                                                                    |axi_register_slice_v2_1_15_axic_register_slice__parameterized13_70        |   150|
|761   |                  \aw.aw_pipe                                                                    |axi_register_slice_v2_1_15_axic_register_slice__parameterized13_71        |   151|
|762   |                  \b.b_pipe                                                                      |axi_register_slice_v2_1_15_axic_register_slice__parameterized1_72         |    48|
|763   |                  \r.r_pipe                                                                      |axi_register_slice_v2_1_15_axic_register_slice__parameterized2_73         |   147|
|764   |                \WR.aw_channel_0                                                                 |axi_protocol_converter_v2_1_15_b2s_aw_channel__parameterized1_62          |   202|
|765   |                  aw_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm_66                          |    34|
|766   |                  cmd_translator_0                                                               |axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized1_67      |   148|
|767   |                    incr_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized1_68            |    62|
|768   |                    wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized1_69            |    82|
|769   |                \WR.b_channel_0                                                                  |axi_protocol_converter_v2_1_15_b2s_b_channel_63                           |    69|
|770   |                  bid_fifo_0                                                                     |axi_protocol_converter_v2_1_15_b2s_simple_fifo_64                         |    36|
|771   |                  bresp_fifo_0                                                                   |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0_65         |     9|
|772   |        m07_couplers                                                                             |m07_couplers_imp_1GBLMBI                                                  |  1080|
|773   |          auto_pc                                                                                |system_auto_pc_4                                                          |  1080|
|774   |            inst                                                                                 |axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized1     |  1080|
|775   |              \gen_axilite.gen_b2s_conv.axilite_b2s                                              |axi_protocol_converter_v2_1_15_b2s__parameterized1                        |  1080|
|776   |                \RD.ar_channel_0                                                                 |axi_protocol_converter_v2_1_15_b2s_ar_channel__parameterized1             |   188|
|777   |                  ar_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm_53                          |    30|
|778   |                  cmd_translator_0                                                               |axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized1_54      |   146|
|779   |                    incr_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized1_55            |    58|
|780   |                    wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized1_56            |    83|
|781   |                \RD.r_channel_0                                                                  |axi_protocol_converter_v2_1_15_b2s_r_channel_43                           |   123|
|782   |                  rd_data_fifo_0                                                                 |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1_51         |    70|
|783   |                  transaction_fifo_0                                                             |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2_52         |    39|
|784   |                SI_REG                                                                           |axi_register_slice_v2_1_15_axi_register_slice__parameterized4             |   496|
|785   |                  \ar.ar_pipe                                                                    |axi_register_slice_v2_1_15_axic_register_slice__parameterized13           |   150|
|786   |                  \aw.aw_pipe                                                                    |axi_register_slice_v2_1_15_axic_register_slice__parameterized13_48        |   151|
|787   |                  \b.b_pipe                                                                      |axi_register_slice_v2_1_15_axic_register_slice__parameterized1_49         |    48|
|788   |                  \r.r_pipe                                                                      |axi_register_slice_v2_1_15_axic_register_slice__parameterized2_50         |   147|
|789   |                \WR.aw_channel_0                                                                 |axi_protocol_converter_v2_1_15_b2s_aw_channel__parameterized1             |   202|
|790   |                  aw_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm_47                          |    34|
|791   |                  cmd_translator_0                                                               |axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized1         |   148|
|792   |                    incr_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized1               |    62|
|793   |                    wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized1               |    82|
|794   |                \WR.b_channel_0                                                                  |axi_protocol_converter_v2_1_15_b2s_b_channel_44                           |    69|
|795   |                  bid_fifo_0                                                                     |axi_protocol_converter_v2_1_15_b2s_simple_fifo_45                         |    36|
|796   |                  bresp_fifo_0                                                                   |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0_46         |     9|
|797   |        m08_couplers                                                                             |m08_couplers_imp_E05M9W                                                   |  1113|
|798   |          auto_pc                                                                                |system_auto_pc_5                                                          |  1113|
|799   |            inst                                                                                 |axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0_20  |  1113|
|800   |              \gen_axilite.gen_b2s_conv.axilite_b2s                                              |axi_protocol_converter_v2_1_15_b2s__parameterized0_21                     |  1113|
|801   |                \RD.ar_channel_0                                                                 |axi_protocol_converter_v2_1_15_b2s_ar_channel__parameterized0_22          |   192|
|802   |                  ar_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm_39                          |    34|
|803   |                  cmd_translator_0                                                               |axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized0_40      |   146|
|804   |                    incr_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized0_41            |    59|
|805   |                    wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized0_42            |    82|
|806   |                \RD.r_channel_0                                                                  |axi_protocol_converter_v2_1_15_b2s_r_channel_23                           |   122|
|807   |                  rd_data_fifo_0                                                                 |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1_37         |    70|
|808   |                  transaction_fifo_0                                                             |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2_38         |    38|
|809   |                SI_REG                                                                           |axi_register_slice_v2_1_15_axi_register_slice__parameterized1_24          |   530|
|810   |                  \ar.ar_pipe                                                                    |axi_register_slice_v2_1_15_axic_register_slice__parameterized7_33         |   166|
|811   |                  \aw.aw_pipe                                                                    |axi_register_slice_v2_1_15_axic_register_slice__parameterized7_34         |   169|
|812   |                  \b.b_pipe                                                                      |axi_register_slice_v2_1_15_axic_register_slice__parameterized1_35         |    48|
|813   |                  \r.r_pipe                                                                      |axi_register_slice_v2_1_15_axic_register_slice__parameterized2_36         |   147|
|814   |                \WR.aw_channel_0                                                                 |axi_protocol_converter_v2_1_15_b2s_aw_channel__parameterized0_25          |   198|
|815   |                  aw_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm_29                          |    29|
|816   |                  cmd_translator_0                                                               |axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized0_30      |   149|
|817   |                    incr_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized0_31            |    62|
|818   |                    wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized0_32            |    83|
|819   |                \WR.b_channel_0                                                                  |axi_protocol_converter_v2_1_15_b2s_b_channel_26                           |    69|
|820   |                  bid_fifo_0                                                                     |axi_protocol_converter_v2_1_15_b2s_simple_fifo_27                         |    36|
|821   |                  bresp_fifo_0                                                                   |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0_28         |     9|
|822   |        m09_couplers                                                                             |m09_couplers_imp_17AVPN9                                                  |  1113|
|823   |          auto_pc                                                                                |system_auto_pc_6                                                          |  1113|
|824   |            inst                                                                                 |axi_protocol_converter_v2_1_15_axi_protocol_converter__parameterized0     |  1113|
|825   |              \gen_axilite.gen_b2s_conv.axilite_b2s                                              |axi_protocol_converter_v2_1_15_b2s__parameterized0                        |  1113|
|826   |                \RD.ar_channel_0                                                                 |axi_protocol_converter_v2_1_15_b2s_ar_channel__parameterized0             |   192|
|827   |                  ar_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm                             |    34|
|828   |                  cmd_translator_0                                                               |axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized0_17      |   146|
|829   |                    incr_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized0_18            |    59|
|830   |                    wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized0_19            |    82|
|831   |                \RD.r_channel_0                                                                  |axi_protocol_converter_v2_1_15_b2s_r_channel                              |   122|
|832   |                  rd_data_fifo_0                                                                 |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1            |    70|
|833   |                  transaction_fifo_0                                                             |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2            |    38|
|834   |                SI_REG                                                                           |axi_register_slice_v2_1_15_axi_register_slice__parameterized1             |   530|
|835   |                  \ar.ar_pipe                                                                    |axi_register_slice_v2_1_15_axic_register_slice__parameterized7            |   166|
|836   |                  \aw.aw_pipe                                                                    |axi_register_slice_v2_1_15_axic_register_slice__parameterized7_16         |   169|
|837   |                  \b.b_pipe                                                                      |axi_register_slice_v2_1_15_axic_register_slice__parameterized1            |    48|
|838   |                  \r.r_pipe                                                                      |axi_register_slice_v2_1_15_axic_register_slice__parameterized2            |   147|
|839   |                \WR.aw_channel_0                                                                 |axi_protocol_converter_v2_1_15_b2s_aw_channel__parameterized0             |   198|
|840   |                  aw_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm                             |    29|
|841   |                  cmd_translator_0                                                               |axi_protocol_converter_v2_1_15_b2s_cmd_translator__parameterized0         |   149|
|842   |                    incr_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_incr_cmd__parameterized0               |    62|
|843   |                    wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_15_b2s_wrap_cmd__parameterized0               |    83|
|844   |                \WR.b_channel_0                                                                  |axi_protocol_converter_v2_1_15_b2s_b_channel                              |    69|
|845   |                  bid_fifo_0                                                                     |axi_protocol_converter_v2_1_15_b2s_simple_fifo                            |    36|
|846   |                  bresp_fifo_0                                                                   |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0            |     9|
|847   |        s00_couplers                                                                             |s00_couplers_imp_WZLZH6                                                   |     0|
|848   |          auto_pc                                                                                |system_auto_pc_7                                                          |     0|
|849   |      const_gnd_ad9361_dac_data                                                                  |system_const_gnd_ad9361_dac_data_0                                        |     0|
|850   |      util_ad9361_adc_fifo                                                                       |system_util_ad9361_adc_fifo_0                                             |   132|
|851   |        inst                                                                                     |util_wfifo                                                                |   132|
|852   |          i_mem                                                                                  |ad_mem__parameterized1                                                    |     1|
|853   |      util_ad9361_adc_pack                                                                       |system_util_ad9361_adc_pack_0                                             |  1944|
|854   |        inst                                                                                     |util_cpack                                                                |  1944|
|855   |          \g_dsf[0].i_dsf                                                                        |util_cpack_dsf                                                            |   413|
|856   |          \g_dsf[1].i_dsf                                                                        |util_cpack_dsf__parameterized0                                            |   299|
|857   |          \g_dsf[2].i_dsf                                                                        |util_cpack_dsf__parameterized1                                            |   445|
|858   |          \g_dsf[3].i_dsf                                                                        |util_cpack_dsf__parameterized2                                            |    68|
|859   |          \g_mux[0].i_mux                                                                        |util_cpack_mux                                                            |   354|
|860   |      bypass_rx                                                                                  |system_bypass_rx_0                                                        |   185|
|861   |        inst                                                                                     |util_mw_bypass_user_logic_10                                              |   185|
|862   |          u_util_mw_bypass_user_logic_axi_lite_inst                                              |util_mw_bypass_user_logic_axi_lite_11                                     |    55|
|863   |            u_util_mw_bypass_user_logic_addr_decoder_inst                                        |util_mw_bypass_user_logic_addr_decoder_14                                 |     8|
|864   |            u_util_mw_bypass_user_logic_axi_lite_module_inst                                     |util_mw_bypass_user_logic_axi_lite_module_15                              |    47|
|865   |          u_util_mw_bypass_user_logic_dut_inst                                                   |util_mw_bypass_user_logic_dut_12                                          |   130|
|866   |            u_util_mw_bypass_user_logic_src_util_mw_bypass_user_logic                            |util_mw_bypass_user_logic_src_util_mw_bypass_user_logic_13                |   130|
|867   |      util_ad9361_divclk                                                                         |system_util_ad9361_divclk_0                                               |     3|
|868   |        inst                                                                                     |util_clkdiv                                                               |     3|
|869   |      util_ad9361_divclk_sel                                                                     |system_util_ad9361_divclk_sel_0                                           |     1|
|870   |      util_ad9361_divclk_sel_concat                                                              |system_util_ad9361_divclk_sel_concat_0                                    |     0|
|871   |      util_mw_clkconstr                                                                          |system_util_mw_clkconstr_0                                                |     0|
|872   |        inst                                                                                     |util_mw_clkconstr                                                         |     0|
|873   |      dac_latch                                                                                  |system_dac_latch_0                                                        |    64|
|874   |        inst                                                                                     |util_mw_dac_reg                                                           |    64|
|875   |      led_driver                                                                                 |system_led_driver_0                                                       |   186|
|876   |        U0                                                                                       |led_driver                                                                |   186|
|877   |      sys_concat_intc                                                                            |system_sys_concat_intc_0                                                  |     0|
|878   |      const_intr_concat_gnd                                                                      |system_const_intr_concat_gnd_0                                            |     0|
|879   |      sys_rstgen                                                                                 |system_sys_rstgen_0                                                       |    62|
|880   |        U0                                                                                       |proc_sys_reset                                                            |    62|
|881   |          EXT_LPF                                                                                |lpf                                                                       |    19|
|882   |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                           |cdc_sync__parameterized0_8                                                |     6|
|883   |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                                           |cdc_sync__parameterized0_9                                                |     5|
|884   |          SEQ                                                                                    |sequence_psr_6                                                            |    38|
|885   |            SEQ_COUNTER                                                                          |proc_sys_reset_v5_0_12_upcnt_n_7                                          |    13|
|886   |      bypass_tx                                                                                  |system_bypass_tx_0                                                        |   185|
|887   |        inst                                                                                     |util_mw_bypass_user_logic                                                 |   185|
|888   |          u_util_mw_bypass_user_logic_axi_lite_inst                                              |util_mw_bypass_user_logic_axi_lite                                        |    55|
|889   |            u_util_mw_bypass_user_logic_addr_decoder_inst                                        |util_mw_bypass_user_logic_addr_decoder                                    |     8|
|890   |            u_util_mw_bypass_user_logic_axi_lite_module_inst                                     |util_mw_bypass_user_logic_axi_lite_module                                 |    47|
|891   |          u_util_mw_bypass_user_logic_dut_inst                                                   |util_mw_bypass_user_logic_dut                                             |   130|
|892   |            u_util_mw_bypass_user_logic_src_util_mw_bypass_user_logic                            |util_mw_bypass_user_logic_src_util_mw_bypass_user_logic                   |   130|
|893   |      axi_iic_main                                                                               |system_axi_iic_main_0                                                     |   861|
|894   |        U0                                                                                       |axi_iic                                                                   |   861|
|895   |          X_IIC                                                                                  |iic                                                                       |   861|
|896   |            DYN_MASTER_I                                                                         |dynamic_master                                                            |    32|
|897   |            FILTER_I                                                                             |filter                                                                    |    11|
|898   |              SCL_DEBOUNCE                                                                       |debounce                                                                  |     6|
|899   |                INPUT_DOUBLE_REGS                                                                |cdc_sync_5                                                                |     6|
|900   |              SDA_DEBOUNCE                                                                       |debounce_4                                                                |     5|
|901   |                INPUT_DOUBLE_REGS                                                                |cdc_sync                                                                  |     5|
|902   |            IIC_CONTROL_I                                                                        |iic_control                                                               |   271|
|903   |              BITCNT                                                                             |axi_iic_v2_0_18_upcnt_n__parameterized0                                   |    15|
|904   |              CLKCNT                                                                             |axi_iic_v2_0_18_upcnt_n                                                   |    28|
|905   |              I2CDATA_REG                                                                        |shift8                                                                    |    18|
|906   |              I2CHEADER_REG                                                                      |shift8_2                                                                  |    15|
|907   |              SETUP_CNT                                                                          |axi_iic_v2_0_18_upcnt_n_3                                                 |    25|
|908   |            READ_FIFO_I                                                                          |SRL_FIFO                                                                  |    32|
|909   |            REG_INTERFACE_I                                                                      |reg_interface                                                             |   211|
|910   |            WRITE_FIFO_CTRL_I                                                                    |SRL_FIFO__parameterized0                                                  |    21|
|911   |            WRITE_FIFO_I                                                                         |SRL_FIFO_1                                                                |    33|
|912   |            X_AXI_IPIF_SSP1                                                                      |axi_ipif_ssp1                                                             |   246|
|913   |              AXI_LITE_IPIF_I                                                                    |axi_lite_ipif                                                             |   206|
|914   |                I_SLAVE_ATTACHMENT                                                               |slave_attachment                                                          |   206|
|915   |                  I_DECODER                                                                      |address_decoder                                                           |   113|
|916   |              X_INTERRUPT_CONTROL                                                                |interrupt_control                                                         |    23|
|917   |              X_SOFT_RESET                                                                       |soft_reset                                                                |    13|
|918   |      util_ad9361_dac_upack                                                                      |system_util_ad9361_dac_upack_0                                            |  1893|
|919   |        inst                                                                                     |util_upack                                                                |  1893|
|920   |          \g_dmx[0].i_dmx                                                                        |util_upack_dmx                                                            |   660|
|921   |          \g_dsf[0].i_dsf                                                                        |util_upack_dsf                                                            |   434|
|922   |          \g_dsf[1].i_dsf                                                                        |util_upack_dsf__parameterized0                                            |   256|
|923   |          \g_dsf[2].i_dsf                                                                        |util_upack_dsf__parameterized1                                            |   393|
|924   |          \g_dsf[3].i_dsf                                                                        |util_upack_dsf__parameterized2                                            |   131|
|925   |      axi_hp2_interconnect                                                                       |system_axi_hp2_interconnect_0                                             |     0|
|926   |      util_ad9361_divclk_reset                                                                   |system_util_ad9361_divclk_reset_0                                         |    66|
|927   |        U0                                                                                       |proc_sys_reset__parameterized1                                            |    66|
|928   |          EXT_LPF                                                                                |lpf__parameterized0                                                       |    23|
|929   |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                           |cdc_sync__parameterized0                                                  |     6|
|930   |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                                           |cdc_sync__parameterized0_0                                                |     6|
|931   |          SEQ                                                                                    |sequence_psr                                                              |    38|
|932   |            SEQ_COUNTER                                                                          |proc_sys_reset_v5_0_12_upcnt_n                                            |    13|
|933   |      axi_hp1_interconnect                                                                       |system_axi_hp1_interconnect_0                                             |     0|
|934   |      axi_ad9361_dac_fifo                                                                        |system_axi_ad9361_dac_fifo_0                                              |   221|
|935   |        inst                                                                                     |util_rfifo                                                                |   221|
|936   |          i_mem                                                                                  |ad_mem__parameterized0                                                    |     1|
|937   |      util_ad9361_tdd_sync                                                                       |system_util_ad9361_tdd_sync_0                                             |    80|
|938   |        inst                                                                                     |util_tdd_sync                                                             |    80|
|939   |          i_tdd_sync                                                                             |util_pulse_gen                                                            |    77|
|940   |      axi_ad9361_dac_dma                                                                         |system_axi_ad9361_dac_dma_0                                               |  1273|
|941   |        inst                                                                                     |axi_dmac__parameterized0                                                  |  1273|
|942   |          i_request_arb                                                                          |dmac_request_arb__parameterized0                                          |   799|
|943   |            i_dest_dma_fifo                                                                      |dmac_dest_fifo_inf                                                        |   124|
|944   |              i_data_mover                                                                       |dmac_data_mover__parameterized0                                           |    43|
|945   |              i_response_generator                                                               |dmac_response_generator                                                   |    14|
|946   |            i_dest_req_fifo                                                                      |util_axis_fifo__parameterized3                                            |    15|
|947   |              i_raddr_sync                                                                       |sync_bits__parameterized2__xdcDup__3                                      |     5|
|948   |              i_waddr_sync                                                                       |sync_bits__parameterized2__xdcDup__4                                      |     3|
|949   |            i_dest_response_fifo                                                                 |util_axis_fifo__parameterized5                                            |    10|
|950   |              i_raddr_sync                                                                       |sync_bits__parameterized2__xdcDup__5                                      |     4|
|951   |              i_waddr_sync                                                                       |sync_bits__parameterized2                                                 |     3|
|952   |            i_dest_slice                                                                         |axi_register_slice__parameterized2                                        |   197|
|953   |            i_dest_slice2                                                                        |axi_register_slice__parameterized1                                        |     1|
|954   |            i_fifo                                                                               |util_axis_fifo                                                            |   127|
|955   |              i_address_gray                                                                     |fifo_address_gray_pipelined                                               |   125|
|956   |                i_raddr_sync                                                                     |sync_gray__xdcDup__3                                                      |    46|
|957   |                i_waddr_sync                                                                     |sync_gray                                                                 |    44|
|958   |              i_mem                                                                              |ad_mem                                                                    |     1|
|959   |            i_req_gen                                                                            |dmac_request_generator                                                    |    69|
|960   |            i_req_splitter                                                                       |splitter__parameterized0                                                  |    16|
|961   |            i_src_dma_mm                                                                         |dmac_src_mm_axi                                                           |   144|
|962   |              i_addr_gen                                                                         |dmac_address_generator                                                    |    96|
|963   |              i_data_mover                                                                       |dmac_data_mover                                                           |    43|
|964   |              i_req_splitter                                                                     |splitter                                                                  |     5|
|965   |            i_src_req_fifo                                                                       |util_axis_fifo__parameterized4                                            |    37|
|966   |            i_sync_control_dest                                                                  |sync_bits__parameterized4__xdcDup__2                                      |     5|
|967   |            i_sync_dest_request_id                                                               |sync_bits__xdcDup__4                                                      |     6|
|968   |            i_sync_req_response_id                                                               |sync_bits                                                                 |    15|
|969   |            i_sync_status_dest                                                                   |sync_bits__parameterized4                                                 |     4|
|970   |          i_up_axi                                                                               |up_axi__parameterized0                                                    |   336|
|971   |      xlconcat_0                                                                                 |system_xlconcat_0_0                                                       |     0|
+------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:10:15 ; elapsed = 00:14:46 . Memory (MB): peak = 2710.672 ; gain = 1443.406 ; free physical = 214 ; free virtual = 4905
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1707 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:35 ; elapsed = 00:14:09 . Memory (MB): peak = 2714.582 ; gain = 1070.434 ; free physical = 2509 ; free virtual = 7318
Synthesis Optimization Complete : Time (s): cpu = 00:10:16 ; elapsed = 00:15:00 . Memory (MB): peak = 2714.582 ; gain = 1447.316 ; free physical = 2507 ; free virtual = 7317
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3273 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/bd/bd.tcl]
Finished Sourcing Tcl File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/bd/bd.tcl]
Sourcing Tcl File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/bd/bd.tcl]
Finished Sourcing Tcl File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/bd/bd.tcl]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 172 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 3 instances
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 1 instances
  DSP48E => DSP48E1: 56 instances
  FDR => FDRE: 27 instances
  FIFO18_36 => FIFO18E1: 1 instances
  FIFO36 => FIFO36E1: 2 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 38 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
1714 Infos, 596 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:33 ; elapsed = 00:15:31 . Memory (MB): peak = 2758.695 ; gain = 1530.418 ; free physical = 2661 ; free virtual = 7533
INFO: [Common 17-1381] The checkpoint '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/system_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2782.707 ; gain = 24.012 ; free physical = 2614 ; free virtual = 7528
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:03 . Memory (MB): peak = 2782.707 ; gain = 0.000 ; free physical = 2596 ; free virtual = 7527
INFO: [Common 17-206] Exiting Vivado at Wed Apr 10 11:47:40 2019...
