 <html> 
  <head>
    <script type="text/javascript" src="file:///F:\Program Files\lscc\diamond\3.9_x64\synpbase\lib\report\reportlog_tree.js"></script>
    <link rel="stylesheet" type="text/css" href="file:///F:\Program Files\lscc\diamond\3.9_x64\synpbase\lib\report\reportlog_tree.css" />  
  </head> 

  <body style="background-color:#e0e0ff;">
   <script type="text/javascript"> reportLogObj.loadImage("closed.png", "open.png")</script>
    <ul id="default_impl-menu" class="treeview" style="padding-left:12;">
        <li style="font-size:12; font-style:normal"> <b style="background-color:#a2bff0; font-weight:bold">default_impl_syn (default_impl)</b> 
         <ul rel="open" style="font-size:small;">

<li style="font-size:12; font-style:normal"><b style="background-color:#a2bff0; font-weight:bold">Synthesis -  </b> 
<ul rel="open">
<li><a href="file:///C:\embedded\FPGA projects\example1\default_impl\syntmp\default_impl_srr.htm#compilerReport23" target="srrFrame" title="">Compiler Report</a>  </li>
<li><a href="file:///C:\embedded\FPGA projects\example1\default_impl\syntmp\default_impl_srr.htm#compilerReport25" target="srrFrame" title="">Compiler Constraint Applicator</a>  </li>
<li><a href="file:///C:\embedded\FPGA projects\example1\default_impl\syntmp\default_impl_premap_srr.htm#mapperReport27_head" target="srrFrame" title="">Pre-mapping Report (up-to-date)</a>  
<ul rel="open" >
<li><a href="file:///C:\embedded\FPGA projects\example1\default_impl\syntmp\default_impl_premap_srr.htm#mapperReport28" target="srrFrame" title="">Clock Summary</a>  </li></ul></li>
<li><a href="file:///C:\embedded\FPGA projects\example1\default_impl\syntmp\default_impl_srr.htm#mapperReport29" target="srrFrame" title="">Mapper Report</a>  
<ul rel="open" >
<li><a href="file:///C:\embedded\FPGA projects\example1\default_impl\syntmp\default_impl_srr.htm#clockReport30" target="srrFrame" title="">Clock Conversion</a>  </li>
<li><a href="file:///C:\embedded\FPGA projects\example1\default_impl\syntmp\default_impl_srr.htm#timingReport31" target="srrFrame" title="">Timing Report</a>  
<ul rel="open" >
<li><a href="file:///C:\embedded\FPGA projects\example1\default_impl\syntmp\default_impl_srr.htm#performanceSummary32" target="srrFrame" title="">Performance Summary</a>  </li>
<li><a href="file:///C:\embedded\FPGA projects\example1\default_impl\syntmp\default_impl_srr.htm#clockRelationships33" target="srrFrame" title="">Clock Relationships</a>  </li>
<li><a href="file:///C:\embedded\FPGA projects\example1\default_impl\syntmp\default_impl_srr.htm#interfaceInfo34" target="srrFrame" title="">Interface Information</a>  </li></ul></li>
<li><a href="file:///C:\embedded\FPGA projects\example1\default_impl\syntmp\default_impl_srr.htm#resourceUsage35" target="srrFrame" title="">Resource Utilization</a>  </li></ul></li>
<li><a href="file:///C:\embedded\FPGA projects\example1\default_impl\default_impl_cck.rpt" target="srrFrame" title="">Constraint Checker Report (22:14 28-May)</a>  </li></ul></li>
<li><a href="file:///C:\embedded\FPGA projects\example1\default_impl\stdout.log" target="srrFrame" title="">Session Log (22:11 28-May)</a>  
<ul  ></ul></li>         </ul>
        </li>
   </ul>

   <script type="text/javascript"> reportLogObj.generateLog("default_impl-menu")</script>

  </body>
 </html>