
*** Running vivado
    with args -log design_1_microblaze_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_microblaze_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_microblaze_0_0.tcl -notrace
Command: synth_design -top design_1_microblaze_0_0 -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6392 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 352.863 ; gain = 98.641
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [c:/Users/thomm/Documents/GitHub/WG2018_HelloWaveGen/Hello_World3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:116]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: design_1_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 1 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 1 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 1 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 1 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 1 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 1 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 2 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 1 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 2 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 1 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'c:/Users/thomm/Documents/GitHub/WG2018_HelloWaveGen/Hello_World3.srcs/sources_1/bd/design_1/ipshared/4f30/hdl/microblaze_v10_0_vh_rfs.vhd:157134' bound to instance 'U0' of component 'MicroBlaze' [c:/Users/thomm/Documents/GitHub/WG2018_HelloWaveGen/Hello_World3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:804]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (57#1) [c:/Users/thomm/Documents/GitHub/WG2018_HelloWaveGen/Hello_World3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:116]
WARNING: [Synth 8-3331] design MB_SRLC16E has unconnected port Config_Reset
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[7]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[6]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[5]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[4]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[3]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[2]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[1]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port Single_Step_N
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port Trace_Sel
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[7]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[6]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[5]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[4]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[3]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[2]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[1]
WARNING: [Synth 8-3331] design address_hit has unconnected port Trace_Sel
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized4 has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized4 has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1023]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1022]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1021]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1020]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1019]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1018]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1017]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1016]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1015]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1014]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1013]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1012]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1011]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1010]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1009]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1008]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1007]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1006]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1005]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1004]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1003]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1002]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1001]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1000]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[999]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[998]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[997]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[996]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[995]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[994]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[993]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[992]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[991]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[990]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[989]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[988]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[987]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[986]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[985]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[984]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[983]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[982]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[981]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[980]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[979]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[978]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[977]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[976]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[975]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[974]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[973]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[972]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[971]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[970]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[969]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[968]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[967]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[966]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[965]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[964]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[963]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[962]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[961]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[960]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[959]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[958]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[957]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[956]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[955]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[954]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[953]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[952]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[951]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[950]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[949]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[948]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[947]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[946]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 701.727 ; gain = 447.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 701.727 ; gain = 447.504
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 753 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/thomm/Documents/GitHub/WG2018_HelloWaveGen/Hello_World3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0_ooc_debug.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/thomm/Documents/GitHub/WG2018_HelloWaveGen/Hello_World3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0_ooc_debug.xdc] for cell 'U0'
Parsing XDC File [c:/Users/thomm/Documents/GitHub/WG2018_HelloWaveGen/Hello_World3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/thomm/Documents/GitHub/WG2018_HelloWaveGen/Hello_World3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/thomm/Documents/GitHub/WG2018_HelloWaveGen/Hello_World3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/thomm/Documents/GitHub/WG2018_HelloWaveGen/Hello_World3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/thomm/Documents/GitHub/WG2018_HelloWaveGen/Hello_World3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_microblaze_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_microblaze_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/thomm/Documents/GitHub/WG2018_HelloWaveGen/Hello_World3.runs/design_1_microblaze_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/thomm/Documents/GitHub/WG2018_HelloWaveGen/Hello_World3.runs/design_1_microblaze_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 483 instances were transformed.
  FDE => FDRE: 32 instances
  FDR => FDRE: 127 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 210 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 907.512 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:18 ; elapsed = 00:01:46 . Memory (MB): peak = 907.512 ; gain = 653.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:18 ; elapsed = 00:01:46 . Memory (MB): peak = 907.512 ; gain = 653.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/thomm/Documents/GitHub/WG2018_HelloWaveGen/Hello_World3.runs/design_1_microblaze_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:46 . Memory (MB): peak = 907.512 ; gain = 653.289
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_potential_exception" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_potential_exception" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "of_Sel_SPR_ESR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "of_Sel_SPR_EAR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "of_Sel_SPR_EDR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "of_Sel_SPR_BTR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "of_Sel_SPR_MSR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_exception_kind" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_res[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_res[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_res[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_res[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dbg_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:27 ; elapsed = 00:01:59 . Memory (MB): peak = 907.512 ; gain = 653.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 35    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 35    
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 28    
	                1 Bit    Registers := 297   
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 15    
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 9     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 21    
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 277   
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 160   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 61    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 5     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module MB_MUXF7__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module count_leading_zeros 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module mul_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Barrel_Shifter_gti 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
Module WB_Mux_Bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module WB_Mux_Bit__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               13 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Div_unit_gti 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 46    
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 66    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 53    
	   5 Input      1 Bit        Muxes := 2     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.ex_watchpoint_brk_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_FPU_Op_reg[22]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Arith_Shift_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Exclusive_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_bt_hit_hold_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_is_fpu_instr_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Data_Flow_I/\Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_DBUS.DAXI_Interface_I1/mem_access_failed_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/\Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/\Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_msb_doublet_sel_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[21]' (FDCE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_Sel_SPR_EA_I_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4007] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4006] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[3228]' (FDR) to 'U0/LOCKSTEP_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[663]' (FDR) to 'U0/LOCKSTEP_Out_reg[497]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[662]' (FDR) to 'U0/LOCKSTEP_Out_reg[496]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[661]' (FDR) to 'U0/LOCKSTEP_Out_reg[495]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[660]' (FDR) to 'U0/LOCKSTEP_Out_reg[494]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[659]' (FDR) to 'U0/LOCKSTEP_Out_reg[493]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[658]' (FDR) to 'U0/LOCKSTEP_Out_reg[492]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[657]' (FDR) to 'U0/LOCKSTEP_Out_reg[491]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[656]' (FDR) to 'U0/LOCKSTEP_Out_reg[490]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[655]' (FDR) to 'U0/LOCKSTEP_Out_reg[489]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[654]' (FDR) to 'U0/LOCKSTEP_Out_reg[488]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[653]' (FDR) to 'U0/LOCKSTEP_Out_reg[487]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[652]' (FDR) to 'U0/LOCKSTEP_Out_reg[486]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[651]' (FDR) to 'U0/LOCKSTEP_Out_reg[485]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[650]' (FDR) to 'U0/LOCKSTEP_Out_reg[484]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[649]' (FDR) to 'U0/LOCKSTEP_Out_reg[483]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[648]' (FDR) to 'U0/LOCKSTEP_Out_reg[482]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[647]' (FDR) to 'U0/LOCKSTEP_Out_reg[481]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[646]' (FDR) to 'U0/LOCKSTEP_Out_reg[480]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[645]' (FDR) to 'U0/LOCKSTEP_Out_reg[479]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[644]' (FDR) to 'U0/LOCKSTEP_Out_reg[478]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[643]' (FDR) to 'U0/LOCKSTEP_Out_reg[477]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[642]' (FDR) to 'U0/LOCKSTEP_Out_reg[476]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[641]' (FDR) to 'U0/LOCKSTEP_Out_reg[475]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[640]' (FDR) to 'U0/LOCKSTEP_Out_reg[474]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[639]' (FDR) to 'U0/LOCKSTEP_Out_reg[473]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[638]' (FDR) to 'U0/LOCKSTEP_Out_reg[472]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[637]' (FDR) to 'U0/LOCKSTEP_Out_reg[471]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[636]' (FDR) to 'U0/LOCKSTEP_Out_reg[470]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[635]' (FDR) to 'U0/LOCKSTEP_Out_reg[469]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[634]' (FDR) to 'U0/LOCKSTEP_Out_reg[468]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[633]' (FDR) to 'U0/LOCKSTEP_Out_reg[467]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[632]' (FDR) to 'U0/LOCKSTEP_Out_reg[466]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[9]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_disable_interrupt_i_reg'
WARNING: [Synth 8-3332] Sequential element (Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (wb_exception_kind_i_reg[27]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_Sel_SPR_EA_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Sign_Extend_Sel_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Logic_Sel_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_move_to_FSR_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_FPU_Op_reg[23]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_FPU_Op_reg[24]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_FPU_Cond_reg[25]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_FPU_Cond_reg[26]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_FPU_Cond_reg[27]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_start_fpu_i_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Not_FPU_Instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_FSR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_potential_exception_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_potential_exception_i_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_is_fpu_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_SLR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_SHR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (wb_is_fpu_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_SPR_ESR_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_SPR_EAR_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_EDR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_SPR_EDR_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_PVR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_SPR_PVR_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_SPR_BTR_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_is_load_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_DataBus_Read_Data_i_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_MEM_Res_i_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_is_mul_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (wb_is_mul_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_PVR_Select_reg[0]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_PVR_Select_reg[1]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_PVR_Select_reg[2]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_PVR_Select_reg[3]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_PVR_Select_reg[0]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_PVR_Select_reg[1]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_PVR_Select_reg[2]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_PVR_Select_reg[3]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_EA_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_write_icache_done_i_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_jump_hit_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (Trace_WB_Jump_Hit_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_is_bs_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_EX_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_bt_hit_hold_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_mask1_reg[31]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[24].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[26].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[27].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/wb_MSR_i_reg[17]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/wb_MSR_i_reg[18]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/wb_MSR_i_reg[19]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/wb_MSR_i_reg[20]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/wb_MSR_i_reg[21]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/wb_MSR_i_reg[24]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/wb_MSR_i_reg[26]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/wb_MSR_i_reg[27]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/wb_MSR_i_reg[31]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[0]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[1]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[2]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[3]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[4]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[5]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[6]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[7]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[8]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[9]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[10]) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/wb_EDR_i_reg[11]) is unused and will be removed from module Data_Flow_gti.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[722]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[717]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[713]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[712]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[708]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[705]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[630]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[628]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[551]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[547]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[546]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[542]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:02:33 . Memory (MB): peak = 907.512 ; gain = 653.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:24 ; elapsed = 00:03:11 . Memory (MB): peak = 907.512 ; gain = 653.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:29 ; elapsed = 00:03:18 . Memory (MB): peak = 907.512 ; gain = 653.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[31]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[30]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[29]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[28]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[27]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[26]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[25]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[24]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[23]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[22]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[21]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[20]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[19]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[18]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[17]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[16]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[15]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[14]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[13]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[12]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[11]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[7]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/mem_EAR_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[11]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[13]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[12]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[7]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Byte_Access_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_byte_access_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Doublet_Access_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_doublet_access_reg'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:35 ; elapsed = 00:03:25 . Memory (MB): peak = 938.617 ; gain = 684.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:37 ; elapsed = 00:03:28 . Memory (MB): peak = 938.617 ; gain = 684.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:37 ; elapsed = 00:03:28 . Memory (MB): peak = 938.617 ; gain = 684.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:38 ; elapsed = 00:03:30 . Memory (MB): peak = 938.617 ; gain = 684.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:39 ; elapsed = 00:03:30 . Memory (MB): peak = 938.617 ; gain = 684.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:39 ; elapsed = 00:03:30 . Memory (MB): peak = 938.617 ; gain = 684.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:39 ; elapsed = 00:03:30 . Memory (MB): peak = 938.617 ; gain = 684.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MicroBlaze  | MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name         | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | PC_Buffer_reg[3] | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | ibuffer_reg[3]   | 4      | 44         | 44     | 0       | 0      | 0      | 0      | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |AND2B1L   |     1|
|2     |CARRY4    |     9|
|3     |DSP48E1   |     1|
|4     |DSP48E1_1 |     1|
|5     |DSP48E1_2 |     1|
|6     |LUT1      |    18|
|7     |LUT2      |   111|
|8     |LUT3      |   349|
|9     |LUT4      |   238|
|10    |LUT5      |   266|
|11    |LUT6      |   707|
|12    |LUT6_2    |    96|
|13    |MULT_AND  |     1|
|14    |MUXCY_L   |   206|
|15    |MUXF7     |   109|
|16    |RAM32M    |    16|
|17    |SRL16E    |    90|
|18    |SRLC16E   |    16|
|19    |SRLC32E   |     1|
|20    |XORCY     |   158|
|21    |FDCE      |   145|
|22    |FDE       |    32|
|23    |FDR       |    97|
|24    |FDRE      |  1714|
|25    |FDS       |     1|
|26    |FDSE      |    70|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------+-------------------------------+------+
|      |Instance                                                                         |Module                         |Cells |
+------+---------------------------------------------------------------------------------+-------------------------------+------+
|1     |top                                                                              |                               |  4454|
|2     |  U0                                                                             |MicroBlaze                     |  4454|
|3     |    MicroBlaze_Core_I                                                            |MicroBlaze_Core                |  4083|
|4     |      \Performance.Core                                                          |MicroBlaze_GTi                 |  4071|
|5     |        Data_Flow_I                                                              |Data_Flow_gti                  |  1777|
|6     |          ALU_I                                                                  |ALU                            |   104|
|7     |            \Use_Carry_Decoding.CarryIn_MUXCY                                    |MB_MUXCY_661                   |     1|
|8     |            \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                   |ALU_Bit__parameterized2        |     6|
|9     |              \Last_Bit.I_ALU_LUT_2                                              |MB_LUT4                        |     1|
|10    |              \Last_Bit.I_ALU_LUT_V5                                             |MB_LUT6__parameterized12       |     1|
|11    |              \Last_Bit.MULT_AND_I                                               |MB_MULT_AND                    |     1|
|12    |              \Last_Bit.MUXCY_XOR_I                                              |MB_MUXCY_XORCY_753             |     2|
|13    |              \Last_Bit.Pre_MUXCY_I                                              |MB_MUXCY_754                   |     1|
|14    |            \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                  |ALU_Bit                        |     3|
|15    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_751                  |     1|
|16    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_752             |     2|
|17    |            \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                  |ALU_Bit_662                    |     3|
|18    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_749                  |     1|
|19    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_750             |     2|
|20    |            \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                  |ALU_Bit_663                    |     3|
|21    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_747                  |     1|
|22    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_748             |     2|
|23    |            \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                  |ALU_Bit_664                    |     3|
|24    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_745                  |     1|
|25    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_746             |     2|
|26    |            \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                  |ALU_Bit_665                    |     3|
|27    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_743                  |     1|
|28    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_744             |     2|
|29    |            \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                  |ALU_Bit_666                    |     3|
|30    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_741                  |     1|
|31    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_742             |     2|
|32    |            \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                  |ALU_Bit_667                    |     3|
|33    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_739                  |     1|
|34    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_740             |     2|
|35    |            \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                  |ALU_Bit_668                    |     3|
|36    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_737                  |     1|
|37    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_738             |     2|
|38    |            \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                  |ALU_Bit_669                    |     3|
|39    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_735                  |     1|
|40    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_736             |     2|
|41    |            \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                  |ALU_Bit_670                    |     3|
|42    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_733                  |     1|
|43    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_734             |     2|
|44    |            \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                   |ALU_Bit_671                    |     3|
|45    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_731                  |     1|
|46    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_732             |     2|
|47    |            \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                  |ALU_Bit_672                    |     3|
|48    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_729                  |     1|
|49    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_730             |     2|
|50    |            \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                  |ALU_Bit_673                    |     3|
|51    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_727                  |     1|
|52    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_728             |     2|
|53    |            \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                  |ALU_Bit_674                    |     3|
|54    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_725                  |     1|
|55    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_726             |     2|
|56    |            \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                  |ALU_Bit_675                    |     3|
|57    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_723                  |     1|
|58    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_724             |     2|
|59    |            \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                  |ALU_Bit_676                    |     5|
|60    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_721                  |     1|
|61    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_722             |     4|
|62    |            \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                  |ALU_Bit_677                    |     3|
|63    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_719                  |     1|
|64    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_720             |     2|
|65    |            \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                  |ALU_Bit_678                    |     3|
|66    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_717                  |     1|
|67    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_718             |     2|
|68    |            \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                  |ALU_Bit_679                    |     3|
|69    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_715                  |     1|
|70    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_716             |     2|
|71    |            \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                  |ALU_Bit_680                    |     4|
|72    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_713                  |     1|
|73    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_714             |     3|
|74    |            \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                  |ALU_Bit_681                    |     3|
|75    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_711                  |     1|
|76    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_712             |     2|
|77    |            \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                   |ALU_Bit_682                    |     3|
|78    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_709                  |     1|
|79    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_710             |     2|
|80    |            \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                  |ALU_Bit_683                    |     3|
|81    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_707                  |     1|
|82    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_708             |     2|
|83    |            \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                  |ALU_Bit_684                    |     3|
|84    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_705                  |     1|
|85    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_706             |     2|
|86    |            \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                   |ALU_Bit_685                    |     3|
|87    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_703                  |     1|
|88    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_704             |     2|
|89    |            \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                   |ALU_Bit_686                    |     3|
|90    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_701                  |     1|
|91    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_702             |     2|
|92    |            \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                   |ALU_Bit_687                    |     3|
|93    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_699                  |     1|
|94    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_700             |     2|
|95    |            \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                   |ALU_Bit_688                    |     3|
|96    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_697                  |     1|
|97    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_698             |     2|
|98    |            \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                   |ALU_Bit_689                    |     3|
|99    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_695                  |     1|
|100   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_696             |     2|
|101   |            \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                   |ALU_Bit_690                    |     3|
|102   |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_693                  |     1|
|103   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_694             |     2|
|104   |            \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                   |ALU_Bit_691                    |     3|
|105   |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2                      |     1|
|106   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_692             |     2|
|107   |          Barrel_Shifter_I                                                       |Barrel_Shifter_gti             |   195|
|108   |            \Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                   |MB_LUT6__parameterized26       |     1|
|109   |            \Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                  |MB_LUT6__parameterized26_630   |     1|
|110   |            \Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                  |MB_LUT6__parameterized26_631   |     1|
|111   |            \Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                  |MB_LUT6__parameterized26_632   |     1|
|112   |            \Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                  |MB_LUT6__parameterized26_633   |     1|
|113   |            \Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                  |MB_LUT6__parameterized26_634   |     1|
|114   |            \Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                  |MB_LUT6__parameterized26_635   |     1|
|115   |            \Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                  |MB_LUT6__parameterized26_636   |     3|
|116   |            \Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                  |MB_LUT6__parameterized26_637   |     3|
|117   |            \Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                  |MB_LUT6__parameterized26_638   |     3|
|118   |            \Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                  |MB_LUT6__parameterized26_639   |     3|
|119   |            \Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                   |MB_LUT6__parameterized26_640   |     1|
|120   |            \Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                  |MB_LUT6__parameterized26_641   |     3|
|121   |            \Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                  |MB_LUT6__parameterized26_642   |     3|
|122   |            \Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                  |MB_LUT6__parameterized26_643   |     3|
|123   |            \Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                  |MB_LUT6__parameterized26_644   |     3|
|124   |            \Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                  |MB_LUT6__parameterized26_645   |     3|
|125   |            \Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                  |MB_LUT6__parameterized26_646   |     3|
|126   |            \Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                  |MB_LUT6__parameterized26_647   |     3|
|127   |            \Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                  |MB_LUT6__parameterized26_648   |     3|
|128   |            \Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                  |MB_LUT6__parameterized26_649   |     3|
|129   |            \Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                  |MB_LUT6__parameterized26_650   |     3|
|130   |            \Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                   |MB_LUT6__parameterized26_651   |     1|
|131   |            \Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                  |MB_LUT6__parameterized26_652   |     3|
|132   |            \Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                  |MB_LUT6__parameterized26_653   |     3|
|133   |            \Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                   |MB_LUT6__parameterized26_654   |     1|
|134   |            \Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                   |MB_LUT6__parameterized26_655   |     1|
|135   |            \Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                   |MB_LUT6__parameterized26_656   |     1|
|136   |            \Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                   |MB_LUT6__parameterized26_657   |     1|
|137   |            \Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                   |MB_LUT6__parameterized26_658   |     1|
|138   |            \Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                   |MB_LUT6__parameterized26_659   |     1|
|139   |            \Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                   |MB_LUT6__parameterized26_660   |     1|
|140   |          Byte_Doublet_Handle_gti_I                                              |Byte_Doublet_Handle_gti        |    46|
|141   |          Data_Flow_Logic_I                                                      |Data_Flow_Logic                |    94|
|142   |            \Gen_Bits[0].MEM_EX_Result_Inst                                      |MB_FDRE_598                    |     1|
|143   |            \Gen_Bits[10].MEM_EX_Result_Inst                                     |MB_FDRE_599                    |     2|
|144   |            \Gen_Bits[11].MEM_EX_Result_Inst                                     |MB_FDRE_600                    |     2|
|145   |            \Gen_Bits[12].MEM_EX_Result_Inst                                     |MB_FDRE_601                    |     2|
|146   |            \Gen_Bits[13].MEM_EX_Result_Inst                                     |MB_FDRE_602                    |     2|
|147   |            \Gen_Bits[14].MEM_EX_Result_Inst                                     |MB_FDRE_603                    |     2|
|148   |            \Gen_Bits[15].MEM_EX_Result_Inst                                     |MB_FDRE_604                    |     2|
|149   |            \Gen_Bits[16].MEM_EX_Result_Inst                                     |MB_FDRE_605                    |     2|
|150   |            \Gen_Bits[17].MEM_EX_Result_Inst                                     |MB_FDRE_606                    |     2|
|151   |            \Gen_Bits[18].MEM_EX_Result_Inst                                     |MB_FDRE_607                    |     2|
|152   |            \Gen_Bits[19].MEM_EX_Result_Inst                                     |MB_FDRE_608                    |     2|
|153   |            \Gen_Bits[1].MEM_EX_Result_Inst                                      |MB_FDRE_609                    |     2|
|154   |            \Gen_Bits[20].MEM_EX_Result_Inst                                     |MB_FDRE_610                    |     2|
|155   |            \Gen_Bits[21].MEM_EX_Result_Inst                                     |MB_FDRE_611                    |     2|
|156   |            \Gen_Bits[22].MEM_EX_Result_Inst                                     |MB_FDRE_612                    |     1|
|157   |            \Gen_Bits[23].MEM_EX_Result_Inst                                     |MB_FDRE_613                    |     1|
|158   |            \Gen_Bits[24].MEM_EX_Result_Inst                                     |MB_FDRE_614                    |     2|
|159   |            \Gen_Bits[25].MEM_EX_Result_Inst                                     |MB_FDRE_615                    |     1|
|160   |            \Gen_Bits[26].MEM_EX_Result_Inst                                     |MB_FDRE_616                    |     2|
|161   |            \Gen_Bits[27].MEM_EX_Result_Inst                                     |MB_FDRE_617                    |     2|
|162   |            \Gen_Bits[28].MEM_EX_Result_Inst                                     |MB_FDRE_618                    |     1|
|163   |            \Gen_Bits[29].MEM_EX_Result_Inst                                     |MB_FDRE_619                    |     1|
|164   |            \Gen_Bits[2].MEM_EX_Result_Inst                                      |MB_FDRE_620                    |     2|
|165   |            \Gen_Bits[30].MEM_EX_Result_Inst                                     |MB_FDRE_621                    |     1|
|166   |            \Gen_Bits[31].MEM_EX_Result_Inst                                     |MB_FDRE_622                    |     2|
|167   |            \Gen_Bits[3].MEM_EX_Result_Inst                                      |MB_FDRE_623                    |     2|
|168   |            \Gen_Bits[4].MEM_EX_Result_Inst                                      |MB_FDRE_624                    |     2|
|169   |            \Gen_Bits[5].MEM_EX_Result_Inst                                      |MB_FDRE_625                    |     2|
|170   |            \Gen_Bits[6].MEM_EX_Result_Inst                                      |MB_FDRE_626                    |     2|
|171   |            \Gen_Bits[7].MEM_EX_Result_Inst                                      |MB_FDRE_627                    |     2|
|172   |            \Gen_Bits[8].MEM_EX_Result_Inst                                      |MB_FDRE_628                    |     2|
|173   |            \Gen_Bits[9].MEM_EX_Result_Inst                                      |MB_FDRE_629                    |     2|
|174   |          MUL_Unit_I                                                             |mul_unit                       |    20|
|175   |            \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2         |dsp_module__parameterized1     |     1|
|176   |              \Using_DSP48E1.DSP48E1_I1                                          |MB_DSP48E1__parameterized1     |     1|
|177   |            \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3         |dsp_module__parameterized3     |     1|
|178   |              \Using_DSP48E1.DSP48E1_I1                                          |MB_DSP48E1__parameterized3     |     1|
|179   |            \Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                  |dsp_module                     |     1|
|180   |              \Using_DSP48E1.DSP48E1_I1                                          |MB_DSP48E1                     |     1|
|181   |          Operand_Select_I                                                       |Operand_Select_gti             |   435|
|182   |            \Gen_Bit[0].MUXF7_I1                                                 |MB_MUXF7_566                   |     2|
|183   |            \Gen_Bit[10].MUXF7_I1                                                |MB_MUXF7_567                   |     5|
|184   |            \Gen_Bit[11].MUXF7_I1                                                |MB_MUXF7_568                   |     5|
|185   |            \Gen_Bit[12].MUXF7_I1                                                |MB_MUXF7_569                   |     5|
|186   |            \Gen_Bit[13].MUXF7_I1                                                |MB_MUXF7_570                   |     5|
|187   |            \Gen_Bit[14].MUXF7_I1                                                |MB_MUXF7_571                   |     5|
|188   |            \Gen_Bit[15].MUXF7_I1                                                |MB_MUXF7_572                   |     5|
|189   |            \Gen_Bit[16].MUXF7_I1                                                |MB_MUXF7_573                   |     4|
|190   |            \Gen_Bit[17].MUXF7_I1                                                |MB_MUXF7_574                   |     2|
|191   |            \Gen_Bit[18].MUXF7_I1                                                |MB_MUXF7_575                   |     2|
|192   |            \Gen_Bit[19].MUXF7_I1                                                |MB_MUXF7_576                   |     2|
|193   |            \Gen_Bit[1].MUXF7_I1                                                 |MB_MUXF7_577                   |     5|
|194   |            \Gen_Bit[20].MUXF7_I1                                                |MB_MUXF7_578                   |     2|
|195   |            \Gen_Bit[21].MUXF7_I1                                                |MB_MUXF7_579                   |     2|
|196   |            \Gen_Bit[22].MUXF7_I1                                                |MB_MUXF7_580                   |     2|
|197   |            \Gen_Bit[23].MUXF7_I1                                                |MB_MUXF7_581                   |     2|
|198   |            \Gen_Bit[24].MUXF7_I1                                                |MB_MUXF7_582                   |     2|
|199   |            \Gen_Bit[25].MUXF7_I1                                                |MB_MUXF7_583                   |     2|
|200   |            \Gen_Bit[26].MUXF7_I1                                                |MB_MUXF7_584                   |     5|
|201   |            \Gen_Bit[27].MUXF7_I1                                                |MB_MUXF7_585                   |     3|
|202   |            \Gen_Bit[28].MUXF7_I1                                                |MB_MUXF7_586                   |     2|
|203   |            \Gen_Bit[29].MUXF7_I1                                                |MB_MUXF7_587                   |    12|
|204   |            \Gen_Bit[2].MUXF7_I1                                                 |MB_MUXF7_588                   |     5|
|205   |            \Gen_Bit[30].MUXF7_I1                                                |MB_MUXF7_589                   |    13|
|206   |            \Gen_Bit[31].MUXF7_I1                                                |MB_MUXF7_590                   |    20|
|207   |            \Gen_Bit[3].MUXF7_I1                                                 |MB_MUXF7_591                   |     5|
|208   |            \Gen_Bit[4].MUXF7_I1                                                 |MB_MUXF7_592                   |     5|
|209   |            \Gen_Bit[5].MUXF7_I1                                                 |MB_MUXF7_593                   |     5|
|210   |            \Gen_Bit[6].MUXF7_I1                                                 |MB_MUXF7_594                   |     5|
|211   |            \Gen_Bit[7].MUXF7_I1                                                 |MB_MUXF7_595                   |     5|
|212   |            \Gen_Bit[8].MUXF7_I1                                                 |MB_MUXF7_596                   |     5|
|213   |            \Gen_Bit[9].MUXF7_I1                                                 |MB_MUXF7_597                   |     5|
|214   |          Register_File_I                                                        |Register_File_gti              |    64|
|215   |            \Using_LUT6.All_RAM32M[0].ram32m_i                                   |MB_RAM32M                      |     3|
|216   |            \Using_LUT6.All_RAM32M[10].ram32m_i                                  |MB_RAM32M_551                  |     5|
|217   |            \Using_LUT6.All_RAM32M[11].ram32m_i                                  |MB_RAM32M_552                  |     1|
|218   |            \Using_LUT6.All_RAM32M[12].ram32m_i                                  |MB_RAM32M_553                  |     3|
|219   |            \Using_LUT6.All_RAM32M[13].ram32m_i                                  |MB_RAM32M_554                  |     5|
|220   |            \Using_LUT6.All_RAM32M[14].ram32m_i                                  |MB_RAM32M_555                  |     1|
|221   |            \Using_LUT6.All_RAM32M[15].ram32m_i                                  |MB_RAM32M_556                  |     1|
|222   |            \Using_LUT6.All_RAM32M[1].ram32m_i                                   |MB_RAM32M_557                  |     5|
|223   |            \Using_LUT6.All_RAM32M[2].ram32m_i                                   |MB_RAM32M_558                  |     5|
|224   |            \Using_LUT6.All_RAM32M[3].ram32m_i                                   |MB_RAM32M_559                  |     5|
|225   |            \Using_LUT6.All_RAM32M[4].ram32m_i                                   |MB_RAM32M_560                  |     5|
|226   |            \Using_LUT6.All_RAM32M[5].ram32m_i                                   |MB_RAM32M_561                  |     5|
|227   |            \Using_LUT6.All_RAM32M[6].ram32m_i                                   |MB_RAM32M_562                  |     5|
|228   |            \Using_LUT6.All_RAM32M[7].ram32m_i                                   |MB_RAM32M_563                  |     5|
|229   |            \Using_LUT6.All_RAM32M[8].ram32m_i                                   |MB_RAM32M_564                  |     5|
|230   |            \Using_LUT6.All_RAM32M[9].ram32m_i                                   |MB_RAM32M_565                  |     5|
|231   |          Shift_Logic_Module_I                                                   |Shift_Logic_Module_gti         |     0|
|232   |          \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                   |MB_MUXCY_320                   |     1|
|233   |          \Using_DAXI_ALU_Carry.Post_MUXCY_I                                     |MB_MUXCY_321                   |     1|
|234   |          \Using_DAXI_ALU_Carry.direct_lut_INST                                  |MB_LUT6_2__parameterized1      |     1|
|235   |          \Using_Div_Unit.Div_unit_I1                                            |Div_unit_gti                   |   329|
|236   |            \FPGA_Impl1.D_Handle[0].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_456             |     1|
|237   |            \FPGA_Impl1.D_Handle[10].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_457             |     2|
|238   |            \FPGA_Impl1.D_Handle[11].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_458             |     2|
|239   |            \FPGA_Impl1.D_Handle[12].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_459             |     2|
|240   |            \FPGA_Impl1.D_Handle[13].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_460             |     2|
|241   |            \FPGA_Impl1.D_Handle[14].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_461             |     2|
|242   |            \FPGA_Impl1.D_Handle[15].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_462             |     2|
|243   |            \FPGA_Impl1.D_Handle[16].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_463             |     2|
|244   |            \FPGA_Impl1.D_Handle[17].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_464             |     2|
|245   |            \FPGA_Impl1.D_Handle[18].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_465             |     2|
|246   |            \FPGA_Impl1.D_Handle[19].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_466             |     2|
|247   |            \FPGA_Impl1.D_Handle[1].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_467             |     2|
|248   |            \FPGA_Impl1.D_Handle[20].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_468             |     2|
|249   |            \FPGA_Impl1.D_Handle[21].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_469             |     2|
|250   |            \FPGA_Impl1.D_Handle[22].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_470             |     2|
|251   |            \FPGA_Impl1.D_Handle[23].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_471             |     2|
|252   |            \FPGA_Impl1.D_Handle[24].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_472             |     2|
|253   |            \FPGA_Impl1.D_Handle[25].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_473             |     2|
|254   |            \FPGA_Impl1.D_Handle[26].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_474             |     2|
|255   |            \FPGA_Impl1.D_Handle[27].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_475             |     2|
|256   |            \FPGA_Impl1.D_Handle[28].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_476             |     2|
|257   |            \FPGA_Impl1.D_Handle[29].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_477             |     2|
|258   |            \FPGA_Impl1.D_Handle[2].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_478             |     2|
|259   |            \FPGA_Impl1.D_Handle[30].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_479             |     2|
|260   |            \FPGA_Impl1.D_Handle[31].MUXCY_XOR_I                                 |MB_MUXCY_XORCY_480             |     2|
|261   |            \FPGA_Impl1.D_Handle[3].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_481             |     2|
|262   |            \FPGA_Impl1.D_Handle[4].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_482             |     2|
|263   |            \FPGA_Impl1.D_Handle[5].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_483             |     2|
|264   |            \FPGA_Impl1.D_Handle[6].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_484             |     2|
|265   |            \FPGA_Impl1.D_Handle[7].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_485             |     2|
|266   |            \FPGA_Impl1.D_Handle[8].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_486             |     2|
|267   |            \FPGA_Impl1.D_Handle[9].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_487             |     2|
|268   |            \FPGA_Impl2.New_Q_Handle[0].MUXCY_XOR_I                              |MB_MUXCY_XORCY_488             |     4|
|269   |            \FPGA_Impl2.New_Q_Handle[0].New_Q_LUT4                               |MB_LUT4__parameterized1        |     1|
|270   |            \FPGA_Impl2.New_Q_Handle[10].MUXCY_XOR_I                             |MB_MUXCY_XORCY_489             |     2|
|271   |            \FPGA_Impl2.New_Q_Handle[10].New_Q_LUT4                              |MB_LUT4__parameterized1_490    |     1|
|272   |            \FPGA_Impl2.New_Q_Handle[11].MUXCY_XOR_I                             |MB_MUXCY_XORCY_491             |     2|
|273   |            \FPGA_Impl2.New_Q_Handle[11].New_Q_LUT4                              |MB_LUT4__parameterized1_492    |     1|
|274   |            \FPGA_Impl2.New_Q_Handle[12].MUXCY_XOR_I                             |MB_MUXCY_XORCY_493             |     2|
|275   |            \FPGA_Impl2.New_Q_Handle[12].New_Q_LUT4                              |MB_LUT4__parameterized1_494    |     1|
|276   |            \FPGA_Impl2.New_Q_Handle[13].MUXCY_XOR_I                             |MB_MUXCY_XORCY_495             |     2|
|277   |            \FPGA_Impl2.New_Q_Handle[13].New_Q_LUT4                              |MB_LUT4__parameterized1_496    |     1|
|278   |            \FPGA_Impl2.New_Q_Handle[14].MUXCY_XOR_I                             |MB_MUXCY_XORCY_497             |     2|
|279   |            \FPGA_Impl2.New_Q_Handle[14].New_Q_LUT4                              |MB_LUT4__parameterized1_498    |     1|
|280   |            \FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I                             |MB_MUXCY_XORCY_499             |     2|
|281   |            \FPGA_Impl2.New_Q_Handle[15].New_Q_LUT4                              |MB_LUT4__parameterized1_500    |     1|
|282   |            \FPGA_Impl2.New_Q_Handle[16].MUXCY_XOR_I                             |MB_MUXCY_XORCY_501             |     2|
|283   |            \FPGA_Impl2.New_Q_Handle[16].New_Q_LUT4                              |MB_LUT4__parameterized1_502    |     1|
|284   |            \FPGA_Impl2.New_Q_Handle[17].MUXCY_XOR_I                             |MB_MUXCY_XORCY_503             |     2|
|285   |            \FPGA_Impl2.New_Q_Handle[17].New_Q_LUT4                              |MB_LUT4__parameterized1_504    |     1|
|286   |            \FPGA_Impl2.New_Q_Handle[18].MUXCY_XOR_I                             |MB_MUXCY_XORCY_505             |     2|
|287   |            \FPGA_Impl2.New_Q_Handle[18].New_Q_LUT4                              |MB_LUT4__parameterized1_506    |     1|
|288   |            \FPGA_Impl2.New_Q_Handle[19].MUXCY_XOR_I                             |MB_MUXCY_XORCY_507             |     2|
|289   |            \FPGA_Impl2.New_Q_Handle[19].New_Q_LUT4                              |MB_LUT4__parameterized1_508    |     1|
|290   |            \FPGA_Impl2.New_Q_Handle[1].MUXCY_XOR_I                              |MB_MUXCY_XORCY_509             |     2|
|291   |            \FPGA_Impl2.New_Q_Handle[1].New_Q_LUT4                               |MB_LUT4__parameterized1_510    |     1|
|292   |            \FPGA_Impl2.New_Q_Handle[20].MUXCY_XOR_I                             |MB_MUXCY_XORCY_511             |     2|
|293   |            \FPGA_Impl2.New_Q_Handle[20].New_Q_LUT4                              |MB_LUT4__parameterized1_512    |     1|
|294   |            \FPGA_Impl2.New_Q_Handle[21].MUXCY_XOR_I                             |MB_MUXCY_XORCY_513             |     2|
|295   |            \FPGA_Impl2.New_Q_Handle[21].New_Q_LUT4                              |MB_LUT4__parameterized1_514    |     1|
|296   |            \FPGA_Impl2.New_Q_Handle[22].MUXCY_XOR_I                             |MB_MUXCY_XORCY_515             |     2|
|297   |            \FPGA_Impl2.New_Q_Handle[22].New_Q_LUT4                              |MB_LUT4__parameterized1_516    |     1|
|298   |            \FPGA_Impl2.New_Q_Handle[23].MUXCY_XOR_I                             |MB_MUXCY_XORCY_517             |     2|
|299   |            \FPGA_Impl2.New_Q_Handle[23].New_Q_LUT4                              |MB_LUT4__parameterized1_518    |     1|
|300   |            \FPGA_Impl2.New_Q_Handle[24].MUXCY_XOR_I                             |MB_MUXCY_XORCY_519             |     2|
|301   |            \FPGA_Impl2.New_Q_Handle[24].New_Q_LUT4                              |MB_LUT4__parameterized1_520    |     1|
|302   |            \FPGA_Impl2.New_Q_Handle[25].MUXCY_XOR_I                             |MB_MUXCY_XORCY_521             |     2|
|303   |            \FPGA_Impl2.New_Q_Handle[25].New_Q_LUT4                              |MB_LUT4__parameterized1_522    |     1|
|304   |            \FPGA_Impl2.New_Q_Handle[26].MUXCY_XOR_I                             |MB_MUXCY_XORCY_523             |     2|
|305   |            \FPGA_Impl2.New_Q_Handle[26].New_Q_LUT4                              |MB_LUT4__parameterized1_524    |     1|
|306   |            \FPGA_Impl2.New_Q_Handle[27].MUXCY_XOR_I                             |MB_MUXCY_XORCY_525             |     2|
|307   |            \FPGA_Impl2.New_Q_Handle[27].New_Q_LUT4                              |MB_LUT4__parameterized1_526    |     1|
|308   |            \FPGA_Impl2.New_Q_Handle[28].MUXCY_XOR_I                             |MB_MUXCY_XORCY_527             |     2|
|309   |            \FPGA_Impl2.New_Q_Handle[28].New_Q_LUT4                              |MB_LUT4__parameterized1_528    |     1|
|310   |            \FPGA_Impl2.New_Q_Handle[29].MUXCY_XOR_I                             |MB_MUXCY_XORCY_529             |     2|
|311   |            \FPGA_Impl2.New_Q_Handle[29].New_Q_LUT4                              |MB_LUT4__parameterized1_530    |     1|
|312   |            \FPGA_Impl2.New_Q_Handle[2].MUXCY_XOR_I                              |MB_MUXCY_XORCY_531             |     2|
|313   |            \FPGA_Impl2.New_Q_Handle[2].New_Q_LUT4                               |MB_LUT4__parameterized1_532    |     1|
|314   |            \FPGA_Impl2.New_Q_Handle[30].MUXCY_XOR_I                             |MB_MUXCY_XORCY_533             |     2|
|315   |            \FPGA_Impl2.New_Q_Handle[30].New_Q_LUT4                              |MB_LUT4__parameterized1_534    |     1|
|316   |            \FPGA_Impl2.New_Q_Handle[31].MUXCY_XOR_I                             |MB_MUXCY_XORCY_535             |     3|
|317   |            \FPGA_Impl2.New_Q_Handle[31].New_Q_LUT4                              |MB_LUT4__parameterized1_536    |     1|
|318   |            \FPGA_Impl2.New_Q_Handle[3].MUXCY_XOR_I                              |MB_MUXCY_XORCY_537             |     2|
|319   |            \FPGA_Impl2.New_Q_Handle[3].New_Q_LUT4                               |MB_LUT4__parameterized1_538    |     1|
|320   |            \FPGA_Impl2.New_Q_Handle[4].MUXCY_XOR_I                              |MB_MUXCY_XORCY_539             |     2|
|321   |            \FPGA_Impl2.New_Q_Handle[4].New_Q_LUT4                               |MB_LUT4__parameterized1_540    |     1|
|322   |            \FPGA_Impl2.New_Q_Handle[5].MUXCY_XOR_I                              |MB_MUXCY_XORCY_541             |     2|
|323   |            \FPGA_Impl2.New_Q_Handle[5].New_Q_LUT4                               |MB_LUT4__parameterized1_542    |     1|
|324   |            \FPGA_Impl2.New_Q_Handle[6].MUXCY_XOR_I                              |MB_MUXCY_XORCY_543             |     2|
|325   |            \FPGA_Impl2.New_Q_Handle[6].New_Q_LUT4                               |MB_LUT4__parameterized1_544    |     1|
|326   |            \FPGA_Impl2.New_Q_Handle[7].MUXCY_XOR_I                              |MB_MUXCY_XORCY_545             |     2|
|327   |            \FPGA_Impl2.New_Q_Handle[7].New_Q_LUT4                               |MB_LUT4__parameterized1_546    |     1|
|328   |            \FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I                              |MB_MUXCY_XORCY_547             |     2|
|329   |            \FPGA_Impl2.New_Q_Handle[8].New_Q_LUT4                               |MB_LUT4__parameterized1_548    |     1|
|330   |            \FPGA_Impl2.New_Q_Handle[9].MUXCY_XOR_I                              |MB_MUXCY_XORCY_549             |     2|
|331   |            \FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4                               |MB_LUT4__parameterized1_550    |     1|
|332   |          Zero_Detect_I                                                          |Zero_Detect_gti                |    16|
|333   |            Part_Of_Zero_Carry_Start                                             |MB_MUXCY_449                   |     1|
|334   |            \Zero_Detecting[0].I_Part_Of_Zero_Detect                             |MB_MUXCY_450                   |     1|
|335   |            \Zero_Detecting[1].I_Part_Of_Zero_Detect                             |MB_MUXCY_451                   |     1|
|336   |            \Zero_Detecting[2].I_Part_Of_Zero_Detect                             |MB_MUXCY_452                   |     1|
|337   |            \Zero_Detecting[3].I_Part_Of_Zero_Detect                             |MB_MUXCY_453                   |     1|
|338   |            \Zero_Detecting[4].I_Part_Of_Zero_Detect                             |MB_MUXCY_454                   |     1|
|339   |            \Zero_Detecting[5].I_Part_Of_Zero_Detect                             |MB_MUXCY_455                   |     5|
|340   |          exception_registers_I1                                                 |exception_registers_gti        |   436|
|341   |            CarryIn_MUXCY                                                        |MB_MUXCY_337                   |     1|
|342   |            \Use_LUT6.Mux_Inxt                                                   |mux_bus_338                    |    16|
|343   |              \Mux_Loop[0].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_433  |     1|
|344   |              \Mux_Loop[10].I_MUX_LUT6                                           |MB_LUT6_2__parameterized3_434  |     1|
|345   |              \Mux_Loop[11].I_MUX_LUT6                                           |MB_LUT6_2__parameterized3_435  |     1|
|346   |              \Mux_Loop[12].I_MUX_LUT6                                           |MB_LUT6_2__parameterized3_436  |     1|
|347   |              \Mux_Loop[13].I_MUX_LUT6                                           |MB_LUT6_2__parameterized3_437  |     1|
|348   |              \Mux_Loop[14].I_MUX_LUT6                                           |MB_LUT6_2__parameterized3_438  |     1|
|349   |              \Mux_Loop[15].I_MUX_LUT6                                           |MB_LUT6_2__parameterized3_439  |     1|
|350   |              \Mux_Loop[1].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_440  |     1|
|351   |              \Mux_Loop[2].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_441  |     1|
|352   |              \Mux_Loop[3].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_442  |     1|
|353   |              \Mux_Loop[4].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_443  |     1|
|354   |              \Mux_Loop[5].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_444  |     1|
|355   |              \Mux_Loop[6].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_445  |     1|
|356   |              \Mux_Loop[7].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_446  |     1|
|357   |              \Mux_Loop[8].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_447  |     1|
|358   |              \Mux_Loop[9].I_MUX_LUT6                                            |MB_LUT6_2__parameterized3_448  |     1|
|359   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5      |     1|
|360   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                         |MB_MUXCY_XORCY_339             |     4|
|361   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                           |MB_FDE                         |     1|
|362   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_340  |     1|
|363   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                        |MB_MUXCY_XORCY_341             |     5|
|364   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                          |MB_FDE_342                     |     1|
|365   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_343  |     1|
|366   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                        |MB_MUXCY_XORCY_344             |     5|
|367   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                          |MB_FDE_345                     |     1|
|368   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_346  |     1|
|369   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                        |MB_MUXCY_XORCY_347             |     5|
|370   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                          |MB_FDE_348                     |     1|
|371   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_349  |     1|
|372   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                        |MB_MUXCY_XORCY_350             |     5|
|373   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                          |MB_FDE_351                     |     1|
|374   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_352  |     1|
|375   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                        |MB_MUXCY_XORCY_353             |     5|
|376   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                          |MB_FDE_354                     |     1|
|377   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_355  |     1|
|378   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                        |MB_MUXCY_XORCY_356             |     5|
|379   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                          |MB_FDE_357                     |     1|
|380   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_358  |     1|
|381   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                        |MB_MUXCY_XORCY_359             |     5|
|382   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                          |MB_FDE_360                     |     1|
|383   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_361  |     1|
|384   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                        |MB_MUXCY_XORCY_362             |     4|
|385   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                          |MB_FDE_363                     |     1|
|386   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_364  |     1|
|387   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                        |MB_MUXCY_XORCY_365             |     4|
|388   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                          |MB_FDE_366                     |     1|
|389   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_367  |     1|
|390   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                        |MB_MUXCY_XORCY_368             |     4|
|391   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                          |MB_FDE_369                     |     1|
|392   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_370  |     1|
|393   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                         |MB_MUXCY_XORCY_371             |     4|
|394   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                           |MB_FDE_372                     |     1|
|395   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_373  |     1|
|396   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                        |MB_MUXCY_XORCY_374             |     4|
|397   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                          |MB_FDE_375                     |     1|
|398   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_376  |     1|
|399   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                        |MB_MUXCY_XORCY_377             |     4|
|400   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                          |MB_FDE_378                     |     1|
|401   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_379  |     1|
|402   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                        |MB_MUXCY_XORCY_380             |     3|
|403   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                          |MB_FDE_381                     |     2|
|404   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_382  |     1|
|405   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                        |MB_MUXCY_XORCY_383             |     3|
|406   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                          |MB_FDE_384                     |     2|
|407   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_385  |     1|
|408   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                        |MB_MUXCY_XORCY_386             |     4|
|409   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                          |MB_FDE_387                     |     1|
|410   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_388  |     1|
|411   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                        |MB_MUXCY_XORCY_389             |     3|
|412   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                          |MB_FDE_390                     |     2|
|413   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_391  |     1|
|414   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                        |MB_MUXCY_XORCY_392             |     4|
|415   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                          |MB_FDE_393                     |     1|
|416   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_394  |     1|
|417   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                        |MB_MUXCY_XORCY_395             |     4|
|418   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                          |MB_FDE_396                     |     1|
|419   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_397  |     1|
|420   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                        |MB_MUXCY_XORCY_398             |     4|
|421   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                          |MB_FDE_399                     |     2|
|422   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_400  |     1|
|423   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                        |MB_MUXCY_XORCY_401             |     4|
|424   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                          |MB_FDE_402                     |     2|
|425   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_403  |     1|
|426   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                         |MB_MUXCY_XORCY_404             |     4|
|427   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                           |MB_FDE_405                     |     1|
|428   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_406  |     1|
|429   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                        |MB_MUXCY_XORCY_407             |     4|
|430   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                          |MB_FDE_408                     |     2|
|431   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_409  |     1|
|432   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                        |MB_MUXCY_XORCY_410             |     4|
|433   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                          |MB_FDE_411                     |     1|
|434   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_412  |     1|
|435   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                         |MB_MUXCY_XORCY_413             |     4|
|436   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                           |MB_FDE_414                     |     1|
|437   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_415  |     1|
|438   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                         |MB_MUXCY_XORCY_416             |     4|
|439   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                           |MB_FDE_417                     |     1|
|440   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_418  |     1|
|441   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                         |MB_MUXCY_XORCY_419             |     4|
|442   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                           |MB_FDE_420                     |     1|
|443   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_421  |     1|
|444   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                         |MB_MUXCY_XORCY_422             |     4|
|445   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                           |MB_FDE_423                     |     1|
|446   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_424  |     1|
|447   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                         |MB_MUXCY_XORCY_425             |     4|
|448   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                           |MB_FDE_426                     |     1|
|449   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_427  |     1|
|450   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                         |MB_MUXCY_XORCY_428             |     5|
|451   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                           |MB_FDE_429                     |     1|
|452   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_430  |     1|
|453   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                         |MB_MUXCY_XORCY_431             |     5|
|454   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                           |MB_FDE_432                     |     1|
|455   |          msr_reg_i                                                              |msr_reg_gti                    |    35|
|456   |            \MEM_MSR_Bits[22].Using_FDR.MSR_I                                    |MB_FDR_322                     |     2|
|457   |            \MEM_MSR_Bits[23].Using_FDR.MSR_I                                    |MB_FDR_323                     |     3|
|458   |            \MEM_MSR_Bits[25].Using_FDR.MSR_I                                    |MB_FDR_324                     |     2|
|459   |            \MEM_MSR_Bits[28].Using_FDR.MSR_I                                    |MB_FDR_325                     |     2|
|460   |            \MEM_MSR_Bits[29].Using_FDR.MSR_I                                    |MB_FDR_326                     |     3|
|461   |            \MEM_MSR_Bits[30].Using_FDR.MSR_I                                    |MB_FDR_327                     |     3|
|462   |            \OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I                               |MB_FDR_328                     |     1|
|463   |            \OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I                               |MB_FDR_329                     |     1|
|464   |            \OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I                               |MB_FDR_330                     |     1|
|465   |            \OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                               |MB_FDR_331                     |     3|
|466   |            \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                               |MB_FDR_332                     |     2|
|467   |            \OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                               |MB_FDR_333                     |     1|
|468   |            \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                               |MB_FDR_334                     |     2|
|469   |            \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                               |MB_FDR_335                     |     1|
|470   |            \OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                               |MB_FDR_336                     |     2|
|471   |        Decode_I                                                                 |Decode_gti                     |  1603|
|472   |          PC_Module_I                                                            |PC_Module_gti                  |   322|
|473   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_227                     |     3|
|474   |            \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                            |MB_MUXF7_228                   |     2|
|475   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_229                     |     2|
|476   |            \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                           |MB_MUXF7_230                   |     2|
|477   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_231                     |     2|
|478   |            \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                           |MB_MUXF7_232                   |     2|
|479   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_233                     |     2|
|480   |            \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                           |MB_MUXF7_234                   |     2|
|481   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_235                     |     2|
|482   |            \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                           |MB_MUXF7_236                   |     2|
|483   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_237                     |     2|
|484   |            \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                           |MB_MUXF7_238                   |     2|
|485   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_239                     |     2|
|486   |            \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                           |MB_MUXF7_240                   |     2|
|487   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_241                     |     2|
|488   |            \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                           |MB_MUXF7_242                   |     2|
|489   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_243                     |     2|
|490   |            \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                           |MB_MUXF7_244                   |     2|
|491   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_245                     |     2|
|492   |            \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                           |MB_MUXF7_246                   |     2|
|493   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_247                     |     2|
|494   |            \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                           |MB_MUXF7_248                   |     2|
|495   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_249                     |     2|
|496   |            \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                            |MB_MUXF7_250                   |     2|
|497   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_251                     |     2|
|498   |            \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                           |MB_MUXF7_252                   |     2|
|499   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_253                     |     2|
|500   |            \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                           |MB_MUXF7_254                   |     2|
|501   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_255                     |     3|
|502   |            \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                           |MB_MUXF7_256                   |     2|
|503   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_257                     |     3|
|504   |            \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                           |MB_MUXF7_258                   |     2|
|505   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_259                     |     2|
|506   |            \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                           |MB_MUXF7_260                   |     2|
|507   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_261                     |     3|
|508   |            \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                           |MB_MUXF7_262                   |     2|
|509   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_263                     |     2|
|510   |            \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                           |MB_MUXF7_264                   |     2|
|511   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_265                     |     2|
|512   |            \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                           |MB_MUXF7_266                   |     2|
|513   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_267                     |     3|
|514   |            \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                           |MB_MUXF7_268                   |     2|
|515   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_269                     |     3|
|516   |            \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                           |MB_MUXF7_270                   |     2|
|517   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_271                     |     2|
|518   |            \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                            |MB_MUXF7_272                   |     2|
|519   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_273                     |     3|
|520   |            \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                           |MB_MUXF7_274                   |     2|
|521   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_275                     |     2|
|522   |            \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                           |MB_MUXF7_276                   |     2|
|523   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_277                     |     2|
|524   |            \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                            |MB_MUXF7_278                   |     2|
|525   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_279                     |     2|
|526   |            \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                            |MB_MUXF7_280                   |     2|
|527   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_281                     |     2|
|528   |            \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                            |MB_MUXF7_282                   |     2|
|529   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_283                     |     2|
|530   |            \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                            |MB_MUXF7_284                   |     2|
|531   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_285                     |     2|
|532   |            \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                            |MB_MUXF7_286                   |     2|
|533   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_287                     |     2|
|534   |            \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                            |MB_MUXF7_288                   |     2|
|535   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_289                     |     2|
|536   |            \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                            |MB_MUXF7_290                   |     2|
|537   |            \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                   |MB_MUXCY_XORCY                 |     1|
|538   |            \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_291             |     2|
|539   |            \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_292             |     2|
|540   |            \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_293             |     2|
|541   |            \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_294             |     2|
|542   |            \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_295             |     2|
|543   |            \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_296             |     2|
|544   |            \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_297             |     2|
|545   |            \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_298             |     2|
|546   |            \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_299             |     2|
|547   |            \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_300             |     2|
|548   |            \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_301             |     2|
|549   |            \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_302             |     2|
|550   |            \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_303             |     2|
|551   |            \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_304             |     2|
|552   |            \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_305             |     2|
|553   |            \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_306             |     2|
|554   |            \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_307             |     2|
|555   |            \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_308             |     2|
|556   |            \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_309             |     2|
|557   |            \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_310             |     2|
|558   |            \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_311             |     2|
|559   |            \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_312             |     2|
|560   |            \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_313             |     2|
|561   |            \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_314             |     2|
|562   |            \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_315             |     2|
|563   |            \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_316             |     2|
|564   |            \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_317             |     2|
|565   |            \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_318             |     2|
|566   |            \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_319             |     2|
|567   |          PreFetch_Buffer_I1                                                     |PreFetch_Buffer_gti            |   554|
|568   |            \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                  |MB_FDR_131                     |     4|
|569   |            \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                              |MB_LUT6                        |     1|
|570   |            \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                  |MB_FDR_132                     |     4|
|571   |            \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                              |MB_LUT6_133                    |     1|
|572   |            \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                  |MB_FDR_134                     |     1|
|573   |            \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                              |MB_LUT6_135                    |     1|
|574   |            \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                  |MB_FDR_136                     |    44|
|575   |            \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                              |MB_LUT6_137                    |     1|
|576   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6     |MB_LUT6__parameterized2        |     1|
|577   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                 |MB_MUXF7                       |     2|
|578   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_138                     |     8|
|579   |            \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                         |MB_MUXF7_139                   |     1|
|580   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_140                     |     4|
|581   |            \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                        |MB_MUXF7_141                   |     1|
|582   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_142                     |     5|
|583   |            \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                        |MB_MUXF7_143                   |     1|
|584   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_144                     |     1|
|585   |            \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                        |MB_MUXF7_145                   |     1|
|586   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_146                     |     1|
|587   |            \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                        |MB_MUXF7_147                   |     1|
|588   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_148                     |     3|
|589   |            \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                        |MB_MUXF7_149                   |     1|
|590   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_150                     |     1|
|591   |            \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                        |MB_MUXF7_151                   |     1|
|592   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_152                     |    19|
|593   |            \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                        |MB_MUXF7_153                   |     1|
|594   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_154                     |     4|
|595   |            \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                        |MB_MUXF7_155                   |     1|
|596   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_156                     |     2|
|597   |            \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                        |MB_MUXF7_157                   |     1|
|598   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_158                     |     1|
|599   |            \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                        |MB_MUXF7_159                   |     1|
|600   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_160                     |    10|
|601   |            \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                         |MB_MUXF7_161                   |     1|
|602   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_162                     |     1|
|603   |            \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                        |MB_MUXF7_163                   |     1|
|604   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_164                     |     7|
|605   |            \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                        |MB_MUXF7_165                   |     1|
|606   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_166                     |     2|
|607   |            \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                        |MB_MUXF7_167                   |     1|
|608   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_168                     |     3|
|609   |            \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                        |MB_MUXF7_169                   |     1|
|610   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_170                     |     2|
|611   |            \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                        |MB_MUXF7_171                   |     1|
|612   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_172                     |     1|
|613   |            \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                        |MB_MUXF7_173                   |     1|
|614   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_174                     |     2|
|615   |            \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                        |MB_MUXF7_175                   |     1|
|616   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_176                     |     1|
|617   |            \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                        |MB_MUXF7_177                   |     1|
|618   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_178                     |     5|
|619   |            \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                        |MB_MUXF7_179                   |     1|
|620   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_180                     |     3|
|621   |            \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                        |MB_MUXF7_181                   |     1|
|622   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_182                     |    27|
|623   |            \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                         |MB_MUXF7_183                   |     1|
|624   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_184                     |     3|
|625   |            \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                        |MB_MUXF7_185                   |     1|
|626   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_186                     |    28|
|627   |            \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                        |MB_MUXF7_187                   |     1|
|628   |            \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                          |MB_FDR_188                     |     3|
|629   |            \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                        |MB_MUXF7_189                   |     1|
|630   |            \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                          |MB_FDR_190                     |     4|
|631   |            \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                        |MB_MUXF7_191                   |     1|
|632   |            \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                          |MB_FDR_192                     |    28|
|633   |            \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                        |MB_MUXF7_193                   |     1|
|634   |            \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                          |MB_FDR_194                     |     1|
|635   |            \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                        |MB_MUXF7_195                   |     1|
|636   |            \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                          |MB_FDR_196                     |     1|
|637   |            \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                        |MB_MUXF7_197                   |     1|
|638   |            \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                          |MB_FDR_198                     |     1|
|639   |            \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                        |MB_MUXF7_199                   |     1|
|640   |            \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                          |MB_FDR_200                     |     4|
|641   |            \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                        |MB_MUXF7_201                   |     1|
|642   |            \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                          |MB_FDR_202                     |    72|
|643   |            \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                        |MB_MUXF7_203                   |     1|
|644   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_204                     |     8|
|645   |            \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                         |MB_MUXF7_205                   |     1|
|646   |            \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                          |MB_FDR_206                     |     2|
|647   |            \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                        |MB_MUXF7_207                   |     1|
|648   |            \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                          |MB_FDR_208                     |     1|
|649   |            \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                        |MB_MUXF7_209                   |     1|
|650   |            \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                          |MB_FDR_210                     |     1|
|651   |            \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                        |MB_MUXF7_211                   |     1|
|652   |            \Instruction_Prefetch_Mux[43].Gen_Instr_DFF                          |MB_FDR_212                     |     4|
|653   |            \Instruction_Prefetch_Mux[43].Instr_Mux_MUXF7                        |MB_MUXF7_213                   |     1|
|654   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_214                     |    11|
|655   |            \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                         |MB_MUXF7_215                   |     1|
|656   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_216                     |    16|
|657   |            \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                         |MB_MUXF7_217                   |     1|
|658   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_218                     |     4|
|659   |            \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                         |MB_MUXF7_219                   |     1|
|660   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_220                     |    46|
|661   |            \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                         |MB_MUXF7_221                   |     1|
|662   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_222                     |     1|
|663   |            \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                         |MB_MUXF7_223                   |     1|
|664   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_224                     |     4|
|665   |            \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                         |MB_MUXF7_225                   |     1|
|666   |            Last_Sel_DFF                                                         |MB_FDS                         |    44|
|667   |            Mux_Select_Empty_LUT6                                                |MB_LUT6__parameterized4        |     1|
|668   |            Mux_Select_OF_Valid_LUT6                                             |MB_LUT6__parameterized6        |     1|
|669   |            OF_Valid_DFF                                                         |MB_FDR_226                     |     3|
|670   |          \Use_MuxCy[10].OF_Piperun_Stage                                        |carry_and                      |     1|
|671   |            MUXCY_I                                                              |MB_MUXCY_130                   |     1|
|672   |          \Use_MuxCy[11].OF_Piperun_Stage                                        |carry_and_74                   |     9|
|673   |            MUXCY_I                                                              |MB_MUXCY_129                   |     9|
|674   |          \Use_MuxCy[1].OF_Piperun_Stage                                         |carry_and_75                   |     1|
|675   |            MUXCY_I                                                              |MB_MUXCY_128                   |     1|
|676   |          \Use_MuxCy[2].OF_Piperun_Stage                                         |carry_and_76                   |     2|
|677   |            MUXCY_I                                                              |MB_MUXCY_127                   |     2|
|678   |          \Use_MuxCy[3].OF_Piperun_Stage                                         |carry_and_77                   |    16|
|679   |            MUXCY_I                                                              |MB_MUXCY_126                   |    16|
|680   |          \Use_MuxCy[4].OF_Piperun_Stage                                         |carry_and_78                   |     1|
|681   |            MUXCY_I                                                              |MB_MUXCY_125                   |     1|
|682   |          \Use_MuxCy[5].OF_Piperun_Stage                                         |carry_and_79                   |     1|
|683   |            MUXCY_I                                                              |MB_MUXCY_124                   |     1|
|684   |          \Use_MuxCy[6].OF_Piperun_Stage                                         |carry_and_80                   |     1|
|685   |            MUXCY_I                                                              |MB_MUXCY_123                   |     1|
|686   |          \Use_MuxCy[7].OF_Piperun_Stage                                         |carry_and_81                   |     1|
|687   |            MUXCY_I                                                              |MB_MUXCY_122                   |     1|
|688   |          \Use_MuxCy[8].OF_Piperun_Stage                                         |carry_and_82                   |     1|
|689   |            MUXCY_I                                                              |MB_MUXCY_121                   |     1|
|690   |          \Use_MuxCy[9].OF_Piperun_Stage                                         |carry_and_83                   |     1|
|691   |            MUXCY_I                                                              |MB_MUXCY_120                   |     1|
|692   |          \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                            |MB_FDRE                        |     2|
|693   |          \Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                            |MB_FDRE_84                     |     3|
|694   |          \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                            |MB_FDRE_85                     |     2|
|695   |          \Using_FPGA_2.ex_byte_access_i_Inst                                    |MB_FDRE_86                     |    33|
|696   |          \Using_FPGA_2.ex_doublet_access_i_Inst                                 |MB_FDRE_87                     |     3|
|697   |          \Using_FPGA_2.ex_is_load_instr_Inst                                    |MB_FDRE_88                     |     5|
|698   |          \Using_FPGA_2.ex_is_lwx_instr_Inst                                     |MB_FDRE_89                     |     3|
|699   |          \Using_FPGA_2.ex_is_swx_instr_Inst                                     |MB_FDRE_90                     |     3|
|700   |          \Using_FPGA_2.ex_load_store_instr_Inst                                 |MB_FDRE_91                     |     8|
|701   |          \Using_FPGA_2.ex_reverse_mem_access_inst                               |MB_FDRE_92                     |     4|
|702   |          \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                              |MB_FDRE_93                     |     6|
|703   |          \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                               |MB_FDR                         |     2|
|704   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                      |MB_LUT6__parameterized8        |     1|
|705   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                      |MB_LUT6__parameterized10       |     2|
|706   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                      |MB_LUT6__parameterized8_94     |     1|
|707   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                      |MB_LUT6__parameterized10_95    |     1|
|708   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                      |MB_LUT6__parameterized8_96     |     1|
|709   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                      |MB_LUT6__parameterized10_97    |     1|
|710   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                     |MB_LUT6__parameterized8_98     |     1|
|711   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                     |MB_LUT6__parameterized10_99    |     2|
|712   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                     |MB_LUT6__parameterized8_100    |     1|
|713   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                     |MB_LUT6__parameterized10_101   |     1|
|714   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                     |MB_LUT6__parameterized8_102    |     1|
|715   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                     |MB_LUT6__parameterized10_103   |     1|
|716   |          \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                      |carry_and_104                  |     1|
|717   |            MUXCY_I                                                              |MB_MUXCY_119                   |     1|
|718   |          if_pc_incr_carry_and_0                                                 |carry_and_105                  |     2|
|719   |            MUXCY_I                                                              |MB_MUXCY_118                   |     2|
|720   |          if_pc_incr_carry_and_3                                                 |carry_and_106                  |     1|
|721   |            MUXCY_I                                                              |MB_MUXCY_117                   |     1|
|722   |          jump_logic_I1                                                          |jump_logic                     |    69|
|723   |            MUXCY_JUMP_CARRY                                                     |MB_MUXCY_111                   |     3|
|724   |            MUXCY_JUMP_CARRY2                                                    |MB_MUXCY_112                   |     3|
|725   |            MUXCY_JUMP_CARRY3                                                    |MB_MUXCY_113                   |     3|
|726   |            MUXCY_JUMP_CARRY4                                                    |MB_MUXCY_114                   |     2|
|727   |            MUXCY_JUMP_CARRY5                                                    |MB_MUXCY_115                   |     1|
|728   |            MUXCY_JUMP_CARRY6                                                    |MB_MUXCY_116                   |    48|
|729   |          mem_PipeRun_carry_and                                                  |carry_and_107                  |     7|
|730   |            MUXCY_I                                                              |MB_MUXCY_110                   |     7|
|731   |          mem_wait_on_ready_N_carry_or                                           |carry_or_108                   |     2|
|732   |            MUXCY_I                                                              |MB_MUXCY_109                   |     2|
|733   |        \Use_DBUS.DAXI_Interface_I1                                              |DAXI_interface                 |    68|
|734   |        \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                |MB_AND2B1L                     |     1|
|735   |        \Use_Debug_Logic.Master_Core.Debug_Perf                                  |Debug                          |   434|
|736   |          \Serial_Dbg_Intf.SRL16E_1                                              |MB_SRL16E                      |     1|
|737   |          \Serial_Dbg_Intf.SRL16E_2                                              |MB_SRL16E__parameterized1      |     5|
|738   |          \Serial_Dbg_Intf.SRL16E_3                                              |MB_SRL16E__parameterized9      |     1|
|739   |          \Serial_Dbg_Intf.SRL16E_4                                              |MB_SRL16E__parameterized11     |     1|
|740   |          \Serial_Dbg_Intf.SRL16E_7                                              |MB_SRL16E__parameterized7      |     2|
|741   |          \Serial_Dbg_Intf.SRL16E_8                                              |MB_SRL16E__parameterized7_17   |     1|
|742   |          \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                 |MB_SRL16E__parameterized3      |     1|
|743   |          \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                 |MB_SRL16E__parameterized5      |     1|
|744   |          \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                 |MB_SRL16E__parameterized7_18   |     1|
|745   |          \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                 |MB_SRL16E__parameterized7_19   |     2|
|746   |          \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                 |MB_SRL16E__parameterized3_20   |     1|
|747   |          \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                 |MB_SRL16E__parameterized5_21   |     1|
|748   |          \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                 |MB_SRL16E__parameterized7_22   |     1|
|749   |          \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                 |MB_SRL16E__parameterized7_23   |     2|
|750   |          \Serial_Dbg_Intf.sync_dbg_brk_hit                                      |mb_sync_bit__parameterized2    |     1|
|751   |          \Serial_Dbg_Intf.sync_dbg_hit                                          |mb_sync_vec                    |     3|
|752   |            \sync_bits[0].sync_bit                                               |mb_sync_bit__parameterized2_72 |     1|
|753   |            \sync_bits[1].sync_bit                                               |mb_sync_bit__parameterized2_73 |     2|
|754   |          \Serial_Dbg_Intf.sync_dbg_wakeup                                       |mb_sync_bit__parameterized4    |     2|
|755   |          \Serial_Dbg_Intf.sync_pause                                            |mb_sync_bit__parameterized2_24 |     1|
|756   |          \Serial_Dbg_Intf.sync_running_clock                                    |mb_sync_bit__parameterized2_25 |     1|
|757   |          \Serial_Dbg_Intf.sync_sample                                           |mb_sync_vec__parameterized1    |    30|
|758   |            \sync_bits[0].sync_bit                                               |mb_sync_bit_62                 |     3|
|759   |            \sync_bits[1].sync_bit                                               |mb_sync_bit_63                 |     3|
|760   |            \sync_bits[2].sync_bit                                               |mb_sync_bit_64                 |     3|
|761   |            \sync_bits[3].sync_bit                                               |mb_sync_bit_65                 |     3|
|762   |            \sync_bits[4].sync_bit                                               |mb_sync_bit_66                 |     3|
|763   |            \sync_bits[5].sync_bit                                               |mb_sync_bit_67                 |     5|
|764   |            \sync_bits[6].sync_bit                                               |mb_sync_bit_68                 |     3|
|765   |            \sync_bits[7].sync_bit                                               |mb_sync_bit_69                 |     3|
|766   |            \sync_bits[8].sync_bit                                               |mb_sync_bit_70                 |     2|
|767   |            \sync_bits[9].sync_bit                                               |mb_sync_bit_71                 |     2|
|768   |          \Serial_Dbg_Intf.sync_sleep                                            |mb_sync_bit__parameterized2_26 |     1|
|769   |          \Serial_Dbg_Intf.sync_stop_CPU                                         |mb_sync_bit__parameterized2_27 |     1|
|770   |          \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I  |address_hit                    |    20|
|771   |            \Compare[0].MUXCY_I                                                  |MB_MUXCY_45                    |     1|
|772   |            \Compare[0].SRLC16E_I                                                |MB_SRLC16E_46                  |     3|
|773   |            \Compare[1].MUXCY_I                                                  |MB_MUXCY_47                    |     1|
|774   |            \Compare[1].SRLC16E_I                                                |MB_SRLC16E_48                  |     1|
|775   |            \Compare[2].MUXCY_I                                                  |MB_MUXCY_49                    |     1|
|776   |            \Compare[2].SRLC16E_I                                                |MB_SRLC16E_50                  |     1|
|777   |            \Compare[3].MUXCY_I                                                  |MB_MUXCY_51                    |     1|
|778   |            \Compare[3].SRLC16E_I                                                |MB_SRLC16E_52                  |     1|
|779   |            \Compare[4].MUXCY_I                                                  |MB_MUXCY_53                    |     1|
|780   |            \Compare[4].SRLC16E_I                                                |MB_SRLC16E_54                  |     1|
|781   |            \Compare[5].MUXCY_I                                                  |MB_MUXCY_55                    |     1|
|782   |            \Compare[5].SRLC16E_I                                                |MB_SRLC16E_56                  |     1|
|783   |            \Compare[6].MUXCY_I                                                  |MB_MUXCY_57                    |     1|
|784   |            \Compare[6].SRLC16E_I                                                |MB_SRLC16E_58                  |     1|
|785   |            \Compare[7].MUXCY_I                                                  |MB_MUXCY_59                    |     1|
|786   |            \Compare[7].SRLC16E_I                                                |MB_SRLC16E_60                  |     1|
|787   |            \The_First_BreakPoints.MUXCY_Post                                    |MB_MUXCY_61                    |     2|
|788   |          \Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I  |address_hit__parameterized1    |    21|
|789   |            \Compare[0].MUXCY_I                                                  |MB_MUXCY_30                    |     1|
|790   |            \Compare[0].SRLC16E_I                                                |MB_SRLC16E                     |     2|
|791   |            \Compare[1].MUXCY_I                                                  |MB_MUXCY_31                    |     1|
|792   |            \Compare[1].SRLC16E_I                                                |MB_SRLC16E_32                  |     1|
|793   |            \Compare[2].MUXCY_I                                                  |MB_MUXCY_33                    |     1|
|794   |            \Compare[2].SRLC16E_I                                                |MB_SRLC16E_34                  |     1|
|795   |            \Compare[3].MUXCY_I                                                  |MB_MUXCY_35                    |     1|
|796   |            \Compare[3].SRLC16E_I                                                |MB_SRLC16E_36                  |     1|
|797   |            \Compare[4].MUXCY_I                                                  |MB_MUXCY_37                    |     1|
|798   |            \Compare[4].SRLC16E_I                                                |MB_SRLC16E_38                  |     1|
|799   |            \Compare[5].MUXCY_I                                                  |MB_MUXCY_39                    |     1|
|800   |            \Compare[5].SRLC16E_I                                                |MB_SRLC16E_40                  |     1|
|801   |            \Compare[6].MUXCY_I                                                  |MB_MUXCY_41                    |     1|
|802   |            \Compare[6].SRLC16E_I                                                |MB_SRLC16E_42                  |     1|
|803   |            \Compare[7].MUXCY_I                                                  |MB_MUXCY_43                    |     5|
|804   |            \Compare[7].SRLC16E_I                                                |MB_SRLC16E_44                  |     1|
|805   |          sync_trig_ack_in_0                                                     |mb_sync_bit__parameterized4_28 |     2|
|806   |          sync_trig_out_0                                                        |mb_sync_bit__parameterized4_29 |     4|
|807   |        instr_mux_I                                                              |instr_mux                      |    19|
|808   |          \Mux_LD.LD_inst                                                        |mux_bus                        |    19|
|809   |            \Mux_Loop[0].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3      |     4|
|810   |            \Mux_Loop[10].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_2    |     1|
|811   |            \Mux_Loop[11].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_3    |     1|
|812   |            \Mux_Loop[12].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_4    |     1|
|813   |            \Mux_Loop[13].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_5    |     1|
|814   |            \Mux_Loop[14].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_6    |     1|
|815   |            \Mux_Loop[15].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_7    |     1|
|816   |            \Mux_Loop[1].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_8    |     1|
|817   |            \Mux_Loop[2].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_9    |     1|
|818   |            \Mux_Loop[3].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_10   |     1|
|819   |            \Mux_Loop[4].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_11   |     1|
|820   |            \Mux_Loop[5].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_12   |     1|
|821   |            \Mux_Loop[6].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_13   |     1|
|822   |            \Mux_Loop[7].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_14   |     1|
|823   |            \Mux_Loop[8].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_15   |     1|
|824   |            \Mux_Loop[9].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_16   |     1|
|825   |        mem_databus_ready_sel_carry_or                                           |carry_or                       |     1|
|826   |          MUXCY_I                                                                |MB_MUXCY                       |     1|
|827   |        read_data_mux_I                                                          |read_data_mux                  |    32|
|828   |      Reset_DFF                                                                  |mb_sync_bit                    |     2|
|829   |      \Using_Async_Wakeup_0.Wakeup_DFF                                           |mb_sync_bit_0                  |     4|
|830   |      \Using_Async_Wakeup_1.Wakeup_DFF                                           |mb_sync_bit_1                  |     2|
+------+---------------------------------------------------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:39 ; elapsed = 00:03:30 . Memory (MB): peak = 938.617 ; gain = 684.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28534 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:33 ; elapsed = 00:02:56 . Memory (MB): peak = 938.617 ; gain = 478.609
Synthesis Optimization Complete : Time (s): cpu = 00:02:39 ; elapsed = 00:03:31 . Memory (MB): peak = 938.617 ; gain = 684.395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 728 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 299 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 56 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 97 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  MULT_AND => LUT2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
275 Infos, 200 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:47 ; elapsed = 00:03:41 . Memory (MB): peak = 938.617 ; gain = 684.395
INFO: [Common 17-1381] The checkpoint 'C:/Users/thomm/Documents/GitHub/WG2018_HelloWaveGen/Hello_World3.runs/design_1_microblaze_0_0_synth_1/design_1_microblaze_0_0.dcp' has been generated.
