
/module/data/BUILD/GAP8_V2/GCC_RISCV/test:     file format elf32-littleriscv

Sections:
Idx Name          Size      VMA       LMA       File off  Algn  Flags
  0 .data_tiny_fc 000003e0  00000004  1b000004  00001004  2**2  CONTENTS, ALLOC, LOAD, DATA
  1 .stack        00001038  1b0003e8  1b0003e8  000013e8  2**3  CONTENTS, ALLOC, LOAD, DATA
  2 .vectors      000000a0  1c000000  1c000000  00003000  2**0  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .text         0000e5ec  1c0000a0  1c0000a0  000030a0  2**1  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .init_array   00000050  1c00e68c  1c00e68c  0001168c  2**2  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   0000000c  1c00e6dc  1c00e6dc  000116dc  2**2  CONTENTS, ALLOC, LOAD, DATA
  6 .init         00000000  1c00e6e8  1c00e6e8  00013044  2**0  CONTENTS, ALLOC, LOAD, CODE
  7 .fini         00000000  1c00e6e8  1c00e6e8  00013044  2**0  CONTENTS, ALLOC, LOAD, CODE
  8 .preinit_array 00000000  1c00e6e8  1c00e6e8  00013044  2**0  CONTENTS, ALLOC, LOAD, DATA
  9 .boot         00000000  1c00e6e8  1c00e6e8  00013044  2**0  CONTENTS
 10 .got          00000000  1c00e6e8  1c00e6e8  00013044  2**0  CONTENTS, ALLOC, LOAD, DATA
 11 .shbss        00000000  1c00e6e8  1c00e6e8  00013044  2**0  CONTENTS
 12 .gnu.offload_funcs 00000000  1c00e6e8  1c00e6e8  00013044  2**0  CONTENTS
 13 .gnu.offload_vars 00000000  1c00e6e8  1c00e6e8  00013044  2**0  CONTENTS
 14 .rodata       00000780  1c00e6e8  1c00e6e8  000116e8  2**3  CONTENTS, ALLOC, LOAD, READONLY, DATA
 15 .data         000003a0  1c00ee68  1c00ee68  00011e68  2**2  CONTENTS, ALLOC, LOAD, DATA
 16 .bss          000003a0  1c00f208  1c00f208  00012208  2**2  ALLOC
 17 .data_tiny_l1 00000018  00000004  1c00f5a8  00013004  2**2  CONTENTS, ALLOC, LOAD, DATA
 18 .l1cluster_g  00000028  1000001c  1c00f5c0  0001301c  2**2  CONTENTS, ALLOC, LOAD, DATA
 19 .bss_l1       00000000  10000044  10000044  00013044  2**0  CONTENTS
 20 .debug_frame  0000c800  00000000  00000000  00013044  2**2  CONTENTS, READONLY, DEBUGGING
 21 .debug_info   000da0f0  00000000  00000000  0001f844  2**0  CONTENTS, READONLY, DEBUGGING
 22 .debug_abbrev 000105ee  00000000  00000000  000f9934  2**0  CONTENTS, READONLY, DEBUGGING
 23 .debug_loc    00067f55  00000000  00000000  00109f22  2**0  CONTENTS, READONLY, DEBUGGING
 24 .debug_aranges 00002158  00000000  00000000  00171e78  2**3  CONTENTS, READONLY, DEBUGGING
 25 .debug_ranges 0000a1d0  00000000  00000000  00173fd0  2**3  CONTENTS, READONLY, DEBUGGING
 26 .debug_line   00038966  00000000  00000000  0017e1a0  2**0  CONTENTS, READONLY, DEBUGGING
 27 .debug_str    000102d8  00000000  00000000  001b6b06  2**0  CONTENTS, READONLY, DEBUGGING
 28 .comment      0000001a  00000000  00000000  001c6dde  2**0  CONTENTS, READONLY
 29 .Pulp_Chip.Info 0000004e  00000000  00000000  001c6df8  2**0  CONTENTS, READONLY
SYMBOL TABLE:
00000004 l    d  .data_tiny_fc	00000000 .data_tiny_fc
1b0003e8 l    d  .stack	00000000 .stack
1c000000 l    d  .vectors	00000000 .vectors
1c0000a0 l    d  .text	00000000 .text
1c00e68c l    d  .init_array	00000000 .init_array
1c00e6dc l    d  .fini_array	00000000 .fini_array
1c00e6e8 l    d  .init	00000000 .init
1c00e6e8 l    d  .fini	00000000 .fini
1c00e6e8 l    d  .preinit_array	00000000 .preinit_array
1c00e6e8 l    d  .boot	00000000 .boot
1c00e6e8 l    d  .got	00000000 .got
1c00e6e8 l    d  .shbss	00000000 .shbss
1c00e6e8 l    d  .gnu.offload_funcs	00000000 .gnu.offload_funcs
1c00e6e8 l    d  .gnu.offload_vars	00000000 .gnu.offload_vars
1c00e6e8 l    d  .rodata	00000000 .rodata
1c00ee68 l    d  .data	00000000 .data
1c00f208 l    d  .bss	00000000 .bss
00000004 l    d  .data_tiny_l1	00000000 .data_tiny_l1
1000001c l    d  .l1cluster_g	00000000 .l1cluster_g
10000044 l    d  .bss_l1	00000000 .bss_l1
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .Pulp_Chip.Info	00000000 .Pulp_Chip.Info
00000000 l    df *ABS*	00000000 bridge.c
1c00a202 l     F .text	0000001c __rt_event_enqueue
1c00a21e l     F .text	00000020 __rt_bridge_check_bridge_req.part.5
1c00a23e l     F .text	00000046 __rt_bridge_wait
00000004 l     O .data_tiny_fc	00000004 __rt_bridge_flash_handle
00000008 l     O .data_tiny_fc	00000004 __rt_bridge_flash_type
0000000c l     O .data_tiny_fc	00000004 __rt_bridge_flash_itf
00000010 l     O .data_tiny_fc	00000004 __rt_bridge_flash_cs
00000014 l     O .data_tiny_fc	00000004 __rt_bridge_eeprom_handle
00000000 l    df *ABS*	00000000 events.c
00000000 l    df *ABS*	00000000 periph-v2.c
00000000 l    df *ABS*	00000000 hyperram-v1.c
1c00b7e2 l     F .text	00000014 l2_memcpy
1c00b7f6 l     F .text	00000024 rt_event_enqueue
1c00b81a l     F .text	00000032 pi_task_wait_on.isra.4
1c00bb0c l     F .text	0000004a __pi_hyper_copy_exec
1c00bc70 l     F .text	00000296 __pi_hyper_copy_misaligned
1c00bb56 l     F .text	00000056 __pi_hyper_copy
1c00bc1e l     F .text	00000052 exec_pending_task
1c00bf06 l     F .text	0000009e __pi_hyper_copy_2d
1c00bfe2 l     F .text	0000002e __rt_hyper_init
1c00f2f0 l     O .bss	00000080 __pi_hyper_temp_buffer
1c00ecf0 l     O .rodata	00000034 __hyper_pad
1c00f524 l     O .bss	00000004 __pi_hyper_cluster_reqs_first
1c00f528 l     O .bss	00000004 __rt_hyper_open_count
00000000 l    df *ABS*	00000000 udma-v2.c
00000000 l    df *ABS*	00000000 pwm.c
00000000 l    df *ABS*	00000000 rtc.c
00000000 l    df *ABS*	00000000 conf.c
00000000 l    df *ABS*	00000000 debug.c
00000000 l    df *ABS*	00000000 utils.c
1c00a022 l     F .text	0000007c __rt_fc_cluster_lock_req
1b000bf0 l     O .stack	00000018 cbsys_first
00000000 l    df *ABS*	00000000 himax.c
00000000 l    df *ABS*	00000000 io.c
1c00ce6c l     F .text	0000000e __rt_io_end_of_flush
1c00ce7a l     F .text	00000050 __rt_io_uart_wait_req
1c00ceca l     F .text	00000042 __rt_do_putc_host
1c00cf0c l     F .text	0000005a __rt_io_start
1c00cf66 l     F .text	00000020 rt_event_execute.isra.4.constprop.12
1c00cf86 l     F .text	00000070 __rt_io_lock
1c00cff6 l     F .text	00000034 __rt_putc_host_cluster_req
1c00d02a l     F .text	00000070 __rt_io_unlock
1c00d09a l     F .text	000000da __rt_io_uart_flush.constprop.11
1c00d174 l     F .text	00000092 __rt_io_uart_wait_pending
1c00d206 l     F .text	00000028 __rt_io_stop
1c00d372 l     F .text	000000ac tfp_putc.isra.9
1c00f480 l     O .bss	00000080 __rt_io_event
1b000c0c l     O .stack	00000010 __rt_io_fc_lock
1c00f188 l     O .data	00000080 __rt_putc_host_buffer
1c00f538 l     O .bss	00000004 __rt_io_event_current
1c00f53c l     O .bss	00000004 __rt_io_pending_flush
1c00f540 l     O .bss	00000004 __rt_putc_host_buffer_index
1c00f544 l     O .bss	00000004 _rt_io_uart
00000000 l    df *ABS*	00000000 crt0.o
1c000094 l       .vectors	00000000 __rt_no_irq_handler
00000000 l    df *ABS*	00000000 sched.o
1c00018a l       .text	00000000 __rt_handle_special_event
1c000184 l       .text	00000000 __rt_no_first
1c000186 l       .text	00000000 __rt_common
1c000188 l       .text	00000000 enqueue_end
1c0001ea l       .text	00000000 __rt_remote_enqueue_event_loop_cluster
1c000226 l       .text	00000000 __rt_remote_enqueue_event_loop_cluster_continue
1c000210 l       .text	00000000 __rt_cluster_pool_update_end
1c0001f8 l       .text	00000000 __rt_cluster_pool_update_loop
1c000200 l       .text	00000000 __rt_cluster_pool_update_loop_end
1c000208 l       .text	00000000 __rt_cluster_pool_update_no_current
1c000244 l       .text	00000000 __rt_remote_enqueue_event_loop_next_cluster
00000000 l    df *ABS*	00000000 vectors.o
1c0002be l       .text	00000000 __rt_call_c_function
00000000 l    df *ABS*	00000000 udma-v2.o
1c0003ae l       .text	00000000 __rt_udma_no_copy
1c000376 l       .text	00000000 repeat_transfer
1c0003c6 l       .text	00000000 handle_special_end
1c000322 l       .text	00000000 resume_after_special_end
1c000360 l       .text	00000000 checkTask
1c000336 l       .text	00000000 __rt_udma_call_enqueue_callback_resume
1c00035c l       .text	00000000 transfer_resume
1c000354 l       .text	00000000 hyper
1c000354 l       .text	00000000 fc_tcdm
1c000354 l       .text	00000000 dual
1c000376 l       .text	00000000 dmaCmd
1c00039e l       .text	00000000 not_last
1c00040e l       .text	00000000 i2c_step1
1c00042a l       .text	00000000 i2c_step2
1c0003d0 l       .text	00000000 spim_step3
1c0003ec l       .text	00000000 spim_step2
00000000 l    df *ABS*	00000000 soc_event_eu.o
1c00047e l       .text	00000000 __rt_fc_socevents_not_hyper_rx
1c000484 l       .text	00000000 __rt_fc_socevents_not_hyper_tx
1c00049e l       .text	00000000 __rt_soc_evt_no_udma_channel
1c00050c l       .text	00000000 rtc_event_handler
1c0004ca l       .text	00000000 __rt_soc_evt_pwm
1c0004de l       .text	00000000 __rt_soc_evt_store
1c0004f2 l       .text	00000000 socevents_set
00000000 l    df *ABS*	00000000 udma-v2_asm.o
1c000542 l       .text	00000000 __rt_udma_handle_pending
00000000 l    df *ABS*	00000000 hyperram-v1_asm.o
1c000594 l       .text	00000000 __rt_hyper_handle_copy_end
1c00054e l       .text	00000000 __rt_hyper_repeat_copy
1c000580 l       .text	00000000 __rt_hyper_repeat_copy_not_last
1c0005a6 l       .text	00000000 __rt_hyper_handle_emu_task
1c0005c0 l       .text	00000000 __rt_hyper_handle_pending_tasks
1c000622 l       .text	00000000 __rt_hyper_repeat_copy_not_last2
00000000 l    df *ABS*	00000000 gpio.o
1c000686 l       .text	00000000 __rt_gpio_handler_end
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 fixunsdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 model.c
1c0017d6 l     F .text	00000056 cluster
1c00f208 l     O .bss	0000000c camera
1c00f068 l     O .data	00000001 value
00000000 l    df *ABS*	00000000 modelKernels.c
1c00f214 l     O .bss	0000001c HyperFlash
1c00f230 l     O .bss	0000000c HyperRam
00000000 l    df *ABS*	00000000 CNN_Activation_SQ8.c
1c005276 l     F .text	0000012e KerReductIO_Compact_SQ8_1
00000000 l    df *ABS*	00000000 CNN_Bias_Linear_SQ8.c
00000000 l    df *ABS*	00000000 CNN_Conv_SQ8.c
1c0056e0 l     F .text	0000001a LastDefinedOutput
1c0056fa l     F .text	00000120 KerConv3x3Stride1_Body_2Out_SQ8
1c00581a l     F .text	00000138 KerConv2x3from3x3Stride1_V_2Out_SQ8
1c005952 l     F .text	0000009a KerConv3x2from3x3Stride1_H_2Out_SQ8
1c0059ec l     F .text	000000fe KerConv3x3BorderStride1_2Out_SQ8
1c005aea l     F .text	000000cc KerConv3x3Stride1_Body_SQ8
1c005bb6 l     F .text	000000c8 KerConv2x3from3x3Stride1_V_SQ8
1c005c7e l     F .text	00000056 KerConv3x2from3x3Stride1_H_SQ8
1c005cd4 l     F .text	000000f0 KerConv3x3BorderStride1_SQ8
1c005dc4 l     F .text	000000d4 KerConv3x3Stride2_Body_SQ8
1c005e98 l     F .text	000000d2 KerConv2x3from3x3Stride2_V_SQ8
1c005f6a l     F .text	0000005c KerConv3x2from3x3Stride2_H_SQ8
1c005fc6 l     F .text	000000f8 KerConv3x3BorderStride2_SQ8
00000000 l    df *ABS*	00000000 CNN_Pooling_SQ8.c
1c00649e l     F .text	0000001a LastDefinedOutput
1c0064b8 l     F .text	000003c8 KerMaxPool2x2Stride2_SQ8
1c006880 l     F .text	0000028e KerAvgPool2x2Stride2_SQ8
1c006b0e l     F .text	0000007c Ker_ActivationScale1_SQ8
1c006b8a l     F .text	00000220 Ker_Activation_SQ8
1c006daa l     F .text	000000d8 KerParPoolActivation
00000000 l    df *ABS*	00000000 CNN_SoftMax_SQ8.c
10000020 l     O .l1cluster_g	00000020 Reduct.15734
1c00ea20 l     O .rodata	00000012 ExpCoeffLUT
1c00ea34 l     O .rodata	00000018 FractionExpLUT
1c00ea4c l     O .rodata	00000018 IntegerExpLUT
00000000 l    df *ABS*	00000000 norm_transpose.c
00000000 l    df *ABS*	00000000 flash.c
00000000 l    df *ABS*	00000000 fs.c
1c007352 l     F .text	00000032 pi_task_wait_on.isra.3
00000000 l    df *ABS*	00000000 read_fs.c
1c007438 l     F .text	00000008 pi_flash_read_async
1c007440 l     F .text	0000003e __pi_read_fs_write
1c00747e l     F .text	00000010 __pi_read_fs_seek
1c00748e l     F .text	00000040 __pi_read_fs_direct_read_async
1c0074ce l     F .text	00000018 __pi_read_fs_copy_async
1c0074e6 l     F .text	00000018 __pi_read_fs_copy_2d_async
1c0074fe l     F .text	00000024 rt_event_enqueue
1c007522 l     F .text	00000038 __pi_fs_free
1c00755a l     F .text	00000004 __pi_read_fs_unmount
1c00755e l     F .text	00000126 __pi_read_fs_open
1c007684 l     F .text	00000126 __pi_fs_mount_step
1c0077aa l     F .text	0000004e __pi_read_fs_close
1c0077f8 l     F .text	00000098 __pi_read_fs_mount
1c007890 l     F .text	00000072 __pi_fs_read_cached
1c0079e2 l     F .text	00000092 __pi_read_fs_try_read
1c007a74 l     F .text	00000040 __pi_read_fs_read_async
00000000 l    df *ABS*	00000000 host_fs.c
1c007ab4 l     F .text	0000000c __pi_host_fs_mount
1c007ac0 l     F .text	00000002 __pi_host_fs_unmount
1c007ac2 l     F .text	00000024 rt_event_enqueue
1c007ae6 l     F .text	00000006 __pi_host_fs_seek
1c007aec l     F .text	0000007e __pi_host_fs_copy_2d_async
1c007b6a l     F .text	00000028 __pi_host_fs_write_async
1c007b92 l     F .text	00000024 __pi_host_fs_read_async
1c007bb6 l     F .text	00000042 __pi_host_fs_copy_async
1c007bf8 l     F .text	00000002 __pi_host_fs_direct_read_async
1c007bfa l     F .text	0000001c __pi_host_fs_close
1c007c16 l     F .text	0000005c __pi_host_fs_open
1c00f23c l     O .bss	00000088 bsp_fs_data
00000000 l    df *ABS*	00000000 camera.c
00000000 l    df *ABS*	00000000 himax.c
1c007cc0 l     F .text	00000020 __himax_reg_write
1c007ce0 l     F .text	0000003c __himax_init_regs
1c007d1c l     F .text	0000002a __himax_set_qqvga
1c007dc4 l     F .text	00000022 __himax_standby
1c007de6 l     F .text	00000024 __himax_close
1c007e0a l     F .text	00000070 __himax_reset
1c0080a4 l     F .text	000000a6 __himax_control
1c00eeb8 l     O .data	0000001c himax_api
1c00ea84 l     O .rodata	0000011c __himax_reg_init
00000000 l    df *ABS*	00000000 hyperflash.c
1c008178 l     F .text	0000001c __rt_event_enqueue
1c008194 l     F .text	0000000e hyperflash_ioctl
1c0081a2 l     F .text	00000040 hyperflash_stall_task
1c0081e2 l     F .text	00000088 hyperflash_read_2d_async
1c00845c l     F .text	00000102 hyperflash_handle_pending_task
1c00826a l     F .text	00000018 hyperflash_copy_2d_async
1c008282 l     F .text	0000000e hyperflash_set_reg_exec
1c008290 l     F .text	000000b0 hyperflash_erase_sector_async
1c008a76 l     F .text	00000052 hyperflash_check_erase
1c008340 l     F .text	000000a6 hyperflash_erase_chip_async
1c0083e6 l     F .text	00000076 hyperflash_read_async
1c0086c0 l     F .text	0000005c hyperflash_program_async
1c0085bc l     F .text	00000054 hyperflash_reg_set_async
1c00855e l     F .text	0000005e hyperflash_reg_get_async
1c008610 l     F .text	000000b0 hyperflash_program_resume
1c008ac8 l     F .text	00000050 hyperflash_check_program
1c00871c l     F .text	0000001a hyperflash_copy_async
1c008736 l     F .text	0000001e hyperflash_close
1c008754 l     F .text	00000090 hyperflash_open
1c0087e4 l     F .text	00000032 pi_task_wait_on.isra.3
1c008816 l     F .text	0000002a hyperflash_copy_2d
1c008840 l     F .text	00000022 hyperflash_erase_sector
1c008862 l     F .text	00000022 hyperflash_erase_chip
1c008884 l     F .text	00000022 hyperflash_read
1c0088a6 l     F .text	00000022 hyperflash_reg_get
1c0088c8 l     F .text	00000022 hyperflash_reg_set
1c0088ea l     F .text	00000022 hyperflash_program
1c00890c l     F .text	0000002c hyperflash_copy
1c008938 l     F .text	000000aa hyperflash_erase_resume
1c0089e2 l     F .text	00000042 hyperflash_erase_async
1c008a24 l     F .text	00000022 hyperflash_erase
1c008a46 l     F .text	00000030 hyperflash_get_status_reg
1c00eed4 l     O .data	00000054 hyperflash_api
00000000 l    df *ABS*	00000000 hyperram.c
1c008b6a l     F .text	00000012 hyperram_copy_2d_async
1c008b7c l     F .text	00000010 hyperram_copy_async
1c008b8c l     F .text	00000022 hyperram_close
1c008bae l     F .text	0000009a hyperram_open
1c00ef28 l     O .data	00000018 hyperram_api
00000000 l    df *ABS*	00000000 ram.c
1c008c62 l     F .text	00000070 __pi_ram_cluster_req
1c008cd2 l     F .text	0000001e __pi_ram_cluster_req_done
00000000 l    df *ABS*	00000000 alloc_extern.c
00000000 l    df *ABS*	00000000 partition.c
00000000 l    df *ABS*	00000000 flash_partition.c
00000000 l    df *ABS*	00000000 md5.c
1c009152 l     F .text	000008d6 body
00000000 l    df *ABS*	00000000 semihost.c
1c009c2e l     F .text	0000000e __internal_semihost
00000000 l    df *ABS*	00000000 ai_deck.c
1c009cd0 l     F .text	0000003c __bsp_init_pads
1c00f518 l     O .bss	00000004 __bsp_init_pads_done
00000000 l    df *ABS*	00000000 init.c
1c009d78 l     F .text	00000026 cluster_start
1c00e690 l     O .init_array	00000004 ctor_list
1c00e6e0 l     O .fini_array	00000004 dtor_list
00000000 l    df *ABS*	00000000 irq.c
00000000 l    df *ABS*	00000000 alloc.c
00000000 l    df *ABS*	00000000 time.c
1c00a86c l     F .text	00000018 __rt_time_poweroff
1c00a884 l     F .text	00000018 __rt_time_poweron
1c00f51c l     O .bss	00000004 timer_count
00000000 l    df *ABS*	00000000 time_irq.c
00000000 l    df *ABS*	00000000 freq.c
00000000 l    df *ABS*	00000000 pmu_driver.c
1c00ad2c l     F .text	0000002c SetFllMultDivFactors
1c00ad58 l     F .text	00000026 soc_eu_fcEventMask_setEvent
1c00f070 l     O .data	00000007 SystemStateToSCUFastSeq
1c00f088 l     O .data	00000003 ToHWDCDC_Pos
1c00f098 l     O .data	00000004 RetPMUStateToPMUState
00000000 l    df *ABS*	00000000 cluster.c
1c00b178 l     F .text	00000062 __rt_init_cluster_data
1c00b1da l     F .text	00000064 __rt_cluster_init
1c00b23e l     F .text	0000012a __rt_cluster_mount_step
00000000 l    df *ABS*	00000000 pulpos_emu.c
1c00b524 l     F .text	0000003c __rt_cluster_pulpos_emu_init
1c00f2c4 l     O .bss	0000002c __rt_pulpos_emu_global_cluster_task
1c00f520 l     O .bss	00000004 __rt_fc_cluster_device
00000000 l    df *ABS*	00000000 cluster_call.c
00000000 l    df *ABS*	00000000 pads-v1.c
00000000 l    df *ABS*	00000000 cpi-v1.c
1c00c102 l     F .text	00000014 __rt_cpi_init
1c00f370 l     O .bss	00000020 __rt_cpi
00000000 l    df *ABS*	00000000 i2c-v2.c
1c00c116 l     F .text	00000026 soc_eu_fcEventMask_setEvent
1c00c13c l     F .text	00000032 pi_task_wait_on.isra.3
1c00c472 l     F .text	00000050 __rt_i2c_init
1c00f09c l     O .data	00000088 __rt_i2c
00000000 l    df *ABS*	00000000 uart.c
1c00c4c2 l     F .text	000000c8 __pi_uart_flow_control_enable
1c00c58a l     F .text	0000004a __rt_uart_setup
1c00c5d4 l     F .text	00000022 __rt_uart_setfreq_after
1c00c5f6 l     F .text	00000090 __pi_uart_copy_enqueue_exec_flow_control
1c00c686 l     F .text	0000002e __pi_uart_copy_enqueue_exec.isra.14
1c00c6b4 l     F .text	00000084 __pi_uart_copy_enqueue
1c00c738 l     F .text	00000042 __rt_uart_wait_tx_done.isra.17
1c00c77a l     F .text	0000002c __rt_uart_setfreq_before
1c00c7a6 l     F .text	00000032 pi_task_wait_on.isra.20
1c00f124 l     O .data	00000044 __rt_uart
00000000 l    df *ABS*	00000000 pads-v1.c
00000000 l    df *ABS*	00000000 alloc_extern.c
00000000 l    df *ABS*	00000000 pwm-v1.c
1c00cbe2 l     F .text	00000028 __pos_pwm_init
1c00f390 l     O .bss	00000058 __pos_pwm
00000000 l    df *ABS*	00000000 gpio-v2.c
1c00f3e8 l     O .bss	00000098 __rt_gpio
00000000 l    df *ABS*	00000000 i2s-v1.c
1c00cd4e l     F .text	00000034 __rt_i2s_resume
1c00cd82 l     F .text	0000002a __rt_i2s_setfreq_after
1c00cdac l     F .text	0000002c __rt_i2s_setfreq_before
1c00f52c l     O .bss	00000004 __rt_i2s_first
00000000 l    df *ABS*	00000000 i2c-v2.c
1c00f168 l     O .data	00000020 __rt_i2c
00000000 l    df *ABS*	00000000 spim-v2.c
1c00f530 l     O .bss	00000008 __rt_spim_open_count
00000000 l    df *ABS*	00000000 fprintf.c
00000000 l    df *ABS*	00000000 prf.c
1c00d5e0 l     F .text	00000092 _to_x
1c00d672 l     F .text	00000020 _rlrshift
1c00d692 l     F .text	00000044 _ldiv5
1c00d6d6 l     F .text	00000034 _get_digit
00000000 l    df *ABS*	00000000 uart.c
1c00e1e6 l     F .text	00000024 __rt_uart_setup.isra.5
1c00e20a l     F .text	00000022 __rt_uart_setfreq_after
1c00e22c l     F .text	00000042 __rt_uart_wait_tx_done.isra.6
1c00e26e l     F .text	0000002c __rt_uart_setfreq_before
1c00e29a l     F .text	00000042 __rt_uart_cluster_req
1c00e2dc l     F .text	00000026 soc_eu_fcEventMask_setEvent
1c00f500 l     O .bss	00000010 __rt_uart
00000000 l    df *ABS*	00000000 pe-eu-v3.o
1c00e59a l       .text	00000000 __rt_slave_start
1c00e4f0 l       .text	00000000 __rt_master_event
1c00e504 l       .text	00000000 __rt_master_loop
1c00e4f4 l       .text	00000000 __rt_push_event_to_fc_retry
1c00e58c l       .text	00000000 __rt_push_event_to_fc_wait
1c00e57e l       .text	00000000 __rt_master_sleep
1c00e50c l       .text	00000000 __rt_master_loop_update_next
1c00e560 l       .text	00000000 __rt_no_stack_check
1c00e56c l       .text	00000000 __rt_master_no_slave_barrier
1c00e57c l       .text	00000000 __rt_master_loop_no_slave
1c00e5b8 l       .text	00000000 __rt_fork_return
1c00e5bc l       .text	00000000 __rt_wait_for_dispatch
1c00e5d2 l       .text	00000000 __rt_other_entry
1c00e5cc l       .text	00000000 __rt_fork_entry
1c00e5fa l       .text	00000000 __rt_no_stack_check_end
1c00e66c l       .text	00000000 __rt_dma_2d_done
1c00e62a l       .text	00000000 __rt_dma_2d_redo
1c00e632 l       .text	00000000 __rt_dma_2d_not_last
1c00e654 l       .text	00000000 __rt_dma_2d_exit
00000000 l    df *ABS*	00000000 libgcc2.c
1c00bbac g     F .text	00000016 pi_hyper_read_async
1c00d494 g     F .text	00000006 putchar
1c00caea g     F .text	00000018 __rt_udma_channel_init
1c007d5e g     F .text	0000005c __himax_reg_get
1c00a93a g     F .text	00000004 pi_time_wait_us
1c007344 g     F .text	0000000c pi_flash_open
00000000 g       *ABS*	00000000 __rt_debug_init_config_trace
00000350 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_stride
1c00a84e g     F .text	0000000e pi_l2_malloc
1c00a194 g     F .text	00000038 __rt_fc_cluster_lock
1c00aeee g     F .text	000000a4 InitOneFll
1c00a85c g     F .text	00000010 pi_l2_free
00000000 g       *ABS*	00000000 __RT_DEBUG_CONFIG
1c00f57c g     O .bss	00000004 __rt_cluster_tasks
1c00a366 g     F .text	00000022 __rt_bridge_send_notif
1c0055a0 g     F .text	00000140 KerParLinearLayer_SQ8
1c00a4d8 g     F .text	00000076 rt_event_alloc
00000338 g     O .data_tiny_fc	00000001 __rt_hyper_pending_emu_do_memcpy
1c00bfa4 g     F .text	00000018 pi_hyper_read_2d_async
1c009c94 g     F .text	0000001e semihost_write
1c00a5ae g     F .text	00000064 __rt_event_execute
1c009fd0 g     F .text	00000052 __rt_irq_init
1c00a696 g     F .text	00000048 rt_user_alloc
00000310 g     O .data_tiny_fc	00000004 __rt_hyper_pending_hyper_addr
1c00b36e g     F .text	000000d8 pi_cluster_open
1c00d5b4 g     F .text	0000002c printf
1c00cb0e g     F .text	0000000e pi_pwm_conf_init
ffffffff g       *ABS*	00000000 pulp__L2
1c00a7d6 g     F .text	00000072 __rt_allocs_init
1c00f560 g     O .bss	00000004 __rt_alloc_l1
1c00b368 g     F .text	00000006 pi_cluster_conf_init
ffffffff g       *ABS*	00000000 pulp__PE
1c00ba14 g     F .text	000000a0 pi_hyper_close
1c00c01a g     F .text	0000006a pi_cpi_open
1c009f32 g     F .text	0000004c rt_irq_set_handler
1c00f048 g     O .data	00000002 rec_digit
00000314 g     O .data_tiny_fc	00000004 __rt_hyper_pending_addr
1c007396 g     F .text	0000002c pi_fs_mount
00000308 g     O .data_tiny_fc	00000004 __rt_hyper_udma_handle
1c00b05c g     F .text	00000044 InitFlls
00000018 g     O .data_tiny_fc	00000004 __rt_first_free
1c008edc g     F .text	0000000a pi_partition_get_flash_offset
1c009d0c g     F .text	00000018 bsp_hyperram_conf_init
00000001 g       *ABS*	00000000 __ACTIVE_FC
1c00a75a g     F .text	0000002e rt_free
1c008ee8 g     F .text	00000004 pi_partition_table_load
00000400 g       *ABS*	00000000 __rt_cl_slave_stack_size
1c00acee g     F .text	0000003e __rt_freq_init
1c009d9e g     F .text	00000168 __rt_init
00000001 g       *ABS*	00000000 __FC
1c00b15c g     F .text	00000012 __rt_fll_init
1c007dba g     F .text	0000000a __himax_capture_async
1c00f064 g     O .data	00000004 model_L2_Memory
1b001420 g       .stack	00000000 __fc_tcdm_end
1c00ca34 g     F .text	00000058 rt_extern_alloc_init
1c00a464 g     F .text	00000034 __rt_bridge_init
1c0000ac g       .text	00000000 __rt_i2c_step1
00000018 g     O .data_tiny_l1	00000004 __rt_cluster_nb_active_pe
1c002eae g     F .text	00000bd2 S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu
0000032c g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_hyper_addr
1c002312 g     F .text	00000b9c S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu
1c00ce36 g     F .text	00000012 __rt_i2c_init
1c00182c g     F .text	0000058a test_model
1c00e68c g       .text	00000000 _etext
0000030c g     O .data_tiny_fc	00000004 __rt_hyper_pending_base
1c00ee68 g       .data	00000000 sdata
1c009c76 g     F .text	0000001e semihost_read
1c00c346 g     F .text	00000118 pi_i2c_open
00000001 g       *ABS*	00000000 __rt_nb_cluster
1c009d3e g     F .text	00000010 bsp_hyperflash_open
1c008b18 g     F .text	00000028 pi_hyperflash_conf_init
1c008d98 g     F .text	00000052 extern_alloc_init
000003e0 g     O .data_tiny_fc	00000004 __rtc_handler
1c00a72a g     F .text	00000030 rt_alloc
1c00e1c0 g     F .text	00000026 __rt_uart_cluster_req_done
1c009f06 g     F .text	00000028 __rt_deinit
1b000c08 g     O .stack	00000001 camera_isAwaked
1c000166 g       .text	00000000 __rt_event_enqueue
1c0000ee g       .text	00000000 __rt_i2c_handle_rx_copy
1c00a916 g     F .text	00000024 rt_time_wait_us
1c00d288 g     F .text	00000036 memcpy
1c000670 g       .text	00000000 __rt_gpio_handler
1c00029e g       .text	00000000 __rt_illegal_instr
1c00a7ac g     F .text	0000002a __rt_alloc_init_l1_for_fc
1c00bfbc g     F .text	0000001a pi_hyper_write_2d_async
1c006e82 g     F .text	0000018e KerParPool2x2Stride2_ReLU_SQ8
1c00177e g     F .text	00000058 .hidden __floatsidf
1c007408 g     F .text	00000026 pi_fs_write
1c00ca28 g     F .text	0000000c __rt_padframe_init
1c00e6e8 g       .fini_array	00000000 __DTOR_END__
0000020c g       *ABS*	00000000 __cluster_text_size
1c000548 g       .text	00000000 __rt_hyper_handle_copy
1c009d68 g     F .text	00000010 bsp_himax_open
1c00d41e g     F .text	0000002c puts
1c00c16e g     F .text	000000d4 pi_i2c_write_async
1c00ef70  w    O .data	00000018 __rt_padframe_profiles
00000330 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_addr
00000344 g     O .data_tiny_fc	00000004 __rt_hyper_pending_tasks_last
1c00a568 g     F .text	00000022 rt_event_get_blocking
1c00f208 g       .bss	00000000 _bss_start
1c00f208 g       .data	00000000 edata
1c00a788 g     F .text	00000024 __rt_alloc_init_l1
1c00f054  w    O .data	00000004 __rt_iodev_uart_baudrate
1c00172c g     F .text	00000052 .hidden __fixunsdfsi
1c0001cc g       .text	00000000 __rt_remote_enqueue_event
1c00f06c g     O .data	00000004 buff
1c00f078 g     O .data	00000010 PMUState
1c008d3e g     F .text	0000005a pi_cl_ram_copy_2d
1c00ee68 g       .data	00000000 _sdata
1c00a66e g     F .text	00000008 pi_cl_send_task_to_fc
1c008b40 g     F .text	0000001e hyperram_alloc
10000044 g       .l1cluster_g	00000000 __l1_end
1c0005e0 g       .text	00000000 __rt_hyper_handle_burst
1c00ca96 g     F .text	00000054 __rt_udma_copy_enqueue
1c00aabc g     F .text	00000134 rt_periph_copy
1c00d336 g     F .text	0000003c __rt_putc_uart
1b0003e8 g     O .stack	00000800 __rt_fc_stack
1c008dea g     F .text	00000008 extern_alloc_deinit
00000010 g     O .data_tiny_l1	00000004 __rt_dma_last_pending
1c00c266 g     F .text	000000bc pi_i2c_read_async
1c000194 g       .text	00000000 __rt_bridge_enqueue_event
1c00d70a g     F .text	00000ab6 _prf
1c0053a4 g     F .text	0000009a KerParReduct_CC_SQ8
1c000cf4 g     F .text	000005fe .hidden __adddf3
10000044 g       .l1cluster_g	00000000 _libgomp_start
1c0009c6 g     F .text	0000032e .hidden __umoddi3
1c00a9ca g     F .text	000000f2 __rt_timer_handler
1c00c0cc g     F .text	00000036 pi_cpi_capture_async
1c00f564 g     O .bss	00000004 __rt_alloc_l2
1c005122 g     F .text	00000154 modelCNN
1c00c322 g     F .text	00000024 pi_i2c_read
1b001420 g       .stack	00000000 stack
1c00068a g     F .text	0000033c .hidden __udivdi3
1c007e7a g     F .text	00000158 __himax_open
1c008cfc g     F .text	00000042 pi_cl_ram_copy
1c00d538 g     F .text	0000000a abort
1c0073ca g     F .text	00000008 pi_fs_open
1c00a54e g     F .text	0000001a rt_event_get
1c00f570 g     O .bss	00000008 __rt_freq_domains
00000040 g       *ABS*	00000000 _l1_preload_size
1c000164 g       .text	00000000 _init
1c00c946 g     F .text	0000001a pi_uart_write_async
1c00c854 g     F .text	000000f2 pi_uart_open
1c000520 g       .text	00000000 __rt_udma_handle_copy
1c008e50 g     F .text	0000008c extern_free
1c00f5a8 g       .bss	00000000 _bss_end
1c0090e6 g     F .text	0000006c flash_partition_find_first
1c00ef50  w    O .data	00000010 __rt_padframe_hyper
1c00cb1c g     F .text	00000092 pi_pwm_open
1c00a348 g     F .text	0000001e __rt_bridge_set_available
1c00e5fc g       .text	00000000 __rt_dma_2d
1c00e480 g       .text	00000000 __rt_pe_start
1c00f56c g     O .bss	00000004 first_delayed
000003dc g     O .data_tiny_fc	00000004 __rt_rtc_init_done
1c004688 g     F .text	00000290 S5_SoftMax
00000008 g       *ABS*	00000000 __NB_ACTIVE_PE
1c00543e g     F .text	000000ae KerParReductIO_CC_SQ8
1c00b746 g     F .text	0000004a pi_cluster_send_task_to_cl
1c00af92 g     F .text	000000ca __rt_pmu_cluster_power_up
1b000c20 g       .stack	00000000 stack_start
00000004 g     O .data_tiny_l1	0000000c __rt_cluster_pool
00010000 g       *ABS*	00000000 __L1Cl
1c006302 g     F .text	0000019c KerParConv3x3Stride2_SQ8
1c00e312 g     F .text	0000008e __rt_uart_open
1c00bbfc g     F .text	00000022 pi_hyper_write
1c00c83a g     F .text	0000001a pi_uart_conf_init
1c00a10c g     F .text	00000022 __rt_utils_init
1c00b64c g     F .text	000000fa pi_cluster_send_task_to_cl_async
1c007902 g     F .text	000000e0 __pi_fs_read
1c00ef40  w    O .data	00000010 __rt_padframe_default
1c00d44a g     F .text	0000001a fputc_locked
1c00c242 g     F .text	00000024 pi_i2c_write
1c0072ee g     F .text	00000056 CNN_NormBW_offset_fps
1c007c7e g     F .text	00000040 pi_camera_capture
1c00e3a0 g     F .text	0000004e rt_uart_close
1c0000c2 g       .text	00000000 __rt_i2c_step2
1c00b8b4 g     F .text	00000160 pi_hyper_open
1c00a6de g     F .text	0000004c rt_user_free
1c0073da g     F .text	00000026 pi_fs_read
1c00e68c g       .init_array	00000000 __CTOR_LIST__
1c00abf0 g     F .text	00000056 __rt_periph_wait_event
1c00aca4 g     F .text	0000004a rt_freq_set_and_get
1c008c48 g     F .text	0000001a pi_hyperram_conf_init
1c009c3c g     F .text	00000006 semihost_write0
1c009f7e  w    F .text	00000002 illegal_insn_handler_c
0000033c g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_task
1c00b478 g     F .text	00000070 __rt_cluster_push_fc_event
1c00f510 g     O .bss	00000004 model_L3_Flash
00000320 g     O .data_tiny_fc	00000004 __rt_hyper_end_task
1c00e480 g       .text	00000000 __cluster_text_start
1c00bbe4 g     F .text	00000018 pi_hyper_write_async
1c000080 g       .vectors	00000000 _start
1c00bbc2 g     F .text	00000022 pi_hyper_read
1c00a676 g     F .text	00000020 rt_user_alloc_init
1c00f548 g     O .bss	00000014 AT_GraphPerf
1c00f55c g     O .bss	00000004 model_L3_Memory
00000000 g       *ABS*	00000000 __rt_config
1c009a28 g     F .text	00000032 MD5_Init
00000334 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_size
1c0000a0 g       .text	00000000 __rt_i2c_handle_tx_copy
1c00d242 g     F .text	00000020 strncmp
1c00f5a8 g       .bss	00000000 _l1_preload_start_inL2
1c00a12e g     F .text	00000032 __rt_fc_lock
10000044 g       .l1cluster_g	00000000 __l1_heap_start
1c007cbe g     F .text	00000002 __camera_conf_init
1c00a4c0 g     F .text	00000018 __rt_wait_event_prepare_blocking
1c00a284 g     F .text	00000078 __rt_bridge_handle_notif
1c0004b6 g       .text	00000000 __rt_soc_evt_no_udma
10000040 g     O .l1cluster_g	00000004 __rt_cluster_fc_task_lock
1c00ccc8 g     F .text	00000050 pi_gpio_mask_configure
00000340 g     O .data_tiny_fc	00000004 __rt_hyper_pending_tasks
1c00a58a g     F .text	00000024 rt_event_push
1c00a388 g     F .text	00000022 __rt_bridge_clear_notif
1c008fbe g     F .text	00000104 flash_partition_table_load
00000014 g     O .data_tiny_l1	00000004 __rt_dma_first_pending
1c00ef88 g     O .data	000000c0 __hal_debug_struct
1c007384 g     F .text	00000012 pi_fs_conf_init
1c00cb02 g     F .text	0000000c __rt_udma_channel_reg_data
1c009af6 g     F .text	00000138 MD5_Final
1c00a93e g     F .text	0000008c __rt_time_init
1c00b878 g     F .text	0000002c __pi_hyper_pin_reset_settings
00080000 g       *ABS*	00000000 __L2
00000008 g       *ABS*	00000000 __rt_nb_pe
1c0000f8 g       .text	00000000 _entry
1c008eec g     F .text	0000005e pi_partition_find_first
1c00a612 g     F .text	0000002c __rt_wait_event
1c0012f2 g     F .text	0000043a .hidden __muldf3
1c00b0a0 g     F .text	000000bc __rt_pmu_init
1c009d34 g     F .text	0000000a bsp_hyperflash_conf_init
1c0073d2 g     F .text	00000008 pi_fs_read_async
1c00cbae g     F .text	00000034 pi_pwm_ioctl
1c009f80 g     F .text	00000050 __rt_handle_illegal_instr
1c00c98e g     F .text	00000072 __pi_uart_init
1c00d278 g     F .text	00000010 memset
1c00bab4 g     F .text	00000058 __pi_hyper_copy_aligned
1c001db6 g     F .text	0000001a main
00000354 g     O .data_tiny_fc	00000050 __rt_udma_channels
1c00b16e g     F .text	00000002 __rt_fll_deinit
1c0004fc g       .text	00000000 udma_event_handler_end
1c00f568 g     O .bss	00000004 __rt_alloc_fc_tcdm
1c00ce2c g     F .text	0000000a __rt_himax_init
1c00f05c g     O .data	00000004 ResOut
1c00a1cc g     F .text	00000036 __rt_fc_cluster_unlock
00000318 g     O .data_tiny_fc	00000004 __rt_hyper_pending_repeat
1c00d542 g     F .text	00000072 __rt_io_init
1c00ef60  w    O .data	00000010 __rt_padframe_hyper_gpio
00000000 g       *ABS*	00000000 __FETCH_ALL
1c009d24 g     F .text	00000010 bsp_hyperram_open
1c004918 g     F .text	0000080a modelCNN_Construct
1c007350 g     F .text	00000002 __flash_conf_init
1c00f058  w    O .data	00000004 __rt_platform
1c00e6dc g       .init_array	00000000 __CTOR_END__
1c00cc90 g     F .text	00000038 pi_gpio_pin_read
1c00ee68 g     O .data	00000028 __pi_read_fs_api
1c00b84c g     F .text	0000002c __pi_hyper_pin_settings
1c00d22e g     F .text	00000014 strcmp
1000001c g     O .l1cluster_g	00000004 model_L1_Memory
1c009cc8 g     F .text	00000008 semihost_exit
1c00e6dc g       .fini_array	00000000 __DTOR_LIST__
1c00a498 g     F .text	00000028 __rt_event_init
000002e0 g     O .data_tiny_fc	00000028 __rt_udma_extra_callback_arg
1c0000e0 g       .text	00000000 __rt_i2c_step3
1c000636 g       .text	00000000 pwm_event_handler
00000348 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_size_2d
1c00d49a g     F .text	00000028 _prf_locked
00000000 g       *ABS*	00000000 __USE_UART
1c00bfd6 g     F .text	00000008 __rt_hyper_resume_emu_task
1c00ae0e g     F .text	000000e0 SetFllFrequency
1c0060be g     F .text	00000244 KerParConv3x3Stride1_SQ8
1c00b170 g     F .text	00000002 __rt_flls_constructor
1c00a89c g     F .text	0000007a rt_event_push_delayed
1c007fd2 g     F .text	000000d2 __himax_reopen
1c000164 g       .text	00000000 _fini
1c008df2 g     F .text	0000005e extern_alloc
1c009d4e g     F .text	0000001a bsp_himax_conf_init
1c00a63e g     F .text	0000001a rt_event_wait
1c000090 g       .vectors	00000000 __rt_debug_struct_ptr
1c00e724 g     O .rodata	00000100 .hidden __clz_tab
00000328 g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_channel
1c00065a g       .text	00000000 __pi_uart_handle_copy_asm
1c00e5d8 g       .text	00000000 __rt_set_slave_stack
1c00a66c g     F .text	00000002 pi_task_push_delayed_us
1c00a848 g     F .text	00000006 pi_cl_l1_malloc
1c00f04c  w    O .data	00000004 __rt_fc_stack_size
1c008f4a g     F .text	00000074 flash_partition_table_verify
1c003a80 g     F .text	00000c08 S4_Linear_2x29x39x64
1c00044c g       .text	00000000 __rt_fc_socevents_handler
000002b8 g     O .data_tiny_fc	00000028 __rt_udma_extra_callback
000003a8 g     O .data_tiny_fc	00000034 dev_rtc
1c007400 g     F .text	00000008 pi_fs_write_async
1c00ee90 g     O .data	00000028 __pi_host_fs_api
1c00d464 g     F .text	00000030 fputc
1c00ca8c g     F .text	0000000a rt_extern_alloc_deinit
1c00b7c4 g     F .text	0000001e pi_pad_init
1c00742e g     F .text	0000000a pi_fs_copy_async
1c001dd0 g     F .text	00000542 S1_Op_input_1_formatter
1c000258 g       .text	00000000 __rt_call_external_c_function
1c00a160 g     F .text	00000034 __rt_fc_unlock
1c008cf0 g     F .text	0000000c pi_ram_open
00000004 g       .data_tiny_l1	00000000 _l1_preload_start
1c00cc0a g     F .text	00000086 __pi_gpio_handler
000002b0 g     O .data_tiny_fc	00000008 __rt_socevents_status
1c00a3aa g     F .text	00000042 __rt_bridge_printf_flush
1c00b8a4 g     F .text	00000010 pi_hyper_conf_init
1c00f050  w    O .data	00000004 __rt_iodev
0000001c g     O .data_tiny_fc	00000014 __rt_sched
1c000000 g       .vectors	00000000 __irq_vector_base
1c00f208 g       .data	00000000 _edata
00000000 g       *ABS*	00000000 __ZERO
1c00ac46 g     F .text	0000005e __rt_periph_init
1c008ee6 g     F .text	00000002 pi_partition_table_free
1c00ce5a g     F .text	00000012 __rt_spim_init
1c00a2fc g     F .text	0000004c __rt_bridge_check_connection
1c00b560 g     F .text	00000090 rt_cluster_call
00000800 g       *ABS*	00000000 __rt_stack_size
1c00c7d8 g     F .text	00000062 __pi_uart_handle_copy
1c009f2e g     F .text	00000004 pi_open_from_conf
ffffffff g       *ABS*	00000000 pulp__FC
1c00cdd8 g     F .text	00000054 __rt_i2s_init
00000003 g       *ABS*	00000000 __rt_debug_init_config
1c0090c2 g     F .text	00000024 flash_partition_table_free
1c00f580 g     O .bss	00000028 __rt_fc_cluster_data
1c00d4c2 g     F .text	00000076 exit
1c00c960 g     F .text	0000002e pi_uart_write
1c007d46 g     F .text	00000018 __himax_reg_set
1c00a658 g     F .text	00000014 __rt_event_sched_init
0000034c g     O .data_tiny_fc	00000004 __rt_hyper_pending_emu_length
1c00030c g       .text	00000000 udma_event_handler
1c00b446 g     F .text	00000032 pi_cluster_close
1c00bfde g     F .text	00000004 __rt_hyper_resume_copy
1c00c45e g     F .text	00000014 pi_i2c_conf_init
000003a4 g     O .data_tiny_fc	00000004 pwmEventsStatus
1c0073c2 g     F .text	00000008 pi_fs_unmount
1c009cb2 g     F .text	00000016 semihost_seek
1c00a0dc g     F .text	00000030 __rt_cbsys_exec
0000ffbc g       .l1cluster_g	00000000 __l1_heap_size
1c00f060 g     O .data	00000004 Img_In
1c00ad7e g     F .text	00000090 __rt_pmu_cluster_power_down
0000031c g     O .data_tiny_fc	00000004 __rt_hyper_pending_repeat_size
1b000be8 g     O .stack	00000004 __rt_debug_config_trace
1c0054ec g     F .text	000000b4 KerParSetBiasB32_SQ8
1c00f514  w    O .bss	00000004 __rt_iodev_uart_channel
1c0000a0 g       .text	00000000 _stext
1c00f08c g     O .data	00000004 PMURetentionState
ffffffff g       *ABS*	00000000 pulp__L1CL
1c00d262 g     F .text	00000016 strlen
1c00ca00 g     F .text	00000028 rt_padframe_set
1c009c6e g     F .text	00000008 semihost_close
1c00b790 g     F .text	00000034 pi_pad_set_function
1c00f578 g     O .bss	00000004 __rt_wakeup_use_fast
1c00814a g     F .text	0000002e pi_himax_conf_init
00000400 g       *ABS*	00000000 __rt_cl_master_stack_size
1c00d2be g     F .text	0000001a strchr
1c00a3ec g     F .text	00000078 __rt_bridge_req_shutdown
1c00e302 g     F .text	00000010 rt_uart_conf_init
1c00cd18 g     F .text	00000036 pi_gpio_pin_configure
1c00e68c g       .text	00000000 __cluster_text_end
1c00e422 g     F .text	0000005c __rt_uart_init
1c00c084 g     F .text	00000048 pi_cpi_close
1c00f5e8 g       *ABS*	00000000 __l2_end
1c00b5f0 g     F .text	0000005c rt_cluster_mount
1c00ce48 g     F .text	00000012 __rt_rtc_init
1c00e3ee g     F .text	00000034 rt_uart_cluster_write
1c007c72 g     F .text	0000000c pi_camera_open
1c008b5e g     F .text	0000000c hyperram_free
1c000098 g       .vectors	00000000 __rt_semihosting_call
1c009a5a g     F .text	0000009c MD5_Update
1b000bec g     O .stack	00000004 __rt_debug_config
1c00b172 g     F .text	00000006 __rt_fll_set_freq
1c00a09e g     F .text	0000003e __rt_cbsys_add
1c00b4e8 g     F .text	0000003c __rt_cluster_new
1c00d2d8 g     F .text	0000005e __rt_putc_debug_bridge
1c007010 g     F .text	000002de KerParSoftMax_SQ8
1c00e68c g       .text	00000000 _endtext
00000324 g     O .data_tiny_fc	00000004 __rt_hyper_current_task
1c009c42 g     F .text	0000002c semihost_open
ffffffff g       *ABS*	00000000 pulp__L1FC
1c00c010 g     F .text	0000000a pi_cpi_conf_init
1c00f090 g     O .data	00000008 FllsFrequency
00000030 g     O .data_tiny_fc	00000280 periph_channels



Disassembly of section .vectors:

1c000000 <__irq_vector_base>:


#ifdef ARCHI_CORE_HAS_1_10
  j __rt_illegal_instr
#else
  j __rt_no_irq_handler
1c000000:	0940006f          	j	1c000094 <__rt_no_irq_handler>
#endif

  j __rt_no_irq_handler
1c000004:	0900006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000008:	08c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00000c:	0880006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000010:	0840006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000014:	0800006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000018:	07c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00001c:	0780006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000020:	0740006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000024:	0700006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000028:	06c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00002c:	0680006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000030:	0640006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000034:	0600006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000038:	05c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00003c:	0580006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000040:	0540006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000044:	0500006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000048:	04c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00004c:	0480006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000050:	0440006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000054:	0400006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000058:	03c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00005c:	0380006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000060:	0340006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000064:	0300006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000068:	02c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00006c:	0280006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000070:	0240006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000074:	0200006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c000078:	01c0006f          	j	1c000094 <__rt_no_irq_handler>
  j __rt_no_irq_handler
1c00007c:	0180006f          	j	1c000094 <__rt_no_irq_handler>

1c000080 <_start>:


  .org 0x80
  .global _start
_start:
  jal x0, _entry
1c000080:	0780006f          	j	1c0000f8 <_entry>


#ifndef __RT_MODE_BARE

  jal x0, __rt_illegal_instr
1c000084:	21a0006f          	j	1c00029e <__rt_illegal_instr>
	...

1c000090 <__rt_debug_struct_ptr>:
1c000090:	ef88                	fsw	fa0,24(a5)
1c000092:	1c00                	addi	s0,sp,560

1c000094 <__rt_no_irq_handler>:
  .word __hal_debug_struct

#endif

__rt_no_irq_handler:
  j __rt_no_irq_handler
1c000094:	0000006f          	j	1c000094 <__rt_no_irq_handler>

1c000098 <__rt_semihosting_call>:

#endif

  .global __rt_semihosting_call
__rt_semihosting_call:
  ebreak
1c000098:	00100073          	ebreak
  jr          ra
1c00009c:	00008067          	ret

Disassembly of section .text:

1c0000a0 <__rt_i2c_handle_tx_copy>:

  // x9: channel, x10: event, x8,x11,x12:temp
  .global __rt_i2c_handle_tx_copy
__rt_i2c_handle_tx_copy:

  slli   x8, x10, 2
1c0000a0:	00251413          	slli	s0,a0,0x2
  lw     x8, %tiny(__rt_udma_channels)(x8)
1c0000a4:	35442403          	lw	s0,852(s0)

  lw  	x11, PI_I2C_T_PENDING_STEP(x8)
1c0000a8:	4c0c                	lw	a1,24(s0)
  jr    x11
1c0000aa:	8582                	jr	a1

1c0000ac <__rt_i2c_step1>:

  .global __rt_i2c_step1
__rt_i2c_step1:
  // The current copy was enqueued to configure i2c, cs and send command
  // now we need to reenqueue the same copy with the user buffer.
  lw          x12, PI_I2C_T_PENDING_BASE(x8)
1c0000ac:	4450                	lw	a2,12(s0)
  lw          x10, PI_I2C_T_PENDING_DATA(x8)
1c0000ae:	4808                	lw	a0,16(s0)
  lw          x11, PI_I2C_T_PENDING_LENGTH(x8)
1c0000b0:	484c                	lw	a1,20(s0)
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c0000b2:	c208                	sw	a0,0(a2)
  sw          x11, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c0000b4:	c24c                	sw	a1,4(a2)
  lw          x11, PI_I2C_T_PENDING_NEXT_STEP(x8)
1c0000b6:	4c4c                	lw	a1,28(s0)
  li          x10, UDMA_CHANNEL_CFG_EN
1c0000b8:	4541                	li	a0,16
  sw          x11, PI_I2C_T_PENDING_STEP(x8)
1c0000ba:	cc0c                	sw	a1,24(s0)
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c0000bc:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c0000be:	43e0006f          	j	1c0004fc <udma_event_handler_end>

1c0000c2 <__rt_i2c_step2>:

  .global __rt_i2c_step2
__rt_i2c_step2:
  // Now that the user data has been pushed, we must push a STOP command
  la          x10, __rt_i2c_step3
1c0000c2:	00000517          	auipc	a0,0x0
1c0000c6:	01e50513          	addi	a0,a0,30 # 1c0000e0 <__rt_i2c_step3>
  sw          x10, PI_I2C_T_PENDING_STEP(x8)
1c0000ca:	cc08                	sw	a0,24(s0)
  
  lw          x12, PI_I2C_T_PENDING_BASE(x8)
1c0000cc:	4450                	lw	a2,12(s0)
  addi        x10, x8, PI_I2C_T_UDMA_STOP_CMD
1c0000ce:	02040513          	addi	a0,s0,32
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c0000d2:	c208                	sw	a0,0(a2)
  li          x10, 1
1c0000d4:	4505                	li	a0,1
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c0000d6:	c248                	sw	a0,4(a2)
  li          x10, UDMA_CHANNEL_CFG_EN
1c0000d8:	4541                	li	a0,16
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c0000da:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c0000dc:	4200006f          	j	1c0004fc <udma_event_handler_end>

1c0000e0 <__rt_i2c_step3>:

  .global __rt_i2c_step3
__rt_i2c_step3:
  lw        x11, PI_I2C_T_PENDING_COPY(x8)
1c0000e0:	400c                	lw	a1,0(s0)
  sw        x0, PI_I2C_T_PENDING_COPY(x8)
1c0000e2:	00042023          	sw	zero,0(s0)
  //beqz      x11, __rt_hyper_handle_emu_task
  jal       x9, __rt_event_enqueue
1c0000e6:	080004ef          	jal	s1,1c000166 <__rt_event_enqueue>

  j           udma_event_handler_end
1c0000ea:	4120006f          	j	1c0004fc <udma_event_handler_end>

1c0000ee <__rt_i2c_handle_rx_copy>:

  // x9: channel, x10: event, x8,x11,x12:temp
  .global __rt_i2c_handle_rx_copy
__rt_i2c_handle_rx_copy:

  slli   x8, x10, 2
1c0000ee:	00251413          	slli	s0,a0,0x2
  lw     x8, %tiny(__rt_udma_channels)(x8)
1c0000f2:	35442403          	lw	s0,852(s0)

  j      __rt_i2c_step3
1c0000f6:	b7ed                	j	1c0000e0 <__rt_i2c_step3>

1c0000f8 <_entry>:
  csrw    0x7A1, x0
1c0000f8:	7a101073          	csrw	pcmr,zero
  csrr    a0, 0xF14
1c0000fc:	f1402573          	csrr	a0,mhartid
  andi    a1, a0, 0x1f
1c000100:	01f57593          	andi	a1,a0,31
  srli    a0, a0, 5
1c000104:	8115                	srli	a0,a0,0x5
  li      a2, ARCHI_FC_CID
1c000106:	02000613          	li	a2,32
  bne     a0, a2, __rt_pe_start
1c00010a:	00c50463          	beq	a0,a2,1c000112 <_entry+0x1a>
1c00010e:	3720e06f          	j	1c00e480 <__cluster_text_start>
  la      t0, _bss_start
1c000112:	0000f297          	auipc	t0,0xf
1c000116:	0f628293          	addi	t0,t0,246 # 1c00f208 <_edata>
  la      t1, _bss_end
1c00011a:	0000f317          	auipc	t1,0xf
1c00011e:	48e30313          	addi	t1,t1,1166 # 1c00f5a8 <_bss_end>
  sw      zero,0(t0)
1c000122:	0002a023          	sw	zero,0(t0)
  addi    t0, t0, 4
1c000126:	0291                	addi	t0,t0,4
  bltu    t0, t1, 1b
1c000128:	fe62ede3          	bltu	t0,t1,1c000122 <_entry+0x2a>
  la   a0, __rt_fc_stack_size
1c00012c:	0000f517          	auipc	a0,0xf
1c000130:	f2050513          	addi	a0,a0,-224 # 1c00f04c <__rt_fc_stack_size>
  lw   a0, 0(a0)
1c000134:	4108                	lw	a0,0(a0)
  la   x2, __rt_fc_stack
1c000136:	ff000117          	auipc	sp,0xff000
1c00013a:	2b210113          	addi	sp,sp,690 # 1b0003e8 <__rt_fc_stack>
  add  x2, x2, a0
1c00013e:	912a                	add	sp,sp,a0
  jal  x1, __rt_init
1c000140:	45f090ef          	jal	ra,1c009d9e <__rt_init>
  addi  a0, x0, 0
1c000144:	00000513          	li	a0,0
  addi  a1, x0, 0
1c000148:	00000593          	li	a1,0
  la    t2, main
1c00014c:	00002397          	auipc	t2,0x2
1c000150:	c6a38393          	addi	t2,t2,-918 # 1c001db6 <main>
  jalr  x1, t2
1c000154:	000380e7          	jalr	t2
  mv    s0, a0
1c000158:	842a                	mv	s0,a0
  jal  x1, __rt_deinit
1c00015a:	5ad090ef          	jal	ra,1c009f06 <__rt_deinit>
  mv   a0, s0
1c00015e:	8522                	mv	a0,s0
  jal  x1, exit
1c000160:	3620d0ef          	jal	ra,1c00d4c2 <exit>

1c000164 <_fini>:
  ret
1c000164:	8082                	ret

1c000166 <__rt_event_enqueue>:
  //   x10/a0: temporary register
  //   x11/a1: the event
  //   x12/a2: temporary register

  // First check if it is a normal event
  andi    x10, x11, 0x3
1c000166:	0035f513          	andi	a0,a1,3
  bne     x10, x0, __rt_handle_special_event
1c00016a:	02051063          	bnez	a0,1c00018a <__rt_handle_special_event>

  // Enqueue normal event
  la      x10, __rt_sched
1c00016e:	e4000517          	auipc	a0,0xe4000
1c000172:	eae50513          	addi	a0,a0,-338 # 1c <__rt_sched>
  sw      x0, RT_EVENT_T_NEXT(x11)
1c000176:	0005a023          	sw	zero,0(a1)
  lw      x12, RT_SCHED_T_FIRST(x10)
1c00017a:	4110                	lw	a2,0(a0)
  beqz    x12, __rt_no_first
1c00017c:	c601                	beqz	a2,1c000184 <__rt_no_first>
  lw      x12, RT_SCHED_T_LAST(x10)
1c00017e:	4150                	lw	a2,4(a0)
  sw      x11, RT_EVENT_T_NEXT(x12)
1c000180:	c20c                	sw	a1,0(a2)
  j       __rt_common
1c000182:	a011                	j	1c000186 <__rt_common>

1c000184 <__rt_no_first>:

__rt_no_first:
  sw      x11, RT_SCHED_T_FIRST(x10)
1c000184:	c10c                	sw	a1,0(a0)

1c000186 <__rt_common>:

__rt_common:
  sw      x11, RT_SCHED_T_LAST(x10)
1c000186:	c14c                	sw	a1,4(a0)

1c000188 <enqueue_end>:

enqueue_end:
  jr          x9
1c000188:	8482                	jr	s1

1c00018a <__rt_handle_special_event>:

__rt_handle_special_event:
  li      x10, ~0x3
1c00018a:	5571                	li	a0,-4
  and     x11, x11, x10
1c00018c:	8de9                	and	a1,a1,a0
  lw      x12, PI_CALLBACK_T_ENTRY(x11)
1c00018e:	41d0                	lw	a2,4(a1)
  lw      x10, PI_CALLBACK_T_ARG(x11)
1c000190:	4588                	lw	a0,8(a1)
  j       __rt_call_external_c_function
1c000192:	a0d9                	j	1c000258 <__rt_call_external_c_function>

1c000194 <__rt_bridge_enqueue_event>:
    // to enqueue an event to the FC scheduler.

    .global __rt_bridge_enqueue_event
__rt_bridge_enqueue_event:

    sw  x8, -4(sp)
1c000194:	fe812e23          	sw	s0,-4(sp)
    sw  x9, -8(sp)
1c000198:	fe912c23          	sw	s1,-8(sp)
    sw  a0, -12(sp)
1c00019c:	fea12a23          	sw	a0,-12(sp)
    sw  a1, -16(sp)
1c0001a0:	feb12823          	sw	a1,-16(sp)
    sw  a2, -20(sp)
1c0001a4:	fec12623          	sw	a2,-20(sp)

    // Everything is done from C code
    la      x12, __rt_bridge_handle_notif
1c0001a8:	0000a617          	auipc	a2,0xa
1c0001ac:	0dc60613          	addi	a2,a2,220 # 1c00a284 <__rt_bridge_handle_notif>
    jal     x9, __rt_call_external_c_function
1c0001b0:	0a8004ef          	jal	s1,1c000258 <__rt_call_external_c_function>

    lw  x8, -4(sp)
1c0001b4:	ffc12403          	lw	s0,-4(sp)
    lw  x9, -8(sp)
1c0001b8:	ff812483          	lw	s1,-8(sp)
    lw  a0, -12(sp)
1c0001bc:	ff412503          	lw	a0,-12(sp)
    lw  a1, -16(sp)
1c0001c0:	ff012583          	lw	a1,-16(sp)
    lw  a2, -20(sp)
1c0001c4:	fec12603          	lw	a2,-20(sp)

    mret
1c0001c8:	30200073          	mret

1c0001cc <__rt_remote_enqueue_event>:
    // The FC must get it and push it to the scheduler

    .global __rt_remote_enqueue_event
__rt_remote_enqueue_event:

    sw  x8, -4(sp)
1c0001cc:	fe812e23          	sw	s0,-4(sp)
    sw  x9, -8(sp)
1c0001d0:	fe912c23          	sw	s1,-8(sp)
    sw  a0, -12(sp)
1c0001d4:	fea12a23          	sw	a0,-12(sp)
    sw  a1, -16(sp)
1c0001d8:	feb12823          	sw	a1,-16(sp)
    sw  a2, -20(sp)
1c0001dc:	fec12623          	sw	a2,-20(sp)

#ifndef ARCHI_NB_CLUSTER
    li   x8, 1
1c0001e0:	4405                	li	s0,1
#else
    li   x8, ARCHI_NB_CLUSTER
#endif
    la   x9, __rt_fc_cluster_data
1c0001e2:	0000f497          	auipc	s1,0xf
1c0001e6:	39e48493          	addi	s1,s1,926 # 1c00f580 <__rt_fc_cluster_data>

1c0001ea <__rt_remote_enqueue_event_loop_cluster>:

    // Loop over the clusters to see if there is an event to push
__rt_remote_enqueue_event_loop_cluster:
    lw   a1, RT_FC_CLUSTER_DATA_T_EVENTS(x9)
1c0001ea:	40cc                	lw	a1,4(s1)
    beq  a1, x0, __rt_remote_enqueue_event_loop_cluster_continue
1c0001ec:	02058d63          	beqz	a1,1c000226 <__rt_remote_enqueue_event_loop_cluster_continue>

    // Everytime a task is finished, first check if we can update the queue head
    // as it is not updated by cluster side to avoid race conditions.
    // At least this task won t be there anymore after we update, and maybe even
    // more tasks, which is not an issue, as we compare against the head.
    lw   a1, RT_FC_CLUSTER_DATA_T_CLUSTER_POOL(x9)
1c0001f0:	48cc                	lw	a1,20(s1)
    lw   a0, RT_CLUSTER_CALL_POOL_T_FIRST_CALL_FC(a1)
1c0001f2:	41c8                	lw	a0,4(a1)

    beq  a0, x0, __rt_cluster_pool_update_end
1c0001f4:	00050e63          	beqz	a0,1c000210 <__rt_cluster_pool_update_end>

1c0001f8 <__rt_cluster_pool_update_loop>:

__rt_cluster_pool_update_loop:
    lw    a2, RT_CLUSTER_TASK_PENDING(a0)
1c0001f8:	5150                	lw	a2,36(a0)
    bnez  a2, __rt_cluster_pool_update_loop_end
1c0001fa:	e219                	bnez	a2,1c000200 <__rt_cluster_pool_update_loop_end>

    lw   a0, RT_CLUSTER_TASK_NEXT(a0)
1c0001fc:	5108                	lw	a0,32(a0)
    bnez a0, __rt_cluster_pool_update_loop
1c0001fe:	fd6d                	bnez	a0,1c0001f8 <__rt_cluster_pool_update_loop>

1c000200 <__rt_cluster_pool_update_loop_end>:


__rt_cluster_pool_update_loop_end:
    
    beqz a0, __rt_cluster_pool_update_no_current
1c000200:	c501                	beqz	a0,1c000208 <__rt_cluster_pool_update_no_current>

    lw   a0, RT_CLUSTER_TASK_NEXT(a0)
1c000202:	5108                	lw	a0,32(a0)
    sw   a0, RT_CLUSTER_CALL_POOL_T_FIRST_CALL_FC(a1)
1c000204:	c1c8                	sw	a0,4(a1)

    j    __rt_cluster_pool_update_end
1c000206:	a029                	j	1c000210 <__rt_cluster_pool_update_end>

1c000208 <__rt_cluster_pool_update_no_current>:

__rt_cluster_pool_update_no_current:

    sw   x0, RT_CLUSTER_CALL_POOL_T_FIRST_CALL_FC(a1)
1c000208:	0005a223          	sw	zero,4(a1)
    sw   x0, RT_CLUSTER_CALL_POOL_T_FIRST_LAST_FC(a1)
1c00020c:	0005a423          	sw	zero,8(a1)

1c000210 <__rt_cluster_pool_update_end>:




__rt_cluster_pool_update_end:
    lw   a1, RT_FC_CLUSTER_DATA_T_EVENTS(x9)
1c000210:	40cc                	lw	a1,4(s1)

    lw   a2, RT_FC_CLUSTER_DATA_T_TRIG_ADDR(x9)
1c000212:	4890                	lw	a2,16(s1)
    sw   x0, RT_FC_CLUSTER_DATA_T_EVENTS(x9)
1c000214:	0004a223          	sw	zero,4(s1)

    sw   x0, 0(a2)
1c000218:	00062023          	sw	zero,0(a2)

    la   x9, __rt_remote_enqueue_event_loop_cluster_continue
1c00021c:	00000497          	auipc	s1,0x0
1c000220:	00a48493          	addi	s1,s1,10 # 1c000226 <__rt_remote_enqueue_event_loop_cluster_continue>
    j    __rt_event_enqueue
1c000224:	b789                	j	1c000166 <__rt_event_enqueue>

1c000226 <__rt_remote_enqueue_event_loop_cluster_continue>:

__rt_remote_enqueue_event_loop_cluster_continue:
    addi x8, x8, -1
1c000226:	147d                	addi	s0,s0,-1
    bgt  x8, x0, __rt_remote_enqueue_event_loop_next_cluster
1c000228:	00804e63          	bgtz	s0,1c000244 <__rt_remote_enqueue_event_loop_next_cluster>



    lw  x8, -4(sp)
1c00022c:	ffc12403          	lw	s0,-4(sp)
    lw  x9, -8(sp)
1c000230:	ff812483          	lw	s1,-8(sp)
    lw  a0, -12(sp)
1c000234:	ff412503          	lw	a0,-12(sp)
    lw  a1, -16(sp)
1c000238:	ff012583          	lw	a1,-16(sp)
    lw  a2, -20(sp)
1c00023c:	fec12603          	lw	a2,-20(sp)

    mret
1c000240:	30200073          	mret

1c000244 <__rt_remote_enqueue_event_loop_next_cluster>:

__rt_remote_enqueue_event_loop_next_cluster:
    la   x9, __rt_fc_cluster_data
1c000244:	0000f497          	auipc	s1,0xf
1c000248:	33c48493          	addi	s1,s1,828 # 1c00f580 <__rt_fc_cluster_data>
    li   a1, RT_FC_CLUSTER_DATA_T_SIZEOF
1c00024c:	02800593          	li	a1,40
    mul  a1, x8, a1
1c000250:	02b405b3          	mul	a1,s0,a1
    add  x9, x9, a1
1c000254:	94ae                	add	s1,s1,a1
    j __rt_remote_enqueue_event_loop_cluster
1c000256:	bf51                	j	1c0001ea <__rt_remote_enqueue_event_loop_cluster>

1c000258 <__rt_call_external_c_function>:
#endif

  .global __rt_call_external_c_function
__rt_call_external_c_function:

    add  sp, sp, -128
1c000258:	7119                	addi	sp,sp,-128

    sw   ra, 0x00(sp)
1c00025a:	c006                	sw	ra,0(sp)
    sw   gp, 0x04(sp)
1c00025c:	c20e                	sw	gp,4(sp)
    sw   tp, 0x08(sp)
1c00025e:	c412                	sw	tp,8(sp)
    sw   t0, 0x0C(sp)
1c000260:	c616                	sw	t0,12(sp)
    sw   t1, 0x10(sp)
1c000262:	c81a                	sw	t1,16(sp)
    sw   t2, 0x14(sp)
1c000264:	ca1e                	sw	t2,20(sp)
    sw   a3, 0x24(sp)
1c000266:	d236                	sw	a3,36(sp)
    sw   a4, 0x28(sp)
1c000268:	d43a                	sw	a4,40(sp)
    sw   a5, 0x2C(sp)
1c00026a:	d63e                	sw	a5,44(sp)
    sw   a6, 0x30(sp)
1c00026c:	d842                	sw	a6,48(sp)
    sw   a7, 0x34(sp)
1c00026e:	da46                	sw	a7,52(sp)
    sw   t3, 0x38(sp)
1c000270:	dc72                	sw	t3,56(sp)
    sw   t4, 0x3C(sp)
1c000272:	de76                	sw	t4,60(sp)
    sw   t5, 0x40(sp)
1c000274:	c0fa                	sw	t5,64(sp)
    sw   t6, 0x4C(sp)
1c000276:	c6fe                	sw	t6,76(sp)

    jalr ra, a2
1c000278:	000600e7          	jalr	a2

    lw   ra, 0x00(sp)
1c00027c:	4082                	lw	ra,0(sp)
    lw   gp, 0x04(sp)
1c00027e:	4192                	lw	gp,4(sp)
    lw   tp, 0x08(sp)
1c000280:	4222                	lw	tp,8(sp)
    lw   t0, 0x0C(sp)
1c000282:	42b2                	lw	t0,12(sp)
    lw   t1, 0x10(sp)
1c000284:	4342                	lw	t1,16(sp)
    lw   t2, 0x14(sp)
1c000286:	43d2                	lw	t2,20(sp)
    lw   a3, 0x24(sp)
1c000288:	5692                	lw	a3,36(sp)
    lw   a4, 0x28(sp)
1c00028a:	5722                	lw	a4,40(sp)
    lw   a5, 0x2C(sp)
1c00028c:	57b2                	lw	a5,44(sp)
    lw   a6, 0x30(sp)
1c00028e:	5842                	lw	a6,48(sp)
    lw   a7, 0x34(sp)
1c000290:	58d2                	lw	a7,52(sp)
    lw   t3, 0x38(sp)
1c000292:	5e62                	lw	t3,56(sp)
    lw   t4, 0x3C(sp)
1c000294:	5ef2                	lw	t4,60(sp)
    lw   t5, 0x40(sp)
1c000296:	4f06                	lw	t5,64(sp)
    lw   t6, 0x4C(sp)
1c000298:	4fb6                	lw	t6,76(sp)

    add  sp, sp, 128
1c00029a:	6109                	addi	sp,sp,128

    jr   x9
1c00029c:	8482                	jr	s1

1c00029e <__rt_illegal_instr>:

  .section .text
  
    .global __rt_illegal_instr
__rt_illegal_instr:
    sw   ra, -4(sp)
1c00029e:	fe112e23          	sw	ra,-4(sp)
    sw   a0, -8(sp)
1c0002a2:	fea12c23          	sw	a0,-8(sp)
    la   a0, __rt_handle_illegal_instr
1c0002a6:	0000a517          	auipc	a0,0xa
1c0002aa:	cda50513          	addi	a0,a0,-806 # 1c009f80 <__rt_handle_illegal_instr>
    jal  ra, __rt_call_c_function
1c0002ae:	010000ef          	jal	ra,1c0002be <__rt_call_c_function>
    lw   ra, -4(sp)
1c0002b2:	ffc12083          	lw	ra,-4(sp)
    lw   a0, -8(sp)
1c0002b6:	ff812503          	lw	a0,-8(sp)
#if PULP_CORE == CORE_RISCV_V4
    mret
1c0002ba:	30200073          	mret

1c0002be <__rt_call_c_function>:
#endif


__rt_call_c_function:

    add  sp, sp, -128
1c0002be:	7119                	addi	sp,sp,-128

    sw   ra, 0x00(sp)
1c0002c0:	c006                	sw	ra,0(sp)
    sw   gp, 0x04(sp)
1c0002c2:	c20e                	sw	gp,4(sp)
    sw   tp, 0x08(sp)
1c0002c4:	c412                	sw	tp,8(sp)
    sw   t0, 0x0C(sp)
1c0002c6:	c616                	sw	t0,12(sp)
    sw   t1, 0x10(sp)
1c0002c8:	c81a                	sw	t1,16(sp)
    sw   t2, 0x14(sp)
1c0002ca:	ca1e                	sw	t2,20(sp)
    sw   a1, 0x1C(sp)
1c0002cc:	ce2e                	sw	a1,28(sp)
    sw   a2, 0x20(sp)
1c0002ce:	d032                	sw	a2,32(sp)
    sw   a3, 0x24(sp)
1c0002d0:	d236                	sw	a3,36(sp)
    sw   a4, 0x28(sp)
1c0002d2:	d43a                	sw	a4,40(sp)
    sw   a5, 0x2C(sp)
1c0002d4:	d63e                	sw	a5,44(sp)
    sw   a6, 0x30(sp)
1c0002d6:	d842                	sw	a6,48(sp)
    sw   a7, 0x34(sp)
1c0002d8:	da46                	sw	a7,52(sp)
    sw   t3, 0x38(sp)
1c0002da:	dc72                	sw	t3,56(sp)
    sw   t4, 0x3C(sp)
1c0002dc:	de76                	sw	t4,60(sp)
    sw   t5, 0x40(sp)
1c0002de:	c0fa                	sw	t5,64(sp)
    sw   t6, 0x4C(sp)
1c0002e0:	c6fe                	sw	t6,76(sp)

    jalr ra, a0
1c0002e2:	000500e7          	jalr	a0

    lw   ra, 0x00(sp)
1c0002e6:	4082                	lw	ra,0(sp)
    lw   gp, 0x04(sp)
1c0002e8:	4192                	lw	gp,4(sp)
    lw   tp, 0x08(sp)
1c0002ea:	4222                	lw	tp,8(sp)
    lw   t0, 0x0C(sp)
1c0002ec:	42b2                	lw	t0,12(sp)
    lw   t1, 0x10(sp)
1c0002ee:	4342                	lw	t1,16(sp)
    lw   t2, 0x14(sp)
1c0002f0:	43d2                	lw	t2,20(sp)
    lw   a1, 0x1C(sp)
1c0002f2:	45f2                	lw	a1,28(sp)
    lw   a2, 0x20(sp)
1c0002f4:	5602                	lw	a2,32(sp)
    lw   a3, 0x24(sp)
1c0002f6:	5692                	lw	a3,36(sp)
    lw   a4, 0x28(sp)
1c0002f8:	5722                	lw	a4,40(sp)
    lw   a5, 0x2C(sp)
1c0002fa:	57b2                	lw	a5,44(sp)
    lw   a6, 0x30(sp)
1c0002fc:	5842                	lw	a6,48(sp)
    lw   a7, 0x34(sp)
1c0002fe:	58d2                	lw	a7,52(sp)
    lw   t3, 0x38(sp)
1c000300:	5e62                	lw	t3,56(sp)
    lw   t4, 0x3C(sp)
1c000302:	5ef2                	lw	t4,60(sp)
    lw   t5, 0x40(sp)
1c000304:	4f06                	lw	t5,64(sp)
    lw   t6, 0x4C(sp)
1c000306:	4fb6                	lw	t6,76(sp)

    add  sp, sp, 128
1c000308:	6109                	addi	sp,sp,128

    jr   ra
1c00030a:	8082                	ret

1c00030c <udma_event_handler>:

  .global udma_event_handler
udma_event_handler:

  // Dequeue the transfer which have just finished and mark it as done
  lw   x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c00030c:	4080                	lw	s0,0(s1)
  lw   x11, RT_PERIPH_CHANNEL_T_FIRST_TO_ENQUEUE(x9)   // This is used later on, just put here to fill the slot
1c00030e:	448c                	lw	a1,8(s1)
  beq  x8, x0, __rt_udma_no_copy                       // Special case where there is no copy, just register the event in the bitfield
1c000310:	08040f63          	beqz	s0,1c0003ae <__rt_udma_no_copy>
  lw   x12, RT_PERIPH_COPY_T_REPEAT(x8)
1c000314:	4c50                	lw	a2,28(s0)
  lw   x10, RT_PERIPH_COPY_T_NEXT(x8)
1c000316:	4848                	lw	a0,20(s0)
  bne  x12, x0, repeat_transfer
1c000318:	04061f63          	bnez	a2,1c000376 <dmaCmd>
  sw   x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c00031c:	c088                	sw	a0,0(s1)
  
  // Handle any special end-of-transfer control
  lw       x10, RT_PERIPH_COPY_T_CTRL(x8)
1c00031e:	4448                	lw	a0,12(s0)
  bnez     x10, handle_special_end
1c000320:	e15d                	bnez	a0,1c0003c6 <handle_special_end>

1c000322 <resume_after_special_end>:
resume_after_special_end:


  // Now check if there are some transfers enqueued in the SW FIFO to be enqueued to the UDMA
  beq x11, x0, checkTask
1c000322:	02058f63          	beqz	a1,1c000360 <checkTask>

  // x9 contains the pointer to the channel and x11 the first copy

  // Update the FIFO pointers and just copy from node to UDMA
  lw  x12, RT_PERIPH_COPY_T_ENQUEUE_CALLBACK(x11)
1c000326:	4990                	lw	a2,16(a1)
  lw  x10, RT_PERIPH_COPY_T_NEXT(x11)
1c000328:	49c8                	lw	a0,20(a1)
  beqz x12, __rt_udma_call_enqueue_callback_resume
1c00032a:	c611                	beqz	a2,1c000336 <__rt_udma_call_enqueue_callback_resume>

  la  x9, __rt_udma_call_enqueue_callback_resume
1c00032c:	00000497          	auipc	s1,0x0
1c000330:	00a48493          	addi	s1,s1,10 # 1c000336 <__rt_udma_call_enqueue_callback_resume>
  jr  x12
1c000334:	8602                	jr	a2

1c000336 <__rt_udma_call_enqueue_callback_resume>:

__rt_udma_call_enqueue_callback_resume:
  lw  x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c000336:	44d0                	lw	a2,12(s1)
  sw  x10, RT_PERIPH_CHANNEL_T_FIRST_TO_ENQUEUE(x9)
1c000338:	c488                	sw	a0,8(s1)
  lw  x10, RT_PERIPH_COPY_T_ADDR(x11)
1c00033a:	4188                	lw	a0,0(a1)
  lw  x9, RT_PERIPH_COPY_T_SIZE(x11)
1c00033c:	41c4                	lw	s1,4(a1)
  sw  x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c00033e:	c208                	sw	a0,0(a2)
  sw  x9, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c000340:	c244                	sw	s1,4(a2)

  lw  x9, RT_PERIPH_COPY_T_CTRL(x11)
1c000342:	45c4                	lw	s1,12(a1)
  andi x9, x9, (1<<RT_PERIPH_COPY_CTRL_TYPE_WIDTH)-1
1c000344:	88bd                	andi	s1,s1,15
  li  x10, RT_PERIPH_COPY_SPECIAL_ENQUEUE_THRESHOLD
1c000346:	4515                	li	a0,5
  blt x9, x10, transfer_resume
1c000348:	00a4ca63          	blt	s1,a0,1c00035c <transfer_resume>
  li          x10, RT_PERIPH_COPY_HYPER
  beq         x9, x10, hyper
  li          x10, RT_PERIPH_COPY_FC_TCDM
  beq         x9, x10, fc_tcdm
#else
  p.beqimm      x9, RT_PERIPH_COPY_HYPER, hyper
1c00034c:	0064a463          	p.beqimm	s1,6,1c000354 <dual>
  p.beqimm      x9, RT_PERIPH_COPY_FC_TCDM, fc_tcdm
1c000350:	0074a263          	p.beqimm	s1,7,1c000354 <dual>

1c000354 <dual>:
#ifdef RV_ISA_RV32
  li    x10, ~(1<<UDMA_CHANNEL_SIZE_LOG2)
  and   x9, x12, x10
  lw    x10, RT_PERIPH_COPY_T_HYPER_ADDR(x11)
#else
  lw    x10, RT_PERIPH_COPY_T_HYPER_ADDR(x11)
1c000354:	51c8                	lw	a0,36(a1)
  p.bclr  x9, x12, 0, UDMA_CHANNEL_SIZE_LOG2
1c000356:	c04634b3          	p.bclr	s1,a2,0,4
#endif
  sw    x10, HYPER_EXT_ADDR_CHANNEL_CUSTOM_OFFSET(x9)
1c00035a:	d088                	sw	a0,32(s1)

1c00035c <transfer_resume>:
#endif

transfer_resume:
  lw  x10, RT_PERIPH_COPY_T_CFG(x11)
1c00035c:	4588                	lw	a0,8(a1)
  sw  x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c00035e:	c608                	sw	a0,8(a2)

1c000360 <checkTask>:

checkTask:

  // Check if we have a DMA transfer from L2 to L1   
  //lw          x10, RT_PERIPH_COPY_T_DMACMD(x8)           // Not null if we must transfer
  lw          x11, RT_PERIPH_COPY_T_EVENT(x8)             // Read this in advance to fill the slot, it is used later on in case there is no DMA command
1c000360:	4c0c                	lw	a1,24(s0)

  //bne         x10, zero, dmaCmd
  la          x9, udma_event_handler_end
1c000362:	00000497          	auipc	s1,0x0
1c000366:	19a48493          	addi	s1,s1,410 # 1c0004fc <udma_event_handler_end>
  bne         x11, zero, __rt_event_enqueue
1c00036a:	00058463          	beqz	a1,1c000372 <checkTask+0x12>
1c00036e:	df9ff06f          	j	1c000166 <__rt_event_enqueue>

  // Loop again in case there are still events in the FIFO
  j udma_event_handler_end
1c000372:	18a0006f          	j	1c0004fc <udma_event_handler_end>

1c000376 <dmaCmd>:
//   x12 : number of bytes to repeat
repeat_transfer:

#ifdef ARCHI_UDMA_HAS_HYPER

  lw      x11, RT_PERIPH_CHANNEL_T_BASE(x9)
1c000376:	44cc                	lw	a1,12(s1)
#ifdef RV_ISA_RV32
  li      x10, ~(1<<UDMA_CHANNEL_SIZE_LOG2)
  and     x9, x11, x10
  lw      x10, RT_PERIPH_COPY_T_HYPER_ADDR(x8)
#else
  lw      x10, RT_PERIPH_COPY_T_HYPER_ADDR(x8)
1c000378:	5048                	lw	a0,36(s0)
  p.bclr  x9, x11, 0, UDMA_CHANNEL_SIZE_LOG2
1c00037a:	c045b4b3          	p.bclr	s1,a1,0,4
#endif
  add     x10, x10, x12
1c00037e:	9532                	add	a0,a0,a2
  sw      x10, HYPER_EXT_ADDR_CHANNEL_CUSTOM_OFFSET(x9)
1c000380:	d088                	sw	a0,32(s1)
  sw      x10, RT_PERIPH_COPY_T_HYPER_ADDR(x8)
1c000382:	d048                	sw	a0,36(s0)

  lw      x10, RT_PERIPH_COPY_T_ADDR(x8)
1c000384:	4008                	lw	a0,0(s0)
  lw      x9, RT_PERIPH_COPY_T_REPEAT_SIZE(x8)
1c000386:	5004                	lw	s1,32(s0)
  add     x10, x10, x12
1c000388:	9532                	add	a0,a0,a2
  sub     x9, x9, x12
1c00038a:	8c91                	sub	s1,s1,a2
  blt     x12, x9, not_last
1c00038c:	00964963          	blt	a2,s1,1c00039e <not_last>
  mv      x12, x9
1c000390:	8626                	mv	a2,s1
  sw      x0, RT_PERIPH_COPY_T_REPEAT(x8)
1c000392:	00042e23          	sw	zero,28(s0)
  beq     x12, x0, udma_event_handler_end
1c000396:	00061463          	bnez	a2,1c00039e <not_last>
1c00039a:	1620006f          	j	1c0004fc <udma_event_handler_end>

1c00039e <not_last>:

not_last:
  sw      x10, RT_PERIPH_COPY_T_ADDR(x8)
1c00039e:	c008                	sw	a0,0(s0)
  sw      x9, RT_PERIPH_COPY_T_REPEAT_SIZE(x8)
1c0003a0:	d004                	sw	s1,32(s0)
  sw      x10, UDMA_CHANNEL_SADDR_OFFSET(x11)
1c0003a2:	c188                	sw	a0,0(a1)
  sw      x12, UDMA_CHANNEL_SIZE_OFFSET(x11)
1c0003a4:	c1d0                	sw	a2,4(a1)

  li      x10, UDMA_CHANNEL_CFG_EN
1c0003a6:	4541                	li	a0,16
  sw      x10, UDMA_CHANNEL_CFG_OFFSET(x11)
1c0003a8:	c588                	sw	a0,8(a1)

#endif

  j           udma_event_handler_end
1c0003aa:	1520006f          	j	1c0004fc <udma_event_handler_end>

1c0003ae <__rt_udma_no_copy>:




__rt_udma_no_copy:
  la      x9, __rt_socevents_status
1c0003ae:	e4000497          	auipc	s1,0xe4000
1c0003b2:	f0248493          	addi	s1,s1,-254 # 2b0 <__rt_socevents_status>
  lw      x8, 0(x9)
1c0003b6:	4080                	lw	s0,0(s1)
  li      x11, 1
1c0003b8:	4585                	li	a1,1
  sll     x10, x11, x10
1c0003ba:	00a59533          	sll	a0,a1,a0
  or      x8, x8, x10
1c0003be:	8c49                	or	s0,s0,a0
  sw      x8, 0(x9)
1c0003c0:	c080                	sw	s0,0(s1)
  j udma_event_handler_end
1c0003c2:	13a0006f          	j	1c0004fc <udma_event_handler_end>

1c0003c6 <handle_special_end>:
  li          x12, RT_PERIPH_COPY_I2C_STEP1
  beq         x10, x12, i2c_step1
  li          x12, RT_PERIPH_COPY_I2C_STEP2
  beq         x10, x12, i2c_step2
#else
  p.beqimm    x10, RT_PERIPH_COPY_I2C_STEP1, i2c_step1  
1c0003c6:	04352463          	p.beqimm	a0,3,1c00040e <i2c_step1>
  p.beqimm    x10, RT_PERIPH_COPY_I2C_STEP2, i2c_step2
1c0003ca:	06452063          	p.beqimm	a0,4,1c00042a <i2c_step2>
#endif

  j           resume_after_special_end
1c0003ce:	bf91                	j	1c000322 <resume_after_special_end>

1c0003d0 <spim_step3>:


spim_step3:
  // The current copy was enqueued to configure spi, cs and send command
  // now we need to reenqueue the same copy with the user buffer.
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL1(x8)
1c0003d0:	5408                	lw	a0,40(s0)
  sw          x10, RT_PERIPH_COPY_T_CTRL(x8)
1c0003d2:	c448                	sw	a0,12(s0)

  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0003d4:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c0003d6:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0003d8:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c0003da:	44d0                	lw	a2,12(s1)
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL2(x8)
1c0003dc:	5448                	lw	a0,44(s0)
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c0003de:	c208                	sw	a0,0(a2)
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL0(x8)
1c0003e0:	5048                	lw	a0,36(s0)
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c0003e2:	c248                	sw	a0,4(a2)
  lw          x10, RT_PERIPH_COPY_T_CFG(x8)
1c0003e4:	4408                	lw	a0,8(s0)
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c0003e6:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c0003e8:	1140006f          	j	1c0004fc <udma_event_handler_end>

1c0003ec <spim_step2>:

spim_step2:
  // Now that the user data has been pushed, we must push an EOT command
  sw          x0, RT_PERIPH_COPY_T_CTRL(x8)
1c0003ec:	00042623          	sw	zero,12(s0)
  
  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0003f0:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c0003f2:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c0003f4:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  #if PULP_CHIP_FAMILY == CHIP_GAP

  lw          x8, RT_PERIPH_COPY_T_PERIPH_DATA(x8)
1c0003f6:	4060                	lw	s0,68(s0)
  li          x12, SPI_CMD_EOT(0)
1c0003f8:	90000637          	lui	a2,0x90000
  sw          x12, 0(x8)
1c0003fc:	c010                	sw	a2,0(s0)
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c0003fe:	44d0                	lw	a2,12(s1)
  sw          x8, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c000400:	c200                	sw	s0,0(a2)
  addi        x10, x8, RT_PERIPH_COPY_T_PERIPH_DATA
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)

  #endif

  li          x10, 4
1c000402:	4511                	li	a0,4
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c000404:	c248                	sw	a0,4(a2)
  li          x10, UDMA_CHANNEL_CFG_EN
1c000406:	4541                	li	a0,16
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c000408:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c00040a:	0f20006f          	j	1c0004fc <udma_event_handler_end>

1c00040e <i2c_step1>:
 */

i2c_step1:
  // The current copy was enqueued to configure i2c, cs and send command
  // now we need to reenqueue the same copy with the user buffer.
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL1(x8)
1c00040e:	5408                	lw	a0,40(s0)
  sw          x10, RT_PERIPH_COPY_T_CTRL(x8)
1c000410:	c448                	sw	a0,12(s0)

  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c000412:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c000414:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c000416:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c000418:	44d0                	lw	a2,12(s1)
  lw          x10, RT_PERIPH_COPY_T_ADDR(x8)
1c00041a:	4008                	lw	a0,0(s0)
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c00041c:	c208                	sw	a0,0(a2)
  lw          x10, RT_PERIPH_COPY_T_RAW_VAL0(x8)
1c00041e:	5048                	lw	a0,36(s0)
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c000420:	c248                	sw	a0,4(a2)
  lw          x10, RT_PERIPH_COPY_T_CFG(x8)
1c000422:	4408                	lw	a0,8(s0)
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c000424:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c000426:	0d60006f          	j	1c0004fc <udma_event_handler_end>

1c00042a <i2c_step2>:

i2c_step2:
  // Now that the user data has been pushed, we must push a STOP command
  sw          x0, RT_PERIPH_COPY_T_CTRL(x8)
1c00042a:	00042623          	sw	zero,12(s0)
  
  // Reenqueue the same copy to the list of pending copies as it has been removed
  lw          x10, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c00042e:	4088                	lw	a0,0(s1)
  sw          x10, RT_PERIPH_COPY_T_NEXT(x8)
1c000430:	c848                	sw	a0,20(s0)
  sw          x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c000432:	c080                	sw	s0,0(s1)

  // And rearm the transfer in the udma
  #if PULP_CHIP_FAMILY == CHIP_GAP

  lw          x8, RT_PERIPH_COPY_T_PERIPH_DATA(x8)
1c000434:	4060                	lw	s0,68(s0)
  li          x12, I2C_CMD_STOP
1c000436:	02000613          	li	a2,32
  sw          x12, 0(x8)
1c00043a:	c010                	sw	a2,0(s0)
  lw          x12, RT_PERIPH_CHANNEL_T_BASE(x9)
1c00043c:	44d0                	lw	a2,12(s1)
  sw          x8, UDMA_CHANNEL_SADDR_OFFSET(x12)
1c00043e:	c200                	sw	s0,0(a2)
  addi        x10, x8, RT_PERIPH_COPY_T_PERIPH_DATA
  sw          x10, UDMA_CHANNEL_SADDR_OFFSET(x12)

  #endif

  li          x10, 1
1c000440:	4505                	li	a0,1
  sw          x10, UDMA_CHANNEL_SIZE_OFFSET(x12)
1c000442:	c248                	sw	a0,4(a2)
  li          x10, UDMA_CHANNEL_CFG_EN
1c000444:	4541                	li	a0,16
  sw          x10, UDMA_CHANNEL_CFG_OFFSET(x12)
1c000446:	c608                	sw	a0,8(a2)

  j           udma_event_handler_end
1c000448:	0b40006f          	j	1c0004fc <udma_event_handler_end>

1c00044c <__rt_fc_socevents_handler>:

  .global __rt_fc_socevents_handler
  .extern pwm_event_handler
__rt_fc_socevents_handler:
// The stack is first adjusted to have stack-based load/store compressed
  add sp, sp, -128
1c00044c:	7119                	addi	sp,sp,-128
  sw  x8, 0(sp)
1c00044e:	c022                	sw	s0,0(sp)
  sw  x9, 4(sp)
1c000450:	c226                	sw	s1,4(sp)
  sw  x10, 8(sp)
1c000452:	c42a                	sw	a0,8(sp)
  sw  x11, 12(sp)
1c000454:	c62e                	sw	a1,12(sp)
  sw  x12, 16(sp)
1c000456:	c832                	sw	a2,16(sp)


  // Pop one element from the FIFO
  li  x8, ARCHI_EU_ADDR + EU_SOC_EVENTS_AREA_OFFSET + EU_SOC_EVENTS_CURRENT_EVENT
1c000458:	00201437          	lui	s0,0x201
1c00045c:	f0040413          	addi	s0,s0,-256 # 200f00 <__L2+0x180f00>
  lw  x8, 0(x8)
1c000460:	4000                	lw	s0,0(s0)

  // Now that we popped the element, we can clear the soc event FIFO event as the FIFO is generating
  // an event as soon as the FIFO is not empty
  li  x9, 1<<PULP_SOC_EVENTS_EVENT
1c000462:	080004b7          	lui	s1,0x8000
  li  x10, ARCHI_EU_DEMUX_ADDR + EU_CORE_BUFFER_CLEAR
1c000466:	00204537          	lui	a0,0x204
1c00046a:	02850513          	addi	a0,a0,40 # 204028 <__L2+0x184028>
  sw  x9, 0(x10)
1c00046e:	c104                	sw	s1,0(a0)
  // Due to a HW bug in the core on Gap, we have to load this value early
#ifdef CONFIG_NO_FC_TINY
  la    x12, __rt_hyper_udma_handle
  lw    x12, 0(x12)
#else
  lw    x12, %tiny(__rt_hyper_udma_handle)(x0)
1c000470:	30802603          	lw	a2,776(zero) # 308 <__rt_hyper_udma_handle>
#endif
#endif

  // Extract ID part
  p.extractu x10, x8, EU_SOC_EVENTS_EVENT_MASK_BITS-1, EU_SOC_EVENTS_EVENT_MASK_OFFSET
1c000474:	ce041533          	p.extractu	a0,s0,7,0

#ifdef ARCHI_UDMA_HAS_HYPER
  p.bneimm x10, UDMA_EVENT_ID(ARCHI_UDMA_HYPER_ID(0)), __rt_fc_socevents_not_hyper_rx
1c000478:	00653363          	p.bneimm	a0,6,1c00047e <__rt_fc_socevents_not_hyper_rx>
  jr x12
1c00047c:	8602                	jr	a2

1c00047e <__rt_fc_socevents_not_hyper_rx>:

__rt_fc_socevents_not_hyper_rx:
  p.bneimm x10, UDMA_EVENT_ID(ARCHI_UDMA_HYPER_ID(0))+1, __rt_fc_socevents_not_hyper_tx
1c00047e:	00753363          	p.bneimm	a0,7,1c000484 <__rt_fc_socevents_not_hyper_tx>
  jr x12
1c000482:	8602                	jr	a2

1c000484 <__rt_fc_socevents_not_hyper_tx>:
#endif

__rt_fc_socevents_not_hyper_tx:

  // UDMA CHANNEL EVENTS
  li x9, ARCHI_SOC_EVENT_UDMA_NB_EVT
1c000484:	44cd                	li	s1,19
  bge x10, x9, __rt_soc_evt_no_udma_channel
1c000486:	00955c63          	ble	s1,a0,1c00049e <__rt_soc_evt_no_udma_channel>
  andi   x8, x10, 1
  srli   x10, x10, 1
  or     x10, x10, x8
#endif

  la     x8, periph_channels
1c00048a:	e4000417          	auipc	s0,0xe4000
1c00048e:	ba640413          	addi	s0,s0,-1114 # 30 <periph_channels>
  slli   x9, x10, RT_PERIPH_CHANNEL_T_SIZEOF_LOG2
1c000492:	00551493          	slli	s1,a0,0x5
  add    x9, x9, x8
1c000496:	94a2                	add	s1,s1,s0

  lw   x11, RT_PERIPH_CHANNEL_T_CALLBACK(x9)
1c000498:	4ccc                	lw	a1,28(s1)
  lw   x8, RT_PERIPH_CHANNEL_T_FIRST(x9)
1c00049a:	4080                	lw	s0,0(s1)

  jr   x11
1c00049c:	8582                	jr	a1

1c00049e <__rt_soc_evt_no_udma_channel>:


__rt_soc_evt_no_udma_channel:

  li x9, ARCHI_SOC_EVENT_UDMA_FIRST_EXTRA_EVT + ARCHI_SOC_EVENT_UDMA_NB_EXTRA_EVT
1c00049e:	44f9                	li	s1,30
  bge x10, x9, __rt_soc_evt_no_udma
1c0004a0:	00955b63          	ble	s1,a0,1c0004b6 <__rt_soc_evt_no_udma>

  addi x8, x10, -ARCHI_SOC_EVENT_UDMA_FIRST_EXTRA_EVT
1c0004a4:	fec50413          	addi	s0,a0,-20
  slli x11, x8, 2
1c0004a8:	00241593          	slli	a1,s0,0x2
  la   x12, __rt_udma_extra_callback
  p.lw x12, x12(x11)
  la   x9, __rt_udma_extra_callback_arg
  p.lw x11, x9(x11)
#else
  lw   x12, %tiny(__rt_udma_extra_callback)(x11)
1c0004ac:	2b85a603          	lw	a2,696(a1)
  lw   x11, %tiny(__rt_udma_extra_callback_arg)(x11)
1c0004b0:	2e05a583          	lw	a1,736(a1)
#endif

  jr   x12
1c0004b4:	8602                	jr	a2

1c0004b6 <__rt_soc_evt_no_udma>:

  .global __rt_soc_evt_no_udma
__rt_soc_evt_no_udma:
#ifdef RT_CONFIG_GPIO_ENABLED
  // GPIO EVENT
  li      x9, ARCHI_SOC_EVENT_GPIO
1c0004b6:	02a00493          	li	s1,42
  beq     x10, x9, __rt_gpio_handler
1c0004ba:	00951463          	bne	a0,s1,1c0004c2 <__rt_soc_evt_no_udma+0xc>
1c0004be:	1b20006f          	j	1c000670 <__rt_gpio_handler>
#endif

  li      x9, ARCHI_SOC_EVENT_RTC_IRQ
1c0004c2:	02c00493          	li	s1,44
  beq     x9, x10, rtc_event_handler
1c0004c6:	04a48363          	beq	s1,a0,1c00050c <rtc_event_handler>

1c0004ca <__rt_soc_evt_pwm>:


// pwm event handler
//x9 : nb of event that will be used by handler
__rt_soc_evt_pwm:
  li x11, ARCHI_SOC_EVENT_ADV_TIMER_NB_EVT-1 // 3
1c0004ca:	458d                	li	a1,3
  addi x9, x11, ARCHI_SOC_EVENT_ADV_TIMER_FIRST_EVT //3+38=41
1c0004cc:	02658493          	addi	s1,a1,38
  sub x9, x9, x10 // 41 - 56
1c0004d0:	8c89                	sub	s1,s1,a0
  bgt x9, x11, __rt_soc_evt_store // if > 3 not for pwm
1c0004d2:	0095c663          	blt	a1,s1,1c0004de <__rt_soc_evt_store>
  blt x9, x0,  __rt_soc_evt_store // if > 3 not for pwm
1c0004d6:	0004c463          	bltz	s1,1c0004de <__rt_soc_evt_store>
  j pwm_event_handler
1c0004da:	15c0006f          	j	1c000636 <pwm_event_handler>

1c0004de <__rt_soc_evt_store>:


__rt_soc_evt_store:
  // If the event is not handled, store it in the soc event status mask
  la      x9, __rt_socevents_status
1c0004de:	e4000497          	auipc	s1,0xe4000
1c0004e2:	dd248493          	addi	s1,s1,-558 # 2b0 <__rt_socevents_status>
  li      x11, 32
1c0004e6:	02000593          	li	a1,32
  blt     x10, x11, socevents_set
1c0004ea:	00b54463          	blt	a0,a1,1c0004f2 <socevents_set>
  addi    x9, x9, 4
1c0004ee:	0491                	addi	s1,s1,4
  addi    x10, x10, -32
1c0004f0:	1501                	addi	a0,a0,-32

1c0004f2 <socevents_set>:

socevents_set:
  lw      x11, 0(x9)
1c0004f2:	408c                	lw	a1,0(s1)
  p.bsetr x12, x11, x10
1c0004f4:	80a5c633          	p.bsetr	a2,a1,a0
  sw      x12, 0(x9)
1c0004f8:	c090                	sw	a2,0(s1)
  j       udma_event_handler_end
1c0004fa:	a009                	j	1c0004fc <udma_event_handler_end>

1c0004fc <udma_event_handler_end>:

  .global udma_event_handler_end
udma_event_handler_end:
  lw  x8, 0(sp)
1c0004fc:	4402                	lw	s0,0(sp)
  lw  x9, 4(sp)
1c0004fe:	4492                	lw	s1,4(sp)
  lw  x10, 8(sp)
1c000500:	4522                	lw	a0,8(sp)
  lw  x11, 12(sp)
1c000502:	45b2                	lw	a1,12(sp)
  lw  x12, 16(sp)
1c000504:	4642                	lw	a2,16(sp)
  add sp, sp, 128
1c000506:	6109                	addi	sp,sp,128
  mret
1c000508:	30200073          	mret

1c00050c <rtc_event_handler>:


rtc_event_handler:
  lw    x11, __rtc_handler
1c00050c:	e4000597          	auipc	a1,0xe4000
1c000510:	ed45a583          	lw	a1,-300(a1) # 3e0 <__rtc_handler>
  la    x9, udma_event_handler_end
1c000514:	00000497          	auipc	s1,0x0
1c000518:	fe848493          	addi	s1,s1,-24 # 1c0004fc <udma_event_handler_end>
  j   __rt_event_enqueue
1c00051c:	c4bff06f          	j	1c000166 <__rt_event_enqueue>

1c000520 <__rt_udma_handle_copy>:

  // x9: channel, x10: event, x8,x11,x12:temp
  .global __rt_udma_handle_copy
__rt_udma_handle_copy:

  slli   x8, x10, 2
1c000520:	00251413          	slli	s0,a0,0x2
  lw     x8, %tiny(__rt_udma_channels)(x8)
1c000524:	35442403          	lw	s0,852(s0)

  // First update all the queues
  lw     x12, RT_UDMA_CHANNEL_T_PENDINGS_1(x8)
1c000528:	4050                	lw	a2,4(s0)
  lw     x11, RT_UDMA_CHANNEL_T_PENDINGS_0(x8)
1c00052a:	400c                	lw	a1,0(s0)
  lw     x9, RT_UDMA_CHANNEL_T_PENDINGS_FIRST(x8)
1c00052c:	4404                	lw	s1,8(s0)
  sw     x12, RT_UDMA_CHANNEL_T_PENDINGS_0(x8)
1c00052e:	c010                	sw	a2,0(s0)


  bnez   x9, __rt_udma_handle_pending
1c000530:	e889                	bnez	s1,1c000542 <__rt_udma_handle_pending>

  sw     x0, RT_UDMA_CHANNEL_T_PENDINGS_1(x8)
1c000532:	00042223          	sw	zero,4(s0)
  la     x9, udma_event_handler_end
1c000536:	00000497          	auipc	s1,0x0
1c00053a:	fc648493          	addi	s1,s1,-58 # 1c0004fc <udma_event_handler_end>
  j      __rt_event_enqueue
1c00053e:	c29ff06f          	j	1c000166 <__rt_event_enqueue>

1c000542 <__rt_udma_handle_pending>:




__rt_udma_handle_pending:
  sw     x9, RT_UDMA_CHANNEL_T_PENDINGS_1(x8)
1c000542:	c044                	sw	s1,4(s0)
  lw     x11, PI_TASK_T_NEXT(x9)
1c000544:	4ccc                	lw	a1,28(s1)
  sw     x11, RT_UDMA_CHANNEL_T_PENDINGS_FIRST(x8)
1c000546:	c40c                	sw	a1,8(s0)

1c000548 <__rt_hyper_handle_copy>:

#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_pending_repeat
  lw    x12, 0(x8)
#else
  lw    x12, %tiny(__rt_hyper_pending_repeat)(x0)
1c000548:	31802603          	lw	a2,792(zero) # 318 <__rt_hyper_pending_repeat>
#endif
  beqz      x12, __rt_hyper_handle_copy_end
1c00054c:	c621                	beqz	a2,1c000594 <__rt_hyper_handle_copy_end>

1c00054e <__rt_hyper_repeat_copy>:

#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_pending_base
  lw        x11, 0(x8)
#else
  lw        x11, %tiny(__rt_hyper_pending_base)(x0)
1c00054e:	30c02583          	lw	a1,780(zero) # 30c <__rt_hyper_pending_base>
#else
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_pending_hyper_addr
  lw        x10, 0(x8)
#else
  lw        x10, %tiny(__rt_hyper_pending_hyper_addr)(x0)
1c000552:	31002503          	lw	a0,784(zero) # 310 <__rt_hyper_pending_hyper_addr>
#endif
  p.bclr    x9, x11, 0, UDMA_CHANNEL_SIZE_LOG2
1c000556:	c045b4b3          	p.bclr	s1,a1,0,4
#endif
  add       x10, x10, x12
1c00055a:	9532                	add	a0,a0,a2
  sw        x10, HYPER_EXT_ADDR_CHANNEL_CUSTOM_OFFSET(x9)
1c00055c:	d088                	sw	a0,32(s1)
  la        x8, __rt_hyper_pending_addr
  lw        x10, 0(x8)
  la        x8, __rt_hyper_pending_repeat_size
  lw        x9, 0(x8)
#else
  sw        x10, %tiny(__rt_hyper_pending_hyper_addr)(x0)
1c00055e:	30a02823          	sw	a0,784(zero) # 310 <__rt_hyper_pending_hyper_addr>

  lw        x10, %tiny(__rt_hyper_pending_addr)(x0)
1c000562:	31402503          	lw	a0,788(zero) # 314 <__rt_hyper_pending_addr>
  lw        x9, %tiny(__rt_hyper_pending_repeat_size)(x0)
1c000566:	31c02483          	lw	s1,796(zero) # 31c <__rt_hyper_pending_repeat_size>
#endif
  add       x10, x10, x12
1c00056a:	9532                	add	a0,a0,a2
  sub       x9, x9, x12
1c00056c:	8c91                	sub	s1,s1,a2
  blt       x12, x9, __rt_hyper_repeat_copy_not_last
1c00056e:	00964963          	blt	a2,s1,1c000580 <__rt_hyper_repeat_copy_not_last>
  mv        x12, x9
1c000572:	8626                	mv	a2,s1
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_pending_repeat
  sw        x0, 0(x8)
#else
  sw        x0, %tiny(__rt_hyper_pending_repeat)(x0)
1c000574:	30002c23          	sw	zero,792(zero) # 318 <__rt_hyper_pending_repeat>
#endif
  beq       x12, x0, udma_event_handler_end
1c000578:	00061463          	bnez	a2,1c000580 <__rt_hyper_repeat_copy_not_last>
1c00057c:	f81ff06f          	j	1c0004fc <udma_event_handler_end>

1c000580 <__rt_hyper_repeat_copy_not_last>:
  la        x8, __rt_hyper_pending_addr
  sw        x10, 0(x8)
  la        x8, __rt_hyper_pending_repeat_size
  sw        x9, 0(x8)
#else
  sw        x10, %tiny(__rt_hyper_pending_addr)(x0)
1c000580:	30a02a23          	sw	a0,788(zero) # 314 <__rt_hyper_pending_addr>
  sw        x9, %tiny(__rt_hyper_pending_repeat_size)(x0)
1c000584:	30902e23          	sw	s1,796(zero) # 31c <__rt_hyper_pending_repeat_size>
#endif
  sw        x10, UDMA_CHANNEL_SADDR_OFFSET(x11)
1c000588:	c188                	sw	a0,0(a1)
  sw        x12, UDMA_CHANNEL_SIZE_OFFSET(x11)
1c00058a:	c1d0                	sw	a2,4(a1)

  li        x10, UDMA_CHANNEL_CFG_EN
1c00058c:	4541                	li	a0,16
  sw        x10, UDMA_CHANNEL_CFG_OFFSET(x11)
1c00058e:	c588                	sw	a0,8(a1)

  j         udma_event_handler_end
1c000590:	f6dff06f          	j	1c0004fc <udma_event_handler_end>

1c000594 <__rt_hyper_handle_copy_end>:
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_end_task
  lw        x11, 0(x8)
  sw        x0, 0(x8)
#else
  lw        x11, %tiny(__rt_hyper_end_task)(x0)
1c000594:	32002583          	lw	a1,800(zero) # 320 <__rt_hyper_end_task>
  sw        x0, %tiny(__rt_hyper_end_task)(x0)
1c000598:	32002023          	sw	zero,800(zero) # 320 <__rt_hyper_end_task>
#endif
  beqz      x11, __rt_hyper_handle_emu_task
1c00059c:	c589                	beqz	a1,1c0005a6 <__rt_hyper_handle_emu_task>
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_current_task
  sw        x0, 0(x8)
#else
  sw        x0, %tiny(__rt_hyper_current_task)(x0)
1c00059e:	32002223          	sw	zero,804(zero) # 324 <__rt_hyper_current_task>
#endif
  jal       x9, __rt_event_enqueue
1c0005a2:	bc5ff4ef          	jal	s1,1c000166 <__rt_event_enqueue>

1c0005a6 <__rt_hyper_handle_emu_task>:
__rt_hyper_handle_emu_task:
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_pending_emu_task
  lw        x10, 0(x8)
#else
  lw        x10, %tiny(__rt_hyper_pending_emu_task)(x0)
1c0005a6:	33c02503          	lw	a0,828(zero) # 33c <__rt_hyper_pending_emu_task>
#endif
  beqz      x10, __rt_hyper_handle_pending_tasks
1c0005aa:	c919                	beqz	a0,1c0005c0 <__rt_hyper_handle_pending_tasks>

  la      x12, __rt_hyper_resume_emu_task
1c0005ac:	0000c617          	auipc	a2,0xc
1c0005b0:	a2a60613          	addi	a2,a2,-1494 # 1c00bfd6 <__rt_hyper_resume_emu_task>
  la        x9, udma_event_handler_end
1c0005b4:	00000497          	auipc	s1,0x0
1c0005b8:	f4848493          	addi	s1,s1,-184 # 1c0004fc <udma_event_handler_end>
  j         __rt_call_external_c_function
1c0005bc:	c9dff06f          	j	1c000258 <__rt_call_external_c_function>

1c0005c0 <__rt_hyper_handle_pending_tasks>:
__rt_hyper_handle_pending_tasks:
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_pending_tasks
  lw        x10, 0(x8)
#else
  lw        x10, %tiny(__rt_hyper_pending_tasks)(x0)
1c0005c0:	34002503          	lw	a0,832(zero) # 340 <__rt_hyper_pending_tasks>
#endif
  beqz      x10, udma_event_handler_end
1c0005c4:	00051463          	bnez	a0,1c0005cc <__rt_hyper_handle_pending_tasks+0xc>
1c0005c8:	f35ff06f          	j	1c0004fc <udma_event_handler_end>

  la      x12, __rt_hyper_resume_copy
1c0005cc:	0000c617          	auipc	a2,0xc
1c0005d0:	a1260613          	addi	a2,a2,-1518 # 1c00bfde <__rt_hyper_resume_copy>
  la        x9, udma_event_handler_end
1c0005d4:	00000497          	auipc	s1,0x0
1c0005d8:	f2848493          	addi	s1,s1,-216 # 1c0004fc <udma_event_handler_end>
  j         __rt_call_external_c_function
1c0005dc:	c7dff06f          	j	1c000258 <__rt_call_external_c_function>

1c0005e0 <__rt_hyper_handle_burst>:
  la        x8, __rt_hyper_pending_repeat
  lw        x12, 0(x8)
  la        x8, __rt_hyper_pending_base
  lw        x11, 0(x8)
#else
  lw        x12, %tiny(__rt_hyper_pending_repeat)(x0)
1c0005e0:	31802603          	lw	a2,792(zero) # 318 <__rt_hyper_pending_repeat>

  lw        x11, %tiny(__rt_hyper_pending_base)(x0)
1c0005e4:	30c02583          	lw	a1,780(zero) # 30c <__rt_hyper_pending_base>
#else
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_pending_hyper_addr
  lw        x10, 0(x8)
#else
  lw        x10, %tiny(__rt_hyper_pending_hyper_addr)(x0)
1c0005e8:	31002503          	lw	a0,784(zero) # 310 <__rt_hyper_pending_hyper_addr>
#endif
  p.bclr    x9, x11, 0, UDMA_CHANNEL_SIZE_LOG2
1c0005ec:	c045b4b3          	p.bclr	s1,a1,0,4
#endif
  add       x10, x10, x12
1c0005f0:	9532                	add	a0,a0,a2
  sw        x10, HYPER_EXT_ADDR_CHANNEL_CUSTOM_OFFSET(x9)
1c0005f2:	d088                	sw	a0,32(s1)
  la        x8, __rt_hyper_pending_addr
  lw        x10, 0(x8)
  la        x8, __rt_hyper_pending_repeat_size
  lw        x9, 0(x8)
#else
  sw        x10, %tiny(__rt_hyper_pending_hyper_addr)(x0)
1c0005f4:	30a02823          	sw	a0,784(zero) # 310 <__rt_hyper_pending_hyper_addr>

  lw        x10, %tiny(__rt_hyper_pending_addr)(x0)
1c0005f8:	31402503          	lw	a0,788(zero) # 314 <__rt_hyper_pending_addr>
  lw        x9, %tiny(__rt_hyper_pending_repeat_size)(x0)
1c0005fc:	31c02483          	lw	s1,796(zero) # 31c <__rt_hyper_pending_repeat_size>
#endif
  add       x10, x10, x12
1c000600:	9532                	add	a0,a0,a2
  sub       x9, x9, x12
1c000602:	8c91                	sub	s1,s1,a2
  blt       x12, x9, __rt_hyper_repeat_copy_not_last2
1c000604:	00964f63          	blt	a2,s1,1c000622 <__rt_hyper_repeat_copy_not_last2>

  la        x12, __rt_hyper_handle_copy
1c000608:	00000617          	auipc	a2,0x0
1c00060c:	f4060613          	addi	a2,a2,-192 # 1c000548 <__rt_hyper_handle_copy>
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_udma_handle
  sw        x12, 0(x8)
#else
  sw        x12, %tiny(__rt_hyper_udma_handle)(x0)
1c000610:	30c02423          	sw	a2,776(zero) # 308 <__rt_hyper_udma_handle>
#endif

  mv        x12, x9
1c000614:	8626                	mv	a2,s1
#ifdef CONFIG_NO_FC_TINY
  la        x8, __rt_hyper_pending_repeat
  sw        x0, 0(x8)
#else
  sw        x0, %tiny(__rt_hyper_pending_repeat)(x0)
1c000616:	30002c23          	sw	zero,792(zero) # 318 <__rt_hyper_pending_repeat>
#endif
  beq       x12, x0, udma_event_handler_end
1c00061a:	00061463          	bnez	a2,1c000622 <__rt_hyper_repeat_copy_not_last2>
1c00061e:	edfff06f          	j	1c0004fc <udma_event_handler_end>

1c000622 <__rt_hyper_repeat_copy_not_last2>:
  la        x8, __rt_hyper_pending_addr
  sw        x10, 0(x8)
  la        x8, __rt_hyper_pending_repeat_size
  sw        x9, 0(x8)
#else
  sw        x10, %tiny(__rt_hyper_pending_addr)(x0)
1c000622:	30a02a23          	sw	a0,788(zero) # 314 <__rt_hyper_pending_addr>
  sw        x9, %tiny(__rt_hyper_pending_repeat_size)(x0)
1c000626:	30902e23          	sw	s1,796(zero) # 31c <__rt_hyper_pending_repeat_size>
#endif
  sw        x10, UDMA_CHANNEL_SADDR_OFFSET(x11)
1c00062a:	c188                	sw	a0,0(a1)
  sw        x12, UDMA_CHANNEL_SIZE_OFFSET(x11)
1c00062c:	c1d0                	sw	a2,4(a1)

  li        x10, UDMA_CHANNEL_CFG_EN
1c00062e:	4541                	li	a0,16
  sw        x10, UDMA_CHANNEL_CFG_OFFSET(x11)
1c000630:	c588                	sw	a0,8(a1)

  j         udma_event_handler_end
1c000632:	ecbff06f          	j	1c0004fc <udma_event_handler_end>

1c000636 <pwm_event_handler>:
#include "archi/eu/eu_v3.h"

  .global pwm_event_handler
  .extern pwmEventsStatus
pwm_event_handler:
  la   x10, pwmEventsStatus
1c000636:	e4000517          	auipc	a0,0xe4000
1c00063a:	d6e50513          	addi	a0,a0,-658 # 3a4 <pwmEventsStatus>
  addi  x11, x0, 1
1c00063e:	00100593          	li	a1,1
  lw   x8, 0(x10)
1c000642:	4100                	lw	s0,0(a0)
  p.insertr x8, x11, x9
1c000644:	8095a433          	p.insertr	s0,a1,s1
  sw   x8, 0(x10)
1c000648:	c100                	sw	s0,0(a0)

  // continue with sw event raising
  li   x9, ARCHI_EU_DEMUX_ADDR + EU_SW_EVENTS_DEMUX_OFFSET + EU_CORE_TRIGG_SW_EVENT + (PLP_RT_NOTIF_EVENT << 2)
1c00064a:	002044b7          	lui	s1,0x204
1c00064e:	10c48493          	addi	s1,s1,268 # 20410c <__L2+0x18410c>
  li   x10, -1
1c000652:	557d                	li	a0,-1
  sw   x10, 0(x9)
1c000654:	c088                	sw	a0,0(s1)

  j udma_event_handler_end
1c000656:	ea7ff06f          	j	1c0004fc <udma_event_handler_end>

1c00065a <__pi_uart_handle_copy_asm>:
  .extern __pi_uart_handle_copy
  .global __pi_uart_handle_copy_asm
__pi_uart_handle_copy_asm:

//  mv        x11, x10
  mv        x11, x8
1c00065a:	85a2                	mv	a1,s0
  la        x12, __pi_uart_handle_copy
1c00065c:	0000c617          	auipc	a2,0xc
1c000660:	17c60613          	addi	a2,a2,380 # 1c00c7d8 <__pi_uart_handle_copy>
  la        x9, udma_event_handler_end
1c000664:	00000497          	auipc	s1,0x0
1c000668:	e9848493          	addi	s1,s1,-360 # 1c0004fc <udma_event_handler_end>
  j         __rt_call_external_c_function
1c00066c:	bedff06f          	j	1c000258 <__rt_call_external_c_function>

1c000670 <__rt_gpio_handler>:
  bnez     x8, __rt_gpio_ff1_loop
#endif

#else
  .extern __pi_gpio_handler
  mv        x11, x8
1c000670:	85a2                	mv	a1,s0
  la        x12, __pi_gpio_handler
1c000672:	0000c617          	auipc	a2,0xc
1c000676:	59860613          	addi	a2,a2,1432 # 1c00cc0a <__pi_gpio_handler>
  la        x9, __rt_gpio_handler_end
1c00067a:	00000497          	auipc	s1,0x0
1c00067e:	00c48493          	addi	s1,s1,12 # 1c000686 <__rt_gpio_handler_end>
  j         __rt_call_external_c_function
1c000682:	bd7ff06f          	j	1c000258 <__rt_call_external_c_function>

1c000686 <__rt_gpio_handler_end>:

  mret

#else

  j udma_event_handler_end
1c000686:	e77ff06f          	j	1c0004fc <udma_event_handler_end>

1c00068a <__udivdi3>:
1c00068a:	87b2                	mv	a5,a2
1c00068c:	8736                	mv	a4,a3
1c00068e:	88aa                	mv	a7,a0
1c000690:	882e                	mv	a6,a1
1c000692:	1e069d63          	bnez	a3,1c00088c <__udivdi3+0x202>
1c000696:	1c00e337          	lui	t1,0x1c00e
1c00069a:	72430313          	addi	t1,t1,1828 # 1c00e724 <__clz_tab>
1c00069e:	0ac5fd63          	bleu	a2,a1,1c000758 <__udivdi3+0xce>
1c0006a2:	6741                	lui	a4,0x10
1c0006a4:	0ae67363          	bleu	a4,a2,1c00074a <__udivdi3+0xc0>
1c0006a8:	0ff00693          	li	a3,255
1c0006ac:	00c6b6b3          	sltu	a3,a3,a2
1c0006b0:	068e                	slli	a3,a3,0x3
1c0006b2:	00d65733          	srl	a4,a2,a3
1c0006b6:	933a                	add	t1,t1,a4
1c0006b8:	00034703          	lbu	a4,0(t1)
1c0006bc:	02000313          	li	t1,32
1c0006c0:	96ba                	add	a3,a3,a4
1c0006c2:	40d30333          	sub	t1,t1,a3
1c0006c6:	00030c63          	beqz	t1,1c0006de <__udivdi3+0x54>
1c0006ca:	00659733          	sll	a4,a1,t1
1c0006ce:	00d556b3          	srl	a3,a0,a3
1c0006d2:	006617b3          	sll	a5,a2,t1
1c0006d6:	00e6e833          	or	a6,a3,a4
1c0006da:	006518b3          	sll	a7,a0,t1
1c0006de:	0107d513          	srli	a0,a5,0x10
1c0006e2:	02a85733          	divu	a4,a6,a0
1c0006e6:	1007d5b3          	p.exthz	a1,a5
1c0006ea:	0108d693          	srli	a3,a7,0x10
1c0006ee:	02a87633          	remu	a2,a6,a0
1c0006f2:	02e58833          	mul	a6,a1,a4
1c0006f6:	0642                	slli	a2,a2,0x10
1c0006f8:	8ed1                	or	a3,a3,a2
1c0006fa:	863a                	mv	a2,a4
1c0006fc:	0106fc63          	bleu	a6,a3,1c000714 <__udivdi3+0x8a>
1c000700:	96be                	add	a3,a3,a5
1c000702:	fff70613          	addi	a2,a4,-1 # ffff <__l1_heap_size+0x43>
1c000706:	00f6e763          	bltu	a3,a5,1c000714 <__udivdi3+0x8a>
1c00070a:	0106f563          	bleu	a6,a3,1c000714 <__udivdi3+0x8a>
1c00070e:	ffe70613          	addi	a2,a4,-2
1c000712:	96be                	add	a3,a3,a5
1c000714:	410686b3          	sub	a3,a3,a6
1c000718:	02a6f833          	remu	a6,a3,a0
1c00071c:	02a6d6b3          	divu	a3,a3,a0
1c000720:	df0828b3          	p.insert	a7,a6,15,16
1c000724:	02d58733          	mul	a4,a1,a3
1c000728:	8536                	mv	a0,a3
1c00072a:	00e8fb63          	bleu	a4,a7,1c000740 <__udivdi3+0xb6>
1c00072e:	98be                	add	a7,a7,a5
1c000730:	fff68513          	addi	a0,a3,-1
1c000734:	00f8e663          	bltu	a7,a5,1c000740 <__udivdi3+0xb6>
1c000738:	00e8f463          	bleu	a4,a7,1c000740 <__udivdi3+0xb6>
1c00073c:	ffe68513          	addi	a0,a3,-2
1c000740:	01061793          	slli	a5,a2,0x10
1c000744:	8fc9                	or	a5,a5,a0
1c000746:	4801                	li	a6,0
1c000748:	a06d                	j	1c0007f2 <__udivdi3+0x168>
1c00074a:	01000737          	lui	a4,0x1000
1c00074e:	46c1                	li	a3,16
1c000750:	f6e661e3          	bltu	a2,a4,1c0006b2 <__udivdi3+0x28>
1c000754:	46e1                	li	a3,24
1c000756:	bfb1                	j	1c0006b2 <__udivdi3+0x28>
1c000758:	e601                	bnez	a2,1c000760 <__udivdi3+0xd6>
1c00075a:	4685                	li	a3,1
1c00075c:	02c6d7b3          	divu	a5,a3,a2
1c000760:	66c1                	lui	a3,0x10
1c000762:	08d7fb63          	bleu	a3,a5,1c0007f8 <__udivdi3+0x16e>
1c000766:	0ff00693          	li	a3,255
1c00076a:	00f6f363          	bleu	a5,a3,1c000770 <__udivdi3+0xe6>
1c00076e:	4721                	li	a4,8
1c000770:	00e7d6b3          	srl	a3,a5,a4
1c000774:	9336                	add	t1,t1,a3
1c000776:	00034683          	lbu	a3,0(t1)
1c00077a:	02000613          	li	a2,32
1c00077e:	96ba                	add	a3,a3,a4
1c000780:	8e15                	sub	a2,a2,a3
1c000782:	e251                	bnez	a2,1c000806 <__udivdi3+0x17c>
1c000784:	40f58733          	sub	a4,a1,a5
1c000788:	4805                	li	a6,1
1c00078a:	0107d513          	srli	a0,a5,0x10
1c00078e:	1007d5b3          	p.exthz	a1,a5
1c000792:	0108d693          	srli	a3,a7,0x10
1c000796:	02a77633          	remu	a2,a4,a0
1c00079a:	02a75733          	divu	a4,a4,a0
1c00079e:	0642                	slli	a2,a2,0x10
1c0007a0:	8ed1                	or	a3,a3,a2
1c0007a2:	02e58333          	mul	t1,a1,a4
1c0007a6:	863a                	mv	a2,a4
1c0007a8:	0066fc63          	bleu	t1,a3,1c0007c0 <__udivdi3+0x136>
1c0007ac:	96be                	add	a3,a3,a5
1c0007ae:	fff70613          	addi	a2,a4,-1 # ffffff <__L2+0xf7ffff>
1c0007b2:	00f6e763          	bltu	a3,a5,1c0007c0 <__udivdi3+0x136>
1c0007b6:	0066f563          	bleu	t1,a3,1c0007c0 <__udivdi3+0x136>
1c0007ba:	ffe70613          	addi	a2,a4,-2
1c0007be:	96be                	add	a3,a3,a5
1c0007c0:	406686b3          	sub	a3,a3,t1
1c0007c4:	02a6f333          	remu	t1,a3,a0
1c0007c8:	02a6d6b3          	divu	a3,a3,a0
1c0007cc:	df0328b3          	p.insert	a7,t1,15,16
1c0007d0:	02d58733          	mul	a4,a1,a3
1c0007d4:	8536                	mv	a0,a3
1c0007d6:	00e8fb63          	bleu	a4,a7,1c0007ec <__udivdi3+0x162>
1c0007da:	98be                	add	a7,a7,a5
1c0007dc:	fff68513          	addi	a0,a3,-1 # ffff <__l1_heap_size+0x43>
1c0007e0:	00f8e663          	bltu	a7,a5,1c0007ec <__udivdi3+0x162>
1c0007e4:	00e8f463          	bleu	a4,a7,1c0007ec <__udivdi3+0x162>
1c0007e8:	ffe68513          	addi	a0,a3,-2
1c0007ec:	01061793          	slli	a5,a2,0x10
1c0007f0:	8fc9                	or	a5,a5,a0
1c0007f2:	853e                	mv	a0,a5
1c0007f4:	85c2                	mv	a1,a6
1c0007f6:	8082                	ret
1c0007f8:	010006b7          	lui	a3,0x1000
1c0007fc:	4741                	li	a4,16
1c0007fe:	f6d7e9e3          	bltu	a5,a3,1c000770 <__udivdi3+0xe6>
1c000802:	4761                	li	a4,24
1c000804:	b7b5                	j	1c000770 <__udivdi3+0xe6>
1c000806:	00c797b3          	sll	a5,a5,a2
1c00080a:	00d5d333          	srl	t1,a1,a3
1c00080e:	0107de13          	srli	t3,a5,0x10
1c000812:	00c59733          	sll	a4,a1,a2
1c000816:	00c518b3          	sll	a7,a0,a2
1c00081a:	00d555b3          	srl	a1,a0,a3
1c00081e:	03c35533          	divu	a0,t1,t3
1c000822:	8dd9                	or	a1,a1,a4
1c000824:	1007d733          	p.exthz	a4,a5
1c000828:	0105d693          	srli	a3,a1,0x10
1c00082c:	03c37633          	remu	a2,t1,t3
1c000830:	882a                	mv	a6,a0
1c000832:	02a70333          	mul	t1,a4,a0
1c000836:	0642                	slli	a2,a2,0x10
1c000838:	8ed1                	or	a3,a3,a2
1c00083a:	0066fc63          	bleu	t1,a3,1c000852 <__udivdi3+0x1c8>
1c00083e:	96be                	add	a3,a3,a5
1c000840:	fff50813          	addi	a6,a0,-1
1c000844:	00f6e763          	bltu	a3,a5,1c000852 <__udivdi3+0x1c8>
1c000848:	0066f563          	bleu	t1,a3,1c000852 <__udivdi3+0x1c8>
1c00084c:	ffe50813          	addi	a6,a0,-2
1c000850:	96be                	add	a3,a3,a5
1c000852:	406686b3          	sub	a3,a3,t1
1c000856:	03c6f633          	remu	a2,a3,t3
1c00085a:	03c6d6b3          	divu	a3,a3,t3
1c00085e:	df0625b3          	p.insert	a1,a2,15,16
1c000862:	02d70733          	mul	a4,a4,a3
1c000866:	8636                	mv	a2,a3
1c000868:	00e5fc63          	bleu	a4,a1,1c000880 <__udivdi3+0x1f6>
1c00086c:	95be                	add	a1,a1,a5
1c00086e:	fff68613          	addi	a2,a3,-1 # ffffff <__L2+0xf7ffff>
1c000872:	00f5e763          	bltu	a1,a5,1c000880 <__udivdi3+0x1f6>
1c000876:	00e5f563          	bleu	a4,a1,1c000880 <__udivdi3+0x1f6>
1c00087a:	ffe68613          	addi	a2,a3,-2
1c00087e:	95be                	add	a1,a1,a5
1c000880:	0842                	slli	a6,a6,0x10
1c000882:	40e58733          	sub	a4,a1,a4
1c000886:	00c86833          	or	a6,a6,a2
1c00088a:	b701                	j	1c00078a <__udivdi3+0x100>
1c00088c:	12d5ea63          	bltu	a1,a3,1c0009c0 <__udivdi3+0x336>
1c000890:	67c1                	lui	a5,0x10
1c000892:	02f6fd63          	bleu	a5,a3,1c0008cc <__udivdi3+0x242>
1c000896:	0ff00793          	li	a5,255
1c00089a:	00d7b8b3          	sltu	a7,a5,a3
1c00089e:	088e                	slli	a7,a7,0x3
1c0008a0:	1c00e737          	lui	a4,0x1c00e
1c0008a4:	0116d7b3          	srl	a5,a3,a7
1c0008a8:	72470713          	addi	a4,a4,1828 # 1c00e724 <__clz_tab>
1c0008ac:	97ba                	add	a5,a5,a4
1c0008ae:	0007c783          	lbu	a5,0(a5) # 10000 <__L1Cl>
1c0008b2:	02000813          	li	a6,32
1c0008b6:	97c6                	add	a5,a5,a7
1c0008b8:	40f80833          	sub	a6,a6,a5
1c0008bc:	00081f63          	bnez	a6,1c0008da <__udivdi3+0x250>
1c0008c0:	4785                	li	a5,1
1c0008c2:	f2b6e8e3          	bltu	a3,a1,1c0007f2 <__udivdi3+0x168>
1c0008c6:	04a637b3          	p.sletu	a5,a2,a0
1c0008ca:	b725                	j	1c0007f2 <__udivdi3+0x168>
1c0008cc:	010007b7          	lui	a5,0x1000
1c0008d0:	48c1                	li	a7,16
1c0008d2:	fcf6e7e3          	bltu	a3,a5,1c0008a0 <__udivdi3+0x216>
1c0008d6:	48e1                	li	a7,24
1c0008d8:	b7e1                	j	1c0008a0 <__udivdi3+0x216>
1c0008da:	00f658b3          	srl	a7,a2,a5
1c0008de:	010696b3          	sll	a3,a3,a6
1c0008e2:	00d8e6b3          	or	a3,a7,a3
1c0008e6:	00f5d333          	srl	t1,a1,a5
1c0008ea:	0106de13          	srli	t3,a3,0x10
1c0008ee:	00f55733          	srl	a4,a0,a5
1c0008f2:	03c377b3          	remu	a5,t1,t3
1c0008f6:	1006d8b3          	p.exthz	a7,a3
1c0008fa:	010595b3          	sll	a1,a1,a6
1c0008fe:	8f4d                	or	a4,a4,a1
1c000900:	01075593          	srli	a1,a4,0x10
1c000904:	01061633          	sll	a2,a2,a6
1c000908:	03c35333          	divu	t1,t1,t3
1c00090c:	07c2                	slli	a5,a5,0x10
1c00090e:	8ddd                	or	a1,a1,a5
1c000910:	02688eb3          	mul	t4,a7,t1
1c000914:	879a                	mv	a5,t1
1c000916:	01d5fc63          	bleu	t4,a1,1c00092e <__udivdi3+0x2a4>
1c00091a:	95b6                	add	a1,a1,a3
1c00091c:	fff30793          	addi	a5,t1,-1
1c000920:	00d5e763          	bltu	a1,a3,1c00092e <__udivdi3+0x2a4>
1c000924:	01d5f563          	bleu	t4,a1,1c00092e <__udivdi3+0x2a4>
1c000928:	ffe30793          	addi	a5,t1,-2
1c00092c:	95b6                	add	a1,a1,a3
1c00092e:	41d585b3          	sub	a1,a1,t4
1c000932:	03c5f333          	remu	t1,a1,t3
1c000936:	03c5d5b3          	divu	a1,a1,t3
1c00093a:	df032733          	p.insert	a4,t1,15,16
1c00093e:	02b888b3          	mul	a7,a7,a1
1c000942:	832e                	mv	t1,a1
1c000944:	01177c63          	bleu	a7,a4,1c00095c <__udivdi3+0x2d2>
1c000948:	9736                	add	a4,a4,a3
1c00094a:	fff58313          	addi	t1,a1,-1
1c00094e:	00d76763          	bltu	a4,a3,1c00095c <__udivdi3+0x2d2>
1c000952:	01177563          	bleu	a7,a4,1c00095c <__udivdi3+0x2d2>
1c000956:	ffe58313          	addi	t1,a1,-2
1c00095a:	9736                	add	a4,a4,a3
1c00095c:	07c2                	slli	a5,a5,0x10
1c00095e:	6e41                	lui	t3,0x10
1c000960:	0067e7b3          	or	a5,a5,t1
1c000964:	fffe0593          	addi	a1,t3,-1 # ffff <__l1_heap_size+0x43>
1c000968:	00b7f6b3          	and	a3,a5,a1
1c00096c:	41170733          	sub	a4,a4,a7
1c000970:	8df1                	and	a1,a1,a2
1c000972:	0107d893          	srli	a7,a5,0x10
1c000976:	02b68333          	mul	t1,a3,a1
1c00097a:	8241                	srli	a2,a2,0x10
1c00097c:	02b885b3          	mul	a1,a7,a1
1c000980:	8eae                	mv	t4,a1
1c000982:	42c68eb3          	p.mac	t4,a3,a2
1c000986:	01035693          	srli	a3,t1,0x10
1c00098a:	96f6                	add	a3,a3,t4
1c00098c:	02c888b3          	mul	a7,a7,a2
1c000990:	00b6f363          	bleu	a1,a3,1c000996 <__udivdi3+0x30c>
1c000994:	98f2                	add	a7,a7,t3
1c000996:	0106d613          	srli	a2,a3,0x10
1c00099a:	98b2                	add	a7,a7,a2
1c00099c:	03176063          	bltu	a4,a7,1c0009bc <__udivdi3+0x332>
1c0009a0:	db1713e3          	bne	a4,a7,1c000746 <__udivdi3+0xbc>
1c0009a4:	6741                	lui	a4,0x10
1c0009a6:	177d                	addi	a4,a4,-1
1c0009a8:	8ef9                	and	a3,a3,a4
1c0009aa:	06c2                	slli	a3,a3,0x10
1c0009ac:	00e37333          	and	t1,t1,a4
1c0009b0:	01051533          	sll	a0,a0,a6
1c0009b4:	969a                	add	a3,a3,t1
1c0009b6:	4801                	li	a6,0
1c0009b8:	e2d57de3          	bleu	a3,a0,1c0007f2 <__udivdi3+0x168>
1c0009bc:	17fd                	addi	a5,a5,-1
1c0009be:	b361                	j	1c000746 <__udivdi3+0xbc>
1c0009c0:	4801                	li	a6,0
1c0009c2:	4781                	li	a5,0
1c0009c4:	b53d                	j	1c0007f2 <__udivdi3+0x168>

1c0009c6 <__umoddi3>:
1c0009c6:	88b2                	mv	a7,a2
1c0009c8:	8736                	mv	a4,a3
1c0009ca:	87aa                	mv	a5,a0
1c0009cc:	882e                	mv	a6,a1
1c0009ce:	1a069963          	bnez	a3,1c000b80 <__umoddi3+0x1ba>
1c0009d2:	1c00e6b7          	lui	a3,0x1c00e
1c0009d6:	72468693          	addi	a3,a3,1828 # 1c00e724 <__clz_tab>
1c0009da:	0ac5f463          	bleu	a2,a1,1c000a82 <__umoddi3+0xbc>
1c0009de:	6341                	lui	t1,0x10
1c0009e0:	08667a63          	bleu	t1,a2,1c000a74 <__umoddi3+0xae>
1c0009e4:	0ff00313          	li	t1,255
1c0009e8:	00c37363          	bleu	a2,t1,1c0009ee <__umoddi3+0x28>
1c0009ec:	4721                	li	a4,8
1c0009ee:	00e65333          	srl	t1,a2,a4
1c0009f2:	969a                	add	a3,a3,t1
1c0009f4:	0006c683          	lbu	a3,0(a3)
1c0009f8:	02000313          	li	t1,32
1c0009fc:	9736                	add	a4,a4,a3
1c0009fe:	40e30333          	sub	t1,t1,a4
1c000a02:	00030c63          	beqz	t1,1c000a1a <__umoddi3+0x54>
1c000a06:	006595b3          	sll	a1,a1,t1
1c000a0a:	00e55733          	srl	a4,a0,a4
1c000a0e:	006618b3          	sll	a7,a2,t1
1c000a12:	00b76833          	or	a6,a4,a1
1c000a16:	006517b3          	sll	a5,a0,t1
1c000a1a:	0108d613          	srli	a2,a7,0x10
1c000a1e:	02c87733          	remu	a4,a6,a2
1c000a22:	1008d533          	p.exthz	a0,a7
1c000a26:	0107d693          	srli	a3,a5,0x10
1c000a2a:	02c85833          	divu	a6,a6,a2
1c000a2e:	0742                	slli	a4,a4,0x10
1c000a30:	8ed9                	or	a3,a3,a4
1c000a32:	03050833          	mul	a6,a0,a6
1c000a36:	0106f863          	bleu	a6,a3,1c000a46 <__umoddi3+0x80>
1c000a3a:	96c6                	add	a3,a3,a7
1c000a3c:	0116e563          	bltu	a3,a7,1c000a46 <__umoddi3+0x80>
1c000a40:	0106f363          	bleu	a6,a3,1c000a46 <__umoddi3+0x80>
1c000a44:	96c6                	add	a3,a3,a7
1c000a46:	410686b3          	sub	a3,a3,a6
1c000a4a:	02c6f733          	remu	a4,a3,a2
1c000a4e:	02c6d6b3          	divu	a3,a3,a2
1c000a52:	df0727b3          	p.insert	a5,a4,15,16
1c000a56:	02d506b3          	mul	a3,a0,a3
1c000a5a:	00d7f863          	bleu	a3,a5,1c000a6a <__umoddi3+0xa4>
1c000a5e:	97c6                	add	a5,a5,a7
1c000a60:	0117e563          	bltu	a5,a7,1c000a6a <__umoddi3+0xa4>
1c000a64:	00d7f363          	bleu	a3,a5,1c000a6a <__umoddi3+0xa4>
1c000a68:	97c6                	add	a5,a5,a7
1c000a6a:	8f95                	sub	a5,a5,a3
1c000a6c:	0067d533          	srl	a0,a5,t1
1c000a70:	4581                	li	a1,0
1c000a72:	8082                	ret
1c000a74:	01000337          	lui	t1,0x1000
1c000a78:	4741                	li	a4,16
1c000a7a:	f6666ae3          	bltu	a2,t1,1c0009ee <__umoddi3+0x28>
1c000a7e:	4761                	li	a4,24
1c000a80:	b7bd                	j	1c0009ee <__umoddi3+0x28>
1c000a82:	e601                	bnez	a2,1c000a8a <__umoddi3+0xc4>
1c000a84:	4605                	li	a2,1
1c000a86:	031658b3          	divu	a7,a2,a7
1c000a8a:	6641                	lui	a2,0x10
1c000a8c:	06c8ff63          	bleu	a2,a7,1c000b0a <__umoddi3+0x144>
1c000a90:	0ff00613          	li	a2,255
1c000a94:	01167363          	bleu	a7,a2,1c000a9a <__umoddi3+0xd4>
1c000a98:	4721                	li	a4,8
1c000a9a:	00e8d633          	srl	a2,a7,a4
1c000a9e:	96b2                	add	a3,a3,a2
1c000aa0:	0006c603          	lbu	a2,0(a3)
1c000aa4:	02000313          	li	t1,32
1c000aa8:	963a                	add	a2,a2,a4
1c000aaa:	40c30333          	sub	t1,t1,a2
1c000aae:	06031563          	bnez	t1,1c000b18 <__umoddi3+0x152>
1c000ab2:	411585b3          	sub	a1,a1,a7
1c000ab6:	0108d713          	srli	a4,a7,0x10
1c000aba:	1008d533          	p.exthz	a0,a7
1c000abe:	0107d613          	srli	a2,a5,0x10
1c000ac2:	02e5f6b3          	remu	a3,a1,a4
1c000ac6:	02e5d5b3          	divu	a1,a1,a4
1c000aca:	06c2                	slli	a3,a3,0x10
1c000acc:	8ed1                	or	a3,a3,a2
1c000ace:	02b505b3          	mul	a1,a0,a1
1c000ad2:	00b6f863          	bleu	a1,a3,1c000ae2 <__umoddi3+0x11c>
1c000ad6:	96c6                	add	a3,a3,a7
1c000ad8:	0116e563          	bltu	a3,a7,1c000ae2 <__umoddi3+0x11c>
1c000adc:	00b6f363          	bleu	a1,a3,1c000ae2 <__umoddi3+0x11c>
1c000ae0:	96c6                	add	a3,a3,a7
1c000ae2:	40b685b3          	sub	a1,a3,a1
1c000ae6:	02e5f6b3          	remu	a3,a1,a4
1c000aea:	02e5d5b3          	divu	a1,a1,a4
1c000aee:	df06a7b3          	p.insert	a5,a3,15,16
1c000af2:	02b505b3          	mul	a1,a0,a1
1c000af6:	00b7f863          	bleu	a1,a5,1c000b06 <__umoddi3+0x140>
1c000afa:	97c6                	add	a5,a5,a7
1c000afc:	0117e563          	bltu	a5,a7,1c000b06 <__umoddi3+0x140>
1c000b00:	00b7f363          	bleu	a1,a5,1c000b06 <__umoddi3+0x140>
1c000b04:	97c6                	add	a5,a5,a7
1c000b06:	8f8d                	sub	a5,a5,a1
1c000b08:	b795                	j	1c000a6c <__umoddi3+0xa6>
1c000b0a:	01000637          	lui	a2,0x1000
1c000b0e:	4741                	li	a4,16
1c000b10:	f8c8e5e3          	bltu	a7,a2,1c000a9a <__umoddi3+0xd4>
1c000b14:	4761                	li	a4,24
1c000b16:	b751                	j	1c000a9a <__umoddi3+0xd4>
1c000b18:	006898b3          	sll	a7,a7,t1
1c000b1c:	00c5d733          	srl	a4,a1,a2
1c000b20:	006517b3          	sll	a5,a0,t1
1c000b24:	00c55633          	srl	a2,a0,a2
1c000b28:	006595b3          	sll	a1,a1,t1
1c000b2c:	0108d513          	srli	a0,a7,0x10
1c000b30:	8dd1                	or	a1,a1,a2
1c000b32:	02a77633          	remu	a2,a4,a0
1c000b36:	1008d833          	p.exthz	a6,a7
1c000b3a:	0105d693          	srli	a3,a1,0x10
1c000b3e:	02a75733          	divu	a4,a4,a0
1c000b42:	0642                	slli	a2,a2,0x10
1c000b44:	8ed1                	or	a3,a3,a2
1c000b46:	02e80733          	mul	a4,a6,a4
1c000b4a:	00e6f863          	bleu	a4,a3,1c000b5a <__umoddi3+0x194>
1c000b4e:	96c6                	add	a3,a3,a7
1c000b50:	0116e563          	bltu	a3,a7,1c000b5a <__umoddi3+0x194>
1c000b54:	00e6f363          	bleu	a4,a3,1c000b5a <__umoddi3+0x194>
1c000b58:	96c6                	add	a3,a3,a7
1c000b5a:	8e99                	sub	a3,a3,a4
1c000b5c:	02a6f733          	remu	a4,a3,a0
1c000b60:	02a6d6b3          	divu	a3,a3,a0
1c000b64:	df0725b3          	p.insert	a1,a4,15,16
1c000b68:	02d806b3          	mul	a3,a6,a3
1c000b6c:	00d5f863          	bleu	a3,a1,1c000b7c <__umoddi3+0x1b6>
1c000b70:	95c6                	add	a1,a1,a7
1c000b72:	0115e563          	bltu	a1,a7,1c000b7c <__umoddi3+0x1b6>
1c000b76:	00d5f363          	bleu	a3,a1,1c000b7c <__umoddi3+0x1b6>
1c000b7a:	95c6                	add	a1,a1,a7
1c000b7c:	8d95                	sub	a1,a1,a3
1c000b7e:	bf25                	j	1c000ab6 <__umoddi3+0xf0>
1c000b80:	eed5e9e3          	bltu	a1,a3,1c000a72 <__umoddi3+0xac>
1c000b84:	6741                	lui	a4,0x10
1c000b86:	04e6f563          	bleu	a4,a3,1c000bd0 <__umoddi3+0x20a>
1c000b8a:	0ff00e93          	li	t4,255
1c000b8e:	00deb733          	sltu	a4,t4,a3
1c000b92:	070e                	slli	a4,a4,0x3
1c000b94:	1c00e337          	lui	t1,0x1c00e
1c000b98:	00e6d8b3          	srl	a7,a3,a4
1c000b9c:	72430313          	addi	t1,t1,1828 # 1c00e724 <__clz_tab>
1c000ba0:	989a                	add	a7,a7,t1
1c000ba2:	0008ce83          	lbu	t4,0(a7)
1c000ba6:	02000e13          	li	t3,32
1c000baa:	9eba                	add	t4,t4,a4
1c000bac:	41de0e33          	sub	t3,t3,t4
1c000bb0:	020e1763          	bnez	t3,1c000bde <__umoddi3+0x218>
1c000bb4:	00b6e463          	bltu	a3,a1,1c000bbc <__umoddi3+0x1f6>
1c000bb8:	00c56963          	bltu	a0,a2,1c000bca <__umoddi3+0x204>
1c000bbc:	40c507b3          	sub	a5,a0,a2
1c000bc0:	8d95                	sub	a1,a1,a3
1c000bc2:	00f53533          	sltu	a0,a0,a5
1c000bc6:	40a58833          	sub	a6,a1,a0
1c000bca:	853e                	mv	a0,a5
1c000bcc:	85c2                	mv	a1,a6
1c000bce:	b555                	j	1c000a72 <__umoddi3+0xac>
1c000bd0:	010008b7          	lui	a7,0x1000
1c000bd4:	4741                	li	a4,16
1c000bd6:	fb16efe3          	bltu	a3,a7,1c000b94 <__umoddi3+0x1ce>
1c000bda:	4761                	li	a4,24
1c000bdc:	bf65                	j	1c000b94 <__umoddi3+0x1ce>
1c000bde:	01d65733          	srl	a4,a2,t4
1c000be2:	01c696b3          	sll	a3,a3,t3
1c000be6:	8ed9                	or	a3,a3,a4
1c000be8:	01d5d7b3          	srl	a5,a1,t4
1c000bec:	0106d813          	srli	a6,a3,0x10
1c000bf0:	0307f333          	remu	t1,a5,a6
1c000bf4:	1006d733          	p.exthz	a4,a3
1c000bf8:	01d558b3          	srl	a7,a0,t4
1c000bfc:	01c595b3          	sll	a1,a1,t3
1c000c00:	00b8e5b3          	or	a1,a7,a1
1c000c04:	0105d893          	srli	a7,a1,0x10
1c000c08:	01c61633          	sll	a2,a2,t3
1c000c0c:	01c51533          	sll	a0,a0,t3
1c000c10:	0307d7b3          	divu	a5,a5,a6
1c000c14:	0342                	slli	t1,t1,0x10
1c000c16:	011368b3          	or	a7,t1,a7
1c000c1a:	02f70f33          	mul	t5,a4,a5
1c000c1e:	833e                	mv	t1,a5
1c000c20:	01e8fc63          	bleu	t5,a7,1c000c38 <__umoddi3+0x272>
1c000c24:	98b6                	add	a7,a7,a3
1c000c26:	fff78313          	addi	t1,a5,-1 # ffffff <__L2+0xf7ffff>
1c000c2a:	00d8e763          	bltu	a7,a3,1c000c38 <__umoddi3+0x272>
1c000c2e:	01e8f563          	bleu	t5,a7,1c000c38 <__umoddi3+0x272>
1c000c32:	ffe78313          	addi	t1,a5,-2
1c000c36:	98b6                	add	a7,a7,a3
1c000c38:	41e888b3          	sub	a7,a7,t5
1c000c3c:	0308f7b3          	remu	a5,a7,a6
1c000c40:	0308d8b3          	divu	a7,a7,a6
1c000c44:	df07a5b3          	p.insert	a1,a5,15,16
1c000c48:	03170733          	mul	a4,a4,a7
1c000c4c:	87c6                	mv	a5,a7
1c000c4e:	00e5fc63          	bleu	a4,a1,1c000c66 <__umoddi3+0x2a0>
1c000c52:	95b6                	add	a1,a1,a3
1c000c54:	fff88793          	addi	a5,a7,-1 # ffffff <__L2+0xf7ffff>
1c000c58:	00d5e763          	bltu	a1,a3,1c000c66 <__umoddi3+0x2a0>
1c000c5c:	00e5f563          	bleu	a4,a1,1c000c66 <__umoddi3+0x2a0>
1c000c60:	ffe88793          	addi	a5,a7,-2
1c000c64:	95b6                	add	a1,a1,a3
1c000c66:	0342                	slli	t1,t1,0x10
1c000c68:	6f41                	lui	t5,0x10
1c000c6a:	00f36333          	or	t1,t1,a5
1c000c6e:	ffff0793          	addi	a5,t5,-1 # ffff <__l1_heap_size+0x43>
1c000c72:	00f37833          	and	a6,t1,a5
1c000c76:	01035313          	srli	t1,t1,0x10
1c000c7a:	8ff1                	and	a5,a5,a2
1c000c7c:	02f808b3          	mul	a7,a6,a5
1c000c80:	8d99                	sub	a1,a1,a4
1c000c82:	01065713          	srli	a4,a2,0x10
1c000c86:	02f307b3          	mul	a5,t1,a5
1c000c8a:	8fbe                	mv	t6,a5
1c000c8c:	42e80fb3          	p.mac	t6,a6,a4
1c000c90:	0108d813          	srli	a6,a7,0x10
1c000c94:	987e                	add	a6,a6,t6
1c000c96:	02e30333          	mul	t1,t1,a4
1c000c9a:	00f87363          	bleu	a5,a6,1c000ca0 <__umoddi3+0x2da>
1c000c9e:	937a                	add	t1,t1,t5
1c000ca0:	01085713          	srli	a4,a6,0x10
1c000ca4:	933a                	add	t1,t1,a4
1c000ca6:	6741                	lui	a4,0x10
1c000ca8:	177d                	addi	a4,a4,-1
1c000caa:	00e87833          	and	a6,a6,a4
1c000cae:	0842                	slli	a6,a6,0x10
1c000cb0:	00e8f733          	and	a4,a7,a4
1c000cb4:	9742                	add	a4,a4,a6
1c000cb6:	0065e663          	bltu	a1,t1,1c000cc2 <__umoddi3+0x2fc>
1c000cba:	00659d63          	bne	a1,t1,1c000cd4 <__umoddi3+0x30e>
1c000cbe:	00e57b63          	bleu	a4,a0,1c000cd4 <__umoddi3+0x30e>
1c000cc2:	40c70633          	sub	a2,a4,a2
1c000cc6:	00c73733          	sltu	a4,a4,a2
1c000cca:	40d30333          	sub	t1,t1,a3
1c000cce:	40e30333          	sub	t1,t1,a4
1c000cd2:	8732                	mv	a4,a2
1c000cd4:	40e50733          	sub	a4,a0,a4
1c000cd8:	00e53533          	sltu	a0,a0,a4
1c000cdc:	406585b3          	sub	a1,a1,t1
1c000ce0:	8d89                	sub	a1,a1,a0
1c000ce2:	01d597b3          	sll	a5,a1,t4
1c000ce6:	01c75733          	srl	a4,a4,t3
1c000cea:	00e7e533          	or	a0,a5,a4
1c000cee:	01c5d5b3          	srl	a1,a1,t3
1c000cf2:	b341                	j	1c000a72 <__umoddi3+0xac>

1c000cf4 <__adddf3>:
1c000cf4:	e6059733          	p.extractu	a4,a1,19,0
1c000cf8:	070e                	slli	a4,a4,0x3
1c000cfa:	01d55793          	srli	a5,a0,0x1d
1c000cfe:	e6069833          	p.extractu	a6,a3,19,0
1c000d02:	d5459e33          	p.extractu	t3,a1,10,20
1c000d06:	080e                	slli	a6,a6,0x3
1c000d08:	01d65893          	srli	a7,a2,0x1d
1c000d0c:	8fd9                	or	a5,a5,a4
1c000d0e:	81fd                	srli	a1,a1,0x1f
1c000d10:	d5469733          	p.extractu	a4,a3,10,20
1c000d14:	82fd                	srli	a3,a3,0x1f
1c000d16:	0108eeb3          	or	t4,a7,a6
1c000d1a:	050e                	slli	a0,a0,0x3
1c000d1c:	060e                	slli	a2,a2,0x3
1c000d1e:	40ee0833          	sub	a6,t3,a4
1c000d22:	2ad59563          	bne	a1,a3,1c000fcc <__adddf3+0x2d8>
1c000d26:	15005463          	blez	a6,1c000e6e <__adddf3+0x17a>
1c000d2a:	e369                	bnez	a4,1c000dec <__adddf3+0xf8>
1c000d2c:	00cee733          	or	a4,t4,a2
1c000d30:	e325                	bnez	a4,1c000d90 <__adddf3+0x9c>
1c000d32:	7ff00693          	li	a3,2047
1c000d36:	8742                	mv	a4,a6
1c000d38:	22d81d63          	bne	a6,a3,1c000f72 <__adddf3+0x27e>
1c000d3c:	00a7e6b3          	or	a3,a5,a0
1c000d40:	22069963          	bnez	a3,1c000f72 <__adddf3+0x27e>
1c000d44:	4781                	li	a5,0
1c000d46:	4501                	li	a0,0
1c000d48:	00879693          	slli	a3,a5,0x8
1c000d4c:	0006d963          	bgez	a3,1c000d5e <__adddf3+0x6a>
1c000d50:	0705                	addi	a4,a4,1
1c000d52:	7ff00693          	li	a3,2047
1c000d56:	58d70b63          	beq	a4,a3,1c0012ec <__adddf3+0x5f8>
1c000d5a:	c177b7b3          	p.bclr	a5,a5,0,23
1c000d5e:	01d79693          	slli	a3,a5,0x1d
1c000d62:	810d                	srli	a0,a0,0x3
1c000d64:	8d55                	or	a0,a0,a3
1c000d66:	7ff00693          	li	a3,2047
1c000d6a:	838d                	srli	a5,a5,0x3
1c000d6c:	00d71963          	bne	a4,a3,1c000d7e <__adddf3+0x8a>
1c000d70:	8d5d                	or	a0,a0,a5
1c000d72:	4781                	li	a5,0
1c000d74:	c509                	beqz	a0,1c000d7e <__adddf3+0x8a>
1c000d76:	000807b7          	lui	a5,0x80
1c000d7a:	4501                	li	a0,0
1c000d7c:	4581                	li	a1,0
1c000d7e:	4681                	li	a3,0
1c000d80:	e607a6b3          	p.insert	a3,a5,19,0
1c000d84:	d54726b3          	p.insert	a3,a4,10,20
1c000d88:	c1f5a6b3          	p.insert	a3,a1,0,31
1c000d8c:	85b6                	mv	a1,a3
1c000d8e:	8082                	ret
1c000d90:	fff80893          	addi	a7,a6,-1
1c000d94:	04089163          	bnez	a7,1c000dd6 <__adddf3+0xe2>
1c000d98:	962a                	add	a2,a2,a0
1c000d9a:	00a63533          	sltu	a0,a2,a0
1c000d9e:	01d78833          	add	a6,a5,t4
1c000da2:	00a807b3          	add	a5,a6,a0
1c000da6:	4705                	li	a4,1
1c000da8:	8532                	mv	a0,a2
1c000daa:	00879893          	slli	a7,a5,0x8
1c000dae:	1c08d263          	bgez	a7,1c000f72 <__adddf3+0x27e>
1c000db2:	0705                	addi	a4,a4,1
1c000db4:	7ff00693          	li	a3,2047
1c000db8:	f8d706e3          	beq	a4,a3,1c000d44 <__adddf3+0x50>
1c000dbc:	c177b633          	p.bclr	a2,a5,0,23
1c000dc0:	00155693          	srli	a3,a0,0x1
1c000dc4:	fc153533          	p.bclr	a0,a0,30,1
1c000dc8:	01f61793          	slli	a5,a2,0x1f
1c000dcc:	8d55                	or	a0,a0,a3
1c000dce:	8d5d                	or	a0,a0,a5
1c000dd0:	00165793          	srli	a5,a2,0x1
1c000dd4:	aa79                	j	1c000f72 <__adddf3+0x27e>
1c000dd6:	7ff00713          	li	a4,2047
1c000dda:	02e81063          	bne	a6,a4,1c000dfa <__adddf3+0x106>
1c000dde:	00a7e733          	or	a4,a5,a0
1c000de2:	4e070563          	beqz	a4,1c0012cc <__adddf3+0x5d8>
1c000de6:	7ff00713          	li	a4,2047
1c000dea:	a261                	j	1c000f72 <__adddf3+0x27e>
1c000dec:	7ff00713          	li	a4,2047
1c000df0:	feee07e3          	beq	t3,a4,1c000dde <__adddf3+0xea>
1c000df4:	c17eceb3          	p.bset	t4,t4,0,23
1c000df8:	88c2                	mv	a7,a6
1c000dfa:	03800713          	li	a4,56
1c000dfe:	07174363          	blt	a4,a7,1c000e64 <__adddf3+0x170>
1c000e02:	477d                	li	a4,31
1c000e04:	03174c63          	blt	a4,a7,1c000e3c <__adddf3+0x148>
1c000e08:	02000713          	li	a4,32
1c000e0c:	41170733          	sub	a4,a4,a7
1c000e10:	011656b3          	srl	a3,a2,a7
1c000e14:	00ee9833          	sll	a6,t4,a4
1c000e18:	00e61633          	sll	a2,a2,a4
1c000e1c:	00d86833          	or	a6,a6,a3
1c000e20:	00c03633          	snez	a2,a2
1c000e24:	00c86833          	or	a6,a6,a2
1c000e28:	011ed8b3          	srl	a7,t4,a7
1c000e2c:	982a                	add	a6,a6,a0
1c000e2e:	98be                	add	a7,a7,a5
1c000e30:	00a837b3          	sltu	a5,a6,a0
1c000e34:	97c6                	add	a5,a5,a7
1c000e36:	8542                	mv	a0,a6
1c000e38:	8772                	mv	a4,t3
1c000e3a:	bf85                	j	1c000daa <__adddf3+0xb6>
1c000e3c:	02000713          	li	a4,32
1c000e40:	011ed833          	srl	a6,t4,a7
1c000e44:	4681                	li	a3,0
1c000e46:	00e88863          	beq	a7,a4,1c000e56 <__adddf3+0x162>
1c000e4a:	04000693          	li	a3,64
1c000e4e:	411688b3          	sub	a7,a3,a7
1c000e52:	011e96b3          	sll	a3,t4,a7
1c000e56:	8e55                	or	a2,a2,a3
1c000e58:	00c03633          	snez	a2,a2
1c000e5c:	00c86833          	or	a6,a6,a2
1c000e60:	4881                	li	a7,0
1c000e62:	b7e9                	j	1c000e2c <__adddf3+0x138>
1c000e64:	00cee833          	or	a6,t4,a2
1c000e68:	01003833          	snez	a6,a6
1c000e6c:	bfd5                	j	1c000e60 <__adddf3+0x16c>
1c000e6e:	0c080263          	beqz	a6,1c000f32 <__adddf3+0x23e>
1c000e72:	060e1f63          	bnez	t3,1c000ef0 <__adddf3+0x1fc>
1c000e76:	00a7e6b3          	or	a3,a5,a0
1c000e7a:	ee89                	bnez	a3,1c000e94 <__adddf3+0x1a0>
1c000e7c:	7ff00793          	li	a5,2047
1c000e80:	00f71763          	bne	a4,a5,1c000e8e <__adddf3+0x19a>
1c000e84:	00cee533          	or	a0,t4,a2
1c000e88:	4781                	li	a5,0
1c000e8a:	ea050fe3          	beqz	a0,1c000d48 <__adddf3+0x54>
1c000e8e:	87f6                	mv	a5,t4
1c000e90:	8532                	mv	a0,a2
1c000e92:	a0c5                	j	1c000f72 <__adddf3+0x27e>
1c000e94:	01f83a63          	p.bneimm	a6,-1,1c000ea8 <__adddf3+0x1b4>
1c000e98:	9532                	add	a0,a0,a2
1c000e9a:	01d78833          	add	a6,a5,t4
1c000e9e:	00c53633          	sltu	a2,a0,a2
1c000ea2:	00c807b3          	add	a5,a6,a2
1c000ea6:	b711                	j	1c000daa <__adddf3+0xb6>
1c000ea8:	7ff00693          	li	a3,2047
1c000eac:	fff84813          	not	a6,a6
1c000eb0:	fcd70ae3          	beq	a4,a3,1c000e84 <__adddf3+0x190>
1c000eb4:	03800693          	li	a3,56
1c000eb8:	0706c963          	blt	a3,a6,1c000f2a <__adddf3+0x236>
1c000ebc:	46fd                	li	a3,31
1c000ebe:	0506c263          	blt	a3,a6,1c000f02 <__adddf3+0x20e>
1c000ec2:	02000893          	li	a7,32
1c000ec6:	410888b3          	sub	a7,a7,a6
1c000eca:	01055333          	srl	t1,a0,a6
1c000ece:	011796b3          	sll	a3,a5,a7
1c000ed2:	01151533          	sll	a0,a0,a7
1c000ed6:	0066e6b3          	or	a3,a3,t1
1c000eda:	00a03533          	snez	a0,a0
1c000ede:	8d55                	or	a0,a0,a3
1c000ee0:	0107d833          	srl	a6,a5,a6
1c000ee4:	9532                	add	a0,a0,a2
1c000ee6:	9876                	add	a6,a6,t4
1c000ee8:	00c537b3          	sltu	a5,a0,a2
1c000eec:	97c2                	add	a5,a5,a6
1c000eee:	bd75                	j	1c000daa <__adddf3+0xb6>
1c000ef0:	7ff00693          	li	a3,2047
1c000ef4:	f8d708e3          	beq	a4,a3,1c000e84 <__adddf3+0x190>
1c000ef8:	41000833          	neg	a6,a6
1c000efc:	c177c7b3          	p.bset	a5,a5,0,23
1c000f00:	bf55                	j	1c000eb4 <__adddf3+0x1c0>
1c000f02:	02000313          	li	t1,32
1c000f06:	0107d6b3          	srl	a3,a5,a6
1c000f0a:	4881                	li	a7,0
1c000f0c:	00680863          	beq	a6,t1,1c000f1c <__adddf3+0x228>
1c000f10:	04000893          	li	a7,64
1c000f14:	41088833          	sub	a6,a7,a6
1c000f18:	010798b3          	sll	a7,a5,a6
1c000f1c:	00a8e533          	or	a0,a7,a0
1c000f20:	00a03533          	snez	a0,a0
1c000f24:	8d55                	or	a0,a0,a3
1c000f26:	4801                	li	a6,0
1c000f28:	bf75                	j	1c000ee4 <__adddf3+0x1f0>
1c000f2a:	8d5d                	or	a0,a0,a5
1c000f2c:	00a03533          	snez	a0,a0
1c000f30:	bfdd                	j	1c000f26 <__adddf3+0x232>
1c000f32:	001e0713          	addi	a4,t3,1
1c000f36:	e8b73833          	p.bclr	a6,a4,20,11
1c000f3a:	4685                	li	a3,1
1c000f3c:	0706c763          	blt	a3,a6,1c000faa <__adddf3+0x2b6>
1c000f40:	00a7e733          	or	a4,a5,a0
1c000f44:	040e1663          	bnez	t3,1c000f90 <__adddf3+0x29c>
1c000f48:	36070c63          	beqz	a4,1c0012c0 <__adddf3+0x5cc>
1c000f4c:	00cee6b3          	or	a3,t4,a2
1c000f50:	4701                	li	a4,0
1c000f52:	c285                	beqz	a3,1c000f72 <__adddf3+0x27e>
1c000f54:	962a                	add	a2,a2,a0
1c000f56:	00a63533          	sltu	a0,a2,a0
1c000f5a:	01d78833          	add	a6,a5,t4
1c000f5e:	00a807b3          	add	a5,a6,a0
1c000f62:	00879693          	slli	a3,a5,0x8
1c000f66:	8532                	mv	a0,a2
1c000f68:	0006d563          	bgez	a3,1c000f72 <__adddf3+0x27e>
1c000f6c:	c177b7b3          	p.bclr	a5,a5,0,23
1c000f70:	4705                	li	a4,1
1c000f72:	f83536b3          	p.bclr	a3,a0,28,3
1c000f76:	dc0689e3          	beqz	a3,1c000d48 <__adddf3+0x54>
1c000f7a:	f64536b3          	p.bclr	a3,a0,27,4
1c000f7e:	dc46a5e3          	p.beqimm	a3,4,1c000d48 <__adddf3+0x54>
1c000f82:	00450693          	addi	a3,a0,4
1c000f86:	00a6b533          	sltu	a0,a3,a0
1c000f8a:	97aa                	add	a5,a5,a0
1c000f8c:	8536                	mv	a0,a3
1c000f8e:	bb6d                	j	1c000d48 <__adddf3+0x54>
1c000f90:	32070b63          	beqz	a4,1c0012c6 <__adddf3+0x5d2>
1c000f94:	00cee833          	or	a6,t4,a2
1c000f98:	e40807e3          	beqz	a6,1c000de6 <__adddf3+0xf2>
1c000f9c:	004007b7          	lui	a5,0x400
1c000fa0:	4501                	li	a0,0
1c000fa2:	7ff00713          	li	a4,2047
1c000fa6:	4581                	li	a1,0
1c000fa8:	b345                	j	1c000d48 <__adddf3+0x54>
1c000faa:	7ff00693          	li	a3,2047
1c000fae:	d8d70be3          	beq	a4,a3,1c000d44 <__adddf3+0x50>
1c000fb2:	962a                	add	a2,a2,a0
1c000fb4:	01d78833          	add	a6,a5,t4
1c000fb8:	00a637b3          	sltu	a5,a2,a0
1c000fbc:	983e                	add	a6,a6,a5
1c000fbe:	01f81513          	slli	a0,a6,0x1f
1c000fc2:	8205                	srli	a2,a2,0x1
1c000fc4:	8d51                	or	a0,a0,a2
1c000fc6:	00185793          	srli	a5,a6,0x1
1c000fca:	b765                	j	1c000f72 <__adddf3+0x27e>
1c000fcc:	0d005563          	blez	a6,1c001096 <__adddf3+0x3a2>
1c000fd0:	e351                	bnez	a4,1c001054 <__adddf3+0x360>
1c000fd2:	00cee733          	or	a4,t4,a2
1c000fd6:	d4070ee3          	beqz	a4,1c000d32 <__adddf3+0x3e>
1c000fda:	fff80693          	addi	a3,a6,-1
1c000fde:	e685                	bnez	a3,1c001006 <__adddf3+0x312>
1c000fe0:	40c50633          	sub	a2,a0,a2
1c000fe4:	00c53533          	sltu	a0,a0,a2
1c000fe8:	41d78833          	sub	a6,a5,t4
1c000fec:	40a807b3          	sub	a5,a6,a0
1c000ff0:	4705                	li	a4,1
1c000ff2:	8532                	mv	a0,a2
1c000ff4:	00879893          	slli	a7,a5,0x8
1c000ff8:	f608dde3          	bgez	a7,1c000f72 <__adddf3+0x27e>
1c000ffc:	d177b333          	p.bclr	t1,a5,8,23
1c001000:	8f2a                	mv	t5,a0
1c001002:	8e3a                	mv	t3,a4
1c001004:	a411                	j	1c001208 <__adddf3+0x514>
1c001006:	7ff00713          	li	a4,2047
1c00100a:	dce80ae3          	beq	a6,a4,1c000dde <__adddf3+0xea>
1c00100e:	03800713          	li	a4,56
1c001012:	06d74d63          	blt	a4,a3,1c00108c <__adddf3+0x398>
1c001016:	477d                	li	a4,31
1c001018:	04d74663          	blt	a4,a3,1c001064 <__adddf3+0x370>
1c00101c:	02000713          	li	a4,32
1c001020:	8f15                	sub	a4,a4,a3
1c001022:	00d658b3          	srl	a7,a2,a3
1c001026:	00ee9833          	sll	a6,t4,a4
1c00102a:	00e61633          	sll	a2,a2,a4
1c00102e:	01186833          	or	a6,a6,a7
1c001032:	00c03633          	snez	a2,a2
1c001036:	00c86833          	or	a6,a6,a2
1c00103a:	00ded6b3          	srl	a3,t4,a3
1c00103e:	41050833          	sub	a6,a0,a6
1c001042:	40d786b3          	sub	a3,a5,a3
1c001046:	010537b3          	sltu	a5,a0,a6
1c00104a:	40f687b3          	sub	a5,a3,a5
1c00104e:	8542                	mv	a0,a6
1c001050:	8772                	mv	a4,t3
1c001052:	b74d                	j	1c000ff4 <__adddf3+0x300>
1c001054:	7ff00713          	li	a4,2047
1c001058:	d8ee03e3          	beq	t3,a4,1c000dde <__adddf3+0xea>
1c00105c:	c17eceb3          	p.bset	t4,t4,0,23
1c001060:	86c2                	mv	a3,a6
1c001062:	b775                	j	1c00100e <__adddf3+0x31a>
1c001064:	02000893          	li	a7,32
1c001068:	00ded833          	srl	a6,t4,a3
1c00106c:	4701                	li	a4,0
1c00106e:	01168863          	beq	a3,a7,1c00107e <__adddf3+0x38a>
1c001072:	04000713          	li	a4,64
1c001076:	40d706b3          	sub	a3,a4,a3
1c00107a:	00de9733          	sll	a4,t4,a3
1c00107e:	8e59                	or	a2,a2,a4
1c001080:	00c03633          	snez	a2,a2
1c001084:	00c86833          	or	a6,a6,a2
1c001088:	4681                	li	a3,0
1c00108a:	bf55                	j	1c00103e <__adddf3+0x34a>
1c00108c:	00cee833          	or	a6,t4,a2
1c001090:	01003833          	snez	a6,a6
1c001094:	bfd5                	j	1c001088 <__adddf3+0x394>
1c001096:	0c080663          	beqz	a6,1c001162 <__adddf3+0x46e>
1c00109a:	080e1363          	bnez	t3,1c001120 <__adddf3+0x42c>
1c00109e:	00a7e5b3          	or	a1,a5,a0
1c0010a2:	ed81                	bnez	a1,1c0010ba <__adddf3+0x3c6>
1c0010a4:	7ff00793          	li	a5,2047
1c0010a8:	00f71663          	bne	a4,a5,1c0010b4 <__adddf3+0x3c0>
1c0010ac:	00cee533          	or	a0,t4,a2
1c0010b0:	22050363          	beqz	a0,1c0012d6 <__adddf3+0x5e2>
1c0010b4:	87f6                	mv	a5,t4
1c0010b6:	8532                	mv	a0,a2
1c0010b8:	a8c9                	j	1c00118a <__adddf3+0x496>
1c0010ba:	01f83c63          	p.bneimm	a6,-1,1c0010d2 <__adddf3+0x3de>
1c0010be:	40a60533          	sub	a0,a2,a0
1c0010c2:	40fe8833          	sub	a6,t4,a5
1c0010c6:	00a63633          	sltu	a2,a2,a0
1c0010ca:	40c807b3          	sub	a5,a6,a2
1c0010ce:	85b6                	mv	a1,a3
1c0010d0:	b715                	j	1c000ff4 <__adddf3+0x300>
1c0010d2:	7ff00593          	li	a1,2047
1c0010d6:	fff84813          	not	a6,a6
1c0010da:	fcb709e3          	beq	a4,a1,1c0010ac <__adddf3+0x3b8>
1c0010de:	03800593          	li	a1,56
1c0010e2:	0705cc63          	blt	a1,a6,1c00115a <__adddf3+0x466>
1c0010e6:	45fd                	li	a1,31
1c0010e8:	0505c563          	blt	a1,a6,1c001132 <__adddf3+0x43e>
1c0010ec:	02000893          	li	a7,32
1c0010f0:	410888b3          	sub	a7,a7,a6
1c0010f4:	01055333          	srl	t1,a0,a6
1c0010f8:	011795b3          	sll	a1,a5,a7
1c0010fc:	01151533          	sll	a0,a0,a7
1c001100:	0065e5b3          	or	a1,a1,t1
1c001104:	00a03533          	snez	a0,a0
1c001108:	8d4d                	or	a0,a0,a1
1c00110a:	0107d833          	srl	a6,a5,a6
1c00110e:	40a60533          	sub	a0,a2,a0
1c001112:	410e8833          	sub	a6,t4,a6
1c001116:	00a637b3          	sltu	a5,a2,a0
1c00111a:	40f807b3          	sub	a5,a6,a5
1c00111e:	bf45                	j	1c0010ce <__adddf3+0x3da>
1c001120:	7ff00593          	li	a1,2047
1c001124:	f8b704e3          	beq	a4,a1,1c0010ac <__adddf3+0x3b8>
1c001128:	41000833          	neg	a6,a6
1c00112c:	c177c7b3          	p.bset	a5,a5,0,23
1c001130:	b77d                	j	1c0010de <__adddf3+0x3ea>
1c001132:	02000313          	li	t1,32
1c001136:	0107d5b3          	srl	a1,a5,a6
1c00113a:	4881                	li	a7,0
1c00113c:	00680863          	beq	a6,t1,1c00114c <__adddf3+0x458>
1c001140:	04000893          	li	a7,64
1c001144:	41088833          	sub	a6,a7,a6
1c001148:	010798b3          	sll	a7,a5,a6
1c00114c:	00a8e533          	or	a0,a7,a0
1c001150:	00a03533          	snez	a0,a0
1c001154:	8d4d                	or	a0,a0,a1
1c001156:	4801                	li	a6,0
1c001158:	bf5d                	j	1c00110e <__adddf3+0x41a>
1c00115a:	8d5d                	or	a0,a0,a5
1c00115c:	00a03533          	snez	a0,a0
1c001160:	bfdd                	j	1c001156 <__adddf3+0x462>
1c001162:	001e0713          	addi	a4,t3,1
1c001166:	e8b73733          	p.bclr	a4,a4,20,11
1c00116a:	4805                	li	a6,1
1c00116c:	06e84963          	blt	a6,a4,1c0011de <__adddf3+0x4ea>
1c001170:	00a7e833          	or	a6,a5,a0
1c001174:	00cee733          	or	a4,t4,a2
1c001178:	040e1863          	bnez	t3,1c0011c8 <__adddf3+0x4d4>
1c00117c:	00081963          	bnez	a6,1c00118e <__adddf3+0x49a>
1c001180:	14070e63          	beqz	a4,1c0012dc <__adddf3+0x5e8>
1c001184:	87f6                	mv	a5,t4
1c001186:	8532                	mv	a0,a2
1c001188:	4701                	li	a4,0
1c00118a:	85b6                	mv	a1,a3
1c00118c:	b3dd                	j	1c000f72 <__adddf3+0x27e>
1c00118e:	cb1d                	beqz	a4,1c0011c4 <__adddf3+0x4d0>
1c001190:	40c50833          	sub	a6,a0,a2
1c001194:	010538b3          	sltu	a7,a0,a6
1c001198:	41d78733          	sub	a4,a5,t4
1c00119c:	41170733          	sub	a4,a4,a7
1c0011a0:	00871893          	slli	a7,a4,0x8
1c0011a4:	0008db63          	bgez	a7,1c0011ba <__adddf3+0x4c6>
1c0011a8:	40a60533          	sub	a0,a2,a0
1c0011ac:	40fe8833          	sub	a6,t4,a5
1c0011b0:	00a63633          	sltu	a2,a2,a0
1c0011b4:	40c807b3          	sub	a5,a6,a2
1c0011b8:	bfc1                	j	1c001188 <__adddf3+0x494>
1c0011ba:	00e86533          	or	a0,a6,a4
1c0011be:	c94d                	beqz	a0,1c001270 <__adddf3+0x57c>
1c0011c0:	87ba                	mv	a5,a4
1c0011c2:	8542                	mv	a0,a6
1c0011c4:	4701                	li	a4,0
1c0011c6:	b375                	j	1c000f72 <__adddf3+0x27e>
1c0011c8:	00081863          	bnez	a6,1c0011d8 <__adddf3+0x4e4>
1c0011cc:	10070c63          	beqz	a4,1c0012e4 <__adddf3+0x5f0>
1c0011d0:	87f6                	mv	a5,t4
1c0011d2:	8532                	mv	a0,a2
1c0011d4:	85b6                	mv	a1,a3
1c0011d6:	b901                	j	1c000de6 <__adddf3+0xf2>
1c0011d8:	c00707e3          	beqz	a4,1c000de6 <__adddf3+0xf2>
1c0011dc:	b3c1                	j	1c000f9c <__adddf3+0x2a8>
1c0011de:	40c50f33          	sub	t5,a0,a2
1c0011e2:	41d78333          	sub	t1,a5,t4
1c0011e6:	01e53833          	sltu	a6,a0,t5
1c0011ea:	41030333          	sub	t1,t1,a6
1c0011ee:	00831713          	slli	a4,t1,0x8
1c0011f2:	06075c63          	bgez	a4,1c00126a <__adddf3+0x576>
1c0011f6:	40a60f33          	sub	t5,a2,a0
1c0011fa:	40fe8833          	sub	a6,t4,a5
1c0011fe:	01e637b3          	sltu	a5,a2,t5
1c001202:	40f80333          	sub	t1,a6,a5
1c001206:	85b6                	mv	a1,a3
1c001208:	06030663          	beqz	t1,1c001274 <__adddf3+0x580>
1c00120c:	100316b3          	p.fl1	a3,t1
1c001210:	47fd                	li	a5,31
1c001212:	40d786b3          	sub	a3,a5,a3
1c001216:	ff868713          	addi	a4,a3,-8
1c00121a:	47fd                	li	a5,31
1c00121c:	06e7c463          	blt	a5,a4,1c001284 <__adddf3+0x590>
1c001220:	02000793          	li	a5,32
1c001224:	8f99                	sub	a5,a5,a4
1c001226:	00e31333          	sll	t1,t1,a4
1c00122a:	00ff57b3          	srl	a5,t5,a5
1c00122e:	0067e7b3          	or	a5,a5,t1
1c001232:	00ef1533          	sll	a0,t5,a4
1c001236:	09c74063          	blt	a4,t3,1c0012b6 <__adddf3+0x5c2>
1c00123a:	41c70733          	sub	a4,a4,t3
1c00123e:	00170613          	addi	a2,a4,1 # 10001 <__L1Cl+0x1>
1c001242:	46fd                	li	a3,31
1c001244:	04c6c663          	blt	a3,a2,1c001290 <__adddf3+0x59c>
1c001248:	02000713          	li	a4,32
1c00124c:	8f11                	sub	a4,a4,a2
1c00124e:	00e796b3          	sll	a3,a5,a4
1c001252:	00c55833          	srl	a6,a0,a2
1c001256:	00e51533          	sll	a0,a0,a4
1c00125a:	0106e6b3          	or	a3,a3,a6
1c00125e:	00a03533          	snez	a0,a0
1c001262:	8d55                	or	a0,a0,a3
1c001264:	00c7d7b3          	srl	a5,a5,a2
1c001268:	bfb1                	j	1c0011c4 <__adddf3+0x4d0>
1c00126a:	006f6533          	or	a0,t5,t1
1c00126e:	fd49                	bnez	a0,1c001208 <__adddf3+0x514>
1c001270:	4781                	li	a5,0
1c001272:	a0bd                	j	1c0012e0 <__adddf3+0x5ec>
1c001274:	100f16b3          	p.fl1	a3,t5
1c001278:	47fd                	li	a5,31
1c00127a:	40d786b3          	sub	a3,a5,a3
1c00127e:	02068693          	addi	a3,a3,32
1c001282:	bf51                	j	1c001216 <__adddf3+0x522>
1c001284:	fd868793          	addi	a5,a3,-40
1c001288:	00ff17b3          	sll	a5,t5,a5
1c00128c:	4501                	li	a0,0
1c00128e:	b765                	j	1c001236 <__adddf3+0x542>
1c001290:	1705                	addi	a4,a4,-31
1c001292:	02000813          	li	a6,32
1c001296:	00e7d733          	srl	a4,a5,a4
1c00129a:	4681                	li	a3,0
1c00129c:	01060763          	beq	a2,a6,1c0012aa <__adddf3+0x5b6>
1c0012a0:	04000693          	li	a3,64
1c0012a4:	8e91                	sub	a3,a3,a2
1c0012a6:	00d796b3          	sll	a3,a5,a3
1c0012aa:	8d55                	or	a0,a0,a3
1c0012ac:	00a03533          	snez	a0,a0
1c0012b0:	8d59                	or	a0,a0,a4
1c0012b2:	4781                	li	a5,0
1c0012b4:	bf01                	j	1c0011c4 <__adddf3+0x4d0>
1c0012b6:	40ee0733          	sub	a4,t3,a4
1c0012ba:	c177b7b3          	p.bclr	a5,a5,0,23
1c0012be:	b955                	j	1c000f72 <__adddf3+0x27e>
1c0012c0:	87f6                	mv	a5,t4
1c0012c2:	8532                	mv	a0,a2
1c0012c4:	b701                	j	1c0011c4 <__adddf3+0x4d0>
1c0012c6:	87f6                	mv	a5,t4
1c0012c8:	8532                	mv	a0,a2
1c0012ca:	be31                	j	1c000de6 <__adddf3+0xf2>
1c0012cc:	4781                	li	a5,0
1c0012ce:	4501                	li	a0,0
1c0012d0:	7ff00713          	li	a4,2047
1c0012d4:	bc95                	j	1c000d48 <__adddf3+0x54>
1c0012d6:	4781                	li	a5,0
1c0012d8:	85b6                	mv	a1,a3
1c0012da:	b4bd                	j	1c000d48 <__adddf3+0x54>
1c0012dc:	4781                	li	a5,0
1c0012de:	4501                	li	a0,0
1c0012e0:	4701                	li	a4,0
1c0012e2:	b1d1                	j	1c000fa6 <__adddf3+0x2b2>
1c0012e4:	4501                	li	a0,0
1c0012e6:	004007b7          	lui	a5,0x400
1c0012ea:	b965                	j	1c000fa2 <__adddf3+0x2ae>
1c0012ec:	4781                	li	a5,0
1c0012ee:	4501                	li	a0,0
1c0012f0:	b4bd                	j	1c000d5e <__adddf3+0x6a>

1c0012f2 <__muldf3>:
1c0012f2:	1101                	addi	sp,sp,-32
1c0012f4:	d5459333          	p.extractu	t1,a1,10,20
1c0012f8:	ce22                	sw	s0,28(sp)
1c0012fa:	cc26                	sw	s1,24(sp)
1c0012fc:	ca4a                	sw	s2,20(sp)
1c0012fe:	c84e                	sw	s3,16(sp)
1c001300:	c652                	sw	s4,12(sp)
1c001302:	e60597b3          	p.extractu	a5,a1,19,0
1c001306:	81fd                	srli	a1,a1,0x1f
1c001308:	06030e63          	beqz	t1,1c001384 <__muldf3+0x92>
1c00130c:	7ff00713          	li	a4,2047
1c001310:	0ce30963          	beq	t1,a4,1c0013e2 <__muldf3+0xf0>
1c001314:	078e                	slli	a5,a5,0x3
1c001316:	c177c7b3          	p.bset	a5,a5,0,23
1c00131a:	01d55813          	srli	a6,a0,0x1d
1c00131e:	00f86833          	or	a6,a6,a5
1c001322:	00351e93          	slli	t4,a0,0x3
1c001326:	c0130313          	addi	t1,t1,-1023
1c00132a:	4f01                	li	t5,0
1c00132c:	d54698b3          	p.extractu	a7,a3,10,20
1c001330:	e6069533          	p.extractu	a0,a3,19,0
1c001334:	8732                	mv	a4,a2
1c001336:	82fd                	srli	a3,a3,0x1f
1c001338:	0c088863          	beqz	a7,1c001408 <__muldf3+0x116>
1c00133c:	7ff00793          	li	a5,2047
1c001340:	12f88163          	beq	a7,a5,1c001462 <__muldf3+0x170>
1c001344:	050e                	slli	a0,a0,0x3
1c001346:	01d65793          	srli	a5,a2,0x1d
1c00134a:	c1754533          	p.bset	a0,a0,0,23
1c00134e:	00361713          	slli	a4,a2,0x3
1c001352:	8fc9                	or	a5,a5,a0
1c001354:	c0188613          	addi	a2,a7,-1023
1c001358:	4e01                	li	t3,0
1c00135a:	9332                	add	t1,t1,a2
1c00135c:	002f1613          	slli	a2,t5,0x2
1c001360:	01c66633          	or	a2,a2,t3
1c001364:	167d                	addi	a2,a2,-1
1c001366:	4fb9                	li	t6,14
1c001368:	00d5c533          	xor	a0,a1,a3
1c00136c:	00130893          	addi	a7,t1,1
1c001370:	10cfea63          	bltu	t6,a2,1c001484 <__muldf3+0x192>
1c001374:	1c00e337          	lui	t1,0x1c00e
1c001378:	060a                	slli	a2,a2,0x2
1c00137a:	6e830313          	addi	t1,t1,1768 # 1c00e6e8 <__DTOR_END__>
1c00137e:	20c37603          	p.lw	a2,a2(t1)
1c001382:	8602                	jr	a2
1c001384:	00a7e833          	or	a6,a5,a0
1c001388:	06080763          	beqz	a6,1c0013f6 <__muldf3+0x104>
1c00138c:	cf8d                	beqz	a5,1c0013c6 <__muldf3+0xd4>
1c00138e:	10079733          	p.fl1	a4,a5
1c001392:	487d                	li	a6,31
1c001394:	40e80733          	sub	a4,a6,a4
1c001398:	ff570893          	addi	a7,a4,-11
1c00139c:	4871                	li	a6,28
1c00139e:	03184c63          	blt	a6,a7,1c0013d6 <__muldf3+0xe4>
1c0013a2:	4875                	li	a6,29
1c0013a4:	ff870e93          	addi	t4,a4,-8
1c0013a8:	41180833          	sub	a6,a6,a7
1c0013ac:	01d797b3          	sll	a5,a5,t4
1c0013b0:	01055833          	srl	a6,a0,a6
1c0013b4:	00f86833          	or	a6,a6,a5
1c0013b8:	01d51eb3          	sll	t4,a0,t4
1c0013bc:	c0d00313          	li	t1,-1011
1c0013c0:	40e30333          	sub	t1,t1,a4
1c0013c4:	b79d                	j	1c00132a <__muldf3+0x38>
1c0013c6:	477d                	li	a4,31
1c0013c8:	10051333          	p.fl1	t1,a0
1c0013cc:	40670333          	sub	t1,a4,t1
1c0013d0:	02030713          	addi	a4,t1,32
1c0013d4:	b7d1                	j	1c001398 <__muldf3+0xa6>
1c0013d6:	fd870813          	addi	a6,a4,-40
1c0013da:	01051833          	sll	a6,a0,a6
1c0013de:	4e81                	li	t4,0
1c0013e0:	bff1                	j	1c0013bc <__muldf3+0xca>
1c0013e2:	00a7e833          	or	a6,a5,a0
1c0013e6:	00080c63          	beqz	a6,1c0013fe <__muldf3+0x10c>
1c0013ea:	8eaa                	mv	t4,a0
1c0013ec:	883e                	mv	a6,a5
1c0013ee:	7ff00313          	li	t1,2047
1c0013f2:	4f0d                	li	t5,3
1c0013f4:	bf25                	j	1c00132c <__muldf3+0x3a>
1c0013f6:	4e81                	li	t4,0
1c0013f8:	4301                	li	t1,0
1c0013fa:	4f05                	li	t5,1
1c0013fc:	bf05                	j	1c00132c <__muldf3+0x3a>
1c0013fe:	4e81                	li	t4,0
1c001400:	7ff00313          	li	t1,2047
1c001404:	4f09                	li	t5,2
1c001406:	b71d                	j	1c00132c <__muldf3+0x3a>
1c001408:	00c567b3          	or	a5,a0,a2
1c00140c:	c3bd                	beqz	a5,1c001472 <__muldf3+0x180>
1c00140e:	cd05                	beqz	a0,1c001446 <__muldf3+0x154>
1c001410:	100518b3          	p.fl1	a7,a0
1c001414:	47fd                	li	a5,31
1c001416:	411788b3          	sub	a7,a5,a7
1c00141a:	ff588e13          	addi	t3,a7,-11
1c00141e:	47f1                	li	a5,28
1c001420:	03c7cb63          	blt	a5,t3,1c001456 <__muldf3+0x164>
1c001424:	47f5                	li	a5,29
1c001426:	ff888713          	addi	a4,a7,-8
1c00142a:	41c787b3          	sub	a5,a5,t3
1c00142e:	00e51533          	sll	a0,a0,a4
1c001432:	00f657b3          	srl	a5,a2,a5
1c001436:	8fc9                	or	a5,a5,a0
1c001438:	00e61733          	sll	a4,a2,a4
1c00143c:	c0d00613          	li	a2,-1011
1c001440:	41160633          	sub	a2,a2,a7
1c001444:	bf11                	j	1c001358 <__muldf3+0x66>
1c001446:	100618b3          	p.fl1	a7,a2
1c00144a:	47fd                	li	a5,31
1c00144c:	411788b3          	sub	a7,a5,a7
1c001450:	02088893          	addi	a7,a7,32
1c001454:	b7d9                	j	1c00141a <__muldf3+0x128>
1c001456:	fd888793          	addi	a5,a7,-40
1c00145a:	00f617b3          	sll	a5,a2,a5
1c00145e:	4701                	li	a4,0
1c001460:	bff1                	j	1c00143c <__muldf3+0x14a>
1c001462:	00c567b3          	or	a5,a0,a2
1c001466:	cb91                	beqz	a5,1c00147a <__muldf3+0x188>
1c001468:	87aa                	mv	a5,a0
1c00146a:	7ff00613          	li	a2,2047
1c00146e:	4e0d                	li	t3,3
1c001470:	b5ed                	j	1c00135a <__muldf3+0x68>
1c001472:	4701                	li	a4,0
1c001474:	4601                	li	a2,0
1c001476:	4e05                	li	t3,1
1c001478:	b5cd                	j	1c00135a <__muldf3+0x68>
1c00147a:	4701                	li	a4,0
1c00147c:	7ff00613          	li	a2,2047
1c001480:	4e09                	li	t3,2
1c001482:	bde1                	j	1c00135a <__muldf3+0x68>
1c001484:	6e41                	lui	t3,0x10
1c001486:	fffe0293          	addi	t0,t3,-1 # ffff <__l1_heap_size+0x43>
1c00148a:	010ed693          	srli	a3,t4,0x10
1c00148e:	01075913          	srli	s2,a4,0x10
1c001492:	00577733          	and	a4,a4,t0
1c001496:	02e68fb3          	mul	t6,a3,a4
1c00149a:	005ef633          	and	a2,t4,t0
1c00149e:	02e60f33          	mul	t5,a2,a4
1c0014a2:	8efe                	mv	t4,t6
1c0014a4:	42c90eb3          	p.mac	t4,s2,a2
1c0014a8:	010f5593          	srli	a1,t5,0x10
1c0014ac:	95f6                	add	a1,a1,t4
1c0014ae:	032684b3          	mul	s1,a3,s2
1c0014b2:	01f5f363          	bleu	t6,a1,1c0014b8 <__muldf3+0x1c6>
1c0014b6:	94f2                	add	s1,s1,t3
1c0014b8:	0105de13          	srli	t3,a1,0x10
1c0014bc:	0055f5b3          	and	a1,a1,t0
1c0014c0:	005f7f33          	and	t5,t5,t0
1c0014c4:	05c2                	slli	a1,a1,0x10
1c0014c6:	0057f2b3          	and	t0,a5,t0
1c0014ca:	01e58eb3          	add	t4,a1,t5
1c0014ce:	0107d393          	srli	t2,a5,0x10
1c0014d2:	02568f33          	mul	t5,a3,t0
1c0014d6:	85fa                	mv	a1,t5
1c0014d8:	02c287b3          	mul	a5,t0,a2
1c0014dc:	42c385b3          	p.mac	a1,t2,a2
1c0014e0:	862e                	mv	a2,a1
1c0014e2:	0107d593          	srli	a1,a5,0x10
1c0014e6:	95b2                	add	a1,a1,a2
1c0014e8:	027686b3          	mul	a3,a3,t2
1c0014ec:	01e5f463          	bleu	t5,a1,1c0014f4 <__muldf3+0x202>
1c0014f0:	6641                	lui	a2,0x10
1c0014f2:	96b2                	add	a3,a3,a2
1c0014f4:	6441                	lui	s0,0x10
1c0014f6:	fff40f93          	addi	t6,s0,-1 # ffff <__l1_heap_size+0x43>
1c0014fa:	0105d613          	srli	a2,a1,0x10
1c0014fe:	01085f13          	srli	t5,a6,0x10
1c001502:	01f5f5b3          	and	a1,a1,t6
1c001506:	9636                	add	a2,a2,a3
1c001508:	01f7f6b3          	and	a3,a5,t6
1c00150c:	01f87fb3          	and	t6,a6,t6
1c001510:	02ef89b3          	mul	s3,t6,a4
1c001514:	05c2                	slli	a1,a1,0x10
1c001516:	96ae                	add	a3,a3,a1
1c001518:	00de0a33          	add	s4,t3,a3
1c00151c:	02ef0733          	mul	a4,t5,a4
1c001520:	0109de13          	srli	t3,s3,0x10
1c001524:	883a                	mv	a6,a4
1c001526:	43f90833          	p.mac	a6,s2,t6
1c00152a:	9e42                	add	t3,t3,a6
1c00152c:	03e907b3          	mul	a5,s2,t5
1c001530:	00ee7363          	bleu	a4,t3,1c001536 <__muldf3+0x244>
1c001534:	97a2                	add	a5,a5,s0
1c001536:	010e5413          	srli	s0,t3,0x10
1c00153a:	6741                	lui	a4,0x10
1c00153c:	943e                	add	s0,s0,a5
1c00153e:	fff70793          	addi	a5,a4,-1 # ffff <__l1_heap_size+0x43>
1c001542:	00fe7833          	and	a6,t3,a5
1c001546:	00f9f9b3          	and	s3,s3,a5
1c00154a:	0842                	slli	a6,a6,0x10
1c00154c:	025f8933          	mul	s2,t6,t0
1c001550:	984e                	add	a6,a6,s3
1c001552:	025f02b3          	mul	t0,t5,t0
1c001556:	8796                	mv	a5,t0
1c001558:	43f387b3          	p.mac	a5,t2,t6
1c00155c:	03e38f33          	mul	t5,t2,t5
1c001560:	01095393          	srli	t2,s2,0x10
1c001564:	93be                	add	t2,t2,a5
1c001566:	0053f363          	bleu	t0,t2,1c00156c <__muldf3+0x27a>
1c00156a:	9f3a                	add	t5,t5,a4
1c00156c:	01448e33          	add	t3,s1,s4
1c001570:	00de3733          	sltu	a4,t3,a3
1c001574:	66c1                	lui	a3,0x10
1c001576:	16fd                	addi	a3,a3,-1
1c001578:	00d3f5b3          	and	a1,t2,a3
1c00157c:	05c2                	slli	a1,a1,0x10
1c00157e:	00d976b3          	and	a3,s2,a3
1c001582:	95b6                	add	a1,a1,a3
1c001584:	00c586b3          	add	a3,a1,a2
1c001588:	00e687b3          	add	a5,a3,a4
1c00158c:	00c6b6b3          	sltu	a3,a3,a2
1c001590:	8636                	mv	a2,a3
1c001592:	00e7b6b3          	sltu	a3,a5,a4
1c001596:	9e42                	add	t3,t3,a6
1c001598:	8ed1                	or	a3,a3,a2
1c00159a:	008785b3          	add	a1,a5,s0
1c00159e:	010e3833          	sltu	a6,t3,a6
1c0015a2:	0103d793          	srli	a5,t2,0x10
1c0015a6:	0ff6f693          	andi	a3,a3,255
1c0015aa:	01058fb3          	add	t6,a1,a6
1c0015ae:	96be                	add	a3,a3,a5
1c0015b0:	0085b7b3          	sltu	a5,a1,s0
1c0015b4:	85be                	mv	a1,a5
1c0015b6:	010fb7b3          	sltu	a5,t6,a6
1c0015ba:	8fcd                	or	a5,a5,a1
1c0015bc:	0ff7f793          	andi	a5,a5,255
1c0015c0:	97b6                	add	a5,a5,a3
1c0015c2:	97fa                	add	a5,a5,t5
1c0015c4:	017fd713          	srli	a4,t6,0x17
1c0015c8:	07a6                	slli	a5,a5,0x9
1c0015ca:	8fd9                	or	a5,a5,a4
1c0015cc:	009e1713          	slli	a4,t3,0x9
1c0015d0:	01d76733          	or	a4,a4,t4
1c0015d4:	00e03733          	snez	a4,a4
1c0015d8:	017e5e13          	srli	t3,t3,0x17
1c0015dc:	01c76733          	or	a4,a4,t3
1c0015e0:	0fa6                	slli	t6,t6,0x9
1c0015e2:	00779693          	slli	a3,a5,0x7
1c0015e6:	01f76733          	or	a4,a4,t6
1c0015ea:	0806dd63          	bgez	a3,1c001684 <__muldf3+0x392>
1c0015ee:	00175693          	srli	a3,a4,0x1
1c0015f2:	fc173733          	p.bclr	a4,a4,30,1
1c0015f6:	8f55                	or	a4,a4,a3
1c0015f8:	01f79693          	slli	a3,a5,0x1f
1c0015fc:	8f55                	or	a4,a4,a3
1c0015fe:	8385                	srli	a5,a5,0x1
1c001600:	3ff88613          	addi	a2,a7,1023
1c001604:	08c05263          	blez	a2,1c001688 <__muldf3+0x396>
1c001608:	f83736b3          	p.bclr	a3,a4,28,3
1c00160c:	ca99                	beqz	a3,1c001622 <__muldf3+0x330>
1c00160e:	f64736b3          	p.bclr	a3,a4,27,4
1c001612:	0046a863          	p.beqimm	a3,4,1c001622 <__muldf3+0x330>
1c001616:	00470693          	addi	a3,a4,4
1c00161a:	00e6b733          	sltu	a4,a3,a4
1c00161e:	97ba                	add	a5,a5,a4
1c001620:	8736                	mv	a4,a3
1c001622:	00779593          	slli	a1,a5,0x7
1c001626:	0005d663          	bgez	a1,1c001632 <__muldf3+0x340>
1c00162a:	c187b7b3          	p.bclr	a5,a5,0,24
1c00162e:	40088613          	addi	a2,a7,1024
1c001632:	7fe00693          	li	a3,2046
1c001636:	0ec6c263          	blt	a3,a2,1c00171a <__muldf3+0x428>
1c00163a:	00375693          	srli	a3,a4,0x3
1c00163e:	01d79713          	slli	a4,a5,0x1d
1c001642:	8f55                	or	a4,a4,a3
1c001644:	838d                	srli	a5,a5,0x3
1c001646:	4681                	li	a3,0
1c001648:	4472                	lw	s0,28(sp)
1c00164a:	e607a6b3          	p.insert	a3,a5,19,0
1c00164e:	d54626b3          	p.insert	a3,a2,10,20
1c001652:	c1f526b3          	p.insert	a3,a0,0,31
1c001656:	44e2                	lw	s1,24(sp)
1c001658:	4952                	lw	s2,20(sp)
1c00165a:	49c2                	lw	s3,16(sp)
1c00165c:	4a32                	lw	s4,12(sp)
1c00165e:	853a                	mv	a0,a4
1c001660:	85b6                	mv	a1,a3
1c001662:	6105                	addi	sp,sp,32
1c001664:	8082                	ret
1c001666:	852e                	mv	a0,a1
1c001668:	87c2                	mv	a5,a6
1c00166a:	8776                	mv	a4,t4
1c00166c:	8e7a                	mv	t3,t5
1c00166e:	0a2e2663          	p.beqimm	t3,2,1c00171a <__muldf3+0x428>
1c001672:	083e2d63          	p.beqimm	t3,3,1c00170c <__muldf3+0x41a>
1c001676:	f81e35e3          	p.bneimm	t3,1,1c001600 <__muldf3+0x30e>
1c00167a:	4781                	li	a5,0
1c00167c:	4701                	li	a4,0
1c00167e:	a095                	j	1c0016e2 <__muldf3+0x3f0>
1c001680:	8536                	mv	a0,a3
1c001682:	b7f5                	j	1c00166e <__muldf3+0x37c>
1c001684:	889a                	mv	a7,t1
1c001686:	bfad                	j	1c001600 <__muldf3+0x30e>
1c001688:	4585                	li	a1,1
1c00168a:	8d91                	sub	a1,a1,a2
1c00168c:	03800693          	li	a3,56
1c001690:	feb6c5e3          	blt	a3,a1,1c00167a <__muldf3+0x388>
1c001694:	46fd                	li	a3,31
1c001696:	04b6c863          	blt	a3,a1,1c0016e6 <__muldf3+0x3f4>
1c00169a:	41e88893          	addi	a7,a7,1054
1c00169e:	011796b3          	sll	a3,a5,a7
1c0016a2:	00b75633          	srl	a2,a4,a1
1c0016a6:	01171733          	sll	a4,a4,a7
1c0016aa:	8ed1                	or	a3,a3,a2
1c0016ac:	00e03733          	snez	a4,a4
1c0016b0:	8f55                	or	a4,a4,a3
1c0016b2:	00b7d7b3          	srl	a5,a5,a1
1c0016b6:	f83736b3          	p.bclr	a3,a4,28,3
1c0016ba:	ca99                	beqz	a3,1c0016d0 <__muldf3+0x3de>
1c0016bc:	f64736b3          	p.bclr	a3,a4,27,4
1c0016c0:	0046a863          	p.beqimm	a3,4,1c0016d0 <__muldf3+0x3de>
1c0016c4:	00470693          	addi	a3,a4,4
1c0016c8:	00e6b733          	sltu	a4,a3,a4
1c0016cc:	97ba                	add	a5,a5,a4
1c0016ce:	8736                	mv	a4,a3
1c0016d0:	00879693          	slli	a3,a5,0x8
1c0016d4:	0406c863          	bltz	a3,1c001724 <__muldf3+0x432>
1c0016d8:	01d79693          	slli	a3,a5,0x1d
1c0016dc:	830d                	srli	a4,a4,0x3
1c0016de:	8f55                	or	a4,a4,a3
1c0016e0:	838d                	srli	a5,a5,0x3
1c0016e2:	4601                	li	a2,0
1c0016e4:	b78d                	j	1c001646 <__muldf3+0x354>
1c0016e6:	5685                	li	a3,-31
1c0016e8:	8e91                	sub	a3,a3,a2
1c0016ea:	02000813          	li	a6,32
1c0016ee:	00d7d6b3          	srl	a3,a5,a3
1c0016f2:	4601                	li	a2,0
1c0016f4:	01058663          	beq	a1,a6,1c001700 <__muldf3+0x40e>
1c0016f8:	43e88893          	addi	a7,a7,1086
1c0016fc:	01179633          	sll	a2,a5,a7
1c001700:	8f51                	or	a4,a4,a2
1c001702:	00e03733          	snez	a4,a4
1c001706:	8f55                	or	a4,a4,a3
1c001708:	4781                	li	a5,0
1c00170a:	b775                	j	1c0016b6 <__muldf3+0x3c4>
1c00170c:	000807b7          	lui	a5,0x80
1c001710:	4701                	li	a4,0
1c001712:	7ff00613          	li	a2,2047
1c001716:	4501                	li	a0,0
1c001718:	b73d                	j	1c001646 <__muldf3+0x354>
1c00171a:	4781                	li	a5,0
1c00171c:	4701                	li	a4,0
1c00171e:	7ff00613          	li	a2,2047
1c001722:	b715                	j	1c001646 <__muldf3+0x354>
1c001724:	4781                	li	a5,0
1c001726:	4701                	li	a4,0
1c001728:	4605                	li	a2,1
1c00172a:	bf31                	j	1c001646 <__muldf3+0x354>

1c00172c <__fixunsdfsi>:
1c00172c:	d5459733          	p.extractu	a4,a1,10,20
1c001730:	3fe00693          	li	a3,1022
1c001734:	862a                	mv	a2,a0
1c001736:	e60597b3          	p.extractu	a5,a1,19,0
1c00173a:	4501                	li	a0,0
1c00173c:	81fd                	srli	a1,a1,0x1f
1c00173e:	02e6df63          	ble	a4,a3,1c00177c <__fixunsdfsi+0x50>
1c001742:	e591                	bnez	a1,1c00174e <__fixunsdfsi+0x22>
1c001744:	41e00693          	li	a3,1054
1c001748:	557d                	li	a0,-1
1c00174a:	00e6d363          	ble	a4,a3,1c001750 <__fixunsdfsi+0x24>
1c00174e:	8082                	ret
1c001750:	43300693          	li	a3,1075
1c001754:	8e99                	sub	a3,a3,a4
1c001756:	45fd                	li	a1,31
1c001758:	c147c7b3          	p.bset	a5,a5,0,20
1c00175c:	00d5ca63          	blt	a1,a3,1c001770 <__fixunsdfsi+0x44>
1c001760:	bed70713          	addi	a4,a4,-1043
1c001764:	00e797b3          	sll	a5,a5,a4
1c001768:	00d65533          	srl	a0,a2,a3
1c00176c:	8d5d                	or	a0,a0,a5
1c00176e:	8082                	ret
1c001770:	41300513          	li	a0,1043
1c001774:	8d19                	sub	a0,a0,a4
1c001776:	00a7d533          	srl	a0,a5,a0
1c00177a:	8082                	ret
1c00177c:	8082                	ret

1c00177e <__floatsidf>:
1c00177e:	c539                	beqz	a0,1c0017cc <__floatsidf+0x4e>
1c001780:	01f55613          	srli	a2,a0,0x1f
1c001784:	00055463          	bgez	a0,1c00178c <__floatsidf+0xe>
1c001788:	40a00533          	neg	a0,a0
1c00178c:	477d                	li	a4,31
1c00178e:	100517b3          	p.fl1	a5,a0
1c001792:	40f707b3          	sub	a5,a4,a5
1c001796:	41e00693          	li	a3,1054
1c00179a:	4729                	li	a4,10
1c00179c:	8e9d                	sub	a3,a3,a5
1c00179e:	02f74263          	blt	a4,a5,1c0017c2 <__floatsidf+0x44>
1c0017a2:	472d                	li	a4,11
1c0017a4:	8f1d                	sub	a4,a4,a5
1c0017a6:	07d5                	addi	a5,a5,21
1c0017a8:	00e55733          	srl	a4,a0,a4
1c0017ac:	00f51533          	sll	a0,a0,a5
1c0017b0:	4781                	li	a5,0
1c0017b2:	e60727b3          	p.insert	a5,a4,19,0
1c0017b6:	d546a7b3          	p.insert	a5,a3,10,20
1c0017ba:	c1f627b3          	p.insert	a5,a2,0,31
1c0017be:	85be                	mv	a1,a5
1c0017c0:	8082                	ret
1c0017c2:	17d5                	addi	a5,a5,-11
1c0017c4:	00f51733          	sll	a4,a0,a5
1c0017c8:	4501                	li	a0,0
1c0017ca:	b7dd                	j	1c0017b0 <__floatsidf+0x32>
1c0017cc:	4701                	li	a4,0
1c0017ce:	4501                	li	a0,0
1c0017d0:	4681                	li	a3,0
1c0017d2:	4601                	li	a2,0
1c0017d4:	bff1                	j	1c0017b0 <__floatsidf+0x32>

1c0017d6 <cluster>:
                

            }
        }
    }
}
1c0017d6:	1141                	addi	sp,sp,-16
1c0017d8:	c606                	sw	ra,12(sp)
1c0017da:	c422                	sw	s0,8(sp)
1c0017dc:	1c00f437          	lui	s0,0x1c00f
1c0017e0:	05c40413          	addi	s0,s0,92 # 1c00f05c <ResOut>
1c0017e4:	400c                	lw	a1,0(s0)
1c0017e6:	4048                	lw	a0,4(s0)
1c0017e8:	13b030ef          	jal	ra,1c005122 <modelCNN>
1c0017ec:	1c00f7b7          	lui	a5,0x1c00f
1c0017f0:	04079423          	sh	zero,72(a5) # 1c00f048 <rec_digit>
1c0017f4:	401c                	lw	a5,0(s0)
1c0017f6:	00079703          	lh	a4,0(a5)
1c0017fa:	00279783          	lh	a5,2(a5)
1c0017fe:	00f75763          	ble	a5,a4,1c00180c <cluster+0x36>
1c001802:	1c00f7b7          	lui	a5,0x1c00f
1c001806:	4705                	li	a4,1
1c001808:	04e79423          	sh	a4,72(a5) # 1c00f048 <rec_digit>
1c00180c:	4529                	li	a0,10
1c00180e:	4870b0ef          	jal	ra,1c00d494 <putchar>
1c001812:	1c00f7b7          	lui	a5,0x1c00f
1c001816:	0487c783          	lbu	a5,72(a5) # 1c00f048 <rec_digit>
1c00181a:	0785                	addi	a5,a5,1
1c00181c:	1c00f737          	lui	a4,0x1c00f
1c001820:	06f70423          	sb	a5,104(a4) # 1c00f068 <value>
1c001824:	40b2                	lw	ra,12(sp)
1c001826:	4422                	lw	s0,8(sp)
1c001828:	0141                	addi	sp,sp,16
1c00182a:	8082                	ret

1c00182c <test_model>:
    return 0;
}


int test_model(void)
{
1c00182c:	716d                	addi	sp,sp,-272
1c00182e:	10112623          	sw	ra,268(sp)
1c001832:	10812423          	sw	s0,264(sp)
1c001836:	10912223          	sw	s1,260(sp)
1c00183a:	11212023          	sw	s2,256(sp)
1c00183e:	dfce                	sw	s3,252(sp)
1c001840:	ddd2                	sw	s4,248(sp)
1c001842:	dbd6                	sw	s5,244(sp)
1c001844:	d9da                	sw	s6,240(sp)
1c001846:	d7de                	sw	s7,236(sp)
1c001848:	d5e2                	sw	s8,232(sp)
1c00184a:	d3e6                	sw	s9,228(sp)
1c00184c:	d1ea                	sw	s10,224(sp)
1c00184e:	cfee                	sw	s11,220(sp)
    printf("Entering main controller\n");
1c001850:	1c00f537          	lui	a0,0x1c00f
1c001854:	85450513          	addi	a0,a0,-1964 # 1c00e854 <__clz_tab+0x130>
1c001858:	3c70b0ef          	jal	ra,1c00d41e <puts>
    printf("Reading image\n");
1c00185c:	1c00f537          	lui	a0,0x1c00f
1c001860:	87050513          	addi	a0,a0,-1936 # 1c00e870 <__clz_tab+0x14c>
1c001864:	3bb0b0ef          	jal	ra,1c00d41e <puts>
    //Reading Image from Bridge
    /*------------------- Allocate Image Buffer ------------------------*/
    printf("Going to alloc the image buffer!\n");
1c001868:	1c00f537          	lui	a0,0x1c00f
1c00186c:	88050513          	addi	a0,a0,-1920 # 1c00e880 <__clz_tab+0x15c>
1c001870:	3af0b0ef          	jal	ra,1c00d41e <puts>
    // Img_In 
    Img_In = (unsigned char *) AT_L2_ALLOC(0, AT_INPUT_SIZE_BYTES);
1c001874:	64cd                	lui	s1,0x13
1c001876:	4d048513          	addi	a0,s1,1232 # 134d0 <__L1Cl+0x34d0>
1c00187a:	7d5080ef          	jal	ra,1c00a84e <pi_l2_malloc>
1c00187e:	1c00f437          	lui	s0,0x1c00f
1c001882:	05c40413          	addi	s0,s0,92 # 1c00f05c <ResOut>
1c001886:	c048                	sw	a0,4(s0)
    printf("%d\n",AT_INPUT_SIZE_BYTES);
1c001888:	4d048593          	addi	a1,s1,1232
1c00188c:	1c00f537          	lui	a0,0x1c00f
1c001890:	93050513          	addi	a0,a0,-1744 # 1c00e930 <__clz_tab+0x20c>
1c001894:	5210b0ef          	jal	ra,1c00d5b4 <printf>
    //class_num (short int *) AT_L2_ALLOC(0,sizeof(short int));
    if(Img_In==NULL) {
1c001898:	405c                	lw	a5,4(s0)
1c00189a:	eb91                	bnez	a5,1c0018ae <test_model+0x82>
      printf("Image buffer alloc Error!\n");
1c00189c:	1c00f537          	lui	a0,0x1c00f
1c0018a0:	8a450513          	addi	a0,a0,-1884 # 1c00e8a4 <__clz_tab+0x180>
1c0018a4:	37b0b0ef          	jal	ra,1c00d41e <puts>
      pmsis_exit(-1);
1c0018a8:	557d                	li	a0,-1
1c0018aa:	4190b0ef          	jal	ra,1c00d4c2 <exit>
    printf("Opening Himax camera\n");
1c0018ae:	1c00f537          	lui	a0,0x1c00f
1c0018b2:	8c050513          	addi	a0,a0,-1856 # 1c00e8c0 <__clz_tab+0x19c>
1c0018b6:	3690b0ef          	jal	ra,1c00d41e <puts>
    pi_himax_conf_init(&cam_conf);
1c0018ba:	0088                	addi	a0,sp,64
1c0018bc:	08f060ef          	jal	ra,1c00814a <pi_himax_conf_init>
    cam_conf.format = PI_CAMERA_QVGA;
1c0018c0:	4785                	li	a5,1
1c0018c2:	cabe                	sw	a5,84(sp)
    pi_open_from_conf(device, &cam_conf);
1c0018c4:	1c00f437          	lui	s0,0x1c00f
1c0018c8:	008c                	addi	a1,sp,64
1c0018ca:	20840513          	addi	a0,s0,520 # 1c00f208 <_edata>
1c0018ce:	660080ef          	jal	ra,1c009f2e <pi_open_from_conf>
    if (pi_camera_open(device))
1c0018d2:	20840513          	addi	a0,s0,520
1c0018d6:	39c060ef          	jal	ra,1c007c72 <pi_camera_open>
1c0018da:	e12d                	bnez	a0,1c00193c <test_model+0x110>
};

static inline int32_t pi_camera_control(struct pi_device *device, pi_camera_cmd_e cmd, void *arg)
{
  pi_camera_api_t *api = (pi_camera_api_t *)device->api;
  return api->control(device, cmd, arg);
1c0018dc:	20840493          	addi	s1,s0,520
1c0018e0:	409c                	lw	a5,0(s1)
1c0018e2:	479c                	lw	a5,8(a5)
1c0018e4:	4601                	li	a2,0
1c0018e6:	4589                	li	a1,2
1c0018e8:	20840513          	addi	a0,s0,520
1c0018ec:	9782                	jalr	a5
    uint8_t set_value = 3;
1c0018ee:	478d                	li	a5,3
1c0018f0:	02f10f23          	sb	a5,62(sp)
}

static inline int32_t pi_camera_reg_set(struct pi_device *device, uint32_t addr, uint8_t *value)
{
  pi_camera_api_t *api = (pi_camera_api_t *)device->api;
  return api->reg_set(device, addr, value);
1c0018f4:	409c                	lw	a5,0(s1)
1c0018f6:	4bdc                	lw	a5,20(a5)
1c0018f8:	03e10613          	addi	a2,sp,62
1c0018fc:	10100593          	li	a1,257
1c001900:	20840513          	addi	a0,s0,520
1c001904:	9782                	jalr	a5
    pi_time_wait_us(1000000);
1c001906:	000f4537          	lui	a0,0xf4
1c00190a:	24050513          	addi	a0,a0,576 # f4240 <__L2+0x74240>
1c00190e:	02c090ef          	jal	ra,1c00a93a <pi_time_wait_us>
}

static inline int32_t pi_camera_reg_get(struct pi_device *device, uint32_t addr, uint8_t *value)
{
  pi_camera_api_t *api = (pi_camera_api_t *)device->api;
  return api->reg_get(device, addr, value);
1c001912:	409c                	lw	a5,0(s1)
1c001914:	4b9c                	lw	a5,16(a5)
1c001916:	03f10613          	addi	a2,sp,63
1c00191a:	10100593          	li	a1,257
1c00191e:	20840513          	addi	a0,s0,520
1c001922:	9782                	jalr	a5
    if (set_value!=reg_value)
1c001924:	03e14703          	lbu	a4,62(sp)
1c001928:	03f14783          	lbu	a5,63(sp)
1c00192c:	02f70163          	beq	a4,a5,1c00194e <test_model+0x122>
        printf("Failed to rotate camera image\n");
1c001930:	1c00f537          	lui	a0,0x1c00f
1c001934:	8d850513          	addi	a0,a0,-1832 # 1c00e8d8 <__clz_tab+0x1b4>
1c001938:	2e70b0ef          	jal	ra,1c00d41e <puts>
    } 
    // 
    if (open_camera(&camera))
    {
        printf("Failed to open camera\n");
1c00193c:	1c00f537          	lui	a0,0x1c00f
1c001940:	9e850513          	addi	a0,a0,-1560 # 1c00e9e8 <__clz_tab+0x2c4>
1c001944:	2db0b0ef          	jal	ra,1c00d41e <puts>
        pmsis_exit(-1);
1c001948:	557d                	li	a0,-1
1c00194a:	3790b0ef          	jal	ra,1c00d4c2 <exit>
  return api->control(device, cmd, arg);
1c00194e:	1c00f437          	lui	s0,0x1c00f
1c001952:	20840493          	addi	s1,s0,520 # 1c00f208 <_edata>
1c001956:	409c                	lw	a5,0(s1)
1c001958:	479c                	lw	a5,8(a5)
1c00195a:	4601                	li	a2,0
1c00195c:	458d                	li	a1,3
1c00195e:	20840513          	addi	a0,s0,520
1c001962:	9782                	jalr	a5
1c001964:	409c                	lw	a5,0(s1)
1c001966:	479c                	lw	a5,8(a5)
1c001968:	4601                	li	a2,0
1c00196a:	459d                	li	a1,7
1c00196c:	20840513          	addi	a0,s0,520
1c001970:	9782                	jalr	a5
    }
    
    // QVGA
    uint8_t set_value = 0;
    uint8_t reg_value = 0;
1c001972:	0c010723          	sb	zero,206(sp)

    #ifdef QVGA_MODE
    set_value=1;
1c001976:	4785                	li	a5,1
1c001978:	0cf107a3          	sb	a5,207(sp)
  return api->reg_set(device, addr, value);
1c00197c:	409c                	lw	a5,0(s1)
1c00197e:	4bdc                	lw	a5,20(a5)
1c001980:	0cf10613          	addi	a2,sp,207
1c001984:	690d                	lui	s2,0x3
1c001986:	01090593          	addi	a1,s2,16 # 3010 <__rt_stack_size+0x2810>
1c00198a:	20840513          	addi	a0,s0,520
1c00198e:	9782                	jalr	a5
  return api->reg_get(device, addr, value);
1c001990:	409c                	lw	a5,0(s1)
1c001992:	4b9c                	lw	a5,16(a5)
1c001994:	0ce10613          	addi	a2,sp,206
1c001998:	01090593          	addi	a1,s2,16
1c00199c:	20840513          	addi	a0,s0,520
1c0019a0:	9782                	jalr	a5
    pi_camera_reg_set(&camera, QVGA_WIN_EN, &set_value);
    pi_camera_reg_get(&camera, QVGA_WIN_EN, &reg_value);
    printf("qvga window enabled %d\n",reg_value);
1c0019a2:	0ce14583          	lbu	a1,206(sp)
1c0019a6:	1c00f537          	lui	a0,0x1c00f
1c0019aa:	8f850513          	addi	a0,a0,-1800 # 1c00e8f8 <__clz_tab+0x1d4>
1c0019ae:	4070b0ef          	jal	ra,1c00d5b4 <printf>
    #endif
    
    // 
    set_value=0;                                                                                                                                          
1c0019b2:	0c0107a3          	sb	zero,207(sp)
  return api->reg_set(device, addr, value);
1c0019b6:	409c                	lw	a5,0(s1)
1c0019b8:	4bdc                	lw	a5,20(a5)
1c0019ba:	0cf10613          	addi	a2,sp,207
1c0019be:	6905                	lui	s2,0x1
1c0019c0:	01290593          	addi	a1,s2,18 # 1012 <__rt_stack_size+0x812>
1c0019c4:	20840513          	addi	a0,s0,520
1c0019c8:	9782                	jalr	a5
  return api->reg_get(device, addr, value);
1c0019ca:	409c                	lw	a5,0(s1)
1c0019cc:	4b9c                	lw	a5,16(a5)
1c0019ce:	0ce10613          	addi	a2,sp,206
1c0019d2:	01290593          	addi	a1,s2,18
1c0019d6:	20840513          	addi	a0,s0,520
1c0019da:	9782                	jalr	a5
    pi_camera_reg_set(&camera, VSYNC_HSYNC_PIXEL_SHIFT_EN, &set_value);
    pi_camera_reg_get(&camera, VSYNC_HSYNC_PIXEL_SHIFT_EN, &reg_value);
    printf("vsync hsync pixel shift enabled %d\n",reg_value);
1c0019dc:	0ce14583          	lbu	a1,206(sp)
1c0019e0:	1c00f537          	lui	a0,0x1c00f
1c0019e4:	91050513          	addi	a0,a0,-1776 # 1c00e910 <__clz_tab+0x1ec>
1c0019e8:	3cd0b0ef          	jal	ra,1c00d5b4 <printf>
    
    // 
    buff = (unsigned char *) AT_L2_ALLOC(0, BUFF_SIZE);
1c0019ec:	654d                	lui	a0,0x13
1c0019ee:	4d050513          	addi	a0,a0,1232 # 134d0 <__L1Cl+0x34d0>
1c0019f2:	65d080ef          	jal	ra,1c00a84e <pi_l2_malloc>
1c0019f6:	1c00f7b7          	lui	a5,0x1c00f
1c0019fa:	06a7a623          	sw	a0,108(a5) # 1c00f06c <buff>
    if (buff == NULL){ return -1;}
1c0019fe:	38050863          	beqz	a0,1c001d8e <test_model+0x562>
    
    // uart
    struct pi_uart_conf conf;
    struct pi_device device;
    pi_uart_conf_init(&conf);
1c001a02:	0188                	addi	a0,sp,192
1c001a04:	6370a0ef          	jal	ra,1c00c83a <pi_uart_conf_init>
    conf.baudrate_bps =115200;
1c001a08:	67f1                	lui	a5,0x1c
1c001a0a:	20078793          	addi	a5,a5,512 # 1c200 <__L1Cl+0xc200>
1c001a0e:	c1be                	sw	a5,192(sp)
    pi_open_from_conf(&device, &conf);
1c001a10:	018c                	addi	a1,sp,192
1c001a12:	1948                	addi	a0,sp,180
1c001a14:	51a080ef          	jal	ra,1c009f2e <pi_open_from_conf>
    printf("[UART] Open\n");
1c001a18:	1c00f537          	lui	a0,0x1c00f
1c001a1c:	93450513          	addi	a0,a0,-1740 # 1c00e934 <__clz_tab+0x210>
1c001a20:	1ff0b0ef          	jal	ra,1c00d41e <puts>
    if (pi_uart_open(&device))
1c001a24:	1948                	addi	a0,sp,180
1c001a26:	62f0a0ef          	jal	ra,1c00c854 <pi_uart_open>
1c001a2a:	c911                	beqz	a0,1c001a3e <test_model+0x212>
    {
    	printf("[UART] open failed !\n");
1c001a2c:	1c00f537          	lui	a0,0x1c00f
1c001a30:	94050513          	addi	a0,a0,-1728 # 1c00e940 <__clz_tab+0x21c>
1c001a34:	1eb0b0ef          	jal	ra,1c00d41e <puts>
    	pmsis_exit(-1);
1c001a38:	557d                	li	a0,-1
1c001a3a:	2890b0ef          	jal	ra,1c00d4c2 <exit>
    }

    pi_uart_open(&device);
1c001a3e:	1948                	addi	a0,sp,180
1c001a40:	6150a0ef          	jal	ra,1c00c854 <pi_uart_open>
    
    // cluster
    struct pi_device cluster_dev;
    struct pi_cluster_conf cl_conf;
    cl_conf.id = 0;
1c001a44:	cb02                	sw	zero,148(sp)
    pi_open_from_conf(&cluster_dev, (void *) &cl_conf);
1c001a46:	090c                	addi	a1,sp,144
1c001a48:	1128                	addi	a0,sp,168
1c001a4a:	4e4080ef          	jal	ra,1c009f2e <pi_open_from_conf>
    if (pi_cluster_open(&cluster_dev))
1c001a4e:	1128                	addi	a0,sp,168
1c001a50:	11f090ef          	jal	ra,1c00b36e <pi_cluster_open>
1c001a54:	c911                	beqz	a0,1c001a68 <test_model+0x23c>
    {
        printf("Cluster open failed !\n");
1c001a56:	1c00f537          	lui	a0,0x1c00f
1c001a5a:	95850513          	addi	a0,a0,-1704 # 1c00e958 <__clz_tab+0x234>
1c001a5e:	1c10b0ef          	jal	ra,1c00d41e <puts>
        pmsis_exit(-4);
1c001a62:	5571                	li	a0,-4
1c001a64:	25f0b0ef          	jal	ra,1c00d4c2 <exit>
    }

    // 
    ResOut = (short int *) AT_L2_ALLOC(0, CLASS_NUM * sizeof(short int));
1c001a68:	4511                	li	a0,4
1c001a6a:	5e5080ef          	jal	ra,1c00a84e <pi_l2_malloc>
1c001a6e:	1c00f7b7          	lui	a5,0x1c00f
1c001a72:	04a7ae23          	sw	a0,92(a5) # 1c00f05c <ResOut>
    if (ResOut == NULL)
1c001a76:	e919                	bnez	a0,1c001a8c <test_model+0x260>
    {
        printf("Failed to allocate Memory for Result (%d bytes)\n", CLASS_NUM *sizeof(short int));
1c001a78:	4591                	li	a1,4
1c001a7a:	1c00f537          	lui	a0,0x1c00f
1c001a7e:	97050513          	addi	a0,a0,-1680 # 1c00e970 <__clz_tab+0x24c>
1c001a82:	3330b0ef          	jal	ra,1c00d5b4 <printf>
        pmsis_exit(-3);
1c001a86:	5575                	li	a0,-3
1c001a88:	23b0b0ef          	jal	ra,1c00d4c2 <exit>
    }

    

    printf("Constructor\n");
1c001a8c:	1c00f537          	lui	a0,0x1c00f
1c001a90:	9a450513          	addi	a0,a0,-1628 # 1c00e9a4 <__clz_tab+0x280>
1c001a94:	18b0b0ef          	jal	ra,1c00d41e <puts>
    // IMPORTANT - MUST BE CALLED AFTER THE CLUSTER IS SWITCHED ON!!!!
    // CNN
    if (modelCNN_Construct())
1c001a98:	681020ef          	jal	ra,1c004918 <modelCNN_Construct>
1c001a9c:	d62a                	sw	a0,44(sp)
1c001a9e:	c911                	beqz	a0,1c001ab2 <test_model+0x286>
    {
        printf("Graph constructor exited with an error\n");
1c001aa0:	1c00f537          	lui	a0,0x1c00f
1c001aa4:	9b050513          	addi	a0,a0,-1616 # 1c00e9b0 <__clz_tab+0x28c>
1c001aa8:	1770b0ef          	jal	ra,1c00d41e <puts>
        pmsis_exit(-5);
1c001aac:	556d                	li	a0,-5
1c001aae:	2150b0ef          	jal	ra,1c00d4c2 <exit>
    }

																												
    printf("Call cluster\n");
1c001ab2:	1c00f537          	lui	a0,0x1c00f
1c001ab6:	9d850513          	addi	a0,a0,-1576 # 1c00e9d8 <__clz_tab+0x2b4>
1c001aba:	1650b0ef          	jal	ra,1c00d41e <puts>
    struct pi_cluster_task task = {0};
1c001abe:	d482                	sw	zero,104(sp)
1c001ac0:	d682                	sw	zero,108(sp)
1c001ac2:	dc82                	sw	zero,120(sp)
1c001ac4:	de82                	sw	zero,124(sp)
1c001ac6:	c102                	sw	zero,128(sp)
1c001ac8:	c302                	sw	zero,132(sp)
1c001aca:	c502                	sw	zero,136(sp)
1c001acc:	c702                	sw	zero,140(sp)
    task.entry = cluster;
1c001ace:	1c0017b7          	lui	a5,0x1c001
1c001ad2:	7d678793          	addi	a5,a5,2006 # 1c0017d6 <cluster>
1c001ad6:	d2be                	sw	a5,100(sp)
    task.arg = NULL;
    task.stack_size = (unsigned int) STACK_SIZE;
1c001ad8:	6785                	lui	a5,0x1
1c001ada:	fbc78793          	addi	a5,a5,-68 # fbc <__rt_stack_size+0x7bc>
1c001ade:	d8be                	sw	a5,112(sp)
    task.slave_stack_size = (unsigned int) SLAVE_STACK_SIZE;
1c001ae0:	40000793          	li	a5,1024
1c001ae4:	dabe                	sw	a5,116(sp)
            if (x == 0 || y == 0 || x == width-1 || y == height-1)
1c001ae6:	14300a93          	li	s5,323
                    output[idx] = 0.33*red + 0.33*green + 0.33*blue;
1c001aea:	1c00f7b7          	lui	a5,0x1c00f
1c001aee:	82878a13          	addi	s4,a5,-2008 # 1c00e828 <__clz_tab+0x104>
1c001af2:	8c52                	mv	s8,s4
1c001af4:	ac11                	j	1c001d08 <test_model+0x4dc>
                    output[idx] = 0;
1c001af6:	00048023          	sb	zero,0(s1)
        for (int x = 0; x < width ; x++)
1c001afa:	0405                	addi	s0,s0,1
1c001afc:	0485                	addi	s1,s1,1
1c001afe:	0a05                	addi	s4,s4,1
1c001b00:	1b940063          	beq	s0,s9,1c001ca0 <test_model+0x474>
            if (x == 0 || y == 0 || x == width-1 || y == height-1)
1c001b04:	d86d                	beqz	s0,1c001af6 <test_model+0x2ca>
1c001b06:	fe0b08e3          	beqz	s6,1c001af6 <test_model+0x2ca>
1c001b0a:	ff5406e3          	beq	s0,s5,1c001af6 <test_model+0x2ca>
1c001b0e:	0f300613          	li	a2,243
1c001b12:	fecb02e3          	beq	s6,a2,1c001af6 <test_model+0x2ca>
                if ((x + x_shift) % 2 == 0 && (y + y_shift) % 2 == 0) //R
1c001b16:	86a2                	mv	a3,s0
1c001b18:	fc143633          	p.bclr	a2,s0,30,1
1c001b1c:	016467b3          	or	a5,s0,s6
1c001b20:	fc17b7b3          	p.bclr	a5,a5,30,1
1c001b24:	cbb5                	beqz	a5,1c001b98 <test_model+0x36c>
                else if ((x + x_shift) % 2 == 1 && (y + y_shift) % 2 == 0) //G2
1c001b26:	01f45713          	srli	a4,s0,0x1f
1c001b2a:	00e407b3          	add	a5,s0,a4
1c001b2e:	fc17b7b3          	p.bclr	a5,a5,30,1
1c001b32:	8f99                	sub	a5,a5,a4
1c001b34:	0a17ad63          	p.beqimm	a5,1,1c001bee <test_model+0x3c2>
                else if ((x + x_shift) % 2 == 0 && (y + y_shift) % 2 == 1) //G1
1c001b38:	24060463          	beqz	a2,1c001d80 <test_model+0x554>
                    green = 0;
1c001b3c:	4901                	li	s2,0
                    blue = 0;
1c001b3e:	4b81                	li	s7,0
                    red = 0;
1c001b40:	4501                	li	a0,0
                    output[idx] = 0.33*red + 0.33*green + 0.33*blue;
1c001b42:	3935                	jal	1c00177e <__floatsidf>
1c001b44:	000c2603          	lw	a2,0(s8)
1c001b48:	004c2683          	lw	a3,4(s8)
1c001b4c:	fa6ff0ef          	jal	ra,1c0012f2 <__muldf3>
1c001b50:	c42a                	sw	a0,8(sp)
1c001b52:	c62e                	sw	a1,12(sp)
1c001b54:	854a                	mv	a0,s2
1c001b56:	3125                	jal	1c00177e <__floatsidf>
1c001b58:	000c2603          	lw	a2,0(s8)
1c001b5c:	004c2683          	lw	a3,4(s8)
1c001b60:	f92ff0ef          	jal	ra,1c0012f2 <__muldf3>
1c001b64:	862a                	mv	a2,a0
1c001b66:	86ae                	mv	a3,a1
1c001b68:	4522                	lw	a0,8(sp)
1c001b6a:	45b2                	lw	a1,12(sp)
1c001b6c:	988ff0ef          	jal	ra,1c000cf4 <__adddf3>
1c001b70:	c42a                	sw	a0,8(sp)
1c001b72:	c62e                	sw	a1,12(sp)
1c001b74:	855e                	mv	a0,s7
1c001b76:	3121                	jal	1c00177e <__floatsidf>
1c001b78:	000c2603          	lw	a2,0(s8)
1c001b7c:	004c2683          	lw	a3,4(s8)
1c001b80:	f72ff0ef          	jal	ra,1c0012f2 <__muldf3>
1c001b84:	862a                	mv	a2,a0
1c001b86:	86ae                	mv	a3,a1
1c001b88:	4522                	lw	a0,8(sp)
1c001b8a:	45b2                	lw	a1,12(sp)
1c001b8c:	968ff0ef          	jal	ra,1c000cf4 <__adddf3>
1c001b90:	3e71                	jal	1c00172c <__fixunsdfsi>
1c001b92:	00a48023          	sb	a0,0(s1)
1c001b96:	b795                	j	1c001afa <test_model+0x2ce>
                    red = input[idx];
1c001b98:	001a4503          	lbu	a0,1(s4)
1c001b9c:	46e2                	lw	a3,24(sp)
1c001b9e:	40da07b3          	sub	a5,s4,a3
                    blue = (input[idxr[0]] + input[idxr[2]] + input[idxr[4]] + input[idxr[6]]) / 4;
1c001ba2:	4672                	lw	a2,28(sp)
1c001ba4:	00c78733          	add	a4,a5,a2
1c001ba8:	00074b83          	lbu	s7,0(a4)
1c001bac:	5682                	lw	a3,32(sp)
1c001bae:	97b6                	add	a5,a5,a3
1c001bb0:	0007c783          	lbu	a5,0(a5)
1c001bb4:	9bbe                	add	s7,s7,a5
1c001bb6:	008d0733          	add	a4,s10,s0
1c001bba:	00174783          	lbu	a5,1(a4)
1c001bbe:	9bbe                	add	s7,s7,a5
1c001bc0:	008d87b3          	add	a5,s11,s0
1c001bc4:	0017c683          	lbu	a3,1(a5)
1c001bc8:	84dbabdb          	p.addun	s7,s7,a3,2
1c001bcc:	0ffbfb93          	andi	s7,s7,255
                    green = (input[idxr[1]] + input[idxr[3]] + input[idxr[5]] + input[idxr[7]]) / 4;
1c001bd0:	000a4903          	lbu	s2,0(s4)
1c001bd4:	00074703          	lbu	a4,0(a4)
1c001bd8:	993a                	add	s2,s2,a4
1c001bda:	002a4703          	lbu	a4,2(s4)
1c001bde:	993a                	add	s2,s2,a4
1c001be0:	0007c783          	lbu	a5,0(a5)
1c001be4:	84f9295b          	p.addun	s2,s2,a5,2
1c001be8:	0ff97913          	andi	s2,s2,255
1c001bec:	bf99                	j	1c001b42 <test_model+0x316>
                else if ((x + x_shift) % 2 == 1 && (y + y_shift) % 2 == 0) //G2
1c001bee:	5712                	lw	a4,36(sp)
1c001bf0:	18071663          	bnez	a4,1c001d7c <test_model+0x550>
                    red = (input[idxr[1]] + input[idxr[5]]) / 2;
1c001bf4:	000a4783          	lbu	a5,0(s4)
1c001bf8:	002a4503          	lbu	a0,2(s4)
1c001bfc:	82a7a55b          	p.addun	a0,a5,a0,1
                    blue = (input[idxr[3]] + input[idxr[7]]) / 2;
1c001c00:	008d07b3          	add	a5,s10,s0
1c001c04:	0007cb83          	lbu	s7,0(a5)
1c001c08:	008d86b3          	add	a3,s11,s0
1c001c0c:	0006c783          	lbu	a5,0(a3) # 10000 <__L1Cl>
1c001c10:	82fbabdb          	p.addun	s7,s7,a5,1
                    green = input[idx];
1c001c14:	001a4903          	lbu	s2,1(s4)
1c001c18:	b72d                	j	1c001b42 <test_model+0x316>
                    red = (input[idxr[3]] + input[idxr[7]]) / 2;
1c001c1a:	00dd07b3          	add	a5,s10,a3
1c001c1e:	0007c783          	lbu	a5,0(a5)
1c001c22:	96ee                	add	a3,a3,s11
1c001c24:	0006c503          	lbu	a0,0(a3)
1c001c28:	82a7a55b          	p.addun	a0,a5,a0,1
                    blue = (input[idxr[1]] + input[idxr[5]]) / 2;
1c001c2c:	000a4b83          	lbu	s7,0(s4)
1c001c30:	002a4783          	lbu	a5,2(s4)
1c001c34:	82fbabdb          	p.addun	s7,s7,a5,1
                    green = input[idx];
1c001c38:	001a4903          	lbu	s2,1(s4)
1c001c3c:	b719                	j	1c001b42 <test_model+0x316>
                else if ((x + x_shift) % 2 == 1 && (y + y_shift) % 2 == 1) //B
1c001c3e:	4652                	lw	a2,20(sp)
1c001c40:	04163c63          	p.bneimm	a2,1,1c001c98 <test_model+0x46c>
1c001c44:	4762                	lw	a4,24(sp)
1c001c46:	40ea07b3          	sub	a5,s4,a4
                    red = (input[idxr[0]] + input[idxr[2]] + input[idxr[4]] + input[idxr[6]]) / 4;
1c001c4a:	4672                	lw	a2,28(sp)
1c001c4c:	00c78733          	add	a4,a5,a2
1c001c50:	00074503          	lbu	a0,0(a4)
1c001c54:	5702                	lw	a4,32(sp)
1c001c56:	97ba                	add	a5,a5,a4
1c001c58:	0007c783          	lbu	a5,0(a5)
1c001c5c:	953e                	add	a0,a0,a5
1c001c5e:	00dd07b3          	add	a5,s10,a3
1c001c62:	0017c703          	lbu	a4,1(a5)
1c001c66:	953a                	add	a0,a0,a4
1c001c68:	96ee                	add	a3,a3,s11
1c001c6a:	0016c703          	lbu	a4,1(a3)
1c001c6e:	84e5255b          	p.addun	a0,a0,a4,2
1c001c72:	0ff57513          	andi	a0,a0,255
                    blue = input[idx];
1c001c76:	001a4b83          	lbu	s7,1(s4)
                    green = (input[idxr[1]] + input[idxr[3]] + input[idxr[5]] + input[idxr[7]]) / 4;
1c001c7a:	000a4903          	lbu	s2,0(s4)
1c001c7e:	0007c783          	lbu	a5,0(a5)
1c001c82:	993e                	add	s2,s2,a5
1c001c84:	002a4783          	lbu	a5,2(s4)
1c001c88:	993e                	add	s2,s2,a5
1c001c8a:	0006c783          	lbu	a5,0(a3)
1c001c8e:	84f9295b          	p.addun	s2,s2,a5,2
1c001c92:	0ff97913          	andi	s2,s2,255
1c001c96:	b575                	j	1c001b42 <test_model+0x316>
                    green = 0;
1c001c98:	4901                	li	s2,0
                    blue = 0;
1c001c9a:	4b81                	li	s7,0
                    red = 0;
1c001c9c:	4501                	li	a0,0
1c001c9e:	b555                	j	1c001b42 <test_model+0x316>
    for (int y = 0; y < height ; y++)
1c001ca0:	0b05                	addi	s6,s6,1
1c001ca2:	144d0d13          	addi	s10,s10,324
1c001ca6:	144d8913          	addi	s2,s11,324
1c001caa:	14498993          	addi	s3,s3,324
1c001cae:	0f400793          	li	a5,244
1c001cb2:	02fb0f63          	beq	s6,a5,1c001cf0 <test_model+0x4c4>
                else if ((x + x_shift) % 2 == 1 && (y + y_shift) % 2 == 1) //B
1c001cb6:	01fb5713          	srli	a4,s6,0x1f
1c001cba:	00eb07b3          	add	a5,s6,a4
1c001cbe:	fc17b7b3          	p.bclr	a5,a5,30,1
1c001cc2:	8f99                	sub	a5,a5,a4
1c001cc4:	ca3e                	sw	a5,20(sp)
1c001cc6:	ebbd0a13          	addi	s4,s10,-325
1c001cca:	84ce                	mv	s1,s3
        for (int x = 0; x < width ; x++)
1c001ccc:	5432                	lw	s0,44(sp)
                if ((x + x_shift) % 2 == 0 && (y + y_shift) % 2 == 0) //R
1c001cce:	fc1b3633          	p.bclr	a2,s6,30,1
1c001cd2:	d232                	sw	a2,36(sp)
1c001cd4:	56a2                	lw	a3,40(sp)
1c001cd6:	40d986b3          	sub	a3,s3,a3
1c001cda:	cc36                	sw	a3,24(sp)
                    red = (input[idxr[0]] + input[idxr[2]] + input[idxr[4]] + input[idxr[6]]) / 4;
1c001cdc:	4742                	lw	a4,16(sp)
1c001cde:	40e90733          	sub	a4,s2,a4
1c001ce2:	ce3a                	sw	a4,28(sp)
1c001ce4:	47c2                	lw	a5,16(sp)
1c001ce6:	40fd07b3          	sub	a5,s10,a5
1c001cea:	d03e                	sw	a5,32(sp)
1c001cec:	8dca                	mv	s11,s2
1c001cee:	bd19                	j	1c001b04 <test_model+0x2d8>
            pi_camera_capture(&camera, buff, BUFF_SIZE);
            pi_camera_control(&camera, PI_CAMERA_CMD_STOP, 0);
            //
        demosaicking(buff, Img_In, AT_INPUT_WIDTH, AT_INPUT_HEIGHT, 1);
            // cluster
            pi_cluster_send_task_to_cl(&cluster_dev, &task);
1c001cf0:	10cc                	addi	a1,sp,100
1c001cf2:	1128                	addi	a0,sp,168
1c001cf4:	253090ef          	jal	ra,1c00b746 <pi_cluster_send_task_to_cl>
    	    // uart
            pi_uart_write(&device, &value, 1);
1c001cf8:	4605                	li	a2,1
1c001cfa:	1c00f5b7          	lui	a1,0x1c00f
1c001cfe:	06858593          	addi	a1,a1,104 # 1c00f068 <value>
1c001d02:	1948                	addi	a0,sp,180
1c001d04:	45d0a0ef          	jal	ra,1c00c960 <pi_uart_write>
  return api->control(device, cmd, arg);
1c001d08:	1c00f637          	lui	a2,0x1c00f
1c001d0c:	20860413          	addi	s0,a2,520 # 1c00f208 <_edata>
1c001d10:	401c                	lw	a5,0(s0)
1c001d12:	479c                	lw	a5,8(a5)
1c001d14:	4601                	li	a2,0
1c001d16:	4589                	li	a1,2
1c001d18:	1c00f6b7          	lui	a3,0x1c00f
1c001d1c:	20868513          	addi	a0,a3,520 # 1c00f208 <_edata>
1c001d20:	9782                	jalr	a5
            pi_camera_capture(&camera, buff, BUFF_SIZE);
1c001d22:	664d                	lui	a2,0x13
1c001d24:	4d060613          	addi	a2,a2,1232 # 134d0 <__L1Cl+0x34d0>
1c001d28:	1c00f737          	lui	a4,0x1c00f
1c001d2c:	06870713          	addi	a4,a4,104 # 1c00f068 <value>
1c001d30:	434c                	lw	a1,4(a4)
1c001d32:	1c00f7b7          	lui	a5,0x1c00f
1c001d36:	20878513          	addi	a0,a5,520 # 1c00f208 <_edata>
1c001d3a:	745050ef          	jal	ra,1c007c7e <pi_camera_capture>
1c001d3e:	401c                	lw	a5,0(s0)
1c001d40:	479c                	lw	a5,8(a5)
1c001d42:	4601                	li	a2,0
1c001d44:	458d                	li	a1,3
1c001d46:	1c00f6b7          	lui	a3,0x1c00f
1c001d4a:	20868513          	addi	a0,a3,520 # 1c00f208 <_edata>
1c001d4e:	9782                	jalr	a5
        demosaicking(buff, Img_In, AT_INPUT_WIDTH, AT_INPUT_HEIGHT, 1);
1c001d50:	1c00f737          	lui	a4,0x1c00f
1c001d54:	06870713          	addi	a4,a4,104 # 1c00f068 <value>
1c001d58:	4358                	lw	a4,4(a4)
1c001d5a:	c83a                	sw	a4,16(sp)
1c001d5c:	14470d13          	addi	s10,a4,324
1c001d60:	ebc70b93          	addi	s7,a4,-324
1c001d64:	1c00f7b7          	lui	a5,0x1c00f
1c001d68:	05c78793          	addi	a5,a5,92 # 1c00f05c <ResOut>
1c001d6c:	43dc                	lw	a5,4(a5)
1c001d6e:	d43e                	sw	a5,40(sp)
1c001d70:	89be                	mv	s3,a5
    for (int y = 0; y < height ; y++)
1c001d72:	5b32                	lw	s6,44(sp)
        for (int x = 0; x < width ; x++)
1c001d74:	14400c93          	li	s9,324
1c001d78:	895e                	mv	s2,s7
1c001d7a:	bf35                	j	1c001cb6 <test_model+0x48a>
                else if ((x + x_shift) % 2 == 0 && (y + y_shift) % 2 == 1) //G1
1c001d7c:	ec0611e3          	bnez	a2,1c001c3e <test_model+0x412>
1c001d80:	47d2                	lw	a5,20(sp)
1c001d82:	e817ace3          	p.beqimm	a5,1,1c001c1a <test_model+0x3ee>
                    green = 0;
1c001d86:	4901                	li	s2,0
                    blue = 0;
1c001d88:	4b81                	li	s7,0
                    red = 0;
1c001d8a:	4501                	li	a0,0
1c001d8c:	bb5d                	j	1c001b42 <test_model+0x316>
    
    printf("Ended\n");

    pmsis_exit(0);
    return 0;
}
1c001d8e:	557d                	li	a0,-1
1c001d90:	10c12083          	lw	ra,268(sp)
1c001d94:	10812403          	lw	s0,264(sp)
1c001d98:	10412483          	lw	s1,260(sp)
1c001d9c:	10012903          	lw	s2,256(sp)
1c001da0:	59fe                	lw	s3,252(sp)
1c001da2:	5a6e                	lw	s4,248(sp)
1c001da4:	5ade                	lw	s5,244(sp)
1c001da6:	5b4e                	lw	s6,240(sp)
1c001da8:	5bbe                	lw	s7,236(sp)
1c001daa:	5c2e                	lw	s8,232(sp)
1c001dac:	5c9e                	lw	s9,228(sp)
1c001dae:	5d0e                	lw	s10,224(sp)
1c001db0:	4dfe                	lw	s11,220(sp)
1c001db2:	6151                	addi	sp,sp,272
1c001db4:	8082                	ret

1c001db6 <main>:

int main()
{
1c001db6:	1141                	addi	sp,sp,-16
1c001db8:	c606                	sw	ra,12(sp)
    printf("\n\n\t *** NNTOOL model Example ***\n\n");
1c001dba:	1c00f537          	lui	a0,0x1c00f
1c001dbe:	83050513          	addi	a0,a0,-2000 # 1c00e830 <__clz_tab+0x10c>
1c001dc2:	65c0b0ef          	jal	ra,1c00d41e <puts>
{
}

static inline int pmsis_kickoff(void *arg)
{
  ((void (*)())arg)();
1c001dc6:	349d                	jal	1c00182c <test_model>
    return pmsis_kickoff((void *) test_model);
}
1c001dc8:	557d                	li	a0,-1
1c001dca:	40b2                	lw	ra,12(sp)
1c001dcc:	0141                	addi	sp,sp,16
1c001dce:	8082                	ret

1c001dd0 <S1_Op_input_1_formatter>:
	AT_L2_FREE(0, model_L2_Memory, 176198);
	AT_L1_FREE(0, model_L1_Memory, 48776);
	AT_HYPERRAM_CLOSE(&HyperRam);
	AT_HYPERFLASH_FS_CLOSE(&HyperFlash);
	return 0;
}
1c001dd0:	714d                	addi	sp,sp,-336
1c001dd2:	14112623          	sw	ra,332(sp)
1c001dd6:	14812423          	sw	s0,328(sp)
1c001dda:	14912223          	sw	s1,324(sp)
1c001dde:	15212023          	sw	s2,320(sp)
1c001de2:	13312e23          	sw	s3,316(sp)
1c001de6:	13412c23          	sw	s4,312(sp)
1c001dea:	13512a23          	sw	s5,308(sp)
1c001dee:	13612823          	sw	s6,304(sp)
1c001df2:	13712623          	sw	s7,300(sp)
1c001df6:	13812423          	sw	s8,296(sp)
1c001dfa:	13912223          	sw	s9,292(sp)
1c001dfe:	13a12023          	sw	s10,288(sp)
1c001e02:	11b12e23          	sw	s11,284(sp)
1c001e06:	cc2e                	sw	a1,24(sp)
1c001e08:	14400793          	li	a5,324
1c001e0c:	d43e                	sw	a5,40(sp)
1c001e0e:	ce2a                	sw	a0,28(sp)
1c001e10:	100007b7          	lui	a5,0x10000
1c001e14:	01c7a603          	lw	a2,28(a5) # 1000001c <model_L1_Memory>
1c001e18:	300476f3          	csrrci	a3,mstatus,8
1c001e1c:	00204737          	lui	a4,0x204
1c001e20:	40072703          	lw	a4,1024(a4) # 204400 <__L2+0x184400>
1c001e24:	698d                	lui	s3,0x3
1c001e26:	ed498993          	addi	s3,s3,-300 # 2ed4 <__rt_stack_size+0x26d4>
1c001e2a:	000307b7          	lui	a5,0x30
1c001e2e:	de09a7b3          	p.insert	a5,s3,15,0
1c001e32:	c137c7b3          	p.bset	a5,a5,0,19
1c001e36:	c157c7b3          	p.bset	a5,a5,0,21
1c001e3a:	002045b7          	lui	a1,0x204
1c001e3e:	40f5a023          	sw	a5,1024(a1) # 204400 <__L2+0x184400>
1c001e42:	002047b7          	lui	a5,0x204
1c001e46:	40c7a023          	sw	a2,1024(a5) # 204400 <__L2+0x184400>
1c001e4a:	40a7a023          	sw	a0,1024(a5)
1c001e4e:	d9ba                	sw	a4,240(sp)
1c001e50:	10012023          	sw	zero,256(sp)
1c001e54:	30069073          	csrw	mstatus,a3
1c001e58:	4a81                	li	s5,0
1c001e5a:	c602                	sw	zero,12(sp)
1c001e5c:	4b81                	li	s7,0
1c001e5e:	4901                	li	s2,0
1c001e60:	8a4e                	mv	s4,s3
1c001e62:	00204437          	lui	s0,0x204
1c001e66:	10000cb7          	lui	s9,0x10000
1c001e6a:	20040d13          	addi	s10,s0,512 # 204200 <__L2+0x184200>
1c001e6e:	1c00fdb7          	lui	s11,0x1c00f
1c001e72:	6795                	lui	a5,0x5
1c001e74:	ba078793          	addi	a5,a5,-1120 # 4ba0 <__rt_stack_size+0x43a0>
1c001e78:	c83e                	sw	a5,16(sp)
1c001e7a:	ac7d                	j	1c002138 <S1_Op_input_1_formatter+0x368>
1c001e7c:	c45e                	sw	s7,8(sp)
1c001e7e:	4b01                	li	s6,0
1c001e80:	a4e1                	j	1c002148 <S1_Op_input_1_formatter+0x378>
1c001e82:	6b09                	lui	s6,0x2
1c001e84:	bd8b0b13          	addi	s6,s6,-1064 # 1bd8 <__rt_stack_size+0x13d8>
1c001e88:	a4c1                	j	1c002148 <S1_Op_input_1_formatter+0x378>
1c001e8a:	300476f3          	csrrci	a3,mstatus,8
1c001e8e:	40442783          	lw	a5,1028(s0)
1c001e92:	574e                	lw	a4,240(sp)
1c001e94:	40e7d7b3          	sra	a5,a5,a4
1c001e98:	fc17b7b3          	p.bclr	a5,a5,30,1
1c001e9c:	c78d                	beqz	a5,1c001ec6 <S1_Op_input_1_formatter+0xf6>
1c001e9e:	10000613          	li	a2,256
1c001ea2:	30069073          	csrw	mstatus,a3
1c001ea6:	00c42423          	sw	a2,8(s0)
1c001eaa:	03c46783          	p.elw	a5,60(s0)
1c001eae:	00c42223          	sw	a2,4(s0)
1c001eb2:	300476f3          	csrrci	a3,mstatus,8
1c001eb6:	40442783          	lw	a5,1028(s0)
1c001eba:	574e                	lw	a4,240(sp)
1c001ebc:	40e7d7b3          	sra	a5,a5,a4
1c001ec0:	fc17b7b3          	p.bclr	a5,a5,30,1
1c001ec4:	fff9                	bnez	a5,1c001ea2 <S1_Op_input_1_formatter+0xd2>
1c001ec6:	4785                	li	a5,1
1c001ec8:	00e79733          	sll	a4,a5,a4
1c001ecc:	40e42223          	sw	a4,1028(s0)
1c001ed0:	30069073          	csrw	mstatus,a3
1c001ed4:	080b1f63          	bnez	s6,1c001f72 <S1_Op_input_1_formatter+0x1a2>
1c001ed8:	01cca783          	lw	a5,28(s9) # 1000001c <model_L1_Memory>
1c001edc:	01f95713          	srli	a4,s2,0x1f
1c001ee0:	00e904b3          	add	s1,s2,a4
1c001ee4:	fc14b4b3          	p.bclr	s1,s1,30,1
1c001ee8:	8c99                	sub	s1,s1,a4
1c001eea:	034484b3          	mul	s1,s1,s4
1c001eee:	00978733          	add	a4,a5,s1
1c001ef2:	d03a                	sw	a4,32(sp)
1c001ef4:	6819                	lui	a6,0x6
1c001ef6:	da880813          	addi	a6,a6,-600 # 5da8 <__rt_stack_size+0x55a8>
1c001efa:	01048c33          	add	s8,s1,a6
1c001efe:	97e2                	add	a5,a5,s8
1c001f00:	d23e                	sw	a5,36(sp)
1c001f02:	12692c63          	p.beqimm	s2,6,1c00203a <S1_Op_input_1_formatter+0x26a>
1c001f06:	02500793          	li	a5,37
1c001f0a:	d63e                	sw	a5,44(sp)
1c001f0c:	0ff00793          	li	a5,255
1c001f10:	08f42223          	sw	a5,132(s0)
1c001f14:	00fd2023          	sw	a5,0(s10)
1c001f18:	00204537          	lui	a0,0x204
1c001f1c:	20050513          	addi	a0,a0,512 # 204200 <__L2+0x184200>
1c001f20:	00f52623          	sw	a5,12(a0)
1c001f24:	1c007737          	lui	a4,0x1c007
1c001f28:	2ee70713          	addi	a4,a4,750 # 1c0072ee <CNN_NormBW_offset_fps>
1c001f2c:	08e42023          	sw	a4,128(s0)
1c001f30:	1008                	addi	a0,sp,32
1c001f32:	08a42023          	sw	a0,128(s0)
1c001f36:	3b8050ef          	jal	ra,1c0072ee <CNN_NormBW_offset_fps>
1c001f3a:	01cd6783          	p.elw	a5,28(s10)
1c001f3e:	100a9063          	bnez	s5,1c00203e <S1_Op_input_1_formatter+0x26e>
1c001f42:	4732                	lw	a4,12(sp)
1c001f44:	18070f63          	beqz	a4,1c0020e2 <S1_Op_input_1_formatter+0x312>
1c001f48:	0cc14783          	lbu	a5,204(sp)
1c001f4c:	0ff7f793          	andi	a5,a5,255
1c001f50:	18079963          	bnez	a5,1c0020e2 <S1_Op_input_1_formatter+0x312>
1c001f54:	4709                	li	a4,2
1c001f56:	00e42423          	sw	a4,8(s0)
1c001f5a:	03c46783          	p.elw	a5,60(s0)
1c001f5e:	00e42223          	sw	a4,4(s0)
1c001f62:	0cc14783          	lbu	a5,204(sp)
1c001f66:	0ff7f793          	andi	a5,a5,255
1c001f6a:	d7f5                	beqz	a5,1c001f56 <S1_Op_input_1_formatter+0x186>
1c001f6c:	160a8b63          	beqz	s5,1c0020e2 <S1_Op_input_1_formatter+0x312>
1c001f70:	aa35                	j	1c0020ac <S1_Op_input_1_formatter+0x2dc>
1c001f72:	4772                	lw	a4,28(sp)
1c001f74:	47a2                	lw	a5,8(sp)
1c001f76:	00f706b3          	add	a3,a4,a5
1c001f7a:	00190793          	addi	a5,s2,1
1c001f7e:	01f7d713          	srli	a4,a5,0x1f
1c001f82:	97ba                	add	a5,a5,a4
1c001f84:	fc17b7b3          	p.bclr	a5,a5,30,1
1c001f88:	8f99                	sub	a5,a5,a4
1c001f8a:	01cca703          	lw	a4,28(s9)
1c001f8e:	43478733          	p.mac	a4,a5,s4
1c001f92:	30047673          	csrrci	a2,mstatus,8
1c001f96:	020b4863          	bltz	s6,1c001fc6 <S1_Op_input_1_formatter+0x1f6>
1c001f9a:	40042583          	lw	a1,1024(s0)
1c001f9e:	000307b7          	lui	a5,0x30
1c001fa2:	de0b27b3          	p.insert	a5,s6,15,0
1c001fa6:	c137c7b3          	p.bset	a5,a5,0,19
1c001faa:	c157c7b3          	p.bset	a5,a5,0,21
1c001fae:	40f42023          	sw	a5,1024(s0)
1c001fb2:	40e42023          	sw	a4,1024(s0)
1c001fb6:	40d42023          	sw	a3,1024(s0)
1c001fba:	d9ae                	sw	a1,240(sp)
1c001fbc:	10012023          	sw	zero,256(sp)
1c001fc0:	30061073          	csrw	mstatus,a2
1c001fc4:	bf11                	j	1c001ed8 <S1_Op_input_1_formatter+0x108>
1c001fc6:	67a1                	lui	a5,0x8
1c001fc8:	003305b7          	lui	a1,0x330
1c001fcc:	dbae                	sw	a1,244(sp)
1c001fce:	10e12223          	sw	a4,260(sp)
1c001fd2:	10d12423          	sw	a3,264(sp)
1c001fd6:	ddda                	sw	s6,248(sp)
1c001fd8:	dfbe                	sw	a5,252(sp)
1c001fda:	10f12023          	sw	a5,256(sp)
1c001fde:	57fd                	li	a5,-1
1c001fe0:	d9be                	sw	a5,240(sp)
1c001fe2:	10012623          	sw	zero,268(sp)
1c001fe6:	01402783          	lw	a5,20(zero) # 14 <__rt_bridge_eeprom_handle>
1c001fea:	cb89                	beqz	a5,1c001ffc <S1_Op_input_1_formatter+0x22c>
1c001fec:	01002783          	lw	a5,16(zero) # 10 <__rt_bridge_flash_cs>
1c001ff0:	1998                	addi	a4,sp,240
1c001ff2:	cfd8                	sw	a4,28(a5)
1c001ff4:	199c                	addi	a5,sp,240
1c001ff6:	00f02823          	sw	a5,16(zero) # 10 <__rt_bridge_flash_cs>
1c001ffa:	b7d9                	j	1c001fc0 <S1_Op_input_1_formatter+0x1f0>
1c001ffc:	65a1                	lui	a1,0x8
1c001ffe:	04bb57b3          	p.minu	a5,s6,a1
1c002002:	00f70533          	add	a0,a4,a5
1c002006:	10a12223          	sw	a0,260(sp)
1c00200a:	95b6                	add	a1,a1,a3
1c00200c:	10b12423          	sw	a1,264(sp)
1c002010:	40fb07b3          	sub	a5,s6,a5
1c002014:	ddbe                	sw	a5,248(sp)
1c002016:	40042783          	lw	a5,1024(s0)
1c00201a:	d9be                	sw	a5,240(sp)
1c00201c:	003387b7          	lui	a5,0x338
1c002020:	40f42023          	sw	a5,1024(s0)
1c002024:	40e42023          	sw	a4,1024(s0)
1c002028:	40d42023          	sw	a3,1024(s0)
1c00202c:	10012783          	lw	a5,256(sp)
1c002030:	d3f1                	beqz	a5,1c001ff4 <S1_Op_input_1_formatter+0x224>
1c002032:	199c                	addi	a5,sp,240
1c002034:	00f02a23          	sw	a5,20(zero) # 14 <__rt_bridge_eeprom_handle>
1c002038:	bf75                	j	1c001ff4 <S1_Op_input_1_formatter+0x224>
1c00203a:	47d9                	li	a5,22
1c00203c:	b5f9                	j	1c001f0a <S1_Op_input_1_formatter+0x13a>
1c00203e:	578e                	lw	a5,224(sp)
1c002040:	cf91                	beqz	a5,1c00205c <S1_Op_input_1_formatter+0x28c>
1c002042:	572e                	lw	a4,232(sp)
1c002044:	02000793          	li	a5,32
1c002048:	cf39                	beqz	a4,1c0020a6 <S1_Op_input_1_formatter+0x2d6>
1c00204a:	00f42423          	sw	a5,8(s0)
1c00204e:	03c46703          	p.elw	a4,60(s0)
1c002052:	00f42223          	sw	a5,4(s0)
1c002056:	572e                	lw	a4,232(sp)
1c002058:	fb6d                	bnez	a4,1c00204a <S1_Op_input_1_formatter+0x27a>
1c00205a:	a0b1                	j	1c0020a6 <S1_Op_input_1_formatter+0x2d6>
1c00205c:	300476f3          	csrrci	a3,mstatus,8
1c002060:	40442783          	lw	a5,1028(s0)
1c002064:	474e                	lw	a4,208(sp)
1c002066:	40e7d7b3          	sra	a5,a5,a4
1c00206a:	fc17b7b3          	p.bclr	a5,a5,30,1
1c00206e:	c78d                	beqz	a5,1c002098 <S1_Op_input_1_formatter+0x2c8>
1c002070:	10000613          	li	a2,256
1c002074:	30069073          	csrw	mstatus,a3
1c002078:	00c42423          	sw	a2,8(s0)
1c00207c:	03c46783          	p.elw	a5,60(s0)
1c002080:	00c42223          	sw	a2,4(s0)
1c002084:	300476f3          	csrrci	a3,mstatus,8
1c002088:	40442783          	lw	a5,1028(s0)
1c00208c:	474e                	lw	a4,208(sp)
1c00208e:	40e7d7b3          	sra	a5,a5,a4
1c002092:	fc17b7b3          	p.bclr	a5,a5,30,1
1c002096:	fff9                	bnez	a5,1c002074 <S1_Op_input_1_formatter+0x2a4>
1c002098:	4785                	li	a5,1
1c00209a:	00e79733          	sll	a4,a5,a4
1c00209e:	40e42223          	sw	a4,1028(s0)
1c0020a2:	30069073          	csrw	mstatus,a3
1c0020a6:	47b2                	lw	a5,12(sp)
1c0020a8:	24079e63          	bnez	a5,1c002304 <S1_Op_input_1_formatter+0x534>
1c0020ac:	fff90793          	addi	a5,s2,-1
1c0020b0:	01f7d713          	srli	a4,a5,0x1f
1c0020b4:	97ba                	add	a5,a5,a4
1c0020b6:	fc17b7b3          	p.bclr	a5,a5,30,1
1c0020ba:	8f99                	sub	a5,a5,a4
1c0020bc:	4642                	lw	a2,16(sp)
1c0020be:	43478633          	p.mac	a2,a5,s4
1c0020c2:	064da583          	lw	a1,100(s11) # 1c00f064 <model_L2_Memory>
1c0020c6:	181c                	addi	a5,sp,48
1c0020c8:	4701                	li	a4,0
1c0020ca:	86d6                	mv	a3,s5
1c0020cc:	962e                	add	a2,a2,a1
1c0020ce:	4862                	lw	a6,24(sp)
1c0020d0:	4552                	lw	a0,20(sp)
1c0020d2:	00a805b3          	add	a1,a6,a0
1c0020d6:	1c00f537          	lui	a0,0x1c00f
1c0020da:	23050513          	addi	a0,a0,560 # 1c00f230 <HyperRam>
1c0020de:	41f060ef          	jal	ra,1c008cfc <pi_cl_ram_copy>
1c0020e2:	064da783          	lw	a5,100(s11)
1c0020e6:	94be                	add	s1,s1,a5
1c0020e8:	47c2                	lw	a5,16(sp)
1c0020ea:	00f48733          	add	a4,s1,a5
1c0020ee:	01cca783          	lw	a5,28(s9)
1c0020f2:	9c3e                	add	s8,s8,a5
1c0020f4:	300476f3          	csrrci	a3,mstatus,8
1c0020f8:	01099813          	slli	a6,s3,0x10
1c0020fc:	06084a63          	bltz	a6,1c002170 <S1_Op_input_1_formatter+0x3a0>
1c002100:	40042603          	lw	a2,1024(s0)
1c002104:	000207b7          	lui	a5,0x20
1c002108:	de09a7b3          	p.insert	a5,s3,15,0
1c00210c:	c137c7b3          	p.bset	a5,a5,0,19
1c002110:	c157c7b3          	p.bset	a5,a5,0,21
1c002114:	40f42023          	sw	a5,1024(s0)
1c002118:	41842023          	sw	s8,1024(s0)
1c00211c:	40e42023          	sw	a4,1024(s0)
1c002120:	c9b2                	sw	a2,208(sp)
1c002122:	d182                	sw	zero,224(sp)
1c002124:	30069073          	csrw	mstatus,a3
1c002128:	0905                	addi	s2,s2,1
1c00212a:	ca5e                	sw	s7,20(sp)
1c00212c:	c656                	sw	s5,12(sp)
1c00212e:	0a792763          	p.beqimm	s2,7,1c0021dc <S1_Op_input_1_formatter+0x40c>
1c002132:	8ace                	mv	s5,s3
1c002134:	89da                	mv	s3,s6
1c002136:	4ba2                	lw	s7,8(sp)
1c002138:	d46922e3          	p.beqimm	s2,6,1c001e7c <S1_Op_input_1_formatter+0xac>
1c00213c:	014b8533          	add	a0,s7,s4
1c002140:	c42a                	sw	a0,8(sp)
1c002142:	d45920e3          	p.beqimm	s2,5,1c001e82 <S1_Op_input_1_formatter+0xb2>
1c002146:	8b52                	mv	s6,s4
1c002148:	10012783          	lw	a5,256(sp)
1c00214c:	d2078fe3          	beqz	a5,1c001e8a <S1_Op_input_1_formatter+0xba>
1c002150:	10812703          	lw	a4,264(sp)
1c002154:	02000793          	li	a5,32
1c002158:	d6070ee3          	beqz	a4,1c001ed4 <S1_Op_input_1_formatter+0x104>
1c00215c:	00f42423          	sw	a5,8(s0)
1c002160:	03c46703          	p.elw	a4,60(s0)
1c002164:	00f42223          	sw	a5,4(s0)
1c002168:	10812703          	lw	a4,264(sp)
1c00216c:	fb65                	bnez	a4,1c00215c <S1_Op_input_1_formatter+0x38c>
1c00216e:	b39d                	j	1c001ed4 <S1_Op_input_1_formatter+0x104>
1c002170:	67a1                	lui	a5,0x8
1c002172:	00320637          	lui	a2,0x320
1c002176:	cbb2                	sw	a2,212(sp)
1c002178:	d3e2                	sw	s8,228(sp)
1c00217a:	d5ba                	sw	a4,232(sp)
1c00217c:	cdce                	sw	s3,216(sp)
1c00217e:	cfbe                	sw	a5,220(sp)
1c002180:	d1be                	sw	a5,224(sp)
1c002182:	57fd                	li	a5,-1
1c002184:	c9be                	sw	a5,208(sp)
1c002186:	d782                	sw	zero,236(sp)
1c002188:	01402783          	lw	a5,20(zero) # 14 <__rt_bridge_eeprom_handle>
1c00218c:	cb89                	beqz	a5,1c00219e <S1_Op_input_1_formatter+0x3ce>
1c00218e:	01002783          	lw	a5,16(zero) # 10 <__rt_bridge_flash_cs>
1c002192:	0998                	addi	a4,sp,208
1c002194:	cfd8                	sw	a4,28(a5)
1c002196:	099c                	addi	a5,sp,208
1c002198:	00f02823          	sw	a5,16(zero) # 10 <__rt_bridge_flash_cs>
1c00219c:	b761                	j	1c002124 <S1_Op_input_1_formatter+0x354>
1c00219e:	67a1                	lui	a5,0x8
1c0021a0:	04f9d7b3          	p.minu	a5,s3,a5
1c0021a4:	00fc0633          	add	a2,s8,a5
1c0021a8:	d3b2                	sw	a2,228(sp)
1c0021aa:	6635                	lui	a2,0xd
1c0021ac:	ba060613          	addi	a2,a2,-1120 # cba0 <__rt_stack_size+0xc3a0>
1c0021b0:	94b2                	add	s1,s1,a2
1c0021b2:	d5a6                	sw	s1,232(sp)
1c0021b4:	40f987b3          	sub	a5,s3,a5
1c0021b8:	cdbe                	sw	a5,216(sp)
1c0021ba:	40042783          	lw	a5,1024(s0)
1c0021be:	c9be                	sw	a5,208(sp)
1c0021c0:	003287b7          	lui	a5,0x328
1c0021c4:	40f42023          	sw	a5,1024(s0)
1c0021c8:	41842023          	sw	s8,1024(s0)
1c0021cc:	40e42023          	sw	a4,1024(s0)
1c0021d0:	578e                	lw	a5,224(sp)
1c0021d2:	d3f1                	beqz	a5,1c002196 <S1_Op_input_1_formatter+0x3c6>
1c0021d4:	099c                	addi	a5,sp,208
1c0021d6:	00f02a23          	sw	a5,20(zero) # 14 <__rt_bridge_eeprom_handle>
1c0021da:	bf75                	j	1c002196 <S1_Op_input_1_formatter+0x3c6>
1c0021dc:	578e                	lw	a5,224(sp)
1c0021de:	c385                	beqz	a5,1c0021fe <S1_Op_input_1_formatter+0x42e>
1c0021e0:	56ae                	lw	a3,232(sp)
1c0021e2:	02000713          	li	a4,32
1c0021e6:	002047b7          	lui	a5,0x204
1c0021ea:	c6ad                	beqz	a3,1c002254 <S1_Op_input_1_formatter+0x484>
1c0021ec:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
1c0021f0:	03c7e683          	p.elw	a3,60(a5)
1c0021f4:	00e7a223          	sw	a4,4(a5)
1c0021f8:	56ae                	lw	a3,232(sp)
1c0021fa:	faed                	bnez	a3,1c0021ec <S1_Op_input_1_formatter+0x41c>
1c0021fc:	a8a1                	j	1c002254 <S1_Op_input_1_formatter+0x484>
1c0021fe:	30047673          	csrrci	a2,mstatus,8
1c002202:	002047b7          	lui	a5,0x204
1c002206:	4047a783          	lw	a5,1028(a5) # 204404 <__L2+0x184404>
1c00220a:	46ce                	lw	a3,208(sp)
1c00220c:	40d7d7b3          	sra	a5,a5,a3
1c002210:	fc17b7b3          	p.bclr	a5,a5,30,1
1c002214:	c79d                	beqz	a5,1c002242 <S1_Op_input_1_formatter+0x472>
1c002216:	10000593          	li	a1,256
1c00221a:	00204737          	lui	a4,0x204
1c00221e:	30061073          	csrw	mstatus,a2
1c002222:	00b72423          	sw	a1,8(a4) # 204008 <__L2+0x184008>
1c002226:	03c76783          	p.elw	a5,60(a4)
1c00222a:	00b72223          	sw	a1,4(a4)
1c00222e:	30047673          	csrrci	a2,mstatus,8
1c002232:	40472783          	lw	a5,1028(a4)
1c002236:	46ce                	lw	a3,208(sp)
1c002238:	40d7d7b3          	sra	a5,a5,a3
1c00223c:	fc17b7b3          	p.bclr	a5,a5,30,1
1c002240:	fff9                	bnez	a5,1c00221e <S1_Op_input_1_formatter+0x44e>
1c002242:	4785                	li	a5,1
1c002244:	00d796b3          	sll	a3,a5,a3
1c002248:	002047b7          	lui	a5,0x204
1c00224c:	40d7a223          	sw	a3,1028(a5) # 204404 <__L2+0x184404>
1c002250:	30061073          	csrw	mstatus,a2
1c002254:	020a8563          	beqz	s5,1c00227e <S1_Op_input_1_formatter+0x4ae>
1c002258:	0cc14783          	lbu	a5,204(sp)
1c00225c:	0ff7f793          	andi	a5,a5,255
1c002260:	ef99                	bnez	a5,1c00227e <S1_Op_input_1_formatter+0x4ae>
1c002262:	4689                	li	a3,2
1c002264:	00204737          	lui	a4,0x204
1c002268:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c00226c:	03c76783          	p.elw	a5,60(a4)
1c002270:	00d72223          	sw	a3,4(a4)
1c002274:	0cc14783          	lbu	a5,204(sp)
1c002278:	0ff7f793          	andi	a5,a5,255
1c00227c:	d7f5                	beqz	a5,1c002268 <S1_Op_input_1_formatter+0x498>
1c00227e:	1c00f7b7          	lui	a5,0x1c00f
1c002282:	0647a583          	lw	a1,100(a5) # 1c00f064 <model_L2_Memory>
1c002286:	181c                	addi	a5,sp,48
1c002288:	4701                	li	a4,0
1c00228a:	86ce                	mv	a3,s3
1c00228c:	6615                	lui	a2,0x5
1c00228e:	ba060613          	addi	a2,a2,-1120 # 4ba0 <__rt_stack_size+0x43a0>
1c002292:	962e                	add	a2,a2,a1
1c002294:	4562                	lw	a0,24(sp)
1c002296:	017505b3          	add	a1,a0,s7
1c00229a:	1c00f537          	lui	a0,0x1c00f
1c00229e:	23050513          	addi	a0,a0,560 # 1c00f230 <HyperRam>
1c0022a2:	25b060ef          	jal	ra,1c008cfc <pi_cl_ram_copy>
1c0022a6:	0cc14783          	lbu	a5,204(sp)
1c0022aa:	0ff7f793          	andi	a5,a5,255
1c0022ae:	ef99                	bnez	a5,1c0022cc <S1_Op_input_1_formatter+0x4fc>
1c0022b0:	4689                	li	a3,2
1c0022b2:	00204737          	lui	a4,0x204
1c0022b6:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c0022ba:	03c76783          	p.elw	a5,60(a4)
1c0022be:	00d72223          	sw	a3,4(a4)
1c0022c2:	0cc14783          	lbu	a5,204(sp)
1c0022c6:	0ff7f793          	andi	a5,a5,255
1c0022ca:	d7f5                	beqz	a5,1c0022b6 <S1_Op_input_1_formatter+0x4e6>
1c0022cc:	14c12083          	lw	ra,332(sp)
1c0022d0:	14812403          	lw	s0,328(sp)
1c0022d4:	14412483          	lw	s1,324(sp)
1c0022d8:	14012903          	lw	s2,320(sp)
1c0022dc:	13c12983          	lw	s3,316(sp)
1c0022e0:	13812a03          	lw	s4,312(sp)
1c0022e4:	13412a83          	lw	s5,308(sp)
1c0022e8:	13012b03          	lw	s6,304(sp)
1c0022ec:	12c12b83          	lw	s7,300(sp)
1c0022f0:	12812c03          	lw	s8,296(sp)
1c0022f4:	12412c83          	lw	s9,292(sp)
1c0022f8:	12012d03          	lw	s10,288(sp)
1c0022fc:	11c12d83          	lw	s11,284(sp)
1c002300:	6171                	addi	sp,sp,336
1c002302:	8082                	ret
1c002304:	0cc14783          	lbu	a5,204(sp)
1c002308:	0ff7f793          	andi	a5,a5,255
1c00230c:	c40784e3          	beqz	a5,1c001f54 <S1_Op_input_1_formatter+0x184>
1c002310:	bb71                	j	1c0020ac <S1_Op_input_1_formatter+0x2dc>

1c002312 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu>:
1c002312:	d7010113          	addi	sp,sp,-656
1c002316:	28112623          	sw	ra,652(sp)
1c00231a:	28812423          	sw	s0,648(sp)
1c00231e:	28912223          	sw	s1,644(sp)
1c002322:	29212023          	sw	s2,640(sp)
1c002326:	27312e23          	sw	s3,636(sp)
1c00232a:	27412c23          	sw	s4,632(sp)
1c00232e:	27512a23          	sw	s5,628(sp)
1c002332:	27612823          	sw	s6,624(sp)
1c002336:	27712623          	sw	s7,620(sp)
1c00233a:	27812423          	sw	s8,616(sp)
1c00233e:	27912223          	sw	s9,612(sp)
1c002342:	27a12023          	sw	s10,608(sp)
1c002346:	25b12e23          	sw	s11,604(sp)
1c00234a:	842a                	mv	s0,a0
1c00234c:	d036                	sw	a3,32(sp)
1c00234e:	84c2                	mv	s1,a6
1c002350:	100006b7          	lui	a3,0x10000
1c002354:	01c6a803          	lw	a6,28(a3) # 1000001c <model_L1_Memory>
1c002358:	6689                	lui	a3,0x2
1c00235a:	e1868693          	addi	a3,a3,-488 # 1e18 <__rt_stack_size+0x1618>
1c00235e:	96c2                	add	a3,a3,a6
1c002360:	df36                	sw	a3,188(sp)
1c002362:	0a000313          	li	t1,160
1c002366:	0c611023          	sh	t1,192(sp)
1c00236a:	4889                	li	a7,2
1c00236c:	0d111123          	sh	a7,194(sp)
1c002370:	14400513          	li	a0,324
1c002374:	08a11823          	sh	a0,144(sp)
1c002378:	14100513          	li	a0,321
1c00237c:	08a11923          	sh	a0,146(sp)
1c002380:	4515                	li	a0,5
1c002382:	08a11a23          	sh	a0,148(sp)
1c002386:	08a11b23          	sh	a0,150(sp)
1c00238a:	4e05                	li	t3,1
1c00238c:	09c11c23          	sh	t3,152(sp)
1c002390:	09c11e23          	sh	t3,156(sp)
1c002394:	d536                	sw	a3,168(sp)
1c002396:	00007557          	pv.add.sci.b	a0,zero,0
1c00239a:	d72a                	sw	a0,172(sp)
1c00239c:	d8b6                	sw	a3,112(sp)
1c00239e:	dab6                	sw	a3,116(sp)
1c0023a0:	06611d23          	sh	t1,122(sp)
1c0023a4:	07111e23          	sh	a7,124(sp)
1c0023a8:	6525                	lui	a0,0x9
1c0023aa:	61850513          	addi	a0,a0,1560 # 9618 <__rt_stack_size+0x8e18>
1c0023ae:	9542                	add	a0,a0,a6
1c0023b0:	c52a                	sw	a0,136(sp)
1c0023b2:	c4b6                	sw	a3,72(sp)
1c0023b4:	04611923          	sh	t1,82(sp)
1c0023b8:	04611a23          	sh	t1,84(sp)
1c0023bc:	05111b23          	sh	a7,86(sp)
1c0023c0:	05111c23          	sh	a7,88(sp)
1c0023c4:	000076d7          	pv.add.sci.b	a3,zero,0
1c0023c8:	d4b6                	sw	a3,104(sp)
1c0023ca:	05c10d23          	sb	t3,90(sp)
1c0023ce:	060102a3          	sb	zero,101(sp)
1c0023d2:	d6aa                	sw	a0,108(sp)
1c0023d4:	300478f3          	csrrci	a7,mstatus,8
1c0023d8:	00204537          	lui	a0,0x204
1c0023dc:	40052503          	lw	a0,1024(a0) # 204400 <__L2+0x184400>
1c0023e0:	000b06b7          	lui	a3,0xb0
1c0023e4:	08068693          	addi	a3,a3,128 # b0080 <__L2+0x30080>
1c0023e8:	c156c6b3          	p.bset	a3,a3,0,21
1c0023ec:	00204337          	lui	t1,0x204
1c0023f0:	40d32023          	sw	a3,1024(t1) # 204400 <__L2+0x184400>
1c0023f4:	6685                	lui	a3,0x1
1c0023f6:	ca868693          	addi	a3,a3,-856 # ca8 <__rt_stack_size+0x4a8>
1c0023fa:	9836                	add	a6,a6,a3
1c0023fc:	002046b7          	lui	a3,0x204
1c002400:	4106a023          	sw	a6,1024(a3) # 204400 <__L2+0x184400>
1c002404:	40c6a023          	sw	a2,1024(a3)
1c002408:	22a12823          	sw	a0,560(sp)
1c00240c:	24012023          	sw	zero,576(sp)
1c002410:	30089073          	csrw	mstatus,a7
1c002414:	24012683          	lw	a3,576(sp)
1c002418:	c295                	beqz	a3,1c00243c <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x12a>
1c00241a:	24812503          	lw	a0,584(sp)
1c00241e:	02000613          	li	a2,32
1c002422:	002046b7          	lui	a3,0x204
1c002426:	c925                	beqz	a0,1c002496 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x184>
1c002428:	00c6a423          	sw	a2,8(a3) # 204008 <__L2+0x184008>
1c00242c:	03c6e503          	p.elw	a0,60(a3)
1c002430:	00c6a223          	sw	a2,4(a3)
1c002434:	24812503          	lw	a0,584(sp)
1c002438:	f965                	bnez	a0,1c002428 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x116>
1c00243a:	a8b1                	j	1c002496 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x184>
1c00243c:	30047873          	csrrci	a6,mstatus,8
1c002440:	002046b7          	lui	a3,0x204
1c002444:	4046a683          	lw	a3,1028(a3) # 204404 <__L2+0x184404>
1c002448:	23012503          	lw	a0,560(sp)
1c00244c:	40a6d6b3          	sra	a3,a3,a0
1c002450:	fc16b6b3          	p.bclr	a3,a3,30,1
1c002454:	ca85                	beqz	a3,1c002484 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x172>
1c002456:	10000893          	li	a7,256
1c00245a:	00204637          	lui	a2,0x204
1c00245e:	30081073          	csrw	mstatus,a6
1c002462:	01162423          	sw	a7,8(a2) # 204008 <__L2+0x184008>
1c002466:	03c66683          	p.elw	a3,60(a2)
1c00246a:	01162223          	sw	a7,4(a2)
1c00246e:	30047873          	csrrci	a6,mstatus,8
1c002472:	40462683          	lw	a3,1028(a2)
1c002476:	23012503          	lw	a0,560(sp)
1c00247a:	40a6d6b3          	sra	a3,a3,a0
1c00247e:	fc16b6b3          	p.bclr	a3,a3,30,1
1c002482:	fef1                	bnez	a3,1c00245e <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x14c>
1c002484:	4685                	li	a3,1
1c002486:	00a69533          	sll	a0,a3,a0
1c00248a:	002046b7          	lui	a3,0x204
1c00248e:	40a6a223          	sw	a0,1028(a3) # 204404 <__L2+0x184404>
1c002492:	30081073          	csrw	mstatus,a6
1c002496:	100006b7          	lui	a3,0x10000
1c00249a:	01c6a503          	lw	a0,28(a3) # 1000001c <model_L1_Memory>
1c00249e:	6685                	lui	a3,0x1
1c0024a0:	d2868693          	addi	a3,a3,-728 # d28 <__rt_stack_size+0x528>
1c0024a4:	9536                	add	a0,a0,a3
1c0024a6:	30047873          	csrrci	a6,mstatus,8
1c0024aa:	00204637          	lui	a2,0x204
1c0024ae:	40062603          	lw	a2,1024(a2) # 204400 <__L2+0x184400>
1c0024b2:	000b06b7          	lui	a3,0xb0
1c0024b6:	02068693          	addi	a3,a3,32 # b0020 <__L2+0x30020>
1c0024ba:	c156c6b3          	p.bset	a3,a3,0,21
1c0024be:	002048b7          	lui	a7,0x204
1c0024c2:	40d8a023          	sw	a3,1024(a7) # 204400 <__L2+0x184400>
1c0024c6:	002046b7          	lui	a3,0x204
1c0024ca:	40a6a023          	sw	a0,1024(a3) # 204400 <__L2+0x184400>
1c0024ce:	40e6a023          	sw	a4,1024(a3)
1c0024d2:	20c12823          	sw	a2,528(sp)
1c0024d6:	22012023          	sw	zero,544(sp)
1c0024da:	30081073          	csrw	mstatus,a6
1c0024de:	22012703          	lw	a4,544(sp)
1c0024e2:	c315                	beqz	a4,1c002506 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x1f4>
1c0024e4:	22812603          	lw	a2,552(sp)
1c0024e8:	02000693          	li	a3,32
1c0024ec:	00204737          	lui	a4,0x204
1c0024f0:	ca25                	beqz	a2,1c002560 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x24e>
1c0024f2:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c0024f6:	03c76603          	p.elw	a2,60(a4)
1c0024fa:	00d72223          	sw	a3,4(a4)
1c0024fe:	22812603          	lw	a2,552(sp)
1c002502:	fa65                	bnez	a2,1c0024f2 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x1e0>
1c002504:	a8b1                	j	1c002560 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x24e>
1c002506:	30047573          	csrrci	a0,mstatus,8
1c00250a:	00204737          	lui	a4,0x204
1c00250e:	40472703          	lw	a4,1028(a4) # 204404 <__L2+0x184404>
1c002512:	21012603          	lw	a2,528(sp)
1c002516:	40c75733          	sra	a4,a4,a2
1c00251a:	fc173733          	p.bclr	a4,a4,30,1
1c00251e:	cb05                	beqz	a4,1c00254e <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x23c>
1c002520:	10000813          	li	a6,256
1c002524:	002046b7          	lui	a3,0x204
1c002528:	30051073          	csrw	mstatus,a0
1c00252c:	0106a423          	sw	a6,8(a3) # 204008 <__L2+0x184008>
1c002530:	03c6e703          	p.elw	a4,60(a3)
1c002534:	0106a223          	sw	a6,4(a3)
1c002538:	30047573          	csrrci	a0,mstatus,8
1c00253c:	4046a703          	lw	a4,1028(a3)
1c002540:	21012603          	lw	a2,528(sp)
1c002544:	40c75733          	sra	a4,a4,a2
1c002548:	fc173733          	p.bclr	a4,a4,30,1
1c00254c:	ff71                	bnez	a4,1c002528 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x216>
1c00254e:	4705                	li	a4,1
1c002550:	00c71633          	sll	a2,a4,a2
1c002554:	00204737          	lui	a4,0x204
1c002558:	40c72223          	sw	a2,1028(a4) # 204404 <__L2+0x184404>
1c00255c:	30051073          	csrw	mstatus,a0
1c002560:	10000737          	lui	a4,0x10000
1c002564:	01c72603          	lw	a2,28(a4) # 1000001c <model_L1_Memory>
1c002568:	6705                	lui	a4,0x1
1c00256a:	d4870713          	addi	a4,a4,-696 # d48 <__rt_stack_size+0x548>
1c00256e:	963a                	add	a2,a2,a4
1c002570:	30047573          	csrrci	a0,mstatus,8
1c002574:	002046b7          	lui	a3,0x204
1c002578:	4006a683          	lw	a3,1024(a3) # 204400 <__L2+0x184400>
1c00257c:	000b0737          	lui	a4,0xb0
1c002580:	02070713          	addi	a4,a4,32 # b0020 <__L2+0x30020>
1c002584:	c1574733          	p.bset	a4,a4,0,21
1c002588:	00204837          	lui	a6,0x204
1c00258c:	40e82023          	sw	a4,1024(a6) # 204400 <__L2+0x184400>
1c002590:	00204737          	lui	a4,0x204
1c002594:	40c72023          	sw	a2,1024(a4) # 204400 <__L2+0x184400>
1c002598:	40f72023          	sw	a5,1024(a4)
1c00259c:	1ed12823          	sw	a3,496(sp)
1c0025a0:	20012023          	sw	zero,512(sp)
1c0025a4:	30051073          	csrw	mstatus,a0
1c0025a8:	20012783          	lw	a5,512(sp)
1c0025ac:	c395                	beqz	a5,1c0025d0 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x2be>
1c0025ae:	20812683          	lw	a3,520(sp)
1c0025b2:	02000713          	li	a4,32
1c0025b6:	002047b7          	lui	a5,0x204
1c0025ba:	caa5                	beqz	a3,1c00262a <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x318>
1c0025bc:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
1c0025c0:	03c7e683          	p.elw	a3,60(a5)
1c0025c4:	00e7a223          	sw	a4,4(a5)
1c0025c8:	20812683          	lw	a3,520(sp)
1c0025cc:	fae5                	bnez	a3,1c0025bc <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x2aa>
1c0025ce:	a8b1                	j	1c00262a <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x318>
1c0025d0:	30047673          	csrrci	a2,mstatus,8
1c0025d4:	002047b7          	lui	a5,0x204
1c0025d8:	4047a783          	lw	a5,1028(a5) # 204404 <__L2+0x184404>
1c0025dc:	1f012683          	lw	a3,496(sp)
1c0025e0:	40d7d7b3          	sra	a5,a5,a3
1c0025e4:	fc17b7b3          	p.bclr	a5,a5,30,1
1c0025e8:	cb85                	beqz	a5,1c002618 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x306>
1c0025ea:	10000513          	li	a0,256
1c0025ee:	00204737          	lui	a4,0x204
1c0025f2:	30061073          	csrw	mstatus,a2
1c0025f6:	00a72423          	sw	a0,8(a4) # 204008 <__L2+0x184008>
1c0025fa:	03c76783          	p.elw	a5,60(a4)
1c0025fe:	00a72223          	sw	a0,4(a4)
1c002602:	30047673          	csrrci	a2,mstatus,8
1c002606:	40472783          	lw	a5,1028(a4)
1c00260a:	1f012683          	lw	a3,496(sp)
1c00260e:	40d7d7b3          	sra	a5,a5,a3
1c002612:	fc17b7b3          	p.bclr	a5,a5,30,1
1c002616:	fff1                	bnez	a5,1c0025f2 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x2e0>
1c002618:	4785                	li	a5,1
1c00261a:	00d796b3          	sll	a3,a5,a3
1c00261e:	002047b7          	lui	a5,0x204
1c002622:	40d7a223          	sw	a3,1028(a5) # 204404 <__L2+0x184404>
1c002626:	30061073          	csrw	mstatus,a2
1c00262a:	de2e                	sw	a1,60(sp)
1c00262c:	100007b7          	lui	a5,0x10000
1c002630:	01c7a683          	lw	a3,28(a5) # 1000001c <model_L1_Memory>
1c002634:	6785                	lui	a5,0x1
1c002636:	d6878793          	addi	a5,a5,-664 # d68 <__rt_stack_size+0x568>
1c00263a:	96be                	add	a3,a3,a5
1c00263c:	30047673          	csrrci	a2,mstatus,8
1c002640:	00204737          	lui	a4,0x204
1c002644:	40072703          	lw	a4,1024(a4) # 204400 <__L2+0x184400>
1c002648:	000b07b7          	lui	a5,0xb0
1c00264c:	0d878793          	addi	a5,a5,216 # b00d8 <__L2+0x300d8>
1c002650:	c157c7b3          	p.bset	a5,a5,0,21
1c002654:	00204537          	lui	a0,0x204
1c002658:	40f52023          	sw	a5,1024(a0) # 204400 <__L2+0x184400>
1c00265c:	002047b7          	lui	a5,0x204
1c002660:	40d7a023          	sw	a3,1024(a5) # 204400 <__L2+0x184400>
1c002664:	40b7a023          	sw	a1,1024(a5)
1c002668:	1ce12823          	sw	a4,464(sp)
1c00266c:	1e012023          	sw	zero,480(sp)
1c002670:	30061073          	csrw	mstatus,a2
1c002674:	d422                	sw	s0,40(sp)
1c002676:	1c00f7b7          	lui	a5,0x1c00f
1c00267a:	0647a583          	lw	a1,100(a5) # 1c00f064 <model_L2_Memory>
1c00267e:	099c                	addi	a5,sp,208
1c002680:	4705                	li	a4,1
1c002682:	65400693          	li	a3,1620
1c002686:	0002a637          	lui	a2,0x2a
1c00268a:	3a060613          	addi	a2,a2,928 # 2a3a0 <__L1Cl+0x1a3a0>
1c00268e:	962e                	add	a2,a2,a1
1c002690:	85a2                	mv	a1,s0
1c002692:	1c00f537          	lui	a0,0x1c00f
1c002696:	23050513          	addi	a0,a0,560 # 1c00f230 <HyperRam>
1c00269a:	662060ef          	jal	ra,1c008cfc <pi_cl_ram_copy>
1c00269e:	16c14783          	lbu	a5,364(sp)
1c0026a2:	0ff7f793          	andi	a5,a5,255
1c0026a6:	ef99                	bnez	a5,1c0026c4 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x3b2>
1c0026a8:	4689                	li	a3,2
1c0026aa:	00204737          	lui	a4,0x204
1c0026ae:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c0026b2:	03c76783          	p.elw	a5,60(a4)
1c0026b6:	00d72223          	sw	a3,4(a4)
1c0026ba:	16c14783          	lbu	a5,364(sp)
1c0026be:	0ff7f793          	andi	a5,a5,255
1c0026c2:	d7f5                	beqz	a5,1c0026ae <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x39c>
1c0026c4:	1c00f937          	lui	s2,0x1c00f
1c0026c8:	06490913          	addi	s2,s2,100 # 1c00f064 <model_L2_Memory>
1c0026cc:	00092583          	lw	a1,0(s2)
1c0026d0:	099c                	addi	a5,sp,208
1c0026d2:	4705                	li	a4,1
1c0026d4:	65400693          	li	a3,1620
1c0026d8:	0002b637          	lui	a2,0x2b
1c0026dc:	9f460613          	addi	a2,a2,-1548 # 2a9f4 <__L1Cl+0x1a9f4>
1c0026e0:	962e                	add	a2,a2,a1
1c0026e2:	51040593          	addi	a1,s0,1296
1c0026e6:	1c00f537          	lui	a0,0x1c00f
1c0026ea:	23050513          	addi	a0,a0,560 # 1c00f230 <HyperRam>
1c0026ee:	60e060ef          	jal	ra,1c008cfc <pi_cl_ram_copy>
1c0026f2:	00092583          	lw	a1,0(s2)
1c0026f6:	0002a7b7          	lui	a5,0x2a
1c0026fa:	3a078793          	addi	a5,a5,928 # 2a3a0 <__L1Cl+0x1a3a0>
1c0026fe:	95be                	add	a1,a1,a5
1c002700:	10000637          	lui	a2,0x10000
1c002704:	01c60613          	addi	a2,a2,28 # 1000001c <model_L1_Memory>
1c002708:	00062883          	lw	a7,0(a2)
1c00270c:	30047573          	csrrci	a0,mstatus,8
1c002710:	002046b7          	lui	a3,0x204
1c002714:	4006a803          	lw	a6,1024(a3) # 204400 <__L2+0x184400>
1c002718:	000307b7          	lui	a5,0x30
1c00271c:	6547e713          	ori	a4,a5,1620
1c002720:	c1374733          	p.bset	a4,a4,0,19
1c002724:	c1574733          	p.bset	a4,a4,0,21
1c002728:	00204337          	lui	t1,0x204
1c00272c:	40e32023          	sw	a4,1024(t1) # 204400 <__L2+0x184400>
1c002730:	00204737          	lui	a4,0x204
1c002734:	41172023          	sw	a7,1024(a4) # 204400 <__L2+0x184400>
1c002738:	40b72023          	sw	a1,1024(a4)
1c00273c:	1b012823          	sw	a6,432(sp)
1c002740:	1c012023          	sw	zero,448(sp)
1c002744:	30051073          	csrw	mstatus,a0
1c002748:	4218                	lw	a4,0(a2)
1c00274a:	6625                	lui	a2,0x9
1c00274c:	61860613          	addi	a2,a2,1560 # 9618 <__rt_stack_size+0x8e18>
1c002750:	9732                	add	a4,a4,a2
1c002752:	30047673          	csrrci	a2,mstatus,8
1c002756:	4006a683          	lw	a3,1024(a3)
1c00275a:	0097e793          	ori	a5,a5,9
1c00275e:	c137c7b3          	p.bset	a5,a5,0,19
1c002762:	c157c7b3          	p.bset	a5,a5,0,21
1c002766:	002045b7          	lui	a1,0x204
1c00276a:	40f5a023          	sw	a5,1024(a1) # 204400 <__L2+0x184400>
1c00276e:	002047b7          	lui	a5,0x204
1c002772:	40e7a023          	sw	a4,1024(a5) # 204400 <__L2+0x184400>
1c002776:	4097a023          	sw	s1,1024(a5)
1c00277a:	18d12823          	sw	a3,400(sp)
1c00277e:	1a012023          	sw	zero,416(sp)
1c002782:	30061073          	csrw	mstatus,a2
1c002786:	1a012783          	lw	a5,416(sp)
1c00278a:	c395                	beqz	a5,1c0027ae <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x49c>
1c00278c:	1a812683          	lw	a3,424(sp)
1c002790:	02000713          	li	a4,32
1c002794:	002047b7          	lui	a5,0x204
1c002798:	caa5                	beqz	a3,1c002808 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x4f6>
1c00279a:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
1c00279e:	03c7e683          	p.elw	a3,60(a5)
1c0027a2:	00e7a223          	sw	a4,4(a5)
1c0027a6:	1a812683          	lw	a3,424(sp)
1c0027aa:	fae5                	bnez	a3,1c00279a <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x488>
1c0027ac:	a8b1                	j	1c002808 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x4f6>
1c0027ae:	30047673          	csrrci	a2,mstatus,8
1c0027b2:	002047b7          	lui	a5,0x204
1c0027b6:	4047a783          	lw	a5,1028(a5) # 204404 <__L2+0x184404>
1c0027ba:	19012683          	lw	a3,400(sp)
1c0027be:	40d7d7b3          	sra	a5,a5,a3
1c0027c2:	fc17b7b3          	p.bclr	a5,a5,30,1
1c0027c6:	cb85                	beqz	a5,1c0027f6 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x4e4>
1c0027c8:	10000593          	li	a1,256
1c0027cc:	00204737          	lui	a4,0x204
1c0027d0:	30061073          	csrw	mstatus,a2
1c0027d4:	00b72423          	sw	a1,8(a4) # 204008 <__L2+0x184008>
1c0027d8:	03c76783          	p.elw	a5,60(a4)
1c0027dc:	00b72223          	sw	a1,4(a4)
1c0027e0:	30047673          	csrrci	a2,mstatus,8
1c0027e4:	40472783          	lw	a5,1028(a4)
1c0027e8:	19012683          	lw	a3,400(sp)
1c0027ec:	40d7d7b3          	sra	a5,a5,a3
1c0027f0:	fc17b7b3          	p.bclr	a5,a5,30,1
1c0027f4:	fff1                	bnez	a5,1c0027d0 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x4be>
1c0027f6:	4785                	li	a5,1
1c0027f8:	00d796b3          	sll	a3,a5,a3
1c0027fc:	002047b7          	lui	a5,0x204
1c002800:	40d7a223          	sw	a3,1028(a5) # 204404 <__L2+0x184404>
1c002804:	30061073          	csrw	mstatus,a2
1c002808:	6785                	lui	a5,0x1
1c00280a:	d2878793          	addi	a5,a5,-728 # d28 <__rt_stack_size+0x528>
1c00280e:	c83e                	sw	a5,16(sp)
1c002810:	65400713          	li	a4,1620
1c002814:	c03a                	sw	a4,0(sp)
1c002816:	51000793          	li	a5,1296
1c00281a:	c43e                	sw	a5,8(sp)
1c00281c:	d802                	sw	zero,48(sp)
1c00281e:	78000613          	li	a2,1920
1c002822:	c202                	sw	zero,4(sp)
1c002824:	4a81                	li	s5,0
1c002826:	4b01                	li	s6,0
1c002828:	4c81                	li	s9,0
1c00282a:	d602                	sw	zero,44(sp)
1c00282c:	00204bb7          	lui	s7,0x204
1c002830:	10000c37          	lui	s8,0x10000
1c002834:	6805                	lui	a6,0x1
1c002836:	d6880813          	addi	a6,a6,-664 # d68 <__rt_stack_size+0x568>
1c00283a:	dc42                	sw	a6,56(sp)
1c00283c:	200b8d93          	addi	s11,s7,512 # 204200 <__L2+0x184200>
1c002840:	8d6e                	mv	s10,s11
1c002842:	a38d                	j	1c002da4 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0xa92>
1c002844:	4501                	li	a0,0
1c002846:	ab85                	j	1c002db6 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0xaa4>
1c002848:	300476f3          	csrrci	a3,mstatus,8
1c00284c:	404ba783          	lw	a5,1028(s7)
1c002850:	1d012703          	lw	a4,464(sp)
1c002854:	40e7d7b3          	sra	a5,a5,a4
1c002858:	fc17b7b3          	p.bclr	a5,a5,30,1
1c00285c:	c795                	beqz	a5,1c002888 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x576>
1c00285e:	10000593          	li	a1,256
1c002862:	30069073          	csrw	mstatus,a3
1c002866:	00bba423          	sw	a1,8(s7)
1c00286a:	03cbe783          	p.elw	a5,60(s7)
1c00286e:	00bba223          	sw	a1,4(s7)
1c002872:	300476f3          	csrrci	a3,mstatus,8
1c002876:	404ba783          	lw	a5,1028(s7)
1c00287a:	1d012703          	lw	a4,464(sp)
1c00287e:	40e7d7b3          	sra	a5,a5,a4
1c002882:	fc17b7b3          	p.bclr	a5,a5,30,1
1c002886:	fff1                	bnez	a5,1c002862 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x550>
1c002888:	4785                	li	a5,1
1c00288a:	00e79733          	sll	a4,a5,a4
1c00288e:	40eba223          	sw	a4,1028(s7)
1c002892:	30069073          	csrw	mstatus,a3
1c002896:	e135                	bnez	a0,1c0028fa <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x5e8>
1c002898:	49e1                	li	s3,24
1c00289a:	56b2                	lw	a3,44(sp)
1c00289c:	0a16a963          	p.beqimm	a3,1,1c00294e <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x63c>
1c0028a0:	1009d9b3          	p.exthz	s3,s3
1c0028a4:	3ffff7b7          	lui	a5,0x3ffff
1c0028a8:	60278793          	addi	a5,a5,1538 # 3ffff602 <__l2_end+0x23ff001a>
1c0028ac:	4742                	lw	a4,16(sp)
1c0028ae:	97ba                	add	a5,a5,a4
1c0028b0:	078a                	slli	a5,a5,0x2
1c0028b2:	ca3e                	sw	a5,20(sp)
1c0028b4:	57b2                	lw	a5,44(sp)
1c0028b6:	01f7d713          	srli	a4,a5,0x1f
1c0028ba:	97ba                	add	a5,a5,a4
1c0028bc:	fc17b7b3          	p.bclr	a5,a5,30,1
1c0028c0:	8f99                	sub	a5,a5,a4
1c0028c2:	0d800713          	li	a4,216
1c0028c6:	5862                	lw	a6,56(sp)
1c0028c8:	42e78833          	p.mac	a6,a5,a4
1c0028cc:	cc42                	sw	a6,24(sp)
1c0028ce:	4542                	lw	a0,16(sp)
1c0028d0:	02050513          	addi	a0,a0,32
1c0028d4:	ce2a                	sw	a0,28(sp)
1c0028d6:	4761                	li	a4,24
1c0028d8:	55b2                	lw	a1,44(sp)
1c0028da:	0615ac63          	p.beqimm	a1,1,1c002952 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x640>
1c0028de:	00271793          	slli	a5,a4,0x2
1c0028e2:	97ba                	add	a5,a5,a4
1c0028e4:	0792                	slli	a5,a5,0x4
1c0028e6:	da3e                	sw	a5,52(sp)
1c0028e8:	d23e                	sw	a5,36(sp)
1c0028ea:	4402                	lw	s0,0(sp)
1c0028ec:	4692                	lw	a3,4(sp)
1c0028ee:	c636                	sw	a3,12(sp)
1c0028f0:	c232                	sw	a2,4(sp)
1c0028f2:	4901                	li	s2,0
1c0028f4:	0ff00493          	li	s1,255
1c0028f8:	a4a5                	j	1c002b60 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x84e>
1c0028fa:	56f2                	lw	a3,60(sp)
1c0028fc:	57c2                	lw	a5,48(sp)
1c0028fe:	00f68733          	add	a4,a3,a5
1c002902:	5832                	lw	a6,44(sp)
1c002904:	00180793          	addi	a5,a6,1
1c002908:	01f7d693          	srli	a3,a5,0x1f
1c00290c:	97b6                	add	a5,a5,a3
1c00290e:	fc17b7b3          	p.bclr	a5,a5,30,1
1c002912:	8f95                	sub	a5,a5,a3
1c002914:	0d800693          	li	a3,216
1c002918:	55e2                	lw	a1,56(sp)
1c00291a:	42d785b3          	p.mac	a1,a5,a3
1c00291e:	01cc2783          	lw	a5,28(s8) # 1000001c <model_L1_Memory>
1c002922:	97ae                	add	a5,a5,a1
1c002924:	300476f3          	csrrci	a3,mstatus,8
1c002928:	400ba583          	lw	a1,1024(s7)
1c00292c:	002b0837          	lui	a6,0x2b0
1c002930:	01056533          	or	a0,a0,a6
1c002934:	40aba023          	sw	a0,1024(s7)
1c002938:	40fba023          	sw	a5,1024(s7)
1c00293c:	40eba023          	sw	a4,1024(s7)
1c002940:	1cb12823          	sw	a1,464(sp)
1c002944:	1e012023          	sw	zero,480(sp)
1c002948:	30069073          	csrw	mstatus,a3
1c00294c:	b7b1                	j	1c002898 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x586>
1c00294e:	49a1                	li	s3,8
1c002950:	bf81                	j	1c0028a0 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x58e>
1c002952:	4721                	li	a4,8
1c002954:	b769                	j	1c0028de <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x5cc>
1c002956:	5632                	lw	a2,44(sp)
1c002958:	54162163          	p.beqimm	a2,1,1c002e9a <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0xb88>
1c00295c:	77b5                	lui	a5,0xfffed
1c00295e:	55078793          	addi	a5,a5,1360 # fffed550 <pulp__FC+0xfffed551>
1c002962:	46a2                	lw	a3,8(sp)
1c002964:	96be                	add	a3,a3,a5
1c002966:	c436                	sw	a3,8(sp)
1c002968:	ac89                	j	1c002bba <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x8a8>
1c00296a:	5732                	lw	a4,44(sp)
1c00296c:	52172763          	p.beqimm	a4,1,1c002e9a <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0xb88>
1c002970:	47a2                	lw	a5,8(sp)
1c002972:	51078793          	addi	a5,a5,1296
1c002976:	c43e                	sw	a5,8(sp)
1c002978:	a489                	j	1c002bba <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x8a8>
1c00297a:	c002                	sw	zero,0(sp)
1c00297c:	ac81                	j	1c002bcc <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x8ba>
1c00297e:	01fb5713          	srli	a4,s6,0x1f
1c002982:	00eb07b3          	add	a5,s6,a4
1c002986:	fc17b7b3          	p.bclr	a5,a5,30,1
1c00298a:	8f99                	sub	a5,a5,a4
1c00298c:	65400713          	li	a4,1620
1c002990:	0002a637          	lui	a2,0x2a
1c002994:	3a060613          	addi	a2,a2,928 # 2a3a0 <__L1Cl+0x1a3a0>
1c002998:	42e78633          	p.mac	a2,a5,a4
1c00299c:	1c00f7b7          	lui	a5,0x1c00f
1c0029a0:	0647a583          	lw	a1,100(a5) # 1c00f064 <model_L2_Memory>
1c0029a4:	099c                	addi	a5,sp,208
1c0029a6:	4705                	li	a4,1
1c0029a8:	4682                	lw	a3,0(sp)
1c0029aa:	962e                	add	a2,a2,a1
1c0029ac:	5522                	lw	a0,40(sp)
1c0029ae:	4822                	lw	a6,8(sp)
1c0029b0:	010505b3          	add	a1,a0,a6
1c0029b4:	1c00f537          	lui	a0,0x1c00f
1c0029b8:	23050513          	addi	a0,a0,560 # 1c00f230 <HyperRam>
1c0029bc:	340060ef          	jal	ra,1c008cfc <pi_cl_ram_copy>
1c0029c0:	a42d                	j	1c002bea <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x8d8>
1c0029c2:	300476f3          	csrrci	a3,mstatus,8
1c0029c6:	404ba783          	lw	a5,1028(s7)
1c0029ca:	1b012703          	lw	a4,432(sp)
1c0029ce:	40e7d7b3          	sra	a5,a5,a4
1c0029d2:	fc17b7b3          	p.bclr	a5,a5,30,1
1c0029d6:	c795                	beqz	a5,1c002a02 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x6f0>
1c0029d8:	10000613          	li	a2,256
1c0029dc:	30069073          	csrw	mstatus,a3
1c0029e0:	00cba423          	sw	a2,8(s7)
1c0029e4:	03cbe783          	p.elw	a5,60(s7)
1c0029e8:	00cba223          	sw	a2,4(s7)
1c0029ec:	300476f3          	csrrci	a3,mstatus,8
1c0029f0:	404ba783          	lw	a5,1028(s7)
1c0029f4:	1b012703          	lw	a4,432(sp)
1c0029f8:	40e7d7b3          	sra	a5,a5,a4
1c0029fc:	fc17b7b3          	p.bclr	a5,a5,30,1
1c002a00:	fff1                	bnez	a5,1c0029dc <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x6ca>
1c002a02:	4785                	li	a5,1
1c002a04:	00e79733          	sll	a4,a5,a4
1c002a08:	40eba223          	sw	a4,1028(s7)
1c002a0c:	30069073          	csrw	mstatus,a3
1c002a10:	20041163          	bnez	s0,1c002c12 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x900>
1c002a14:	01cc0a13          	addi	s4,s8,28
1c002a18:	000a2703          	lw	a4,0(s4)
1c002a1c:	01fb5693          	srli	a3,s6,0x1f
1c002a20:	00db07b3          	add	a5,s6,a3
1c002a24:	fc17b7b3          	p.bclr	a5,a5,30,1
1c002a28:	8f95                	sub	a5,a5,a3
1c002a2a:	65400693          	li	a3,1620
1c002a2e:	85ba                	mv	a1,a4
1c002a30:	42d785b3          	p.mac	a1,a5,a3
1c002a34:	c72e                	sw	a1,140(sp)
1c002a36:	09311d23          	sh	s3,154(sp)
1c002a3a:	4662                	lw	a2,24(sp)
1c002a3c:	9732                	add	a4,a4,a2
1c002a3e:	d13a                	sw	a4,160(sp)
1c002a40:	089ba223          	sw	s1,132(s7)
1c002a44:	009da023          	sw	s1,0(s11)
1c002a48:	009d2623          	sw	s1,12(s10)
1c002a4c:	1c0066b7          	lui	a3,0x1c006
1c002a50:	30268693          	addi	a3,a3,770 # 1c006302 <KerParConv3x3Stride2_SQ8>
1c002a54:	08dba023          	sw	a3,128(s7)
1c002a58:	0168                	addi	a0,sp,140
1c002a5a:	08aba023          	sw	a0,128(s7)
1c002a5e:	0a5030ef          	jal	ra,1c006302 <KerParConv3x3Stride2_SQ8>
1c002a62:	01cde783          	p.elw	a5,28(s11)
1c002a66:	0b05                	addi	s6,s6,1
1c002a68:	07311c23          	sh	s3,120(sp)
1c002a6c:	000a2783          	lw	a5,0(s4)
1c002a70:	4842                	lw	a6,16(sp)
1c002a72:	01078733          	add	a4,a5,a6
1c002a76:	c13a                	sw	a4,128(sp)
1c002a78:	4572                	lw	a0,28(sp)
1c002a7a:	97aa                	add	a5,a5,a0
1c002a7c:	c33e                	sw	a5,132(sp)
1c002a7e:	089ba223          	sw	s1,132(s7)
1c002a82:	009d2023          	sw	s1,0(s10)
1c002a86:	009d2623          	sw	s1,12(s10)
1c002a8a:	1c0055b7          	lui	a1,0x1c005
1c002a8e:	43e58593          	addi	a1,a1,1086 # 1c00543e <KerParReductIO_CC_SQ8>
1c002a92:	08bba023          	sw	a1,128(s7)
1c002a96:	1888                	addi	a0,sp,112
1c002a98:	08aba023          	sw	a0,128(s7)
1c002a9c:	1a3020ef          	jal	ra,1c00543e <KerParReductIO_CC_SQ8>
1c002aa0:	01cde783          	p.elw	a5,28(s11)
1c002aa4:	05311823          	sh	s3,80(sp)
1c002aa8:	01fcd413          	srli	s0,s9,0x1f
1c002aac:	008c87b3          	add	a5,s9,s0
1c002ab0:	fc17b7b3          	p.bclr	a5,a5,30,1
1c002ab4:	8f81                	sub	a5,a5,s0
1c002ab6:	00479413          	slli	s0,a5,0x4
1c002aba:	8c1d                	sub	s0,s0,a5
1c002abc:	041e                	slli	s0,s0,0x7
1c002abe:	6605                	lui	a2,0x1
1c002ac0:	f1860793          	addi	a5,a2,-232 # f18 <__rt_stack_size+0x718>
1c002ac4:	943e                	add	s0,s0,a5
1c002ac6:	000a2783          	lw	a5,0(s4)
1c002aca:	97a2                	add	a5,a5,s0
1c002acc:	c6be                	sw	a5,76(sp)
1c002ace:	089ba223          	sw	s1,132(s7)
1c002ad2:	009d2023          	sw	s1,0(s10)
1c002ad6:	009d2623          	sw	s1,12(s10)
1c002ada:	1c0077b7          	lui	a5,0x1c007
1c002ade:	e8278793          	addi	a5,a5,-382 # 1c006e82 <KerParPool2x2Stride2_ReLU_SQ8>
1c002ae2:	08fba023          	sw	a5,128(s7)
1c002ae6:	00a8                	addi	a0,sp,72
1c002ae8:	08aba023          	sw	a0,128(s7)
1c002aec:	396040ef          	jal	ra,1c006e82 <KerParPool2x2Stride2_ReLU_SQ8>
1c002af0:	01cde783          	p.elw	a5,28(s11)
1c002af4:	46b2                	lw	a3,12(sp)
1c002af6:	20069863          	bnez	a3,1c002d06 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x9f4>
1c002afa:	01cc2783          	lw	a5,28(s8)
1c002afe:	943e                	add	s0,s0,a5
1c002b00:	30047773          	csrrci	a4,mstatus,8
1c002b04:	400ba683          	lw	a3,1024(s7)
1c002b08:	4812                	lw	a6,4(sp)
1c002b0a:	100857b3          	p.exthz	a5,a6
1c002b0e:	c517c7b3          	p.bset	a5,a5,2,17
1c002b12:	c157c7b3          	p.bset	a5,a5,0,21
1c002b16:	40fba023          	sw	a5,1024(s7)
1c002b1a:	408ba023          	sw	s0,1024(s7)
1c002b1e:	5502                	lw	a0,32(sp)
1c002b20:	015507b3          	add	a5,a0,s5
1c002b24:	40fba023          	sw	a5,1024(s7)
1c002b28:	12c007b7          	lui	a5,0x12c00
1c002b2c:	05078793          	addi	a5,a5,80 # 12c00050 <__l1_end+0x2c0000c>
1c002b30:	40fba023          	sw	a5,1024(s7)
1c002b34:	16d12823          	sw	a3,368(sp)
1c002b38:	18012023          	sw	zero,384(sp)
1c002b3c:	30071073          	csrw	mstatus,a4
1c002b40:	03b00793          	li	a5,59
1c002b44:	22f90e63          	beq	s2,a5,1c002d80 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0xa6e>
1c002b48:	050a8a93          	addi	s5,s5,80
1c002b4c:	0905                	addi	s2,s2,1
1c002b4e:	0c85                	addi	s9,s9,1
1c002b50:	c642                	sw	a6,12(sp)
1c002b52:	4402                	lw	s0,0(sp)
1c002b54:	03c00793          	li	a5,60
1c002b58:	22f90263          	beq	s2,a5,1c002d7c <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0xa6a>
1c002b5c:	5712                	lw	a4,36(sp)
1c002b5e:	c23a                	sw	a4,4(sp)
1c002b60:	0d311223          	sh	s3,196(sp)
1c002b64:	01cc2783          	lw	a5,28(s8)
1c002b68:	4852                	lw	a6,20(sp)
1c002b6a:	01078733          	add	a4,a5,a6
1c002b6e:	c5ba                	sw	a4,200(sp)
1c002b70:	6725                	lui	a4,0x9
1c002b72:	97ba                	add	a5,a5,a4
1c002b74:	61d7c783          	lbu	a5,1565(a5)
1c002b78:	0cf10623          	sb	a5,204(sp)
1c002b7c:	089ba223          	sw	s1,132(s7)
1c002b80:	009da023          	sw	s1,0(s11)
1c002b84:	009d2623          	sw	s1,12(s10)
1c002b88:	1c005537          	lui	a0,0x1c005
1c002b8c:	4ec50513          	addi	a0,a0,1260 # 1c0054ec <KerParSetBiasB32_SQ8>
1c002b90:	08aba023          	sw	a0,128(s7)
1c002b94:	1968                	addi	a0,sp,188
1c002b96:	08aba023          	sw	a0,128(s7)
1c002b9a:	153020ef          	jal	ra,1c0054ec <KerParSetBiasB32_SQ8>
1c002b9e:	01cde783          	p.elw	a5,28(s11)
1c002ba2:	03b00793          	li	a5,59
1c002ba6:	dcf902e3          	beq	s2,a5,1c00296a <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x658>
1c002baa:	03a00793          	li	a5,58
1c002bae:	daf904e3          	beq	s2,a5,1c002956 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x644>
1c002bb2:	45a2                	lw	a1,8(sp)
1c002bb4:	51058593          	addi	a1,a1,1296
1c002bb8:	c42e                	sw	a1,8(sp)
1c002bba:	16c14783          	lbu	a5,364(sp)
1c002bbe:	0ff7f793          	andi	a5,a5,255
1c002bc2:	65400813          	li	a6,1620
1c002bc6:	c042                	sw	a6,0(sp)
1c002bc8:	da079be3          	bnez	a5,1c00297e <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x66c>
1c002bcc:	4709                	li	a4,2
1c002bce:	00eba423          	sw	a4,8(s7)
1c002bd2:	03cbe783          	p.elw	a5,60(s7)
1c002bd6:	00eba223          	sw	a4,4(s7)
1c002bda:	16c14783          	lbu	a5,364(sp)
1c002bde:	0ff7f793          	andi	a5,a5,255
1c002be2:	d7f5                	beqz	a5,1c002bce <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x8bc>
1c002be4:	4802                	lw	a6,0(sp)
1c002be6:	d8081ce3          	bnez	a6,1c00297e <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x66c>
1c002bea:	1c012783          	lw	a5,448(sp)
1c002bee:	dc078ae3          	beqz	a5,1c0029c2 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x6b0>
1c002bf2:	1c812703          	lw	a4,456(sp)
1c002bf6:	02000793          	li	a5,32
1c002bfa:	e0070be3          	beqz	a4,1c002a10 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x6fe>
1c002bfe:	00fba423          	sw	a5,8(s7)
1c002c02:	03cbe703          	p.elw	a4,60(s7)
1c002c06:	00fba223          	sw	a5,4(s7)
1c002c0a:	1c812703          	lw	a4,456(sp)
1c002c0e:	fb65                	bnez	a4,1c002bfe <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x8ec>
1c002c10:	b501                	j	1c002a10 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x6fe>
1c002c12:	001b0793          	addi	a5,s6,1
1c002c16:	01f7d713          	srli	a4,a5,0x1f
1c002c1a:	97ba                	add	a5,a5,a4
1c002c1c:	fc17b7b3          	p.bclr	a5,a5,30,1
1c002c20:	8f99                	sub	a5,a5,a4
1c002c22:	65400713          	li	a4,1620
1c002c26:	02e787b3          	mul	a5,a5,a4
1c002c2a:	1c00f737          	lui	a4,0x1c00f
1c002c2e:	06472683          	lw	a3,100(a4) # 1c00f064 <model_L2_Memory>
1c002c32:	96be                	add	a3,a3,a5
1c002c34:	0002a737          	lui	a4,0x2a
1c002c38:	3a070713          	addi	a4,a4,928 # 2a3a0 <__L1Cl+0x1a3a0>
1c002c3c:	9736                	add	a4,a4,a3
1c002c3e:	01cc2603          	lw	a2,28(s8)
1c002c42:	97b2                	add	a5,a5,a2
1c002c44:	30047673          	csrrci	a2,mstatus,8
1c002c48:	01041513          	slli	a0,s0,0x10
1c002c4c:	02054963          	bltz	a0,1c002c7e <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x96c>
1c002c50:	400ba583          	lw	a1,1024(s7)
1c002c54:	000306b7          	lui	a3,0x30
1c002c58:	de0426b3          	p.insert	a3,s0,15,0
1c002c5c:	c136c6b3          	p.bset	a3,a3,0,19
1c002c60:	c156c6b3          	p.bset	a3,a3,0,21
1c002c64:	40dba023          	sw	a3,1024(s7)
1c002c68:	40fba023          	sw	a5,1024(s7)
1c002c6c:	40eba023          	sw	a4,1024(s7)
1c002c70:	1ab12823          	sw	a1,432(sp)
1c002c74:	1c012023          	sw	zero,448(sp)
1c002c78:	30061073          	csrw	mstatus,a2
1c002c7c:	bb61                	j	1c002a14 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x702>
1c002c7e:	65a1                	lui	a1,0x8
1c002c80:	00330537          	lui	a0,0x330
1c002c84:	1aa12a23          	sw	a0,436(sp)
1c002c88:	1cf12223          	sw	a5,452(sp)
1c002c8c:	1ce12423          	sw	a4,456(sp)
1c002c90:	1a812c23          	sw	s0,440(sp)
1c002c94:	1ab12e23          	sw	a1,444(sp)
1c002c98:	1cb12023          	sw	a1,448(sp)
1c002c9c:	55fd                	li	a1,-1
1c002c9e:	1ab12823          	sw	a1,432(sp)
1c002ca2:	1c012623          	sw	zero,460(sp)
1c002ca6:	01402583          	lw	a1,20(zero) # 14 <__rt_bridge_eeprom_handle>
1c002caa:	c989                	beqz	a1,1c002cbc <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x9aa>
1c002cac:	01002783          	lw	a5,16(zero) # 10 <__rt_bridge_flash_cs>
1c002cb0:	1b18                	addi	a4,sp,432
1c002cb2:	cfd8                	sw	a4,28(a5)
1c002cb4:	1b1c                	addi	a5,sp,432
1c002cb6:	00f02823          	sw	a5,16(zero) # 10 <__rt_bridge_flash_cs>
1c002cba:	bf7d                	j	1c002c78 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x966>
1c002cbc:	65a1                	lui	a1,0x8
1c002cbe:	04b455b3          	p.minu	a1,s0,a1
1c002cc2:	00b78533          	add	a0,a5,a1
1c002cc6:	1ca12223          	sw	a0,452(sp)
1c002cca:	00032537          	lui	a0,0x32
1c002cce:	3a050513          	addi	a0,a0,928 # 323a0 <__L1Cl+0x223a0>
1c002cd2:	96aa                	add	a3,a3,a0
1c002cd4:	1cd12423          	sw	a3,456(sp)
1c002cd8:	40b405b3          	sub	a1,s0,a1
1c002cdc:	1ab12c23          	sw	a1,440(sp)
1c002ce0:	400ba683          	lw	a3,1024(s7)
1c002ce4:	1ad12823          	sw	a3,432(sp)
1c002ce8:	003386b7          	lui	a3,0x338
1c002cec:	40dba023          	sw	a3,1024(s7)
1c002cf0:	40fba023          	sw	a5,1024(s7)
1c002cf4:	40eba023          	sw	a4,1024(s7)
1c002cf8:	1c012783          	lw	a5,448(sp)
1c002cfc:	dfc5                	beqz	a5,1c002cb4 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x9a2>
1c002cfe:	1b1c                	addi	a5,sp,432
1c002d00:	00f02a23          	sw	a5,20(zero) # 14 <__rt_bridge_eeprom_handle>
1c002d04:	bf45                	j	1c002cb4 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x9a2>
1c002d06:	18012783          	lw	a5,384(sp)
1c002d0a:	c38d                	beqz	a5,1c002d2c <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0xa1a>
1c002d0c:	18812703          	lw	a4,392(sp)
1c002d10:	02000793          	li	a5,32
1c002d14:	de0703e3          	beqz	a4,1c002afa <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x7e8>
1c002d18:	00fba423          	sw	a5,8(s7)
1c002d1c:	03cbe703          	p.elw	a4,60(s7)
1c002d20:	00fba223          	sw	a5,4(s7)
1c002d24:	18812703          	lw	a4,392(sp)
1c002d28:	fb65                	bnez	a4,1c002d18 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0xa06>
1c002d2a:	bbc1                	j	1c002afa <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x7e8>
1c002d2c:	300476f3          	csrrci	a3,mstatus,8
1c002d30:	404ba783          	lw	a5,1028(s7)
1c002d34:	17012703          	lw	a4,368(sp)
1c002d38:	40e7d7b3          	sra	a5,a5,a4
1c002d3c:	fc17b7b3          	p.bclr	a5,a5,30,1
1c002d40:	c795                	beqz	a5,1c002d6c <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0xa5a>
1c002d42:	10000613          	li	a2,256
1c002d46:	30069073          	csrw	mstatus,a3
1c002d4a:	00cba423          	sw	a2,8(s7)
1c002d4e:	03cbe783          	p.elw	a5,60(s7)
1c002d52:	00cba223          	sw	a2,4(s7)
1c002d56:	300476f3          	csrrci	a3,mstatus,8
1c002d5a:	404ba783          	lw	a5,1028(s7)
1c002d5e:	17012703          	lw	a4,368(sp)
1c002d62:	40e7d7b3          	sra	a5,a5,a4
1c002d66:	fc17b7b3          	p.bclr	a5,a5,30,1
1c002d6a:	fff1                	bnez	a5,1c002d46 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0xa34>
1c002d6c:	4785                	li	a5,1
1c002d6e:	00e79733          	sll	a4,a5,a4
1c002d72:	40eba223          	sw	a4,1028(s7)
1c002d76:	30069073          	csrw	mstatus,a3
1c002d7a:	b341                	j	1c002afa <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x7e8>
1c002d7c:	5652                	lw	a2,52(sp)
1c002d7e:	a819                	j	1c002d94 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0xa82>
1c002d80:	55b2                	lw	a1,44(sp)
1c002d82:	1215a463          	p.beqimm	a1,1,1c002eaa <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0xb98>
1c002d86:	67ed                	lui	a5,0x1b
1c002d88:	f9078793          	addi	a5,a5,-112 # 1af90 <__L1Cl+0xaf90>
1c002d8c:	9abe                	add	s5,s5,a5
1c002d8e:	28000613          	li	a2,640
1c002d92:	0c85                	addi	s9,s9,1
1c002d94:	56b2                	lw	a3,44(sp)
1c002d96:	0685                	addi	a3,a3,1
1c002d98:	d636                	sw	a3,44(sp)
1c002d9a:	4742                	lw	a4,16(sp)
1c002d9c:	0761                	addi	a4,a4,24
1c002d9e:	c83a                	sw	a4,16(sp)
1c002da0:	0226af63          	p.beqimm	a3,2,1c002dde <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0xacc>
1c002da4:	5532                	lw	a0,44(sp)
1c002da6:	a8152fe3          	p.beqimm	a0,1,1c002844 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x532>
1c002daa:	55c2                	lw	a1,48(sp)
1c002dac:	0d858593          	addi	a1,a1,216 # 80d8 <__rt_stack_size+0x78d8>
1c002db0:	d82e                	sw	a1,48(sp)
1c002db2:	04800513          	li	a0,72
1c002db6:	1e012783          	lw	a5,480(sp)
1c002dba:	a80787e3          	beqz	a5,1c002848 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x536>
1c002dbe:	1e812703          	lw	a4,488(sp)
1c002dc2:	02000793          	li	a5,32
1c002dc6:	ac0708e3          	beqz	a4,1c002896 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x584>
1c002dca:	00fba423          	sw	a5,8(s7)
1c002dce:	03cbe703          	p.elw	a4,60(s7)
1c002dd2:	00fba223          	sw	a5,4(s7)
1c002dd6:	1e812703          	lw	a4,488(sp)
1c002dda:	fb65                	bnez	a4,1c002dca <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0xab8>
1c002ddc:	bc6d                	j	1c002896 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x584>
1c002dde:	18012783          	lw	a5,384(sp)
1c002de2:	c395                	beqz	a5,1c002e06 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0xaf4>
1c002de4:	18812683          	lw	a3,392(sp)
1c002de8:	02000713          	li	a4,32
1c002dec:	002047b7          	lui	a5,0x204
1c002df0:	caa5                	beqz	a3,1c002e60 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0xb4e>
1c002df2:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
1c002df6:	03c7e683          	p.elw	a3,60(a5)
1c002dfa:	00e7a223          	sw	a4,4(a5)
1c002dfe:	18812683          	lw	a3,392(sp)
1c002e02:	fae5                	bnez	a3,1c002df2 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0xae0>
1c002e04:	a8b1                	j	1c002e60 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0xb4e>
1c002e06:	30047673          	csrrci	a2,mstatus,8
1c002e0a:	002047b7          	lui	a5,0x204
1c002e0e:	4047a783          	lw	a5,1028(a5) # 204404 <__L2+0x184404>
1c002e12:	17012683          	lw	a3,368(sp)
1c002e16:	40d7d7b3          	sra	a5,a5,a3
1c002e1a:	fc17b7b3          	p.bclr	a5,a5,30,1
1c002e1e:	cb85                	beqz	a5,1c002e4e <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0xb3c>
1c002e20:	10000593          	li	a1,256
1c002e24:	00204737          	lui	a4,0x204
1c002e28:	30061073          	csrw	mstatus,a2
1c002e2c:	00b72423          	sw	a1,8(a4) # 204008 <__L2+0x184008>
1c002e30:	03c76783          	p.elw	a5,60(a4)
1c002e34:	00b72223          	sw	a1,4(a4)
1c002e38:	30047673          	csrrci	a2,mstatus,8
1c002e3c:	40472783          	lw	a5,1028(a4)
1c002e40:	17012683          	lw	a3,368(sp)
1c002e44:	40d7d7b3          	sra	a5,a5,a3
1c002e48:	fc17b7b3          	p.bclr	a5,a5,30,1
1c002e4c:	fff1                	bnez	a5,1c002e28 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0xb16>
1c002e4e:	4785                	li	a5,1
1c002e50:	00d796b3          	sll	a3,a5,a3
1c002e54:	002047b7          	lui	a5,0x204
1c002e58:	40d7a223          	sw	a3,1028(a5) # 204404 <__L2+0x184404>
1c002e5c:	30061073          	csrw	mstatus,a2
1c002e60:	28c12083          	lw	ra,652(sp)
1c002e64:	28812403          	lw	s0,648(sp)
1c002e68:	28412483          	lw	s1,644(sp)
1c002e6c:	28012903          	lw	s2,640(sp)
1c002e70:	27c12983          	lw	s3,636(sp)
1c002e74:	27812a03          	lw	s4,632(sp)
1c002e78:	27412a83          	lw	s5,628(sp)
1c002e7c:	27012b03          	lw	s6,624(sp)
1c002e80:	26c12b83          	lw	s7,620(sp)
1c002e84:	26812c03          	lw	s8,616(sp)
1c002e88:	26412c83          	lw	s9,612(sp)
1c002e8c:	26012d03          	lw	s10,608(sp)
1c002e90:	25c12d83          	lw	s11,604(sp)
1c002e94:	29010113          	addi	sp,sp,656
1c002e98:	8082                	ret
1c002e9a:	16c14783          	lbu	a5,364(sp)
1c002e9e:	0ff7f793          	andi	a5,a5,255
1c002ea2:	ac078ce3          	beqz	a5,1c00297a <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x668>
1c002ea6:	c002                	sw	zero,0(sp)
1c002ea8:	b389                	j	1c002bea <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0x8d8>
1c002eaa:	4601                	li	a2,0
1c002eac:	b5dd                	j	1c002d92 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu+0xa80>

1c002eae <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu>:
1c002eae:	d6010113          	addi	sp,sp,-672
1c002eb2:	28112e23          	sw	ra,668(sp)
1c002eb6:	28812c23          	sw	s0,664(sp)
1c002eba:	28912a23          	sw	s1,660(sp)
1c002ebe:	29212823          	sw	s2,656(sp)
1c002ec2:	29312623          	sw	s3,652(sp)
1c002ec6:	29412423          	sw	s4,648(sp)
1c002eca:	29512223          	sw	s5,644(sp)
1c002ece:	29612023          	sw	s6,640(sp)
1c002ed2:	27712e23          	sw	s7,636(sp)
1c002ed6:	27812c23          	sw	s8,632(sp)
1c002eda:	27912a23          	sw	s9,628(sp)
1c002ede:	27a12823          	sw	s10,624(sp)
1c002ee2:	27b12623          	sw	s11,620(sp)
1c002ee6:	dc36                	sw	a3,56(sp)
1c002ee8:	100006b7          	lui	a3,0x10000
1c002eec:	01c6a303          	lw	t1,28(a3) # 1000001c <model_L1_Memory>
1c002ef0:	6699                	lui	a3,0x6
1c002ef2:	74068693          	addi	a3,a3,1856 # 6740 <__rt_stack_size+0x5f40>
1c002ef6:	969a                	add	a3,a3,t1
1c002ef8:	c7b6                	sw	a3,204(sp)
1c002efa:	04e00f13          	li	t5,78
1c002efe:	0de11823          	sh	t5,208(sp)
1c002f02:	4e89                	li	t4,2
1c002f04:	0dd11923          	sh	t4,210(sp)
1c002f08:	02000e13          	li	t3,32
1c002f0c:	0dc11a23          	sh	t3,212(sp)
1c002f10:	05000893          	li	a7,80
1c002f14:	0b111023          	sh	a7,160(sp)
1c002f18:	0b111123          	sh	a7,162(sp)
1c002f1c:	4891                	li	a7,4
1c002f1e:	0b111223          	sh	a7,164(sp)
1c002f22:	0b111323          	sh	a7,166(sp)
1c002f26:	48a1                	li	a7,8
1c002f28:	0b111423          	sh	a7,168(sp)
1c002f2c:	0bc11523          	sh	t3,170(sp)
1c002f30:	0bc11623          	sh	t3,172(sp)
1c002f34:	dd36                	sw	a3,184(sp)
1c002f36:	000078d7          	pv.add.sci.b	a7,zero,0
1c002f3a:	df46                	sw	a7,188(sp)
1c002f3c:	c136                	sw	a3,128(sp)
1c002f3e:	c336                	sw	a3,132(sp)
1c002f40:	09c11423          	sh	t3,136(sp)
1c002f44:	09e11523          	sh	t5,138(sp)
1c002f48:	09d11623          	sh	t4,140(sp)
1c002f4c:	68ad                	lui	a7,0xb
1c002f4e:	54088893          	addi	a7,a7,1344 # b540 <__rt_stack_size+0xad40>
1c002f52:	989a                	add	a7,a7,t1
1c002f54:	cd46                	sw	a7,152(sp)
1c002f56:	ccb6                	sw	a3,88(sp)
1c002f58:	07e11123          	sh	t5,98(sp)
1c002f5c:	07e11223          	sh	t5,100(sp)
1c002f60:	07d11323          	sh	t4,102(sp)
1c002f64:	07d11423          	sh	t4,104(sp)
1c002f68:	07c11023          	sh	t3,96(sp)
1c002f6c:	00007f57          	pv.add.sci.b	t5,zero,0
1c002f70:	dcfa                	sw	t5,120(sp)
1c002f72:	4685                	li	a3,1
1c002f74:	06d10523          	sb	a3,106(sp)
1c002f78:	06010aa3          	sb	zero,117(sp)
1c002f7c:	dec6                	sw	a7,124(sp)
1c002f7e:	30047e73          	csrrci	t3,mstatus,8
1c002f82:	002048b7          	lui	a7,0x204
1c002f86:	4008a883          	lw	a7,1024(a7) # 204400 <__L2+0x184400>
1c002f8a:	000b06b7          	lui	a3,0xb0
1c002f8e:	10068693          	addi	a3,a3,256 # b0100 <__L2+0x30100>
1c002f92:	c156c6b3          	p.bset	a3,a3,0,21
1c002f96:	00204eb7          	lui	t4,0x204
1c002f9a:	40dea023          	sw	a3,1024(t4) # 204400 <__L2+0x184400>
1c002f9e:	6685                	lui	a3,0x1
1c002fa0:	40068693          	addi	a3,a3,1024 # 1400 <__rt_stack_size+0xc00>
1c002fa4:	9336                	add	t1,t1,a3
1c002fa6:	002046b7          	lui	a3,0x204
1c002faa:	4066a023          	sw	t1,1024(a3) # 204400 <__L2+0x184400>
1c002fae:	40c6a023          	sw	a2,1024(a3)
1c002fb2:	25112023          	sw	a7,576(sp)
1c002fb6:	24012823          	sw	zero,592(sp)
1c002fba:	300e1073          	csrw	mstatus,t3
1c002fbe:	25012683          	lw	a3,592(sp)
1c002fc2:	c685                	beqz	a3,1c002fea <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x13c>
1c002fc4:	25812883          	lw	a7,600(sp)
1c002fc8:	02000613          	li	a2,32
1c002fcc:	002046b7          	lui	a3,0x204
1c002fd0:	06088a63          	beqz	a7,1c003044 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x196>
1c002fd4:	00c6a423          	sw	a2,8(a3) # 204008 <__L2+0x184008>
1c002fd8:	03c6e883          	p.elw	a7,60(a3)
1c002fdc:	00c6a223          	sw	a2,4(a3)
1c002fe0:	25812883          	lw	a7,600(sp)
1c002fe4:	fe0898e3          	bnez	a7,1c002fd4 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x126>
1c002fe8:	a8b1                	j	1c003044 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x196>
1c002fea:	30047373          	csrrci	t1,mstatus,8
1c002fee:	002046b7          	lui	a3,0x204
1c002ff2:	4046a683          	lw	a3,1028(a3) # 204404 <__L2+0x184404>
1c002ff6:	24012883          	lw	a7,576(sp)
1c002ffa:	4116d6b3          	sra	a3,a3,a7
1c002ffe:	fc16b6b3          	p.bclr	a3,a3,30,1
1c003002:	ca85                	beqz	a3,1c003032 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x184>
1c003004:	10000e13          	li	t3,256
1c003008:	00204637          	lui	a2,0x204
1c00300c:	30031073          	csrw	mstatus,t1
1c003010:	01c62423          	sw	t3,8(a2) # 204008 <__L2+0x184008>
1c003014:	03c66683          	p.elw	a3,60(a2)
1c003018:	01c62223          	sw	t3,4(a2)
1c00301c:	30047373          	csrrci	t1,mstatus,8
1c003020:	40462683          	lw	a3,1028(a2)
1c003024:	24012883          	lw	a7,576(sp)
1c003028:	4116d6b3          	sra	a3,a3,a7
1c00302c:	fc16b6b3          	p.bclr	a3,a3,30,1
1c003030:	fef1                	bnez	a3,1c00300c <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x15e>
1c003032:	4685                	li	a3,1
1c003034:	011698b3          	sll	a7,a3,a7
1c003038:	002046b7          	lui	a3,0x204
1c00303c:	4116a223          	sw	a7,1028(a3) # 204404 <__L2+0x184404>
1c003040:	30031073          	csrw	mstatus,t1
1c003044:	100006b7          	lui	a3,0x10000
1c003048:	01c6a883          	lw	a7,28(a3) # 1000001c <model_L1_Memory>
1c00304c:	6685                	lui	a3,0x1
1c00304e:	50068693          	addi	a3,a3,1280 # 1500 <__rt_stack_size+0xd00>
1c003052:	98b6                	add	a7,a7,a3
1c003054:	30047373          	csrrci	t1,mstatus,8
1c003058:	00204637          	lui	a2,0x204
1c00305c:	40062603          	lw	a2,1024(a2) # 204400 <__L2+0x184400>
1c003060:	000b06b7          	lui	a3,0xb0
1c003064:	04068693          	addi	a3,a3,64 # b0040 <__L2+0x30040>
1c003068:	c156c6b3          	p.bset	a3,a3,0,21
1c00306c:	00204e37          	lui	t3,0x204
1c003070:	40de2023          	sw	a3,1024(t3) # 204400 <__L2+0x184400>
1c003074:	002046b7          	lui	a3,0x204
1c003078:	4116a023          	sw	a7,1024(a3) # 204400 <__L2+0x184400>
1c00307c:	40e6a023          	sw	a4,1024(a3)
1c003080:	22c12023          	sw	a2,544(sp)
1c003084:	22012823          	sw	zero,560(sp)
1c003088:	30031073          	csrw	mstatus,t1
1c00308c:	23012703          	lw	a4,560(sp)
1c003090:	c315                	beqz	a4,1c0030b4 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x206>
1c003092:	23812603          	lw	a2,568(sp)
1c003096:	02000693          	li	a3,32
1c00309a:	00204737          	lui	a4,0x204
1c00309e:	ca25                	beqz	a2,1c00310e <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x260>
1c0030a0:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c0030a4:	03c76603          	p.elw	a2,60(a4)
1c0030a8:	00d72223          	sw	a3,4(a4)
1c0030ac:	23812603          	lw	a2,568(sp)
1c0030b0:	fa65                	bnez	a2,1c0030a0 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x1f2>
1c0030b2:	a8b1                	j	1c00310e <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x260>
1c0030b4:	300478f3          	csrrci	a7,mstatus,8
1c0030b8:	00204737          	lui	a4,0x204
1c0030bc:	40472703          	lw	a4,1028(a4) # 204404 <__L2+0x184404>
1c0030c0:	22012603          	lw	a2,544(sp)
1c0030c4:	40c75733          	sra	a4,a4,a2
1c0030c8:	fc173733          	p.bclr	a4,a4,30,1
1c0030cc:	cb05                	beqz	a4,1c0030fc <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x24e>
1c0030ce:	10000313          	li	t1,256
1c0030d2:	002046b7          	lui	a3,0x204
1c0030d6:	30089073          	csrw	mstatus,a7
1c0030da:	0066a423          	sw	t1,8(a3) # 204008 <__L2+0x184008>
1c0030de:	03c6e703          	p.elw	a4,60(a3)
1c0030e2:	0066a223          	sw	t1,4(a3)
1c0030e6:	300478f3          	csrrci	a7,mstatus,8
1c0030ea:	4046a703          	lw	a4,1028(a3)
1c0030ee:	22012603          	lw	a2,544(sp)
1c0030f2:	40c75733          	sra	a4,a4,a2
1c0030f6:	fc173733          	p.bclr	a4,a4,30,1
1c0030fa:	ff71                	bnez	a4,1c0030d6 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x228>
1c0030fc:	4705                	li	a4,1
1c0030fe:	00c71633          	sll	a2,a4,a2
1c003102:	00204737          	lui	a4,0x204
1c003106:	40c72223          	sw	a2,1028(a4) # 204404 <__L2+0x184404>
1c00310a:	30089073          	csrw	mstatus,a7
1c00310e:	10000737          	lui	a4,0x10000
1c003112:	01c72603          	lw	a2,28(a4) # 1000001c <model_L1_Memory>
1c003116:	6705                	lui	a4,0x1
1c003118:	54070713          	addi	a4,a4,1344 # 1540 <__rt_stack_size+0xd40>
1c00311c:	963a                	add	a2,a2,a4
1c00311e:	300478f3          	csrrci	a7,mstatus,8
1c003122:	002046b7          	lui	a3,0x204
1c003126:	4006a683          	lw	a3,1024(a3) # 204400 <__L2+0x184400>
1c00312a:	000b0737          	lui	a4,0xb0
1c00312e:	04070713          	addi	a4,a4,64 # b0040 <__L2+0x30040>
1c003132:	c1574733          	p.bset	a4,a4,0,21
1c003136:	00204337          	lui	t1,0x204
1c00313a:	40e32023          	sw	a4,1024(t1) # 204400 <__L2+0x184400>
1c00313e:	00204737          	lui	a4,0x204
1c003142:	40c72023          	sw	a2,1024(a4) # 204400 <__L2+0x184400>
1c003146:	40f72023          	sw	a5,1024(a4)
1c00314a:	20d12023          	sw	a3,512(sp)
1c00314e:	20012823          	sw	zero,528(sp)
1c003152:	30089073          	csrw	mstatus,a7
1c003156:	21012783          	lw	a5,528(sp)
1c00315a:	c395                	beqz	a5,1c00317e <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x2d0>
1c00315c:	21812683          	lw	a3,536(sp)
1c003160:	02000713          	li	a4,32
1c003164:	002047b7          	lui	a5,0x204
1c003168:	caa5                	beqz	a3,1c0031d8 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x32a>
1c00316a:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
1c00316e:	03c7e683          	p.elw	a3,60(a5)
1c003172:	00e7a223          	sw	a4,4(a5)
1c003176:	21812683          	lw	a3,536(sp)
1c00317a:	fae5                	bnez	a3,1c00316a <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x2bc>
1c00317c:	a8b1                	j	1c0031d8 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x32a>
1c00317e:	30047673          	csrrci	a2,mstatus,8
1c003182:	002047b7          	lui	a5,0x204
1c003186:	4047a783          	lw	a5,1028(a5) # 204404 <__L2+0x184404>
1c00318a:	20012683          	lw	a3,512(sp)
1c00318e:	40d7d7b3          	sra	a5,a5,a3
1c003192:	fc17b7b3          	p.bclr	a5,a5,30,1
1c003196:	cb85                	beqz	a5,1c0031c6 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x318>
1c003198:	10000893          	li	a7,256
1c00319c:	00204737          	lui	a4,0x204
1c0031a0:	30061073          	csrw	mstatus,a2
1c0031a4:	01172423          	sw	a7,8(a4) # 204008 <__L2+0x184008>
1c0031a8:	03c76783          	p.elw	a5,60(a4)
1c0031ac:	01172223          	sw	a7,4(a4)
1c0031b0:	30047673          	csrrci	a2,mstatus,8
1c0031b4:	40472783          	lw	a5,1028(a4)
1c0031b8:	20012683          	lw	a3,512(sp)
1c0031bc:	40d7d7b3          	sra	a5,a5,a3
1c0031c0:	fc17b7b3          	p.bclr	a5,a5,30,1
1c0031c4:	fff1                	bnez	a5,1c0031a0 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x2f2>
1c0031c6:	4785                	li	a5,1
1c0031c8:	00d796b3          	sll	a3,a5,a3
1c0031cc:	002047b7          	lui	a5,0x204
1c0031d0:	40d7a223          	sw	a3,1028(a5) # 204404 <__L2+0x184404>
1c0031d4:	30061073          	csrw	mstatus,a2
1c0031d8:	c6ae                	sw	a1,76(sp)
1c0031da:	10000637          	lui	a2,0x10000
1c0031de:	01c60613          	addi	a2,a2,28 # 1000001c <model_L1_Memory>
1c0031e2:	00062303          	lw	t1,0(a2)
1c0031e6:	6885                	lui	a7,0x1
1c0031e8:	58088793          	addi	a5,a7,1408 # 1580 <__rt_stack_size+0xd80>
1c0031ec:	933e                	add	t1,t1,a5
1c0031ee:	30047e73          	csrrci	t3,mstatus,8
1c0031f2:	002046b7          	lui	a3,0x204
1c0031f6:	4006ae83          	lw	t4,1024(a3) # 204400 <__L2+0x184400>
1c0031fa:	000307b7          	lui	a5,0x30
1c0031fe:	6709                	lui	a4,0x2
1c003200:	40070713          	addi	a4,a4,1024 # 2400 <__rt_stack_size+0x1c00>
1c003204:	8f3e                	mv	t5,a5
1c003206:	de072f33          	p.insert	t5,a4,15,0
1c00320a:	c13f4733          	p.bset	a4,t5,0,19
1c00320e:	c1574733          	p.bset	a4,a4,0,21
1c003212:	00204f37          	lui	t5,0x204
1c003216:	40ef2023          	sw	a4,1024(t5) # 204400 <__L2+0x184400>
1c00321a:	00204737          	lui	a4,0x204
1c00321e:	40672023          	sw	t1,1024(a4) # 204400 <__L2+0x184400>
1c003222:	40b72023          	sw	a1,1024(a4)
1c003226:	1fd12023          	sw	t4,480(sp)
1c00322a:	1e012823          	sw	zero,496(sp)
1c00322e:	300e1073          	csrw	mstatus,t3
1c003232:	ca2a                	sw	a0,20(sp)
1c003234:	00062e03          	lw	t3,0(a2)
1c003238:	300475f3          	csrrci	a1,mstatus,8
1c00323c:	4006a303          	lw	t1,1024(a3)
1c003240:	a0088893          	addi	a7,a7,-1536
1c003244:	00070737          	lui	a4,0x70
1c003248:	de08a733          	p.insert	a4,a7,15,0
1c00324c:	c1374733          	p.bset	a4,a4,0,19
1c003250:	c1574733          	p.bset	a4,a4,0,21
1c003254:	002048b7          	lui	a7,0x204
1c003258:	40e8a023          	sw	a4,1024(a7) # 204400 <__L2+0x184400>
1c00325c:	00204737          	lui	a4,0x204
1c003260:	41c72023          	sw	t3,1024(a4) # 204400 <__L2+0x184400>
1c003264:	40a72023          	sw	a0,1024(a4)
1c003268:	12c00737          	lui	a4,0x12c00
1c00326c:	14070713          	addi	a4,a4,320 # 12c00140 <__l1_end+0x2c000fc>
1c003270:	00204537          	lui	a0,0x204
1c003274:	40e52023          	sw	a4,1024(a0) # 204400 <__L2+0x184400>
1c003278:	1c612023          	sw	t1,448(sp)
1c00327c:	1c012823          	sw	zero,464(sp)
1c003280:	30059073          	csrw	mstatus,a1
1c003284:	4218                	lw	a4,0(a2)
1c003286:	662d                	lui	a2,0xb
1c003288:	54060613          	addi	a2,a2,1344 # b540 <__rt_stack_size+0xad40>
1c00328c:	9732                	add	a4,a4,a2
1c00328e:	30047673          	csrrci	a2,mstatus,8
1c003292:	4006a683          	lw	a3,1024(a3)
1c003296:	0097e793          	ori	a5,a5,9
1c00329a:	c137c7b3          	p.bset	a5,a5,0,19
1c00329e:	c157c7b3          	p.bset	a5,a5,0,21
1c0032a2:	002045b7          	lui	a1,0x204
1c0032a6:	40f5a023          	sw	a5,1024(a1) # 204400 <__L2+0x184400>
1c0032aa:	002047b7          	lui	a5,0x204
1c0032ae:	40e7a023          	sw	a4,1024(a5) # 204400 <__L2+0x184400>
1c0032b2:	4107a023          	sw	a6,1024(a5)
1c0032b6:	1ad12023          	sw	a3,416(sp)
1c0032ba:	1a012823          	sw	zero,432(sp)
1c0032be:	30061073          	csrw	mstatus,a2
1c0032c2:	1b012783          	lw	a5,432(sp)
1c0032c6:	c395                	beqz	a5,1c0032ea <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x43c>
1c0032c8:	1b812683          	lw	a3,440(sp)
1c0032cc:	02000713          	li	a4,32
1c0032d0:	002047b7          	lui	a5,0x204
1c0032d4:	caa5                	beqz	a3,1c003344 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x496>
1c0032d6:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
1c0032da:	03c7e683          	p.elw	a3,60(a5)
1c0032de:	00e7a223          	sw	a4,4(a5)
1c0032e2:	1b812683          	lw	a3,440(sp)
1c0032e6:	fae5                	bnez	a3,1c0032d6 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x428>
1c0032e8:	a8b1                	j	1c003344 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x496>
1c0032ea:	30047673          	csrrci	a2,mstatus,8
1c0032ee:	002047b7          	lui	a5,0x204
1c0032f2:	4047a783          	lw	a5,1028(a5) # 204404 <__L2+0x184404>
1c0032f6:	1a012683          	lw	a3,416(sp)
1c0032fa:	40d7d7b3          	sra	a5,a5,a3
1c0032fe:	fc17b7b3          	p.bclr	a5,a5,30,1
1c003302:	cb85                	beqz	a5,1c003332 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x484>
1c003304:	10000593          	li	a1,256
1c003308:	00204737          	lui	a4,0x204
1c00330c:	30061073          	csrw	mstatus,a2
1c003310:	00b72423          	sw	a1,8(a4) # 204008 <__L2+0x184008>
1c003314:	03c76783          	p.elw	a5,60(a4)
1c003318:	00b72223          	sw	a1,4(a4)
1c00331c:	30047673          	csrrci	a2,mstatus,8
1c003320:	40472783          	lw	a5,1028(a4)
1c003324:	1a012683          	lw	a3,416(sp)
1c003328:	40d7d7b3          	sra	a5,a5,a3
1c00332c:	fc17b7b3          	p.bclr	a5,a5,30,1
1c003330:	fff1                	bnez	a5,1c00330c <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x45e>
1c003332:	4785                	li	a5,1
1c003334:	00d796b3          	sll	a3,a5,a3
1c003338:	002047b7          	lui	a5,0x204
1c00333c:	40d7a223          	sw	a3,1028(a5) # 204404 <__L2+0x184404>
1c003340:	30061073          	csrw	mstatus,a2
1c003344:	4c01                	li	s8,0
1c003346:	c082                	sw	zero,64(sp)
1c003348:	4e000613          	li	a2,1248
1c00334c:	c202                	sw	zero,4(sp)
1c00334e:	c402                	sw	zero,8(sp)
1c003350:	4781                	li	a5,0
1c003352:	4c81                	li	s9,0
1c003354:	4d01                	li	s10,0
1c003356:	de02                	sw	zero,60(sp)
1c003358:	00204db7          	lui	s11,0x204
1c00335c:	10000ab7          	lui	s5,0x10000
1c003360:	6305                	lui	t1,0x1
1c003362:	58030313          	addi	t1,t1,1408 # 1580 <__rt_stack_size+0xd80>
1c003366:	c49a                	sw	t1,72(sp)
1c003368:	200d8b93          	addi	s7,s11,512 # 204200 <__L2+0x184200>
1c00336c:	8b5e                	mv	s6,s7
1c00336e:	ab89                	j	1c0038c0 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0xa12>
1c003370:	4681                	li	a3,0
1c003372:	a385                	j	1c0038d2 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0xa24>
1c003374:	30047573          	csrrci	a0,mstatus,8
1c003378:	404da703          	lw	a4,1028(s11)
1c00337c:	1e012583          	lw	a1,480(sp)
1c003380:	40b75733          	sra	a4,a4,a1
1c003384:	fc173733          	p.bclr	a4,a4,30,1
1c003388:	c715                	beqz	a4,1c0033b4 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x506>
1c00338a:	10000813          	li	a6,256
1c00338e:	30051073          	csrw	mstatus,a0
1c003392:	010da423          	sw	a6,8(s11)
1c003396:	03cde703          	p.elw	a4,60(s11)
1c00339a:	010da223          	sw	a6,4(s11)
1c00339e:	30047573          	csrrci	a0,mstatus,8
1c0033a2:	404da703          	lw	a4,1028(s11)
1c0033a6:	1e012583          	lw	a1,480(sp)
1c0033aa:	40b75733          	sra	a4,a4,a1
1c0033ae:	fc173733          	p.bclr	a4,a4,30,1
1c0033b2:	ff71                	bnez	a4,1c00338e <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x4e0>
1c0033b4:	4705                	li	a4,1
1c0033b6:	00b715b3          	sll	a1,a4,a1
1c0033ba:	40bda223          	sw	a1,1028(s11)
1c0033be:	30051073          	csrw	mstatus,a0
1c0033c2:	e2ad                	bnez	a3,1c003424 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x576>
1c0033c4:	5572                	lw	a0,60(sp)
1c0033c6:	02850713          	addi	a4,a0,40
1c0033ca:	071e                	slli	a4,a4,0x7
1c0033cc:	d23a                	sw	a4,36(sp)
1c0033ce:	01f55693          	srli	a3,a0,0x1f
1c0033d2:	00d50733          	add	a4,a0,a3
1c0033d6:	fc173733          	p.bclr	a4,a4,30,1
1c0033da:	8f15                	sub	a4,a4,a3
1c0033dc:	00371693          	slli	a3,a4,0x3
1c0033e0:	9736                	add	a4,a4,a3
1c0033e2:	072a                	slli	a4,a4,0xa
1c0033e4:	45a6                	lw	a1,72(sp)
1c0033e6:	972e                	add	a4,a4,a1
1c0033e8:	d43a                	sw	a4,40(sp)
1c0033ea:	0a850713          	addi	a4,a0,168
1c0033ee:	0716                	slli	a4,a4,0x5
1c0033f0:	ce3a                	sw	a4,28(sp)
1c0033f2:	04070693          	addi	a3,a4,64
1c0033f6:	d636                	sw	a3,44(sp)
1c0033f8:	c2ea                	sw	s10,68(sp)
1c0033fa:	01dd0713          	addi	a4,s10,29
1c0033fe:	d83a                	sw	a4,48(sp)
1c003400:	01cd0893          	addi	a7,s10,28
1c003404:	d046                	sw	a7,32(sp)
1c003406:	4f22                	lw	t5,8(sp)
1c003408:	c87a                	sw	t5,16(sp)
1c00340a:	4312                	lw	t1,4(sp)
1c00340c:	c41a                	sw	t1,8(sp)
1c00340e:	c232                	sw	a2,4(sp)
1c003410:	4532                	lw	a0,12(sp)
1c003412:	cc2a                	sw	a0,24(sp)
1c003414:	c63e                	sw	a5,12(sp)
1c003416:	0ff00493          	li	s1,255
1c00341a:	1c0067b7          	lui	a5,0x1c006
1c00341e:	0be78a13          	addi	s4,a5,190 # 1c0060be <KerParConv3x3Stride1_SQ8>
1c003422:	a4d9                	j	1c0036e8 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x83a>
1c003424:	4736                	lw	a4,76(sp)
1c003426:	4886                	lw	a7,64(sp)
1c003428:	01170533          	add	a0,a4,a7
1c00342c:	5f72                	lw	t5,60(sp)
1c00342e:	001f0713          	addi	a4,t5,1
1c003432:	01f75593          	srli	a1,a4,0x1f
1c003436:	972e                	add	a4,a4,a1
1c003438:	fc173733          	p.bclr	a4,a4,30,1
1c00343c:	8f0d                	sub	a4,a4,a1
1c00343e:	00371593          	slli	a1,a4,0x3
1c003442:	972e                	add	a4,a4,a1
1c003444:	072a                	slli	a4,a4,0xa
1c003446:	4326                	lw	t1,72(sp)
1c003448:	971a                	add	a4,a4,t1
1c00344a:	01caa583          	lw	a1,28(s5) # 1000001c <model_L1_Memory>
1c00344e:	972e                	add	a4,a4,a1
1c003450:	300475f3          	csrrci	a1,mstatus,8
1c003454:	400da803          	lw	a6,1024(s11)
1c003458:	002b08b7          	lui	a7,0x2b0
1c00345c:	0116e6b3          	or	a3,a3,a7
1c003460:	40dda023          	sw	a3,1024(s11)
1c003464:	40eda023          	sw	a4,1024(s11)
1c003468:	40ada023          	sw	a0,1024(s11)
1c00346c:	1f012023          	sw	a6,480(sp)
1c003470:	1e012823          	sw	zero,496(sp)
1c003474:	30059073          	csrw	mstatus,a1
1c003478:	b7b1                	j	1c0033c4 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x516>
1c00347a:	fe4d0793          	addi	a5,s10,-28
1c00347e:	4896                	lw	a7,68(sp)
1c003480:	01178a63          	beq	a5,a7,1c003494 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x5e6>
1c003484:	7791                	lui	a5,0xfffe4
1c003486:	ea078793          	addi	a5,a5,-352 # fffe3ea0 <pulp__FC+0xfffe3ea1>
1c00348a:	9c3e                	add	s8,s8,a5
1c00348c:	6f05                	lui	t5,0x1
1c00348e:	a00f0813          	addi	a6,t5,-1536 # a00 <__rt_stack_size+0x200>
1c003492:	a0f1                	j	1c00355e <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x6b0>
1c003494:	5372                	lw	t1,60(sp)
1c003496:	00132863          	p.beqimm	t1,1,1c0034a6 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x5f8>
1c00349a:	55d2                	lw	a1,52(sp)
1c00349c:	9c2e                	add	s8,s8,a1
1c00349e:	6605                	lui	a2,0x1
1c0034a0:	a0060813          	addi	a6,a2,-1536 # a00 <__rt_stack_size+0x200>
1c0034a4:	a86d                	j	1c00355e <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x6b0>
1c0034a6:	4801                	li	a6,0
1c0034a8:	a85d                	j	1c00355e <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x6b0>
1c0034aa:	30047673          	csrrci	a2,mstatus,8
1c0034ae:	404da783          	lw	a5,1028(s11)
1c0034b2:	1c012683          	lw	a3,448(sp)
1c0034b6:	40d7d7b3          	sra	a5,a5,a3
1c0034ba:	fc17b7b3          	p.bclr	a5,a5,30,1
1c0034be:	c795                	beqz	a5,1c0034ea <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x63c>
1c0034c0:	10000593          	li	a1,256
1c0034c4:	30061073          	csrw	mstatus,a2
1c0034c8:	00bda423          	sw	a1,8(s11)
1c0034cc:	03cde783          	p.elw	a5,60(s11)
1c0034d0:	00bda223          	sw	a1,4(s11)
1c0034d4:	30047673          	csrrci	a2,mstatus,8
1c0034d8:	404da783          	lw	a5,1028(s11)
1c0034dc:	1c012683          	lw	a3,448(sp)
1c0034e0:	40d7d7b3          	sra	a5,a5,a3
1c0034e4:	fc17b7b3          	p.bclr	a5,a5,30,1
1c0034e8:	fff1                	bnez	a5,1c0034c4 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x616>
1c0034ea:	4785                	li	a5,1
1c0034ec:	00d796b3          	sll	a3,a5,a3
1c0034f0:	40dda223          	sw	a3,1028(s11)
1c0034f4:	30061073          	csrw	mstatus,a2
1c0034f8:	08081563          	bnez	a6,1c003582 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x6d4>
1c0034fc:	01caa683          	lw	a3,28(s5)
1c003500:	01f75613          	srli	a2,a4,0x1f
1c003504:	00c707b3          	add	a5,a4,a2
1c003508:	fc17b7b3          	p.bclr	a5,a5,30,1
1c00350c:	8f91                	sub	a5,a5,a2
1c00350e:	00279713          	slli	a4,a5,0x2
1c003512:	97ba                	add	a5,a5,a4
1c003514:	07a6                	slli	a5,a5,0x9
1c003516:	97b6                	add	a5,a5,a3
1c003518:	cf3e                	sw	a5,156(sp)
1c00351a:	96ca                	add	a3,a3,s2
1c00351c:	d936                	sw	a3,176(sp)
1c00351e:	089da223          	sw	s1,132(s11)
1c003522:	009ba023          	sw	s1,0(s7)
1c003526:	009b2623          	sw	s1,12(s6)
1c00352a:	094da023          	sw	s4,128(s11)
1c00352e:	0968                	addi	a0,sp,156
1c003530:	08ada023          	sw	a0,128(s11)
1c003534:	38b020ef          	jal	ra,1c0060be <KerParConv3x3Stride1_SQ8>
1c003538:	01cbe783          	p.elw	a5,28(s7)
1c00353c:	0405                	addi	s0,s0,1
1c00353e:	04890913          	addi	s2,s2,72
1c003542:	08442c63          	p.beqimm	s0,4,1c0035da <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x72c>
1c003546:	8522                	mv	a0,s0
1c003548:	01940733          	add	a4,s0,s9
1c00354c:	f23427e3          	p.beqimm	s0,3,1c00347a <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x5cc>
1c003550:	67a5                	lui	a5,0x9
1c003552:	60078793          	addi	a5,a5,1536 # 9600 <__rt_stack_size+0x8e00>
1c003556:	9c3e                	add	s8,s8,a5
1c003558:	6785                	lui	a5,0x1
1c00355a:	a0078813          	addi	a6,a5,-1536 # a00 <__rt_stack_size+0x200>
1c00355e:	1d012783          	lw	a5,464(sp)
1c003562:	d7a1                	beqz	a5,1c0034aa <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x5fc>
1c003564:	1d812683          	lw	a3,472(sp)
1c003568:	02000793          	li	a5,32
1c00356c:	d6d1                	beqz	a3,1c0034f8 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x64a>
1c00356e:	00fda423          	sw	a5,8(s11)
1c003572:	03cde683          	p.elw	a3,60(s11)
1c003576:	00fda223          	sw	a5,4(s11)
1c00357a:	1d812683          	lw	a3,472(sp)
1c00357e:	fae5                	bnez	a3,1c00356e <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x6c0>
1c003580:	bfa5                	j	1c0034f8 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x64a>
1c003582:	954e                	add	a0,a0,s3
1c003584:	01f55693          	srli	a3,a0,0x1f
1c003588:	9536                	add	a0,a0,a3
1c00358a:	fc1537b3          	p.bclr	a5,a0,30,1
1c00358e:	8f95                	sub	a5,a5,a3
1c003590:	00279693          	slli	a3,a5,0x2
1c003594:	97b6                	add	a5,a5,a3
1c003596:	07a6                	slli	a5,a5,0x9
1c003598:	01caa683          	lw	a3,28(s5)
1c00359c:	97b6                	add	a5,a5,a3
1c00359e:	300476f3          	csrrci	a3,mstatus,8
1c0035a2:	400da603          	lw	a2,1024(s11)
1c0035a6:	c7084833          	p.bset	a6,a6,3,16
1c0035aa:	c1584833          	p.bset	a6,a6,0,21
1c0035ae:	410da023          	sw	a6,1024(s11)
1c0035b2:	40fda023          	sw	a5,1024(s11)
1c0035b6:	48d2                	lw	a7,20(sp)
1c0035b8:	018887b3          	add	a5,a7,s8
1c0035bc:	40fda023          	sw	a5,1024(s11)
1c0035c0:	12c007b7          	lui	a5,0x12c00
1c0035c4:	14078793          	addi	a5,a5,320 # 12c00140 <__l1_end+0x2c000fc>
1c0035c8:	40fda023          	sw	a5,1024(s11)
1c0035cc:	1cc12023          	sw	a2,448(sp)
1c0035d0:	1c012823          	sw	zero,464(sp)
1c0035d4:	30069073          	csrw	mstatus,a3
1c0035d8:	b715                	j	1c0034fc <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x64e>
1c0035da:	0c91                	addi	s9,s9,4
1c0035dc:	01ca8993          	addi	s3,s5,28
1c0035e0:	0009a783          	lw	a5,0(s3)
1c0035e4:	4f72                	lw	t5,28(sp)
1c0035e6:	01e78733          	add	a4,a5,t5
1c0035ea:	c93a                	sw	a4,144(sp)
1c0035ec:	5332                	lw	t1,44(sp)
1c0035ee:	979a                	add	a5,a5,t1
1c0035f0:	cb3e                	sw	a5,148(sp)
1c0035f2:	089da223          	sw	s1,132(s11)
1c0035f6:	009ba023          	sw	s1,0(s7)
1c0035fa:	009b2623          	sw	s1,12(s6)
1c0035fe:	1c0057b7          	lui	a5,0x1c005
1c003602:	43e78793          	addi	a5,a5,1086 # 1c00543e <KerParReductIO_CC_SQ8>
1c003606:	08fda023          	sw	a5,128(s11)
1c00360a:	0108                	addi	a0,sp,128
1c00360c:	08ada023          	sw	a0,128(s11)
1c003610:	62f010ef          	jal	ra,1c00543e <KerParReductIO_CC_SQ8>
1c003614:	01cbe783          	p.elw	a5,28(s7)
1c003618:	01fd5793          	srli	a5,s10,0x1f
1c00361c:	00fd0433          	add	s0,s10,a5
1c003620:	fc143433          	p.bclr	s0,s0,30,1
1c003624:	8c1d                	sub	s0,s0,a5
1c003626:	4e000793          	li	a5,1248
1c00362a:	02f40433          	mul	s0,s0,a5
1c00362e:	6919                	lui	s2,0x6
1c003630:	d8090913          	addi	s2,s2,-640 # 5d80 <__rt_stack_size+0x5580>
1c003634:	9922                	add	s2,s2,s0
1c003636:	0009a783          	lw	a5,0(s3)
1c00363a:	97ca                	add	a5,a5,s2
1c00363c:	cebe                	sw	a5,92(sp)
1c00363e:	089da223          	sw	s1,132(s11)
1c003642:	009b2023          	sw	s1,0(s6)
1c003646:	009b2623          	sw	s1,12(s6)
1c00364a:	1c0077b7          	lui	a5,0x1c007
1c00364e:	e8278793          	addi	a5,a5,-382 # 1c006e82 <KerParPool2x2Stride2_ReLU_SQ8>
1c003652:	08fda023          	sw	a5,128(s11)
1c003656:	08a8                	addi	a0,sp,88
1c003658:	08ada023          	sw	a0,128(s11)
1c00365c:	027030ef          	jal	ra,1c006e82 <KerParPool2x2Stride2_ReLU_SQ8>
1c003660:	01cbe783          	p.elw	a5,28(s7)
1c003664:	4522                	lw	a0,8(sp)
1c003666:	e969                	bnez	a0,1c003738 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x88a>
1c003668:	45c2                	lw	a1,16(sp)
1c00366a:	40059463          	bnez	a1,1c003a72 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0xbc4>
1c00366e:	1c00f7b7          	lui	a5,0x1c00f
1c003672:	0647a783          	lw	a5,100(a5) # 1c00f064 <model_L2_Memory>
1c003676:	943e                	add	s0,s0,a5
1c003678:	0002a7b7          	lui	a5,0x2a
1c00367c:	3a078793          	addi	a5,a5,928 # 2a3a0 <__L1Cl+0x1a3a0>
1c003680:	97a2                	add	a5,a5,s0
1c003682:	01caa703          	lw	a4,28(s5)
1c003686:	993a                	add	s2,s2,a4
1c003688:	300476f3          	csrrci	a3,mstatus,8
1c00368c:	4512                	lw	a0,4(sp)
1c00368e:	01051593          	slli	a1,a0,0x10
1c003692:	1805ca63          	bltz	a1,1c003826 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x978>
1c003696:	400da603          	lw	a2,1024(s11)
1c00369a:	00020737          	lui	a4,0x20
1c00369e:	de052733          	p.insert	a4,a0,15,0
1c0036a2:	c1374733          	p.bset	a4,a4,0,19
1c0036a6:	c1574733          	p.bset	a4,a4,0,21
1c0036aa:	40eda023          	sw	a4,1024(s11)
1c0036ae:	412da023          	sw	s2,1024(s11)
1c0036b2:	40fda023          	sw	a5,1024(s11)
1c0036b6:	18c12023          	sw	a2,384(sp)
1c0036ba:	18012823          	sw	zero,400(sp)
1c0036be:	30069073          	csrw	mstatus,a3
1c0036c2:	5f02                	lw	t5,32(sp)
1c0036c4:	23af0b63          	beq	t5,s10,1c0038fa <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0xa4c>
1c0036c8:	4332                	lw	t1,12(sp)
1c0036ca:	02730793          	addi	a5,t1,39
1c0036ce:	0d05                	addi	s10,s10,1
1c0036d0:	cc1a                	sw	t1,24(sp)
1c0036d2:	4522                	lw	a0,8(sp)
1c0036d4:	c82a                	sw	a0,16(sp)
1c0036d6:	55c2                	lw	a1,48(sp)
1c0036d8:	1da58d63          	beq	a1,s10,1c0038b2 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0xa04>
1c0036dc:	4592                	lw	a1,4(sp)
1c0036de:	c42e                	sw	a1,8(sp)
1c0036e0:	4e000613          	li	a2,1248
1c0036e4:	c232                	sw	a2,4(sp)
1c0036e6:	c63e                	sw	a5,12(sp)
1c0036e8:	01caa783          	lw	a5,28(s5)
1c0036ec:	5692                	lw	a3,36(sp)
1c0036ee:	00d78733          	add	a4,a5,a3
1c0036f2:	cdba                	sw	a4,216(sp)
1c0036f4:	672d                	lui	a4,0xb
1c0036f6:	97ba                	add	a5,a5,a4
1c0036f8:	5457c783          	lbu	a5,1349(a5)
1c0036fc:	0cf10e23          	sb	a5,220(sp)
1c003700:	089da223          	sw	s1,132(s11)
1c003704:	009ba023          	sw	s1,0(s7)
1c003708:	009b2623          	sw	s1,12(s6)
1c00370c:	1c005737          	lui	a4,0x1c005
1c003710:	4ec70713          	addi	a4,a4,1260 # 1c0054ec <KerParSetBiasB32_SQ8>
1c003714:	08eda023          	sw	a4,128(s11)
1c003718:	01e8                	addi	a0,sp,204
1c00371a:	08ada023          	sw	a0,128(s11)
1c00371e:	5cf010ef          	jal	ra,1c0054ec <KerParSetBiasB32_SQ8>
1c003722:	01cbe783          	p.elw	a5,28(s7)
1c003726:	5922                	lw	s2,40(sp)
1c003728:	4401                	li	s0,0
1c00372a:	778d                	lui	a5,0xfffe3
1c00372c:	c8078793          	addi	a5,a5,-896 # fffe2c80 <pulp__FC+0xfffe2c81>
1c003730:	da3e                	sw	a5,52(sp)
1c003732:	001c8993          	addi	s3,s9,1
1c003736:	bd01                	j	1c003546 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x698>
1c003738:	19012783          	lw	a5,400(sp)
1c00373c:	c385                	beqz	a5,1c00375c <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x8ae>
1c00373e:	19812703          	lw	a4,408(sp)
1c003742:	02000793          	li	a5,32
1c003746:	c335                	beqz	a4,1c0037aa <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x8fc>
1c003748:	00fda423          	sw	a5,8(s11)
1c00374c:	03cde703          	p.elw	a4,60(s11)
1c003750:	00fda223          	sw	a5,4(s11)
1c003754:	19812703          	lw	a4,408(sp)
1c003758:	fb65                	bnez	a4,1c003748 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x89a>
1c00375a:	a881                	j	1c0037aa <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x8fc>
1c00375c:	300476f3          	csrrci	a3,mstatus,8
1c003760:	404da783          	lw	a5,1028(s11)
1c003764:	18012703          	lw	a4,384(sp)
1c003768:	40e7d7b3          	sra	a5,a5,a4
1c00376c:	fc17b7b3          	p.bclr	a5,a5,30,1
1c003770:	c795                	beqz	a5,1c00379c <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x8ee>
1c003772:	10000613          	li	a2,256
1c003776:	30069073          	csrw	mstatus,a3
1c00377a:	00cda423          	sw	a2,8(s11)
1c00377e:	03cde783          	p.elw	a5,60(s11)
1c003782:	00cda223          	sw	a2,4(s11)
1c003786:	300476f3          	csrrci	a3,mstatus,8
1c00378a:	404da783          	lw	a5,1028(s11)
1c00378e:	18012703          	lw	a4,384(sp)
1c003792:	40e7d7b3          	sra	a5,a5,a4
1c003796:	fc17b7b3          	p.bclr	a5,a5,30,1
1c00379a:	fff1                	bnez	a5,1c003776 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x8c8>
1c00379c:	4785                	li	a5,1
1c00379e:	00e79733          	sll	a4,a5,a4
1c0037a2:	40eda223          	sw	a4,1028(s11)
1c0037a6:	30069073          	csrw	mstatus,a3
1c0037aa:	4542                	lw	a0,16(sp)
1c0037ac:	c50d                	beqz	a0,1c0037d6 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x928>
1c0037ae:	17c14783          	lbu	a5,380(sp)
1c0037b2:	0ff7f793          	andi	a5,a5,255
1c0037b6:	e385                	bnez	a5,1c0037d6 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x928>
1c0037b8:	4709                	li	a4,2
1c0037ba:	00eda423          	sw	a4,8(s11)
1c0037be:	03cde783          	p.elw	a5,60(s11)
1c0037c2:	00eda223          	sw	a4,4(s11)
1c0037c6:	17c14783          	lbu	a5,380(sp)
1c0037ca:	0ff7f793          	andi	a5,a5,255
1c0037ce:	d7f5                	beqz	a5,1c0037ba <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x90c>
1c0037d0:	45a2                	lw	a1,8(sp)
1c0037d2:	e8058ee3          	beqz	a1,1c00366e <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x7c0>
1c0037d6:	fffd0793          	addi	a5,s10,-1
1c0037da:	01f7d713          	srli	a4,a5,0x1f
1c0037de:	97ba                	add	a5,a5,a4
1c0037e0:	fc17b7b3          	p.bclr	a5,a5,30,1
1c0037e4:	8f99                	sub	a5,a5,a4
1c0037e6:	4e000713          	li	a4,1248
1c0037ea:	0002a637          	lui	a2,0x2a
1c0037ee:	3a060613          	addi	a2,a2,928 # 2a3a0 <__L1Cl+0x1a3a0>
1c0037f2:	42e78633          	p.mac	a2,a5,a4
1c0037f6:	1c00f7b7          	lui	a5,0x1c00f
1c0037fa:	0647a583          	lw	a1,100(a5) # 1c00f064 <model_L2_Memory>
1c0037fe:	0e010893          	addi	a7,sp,224
1c003802:	4801                	li	a6,0
1c003804:	02700793          	li	a5,39
1c003808:	46b00713          	li	a4,1131
1c00380c:	46a2                	lw	a3,8(sp)
1c00380e:	962e                	add	a2,a2,a1
1c003810:	5f62                	lw	t5,56(sp)
1c003812:	4362                	lw	t1,24(sp)
1c003814:	006f05b3          	add	a1,t5,t1
1c003818:	1c00f537          	lui	a0,0x1c00f
1c00381c:	23050513          	addi	a0,a0,560 # 1c00f230 <HyperRam>
1c003820:	51e050ef          	jal	ra,1c008d3e <pi_cl_ram_copy_2d>
1c003824:	b5a9                	j	1c00366e <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x7c0>
1c003826:	6721                	lui	a4,0x8
1c003828:	00320637          	lui	a2,0x320
1c00382c:	18c12223          	sw	a2,388(sp)
1c003830:	19212a23          	sw	s2,404(sp)
1c003834:	18f12c23          	sw	a5,408(sp)
1c003838:	4612                	lw	a2,4(sp)
1c00383a:	18c12423          	sw	a2,392(sp)
1c00383e:	18e12623          	sw	a4,396(sp)
1c003842:	18e12823          	sw	a4,400(sp)
1c003846:	577d                	li	a4,-1
1c003848:	18e12023          	sw	a4,384(sp)
1c00384c:	18012e23          	sw	zero,412(sp)
1c003850:	01402703          	lw	a4,20(zero) # 14 <__rt_bridge_eeprom_handle>
1c003854:	cb09                	beqz	a4,1c003866 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x9b8>
1c003856:	01002783          	lw	a5,16(zero) # 10 <__rt_bridge_flash_cs>
1c00385a:	0318                	addi	a4,sp,384
1c00385c:	cfd8                	sw	a4,28(a5)
1c00385e:	031c                	addi	a5,sp,384
1c003860:	00f02823          	sw	a5,16(zero) # 10 <__rt_bridge_flash_cs>
1c003864:	bda9                	j	1c0036be <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x810>
1c003866:	6721                	lui	a4,0x8
1c003868:	4892                	lw	a7,4(sp)
1c00386a:	04e8d733          	p.minu	a4,a7,a4
1c00386e:	00e90633          	add	a2,s2,a4
1c003872:	18c12a23          	sw	a2,404(sp)
1c003876:	00032637          	lui	a2,0x32
1c00387a:	3a060613          	addi	a2,a2,928 # 323a0 <__L1Cl+0x223a0>
1c00387e:	9432                	add	s0,s0,a2
1c003880:	18812c23          	sw	s0,408(sp)
1c003884:	40e88733          	sub	a4,a7,a4
1c003888:	18e12423          	sw	a4,392(sp)
1c00388c:	400da703          	lw	a4,1024(s11)
1c003890:	18e12023          	sw	a4,384(sp)
1c003894:	00328737          	lui	a4,0x328
1c003898:	40eda023          	sw	a4,1024(s11)
1c00389c:	412da023          	sw	s2,1024(s11)
1c0038a0:	40fda023          	sw	a5,1024(s11)
1c0038a4:	19012783          	lw	a5,400(sp)
1c0038a8:	dbdd                	beqz	a5,1c00385e <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x9b0>
1c0038aa:	031c                	addi	a5,sp,384
1c0038ac:	00f02a23          	sw	a5,20(zero) # 14 <__rt_bridge_eeprom_handle>
1c0038b0:	b77d                	j	1c00385e <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x9b0>
1c0038b2:	4e000613          	li	a2,1248
1c0038b6:	5772                	lw	a4,60(sp)
1c0038b8:	0705                	addi	a4,a4,1
1c0038ba:	de3a                	sw	a4,60(sp)
1c0038bc:	04272b63          	p.beqimm	a4,2,1c003912 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0xa64>
1c0038c0:	5572                	lw	a0,60(sp)
1c0038c2:	aa1527e3          	p.beqimm	a0,1,1c003370 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x4c2>
1c0038c6:	6689                	lui	a3,0x2
1c0038c8:	40068693          	addi	a3,a3,1024 # 2400 <__rt_stack_size+0x1c00>
1c0038cc:	4586                	lw	a1,64(sp)
1c0038ce:	95b6                	add	a1,a1,a3
1c0038d0:	c0ae                	sw	a1,64(sp)
1c0038d2:	1f012703          	lw	a4,496(sp)
1c0038d6:	a8070fe3          	beqz	a4,1c003374 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x4c6>
1c0038da:	1f812583          	lw	a1,504(sp)
1c0038de:	02000713          	li	a4,32
1c0038e2:	ae0580e3          	beqz	a1,1c0033c2 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x514>
1c0038e6:	00eda423          	sw	a4,8(s11)
1c0038ea:	03cde583          	p.elw	a1,60(s11)
1c0038ee:	00eda223          	sw	a4,4(s11)
1c0038f2:	1f812583          	lw	a1,504(sp)
1c0038f6:	f9e5                	bnez	a1,1c0038e6 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0xa38>
1c0038f8:	b4e9                	j	1c0033c2 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x514>
1c0038fa:	5672                	lw	a2,60(sp)
1c0038fc:	16162863          	p.beqimm	a2,1,1c003a6c <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0xbbe>
1c003900:	67a5                	lui	a5,0x9
1c003902:	91c78793          	addi	a5,a5,-1764 # 891c <__rt_stack_size+0x811c>
1c003906:	46b2                	lw	a3,12(sp)
1c003908:	97b6                	add	a5,a5,a3
1c00390a:	4e000613          	li	a2,1248
1c00390e:	0d05                	addi	s10,s10,1
1c003910:	b75d                	j	1c0038b6 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0xa08>
1c003912:	19012783          	lw	a5,400(sp)
1c003916:	c395                	beqz	a5,1c00393a <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0xa8c>
1c003918:	19812683          	lw	a3,408(sp)
1c00391c:	02000713          	li	a4,32
1c003920:	002047b7          	lui	a5,0x204
1c003924:	caa5                	beqz	a3,1c003994 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0xae6>
1c003926:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
1c00392a:	03c7e683          	p.elw	a3,60(a5)
1c00392e:	00e7a223          	sw	a4,4(a5)
1c003932:	19812683          	lw	a3,408(sp)
1c003936:	fae5                	bnez	a3,1c003926 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0xa78>
1c003938:	a8b1                	j	1c003994 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0xae6>
1c00393a:	30047673          	csrrci	a2,mstatus,8
1c00393e:	002047b7          	lui	a5,0x204
1c003942:	4047a783          	lw	a5,1028(a5) # 204404 <__L2+0x184404>
1c003946:	18012683          	lw	a3,384(sp)
1c00394a:	40d7d7b3          	sra	a5,a5,a3
1c00394e:	fc17b7b3          	p.bclr	a5,a5,30,1
1c003952:	cb85                	beqz	a5,1c003982 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0xad4>
1c003954:	10000593          	li	a1,256
1c003958:	00204737          	lui	a4,0x204
1c00395c:	30061073          	csrw	mstatus,a2
1c003960:	00b72423          	sw	a1,8(a4) # 204008 <__L2+0x184008>
1c003964:	03c76783          	p.elw	a5,60(a4)
1c003968:	00b72223          	sw	a1,4(a4)
1c00396c:	30047673          	csrrci	a2,mstatus,8
1c003970:	40472783          	lw	a5,1028(a4)
1c003974:	18012683          	lw	a3,384(sp)
1c003978:	40d7d7b3          	sra	a5,a5,a3
1c00397c:	fc17b7b3          	p.bclr	a5,a5,30,1
1c003980:	fff1                	bnez	a5,1c00395c <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0xaae>
1c003982:	4785                	li	a5,1
1c003984:	00d796b3          	sll	a3,a5,a3
1c003988:	002047b7          	lui	a5,0x204
1c00398c:	40d7a223          	sw	a3,1028(a5) # 204404 <__L2+0x184404>
1c003990:	30061073          	csrw	mstatus,a2
1c003994:	47a2                	lw	a5,8(sp)
1c003996:	c785                	beqz	a5,1c0039be <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0xb10>
1c003998:	17c14783          	lbu	a5,380(sp)
1c00399c:	0ff7f793          	andi	a5,a5,255
1c0039a0:	ef99                	bnez	a5,1c0039be <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0xb10>
1c0039a2:	4689                	li	a3,2
1c0039a4:	00204737          	lui	a4,0x204
1c0039a8:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c0039ac:	03c76783          	p.elw	a5,60(a4)
1c0039b0:	00d72223          	sw	a3,4(a4)
1c0039b4:	17c14783          	lbu	a5,380(sp)
1c0039b8:	0ff7f793          	andi	a5,a5,255
1c0039bc:	d7f5                	beqz	a5,1c0039a8 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0xafa>
1c0039be:	fffd0793          	addi	a5,s10,-1
1c0039c2:	01f7d713          	srli	a4,a5,0x1f
1c0039c6:	97ba                	add	a5,a5,a4
1c0039c8:	fc17b7b3          	p.bclr	a5,a5,30,1
1c0039cc:	8f99                	sub	a5,a5,a4
1c0039ce:	4e000713          	li	a4,1248
1c0039d2:	0002a637          	lui	a2,0x2a
1c0039d6:	3a060613          	addi	a2,a2,928 # 2a3a0 <__L1Cl+0x1a3a0>
1c0039da:	42e78633          	p.mac	a2,a5,a4
1c0039de:	1c00f7b7          	lui	a5,0x1c00f
1c0039e2:	0647a583          	lw	a1,100(a5) # 1c00f064 <model_L2_Memory>
1c0039e6:	0e010893          	addi	a7,sp,224
1c0039ea:	4801                	li	a6,0
1c0039ec:	02700793          	li	a5,39
1c0039f0:	46b00713          	li	a4,1131
1c0039f4:	4692                	lw	a3,4(sp)
1c0039f6:	962e                	add	a2,a2,a1
1c0039f8:	5f62                	lw	t5,56(sp)
1c0039fa:	4332                	lw	t1,12(sp)
1c0039fc:	006f05b3          	add	a1,t5,t1
1c003a00:	1c00f537          	lui	a0,0x1c00f
1c003a04:	23050513          	addi	a0,a0,560 # 1c00f230 <HyperRam>
1c003a08:	336050ef          	jal	ra,1c008d3e <pi_cl_ram_copy_2d>
1c003a0c:	17c14783          	lbu	a5,380(sp)
1c003a10:	0ff7f793          	andi	a5,a5,255
1c003a14:	ef99                	bnez	a5,1c003a32 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0xb84>
1c003a16:	4689                	li	a3,2
1c003a18:	00204737          	lui	a4,0x204
1c003a1c:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c003a20:	03c76783          	p.elw	a5,60(a4)
1c003a24:	00d72223          	sw	a3,4(a4)
1c003a28:	17c14783          	lbu	a5,380(sp)
1c003a2c:	0ff7f793          	andi	a5,a5,255
1c003a30:	d7f5                	beqz	a5,1c003a1c <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0xb6e>
1c003a32:	29c12083          	lw	ra,668(sp)
1c003a36:	29812403          	lw	s0,664(sp)
1c003a3a:	29412483          	lw	s1,660(sp)
1c003a3e:	29012903          	lw	s2,656(sp)
1c003a42:	28c12983          	lw	s3,652(sp)
1c003a46:	28812a03          	lw	s4,648(sp)
1c003a4a:	28412a83          	lw	s5,644(sp)
1c003a4e:	28012b03          	lw	s6,640(sp)
1c003a52:	27c12b83          	lw	s7,636(sp)
1c003a56:	27812c03          	lw	s8,632(sp)
1c003a5a:	27412c83          	lw	s9,628(sp)
1c003a5e:	27012d03          	lw	s10,624(sp)
1c003a62:	26c12d83          	lw	s11,620(sp)
1c003a66:	2a010113          	addi	sp,sp,672
1c003a6a:	8082                	ret
1c003a6c:	47b2                	lw	a5,12(sp)
1c003a6e:	4601                	li	a2,0
1c003a70:	bd79                	j	1c00390e <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0xa60>
1c003a72:	17c14783          	lbu	a5,380(sp)
1c003a76:	0ff7f793          	andi	a5,a5,255
1c003a7a:	be079ae3          	bnez	a5,1c00366e <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x7c0>
1c003a7e:	bb2d                	j	1c0037b8 <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu+0x90a>

1c003a80 <S4_Linear_2x29x39x64>:
1c003a80:	d2010113          	addi	sp,sp,-736
1c003a84:	2c112e23          	sw	ra,732(sp)
1c003a88:	2c812c23          	sw	s0,728(sp)
1c003a8c:	2c912a23          	sw	s1,724(sp)
1c003a90:	2d212823          	sw	s2,720(sp)
1c003a94:	2d312623          	sw	s3,716(sp)
1c003a98:	2d412423          	sw	s4,712(sp)
1c003a9c:	2d512223          	sw	s5,708(sp)
1c003aa0:	2d612023          	sw	s6,704(sp)
1c003aa4:	2b712e23          	sw	s7,700(sp)
1c003aa8:	2b812c23          	sw	s8,696(sp)
1c003aac:	2b912a23          	sw	s9,692(sp)
1c003ab0:	2ba12823          	sw	s10,688(sp)
1c003ab4:	2bb12623          	sw	s11,684(sp)
1c003ab8:	8aaa                	mv	s5,a0
1c003aba:	842e                	mv	s0,a1
1c003abc:	8a32                	mv	s4,a2
1c003abe:	ce36                	sw	a3,28(sp)
1c003ac0:	89ba                	mv	s3,a4
1c003ac2:	893e                	mv	s2,a5
1c003ac4:	84c2                	mv	s1,a6
1c003ac6:	100007b7          	lui	a5,0x10000
1c003aca:	01c7a783          	lw	a5,28(a5) # 1000001c <model_L1_Memory>
1c003ace:	6731                	lui	a4,0xc
1c003ad0:	e6870693          	addi	a3,a4,-408 # be68 <__rt_stack_size+0xb668>
1c003ad4:	96be                	add	a3,a3,a5
1c003ad6:	d6b6                	sw	a3,108(sp)
1c003ad8:	4585                	li	a1,1
1c003ada:	06b11823          	sh	a1,112(sp)
1c003ade:	06b11923          	sh	a1,114(sp)
1c003ae2:	4509                	li	a0,2
1c003ae4:	06a11a23          	sh	a0,116(sp)
1c003ae8:	e6070613          	addi	a2,a4,-416
1c003aec:	963e                	add	a2,a2,a5
1c003aee:	dcb2                	sw	a2,120(sp)
1c003af0:	cab6                	sw	a3,84(sp)
1c003af2:	04a11e23          	sh	a0,92(sp)
1c003af6:	e7c70613          	addi	a2,a4,-388
1c003afa:	963e                	add	a2,a2,a5
1c003afc:	d4b2                	sw	a2,104(sp)
1c003afe:	d636                	sw	a3,44(sp)
1c003b00:	e7070693          	addi	a3,a4,-400
1c003b04:	96be                	add	a3,a3,a5
1c003b06:	d836                	sw	a3,48(sp)
1c003b08:	02a11a23          	sh	a0,52(sp)
1c003b0c:	02b11b23          	sh	a1,54(sp)
1c003b10:	02b11c23          	sh	a1,56(sp)
1c003b14:	e7470693          	addi	a3,a4,-396
1c003b18:	96be                	add	a3,a3,a5
1c003b1a:	de36                	sw	a3,60(sp)
1c003b1c:	e7870713          	addi	a4,a4,-392
1c003b20:	97ba                	add	a5,a5,a4
1c003b22:	c0be                	sw	a5,64(sp)
1c003b24:	c2b2                	sw	a2,68(sp)
1c003b26:	ca56                	sw	s5,20(sp)
1c003b28:	1c00f7b7          	lui	a5,0x1c00f
1c003b2c:	0647a583          	lw	a1,100(a5) # 1c00f064 <model_L2_Memory>
1c003b30:	121c                	addi	a5,sp,288
1c003b32:	4705                	li	a4,1
1c003b34:	6689                	lui	a3,0x2
1c003b36:	fba68693          	addi	a3,a3,-70 # 1fba <__rt_stack_size+0x17ba>
1c003b3a:	6615                	lui	a2,0x5
1c003b3c:	ba460613          	addi	a2,a2,-1116 # 4ba4 <__rt_stack_size+0x43a4>
1c003b40:	962e                	add	a2,a2,a1
1c003b42:	85d6                	mv	a1,s5
1c003b44:	1c00f537          	lui	a0,0x1c00f
1c003b48:	23050513          	addi	a0,a0,560 # 1c00f230 <HyperRam>
1c003b4c:	1b0050ef          	jal	ra,1c008cfc <pi_cl_ram_copy>
1c003b50:	1bc14783          	lbu	a5,444(sp)
1c003b54:	0ff7f793          	andi	a5,a5,255
1c003b58:	ef99                	bnez	a5,1c003b76 <S4_Linear_2x29x39x64+0xf6>
1c003b5a:	4689                	li	a3,2
1c003b5c:	00204737          	lui	a4,0x204
1c003b60:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c003b64:	03c76783          	p.elw	a5,60(a4)
1c003b68:	00d72223          	sw	a3,4(a4)
1c003b6c:	1bc14783          	lbu	a5,444(sp)
1c003b70:	0ff7f793          	andi	a5,a5,255
1c003b74:	d7f5                	beqz	a5,1c003b60 <S4_Linear_2x29x39x64+0xe0>
1c003b76:	1c00fb37          	lui	s6,0x1c00f
1c003b7a:	064b0b13          	addi	s6,s6,100 # 1c00f064 <model_L2_Memory>
1c003b7e:	000b2583          	lw	a1,0(s6)
1c003b82:	6c09                	lui	s8,0x2
1c003b84:	fbac0c13          	addi	s8,s8,-70 # 1fba <__rt_stack_size+0x17ba>
1c003b88:	1c00fbb7          	lui	s7,0x1c00f
1c003b8c:	121c                	addi	a5,sp,288
1c003b8e:	4705                	li	a4,1
1c003b90:	86e2                	mv	a3,s8
1c003b92:	661d                	lui	a2,0x7
1c003b94:	b6060613          	addi	a2,a2,-1184 # 6b60 <__rt_stack_size+0x6360>
1c003b98:	962e                	add	a2,a2,a1
1c003b9a:	018a85b3          	add	a1,s5,s8
1c003b9e:	230b8513          	addi	a0,s7,560 # 1c00f230 <HyperRam>
1c003ba2:	15a050ef          	jal	ra,1c008cfc <pi_cl_ram_copy>
1c003ba6:	000b2683          	lw	a3,0(s6)
1c003baa:	6795                	lui	a5,0x5
1c003bac:	ba478793          	addi	a5,a5,-1116 # 4ba4 <__rt_stack_size+0x43a4>
1c003bb0:	96be                	add	a3,a3,a5
1c003bb2:	100007b7          	lui	a5,0x10000
1c003bb6:	01c7a583          	lw	a1,28(a5) # 1000001c <model_L1_Memory>
1c003bba:	30047673          	csrrci	a2,mstatus,8
1c003bbe:	00204737          	lui	a4,0x204
1c003bc2:	40072703          	lw	a4,1024(a4) # 204400 <__L2+0x184400>
1c003bc6:	000307b7          	lui	a5,0x30
1c003bca:	de0c27b3          	p.insert	a5,s8,15,0
1c003bce:	c137c7b3          	p.bset	a5,a5,0,19
1c003bd2:	c157c7b3          	p.bset	a5,a5,0,21
1c003bd6:	00204537          	lui	a0,0x204
1c003bda:	40f52023          	sw	a5,1024(a0) # 204400 <__L2+0x184400>
1c003bde:	002047b7          	lui	a5,0x204
1c003be2:	40b7a023          	sw	a1,1024(a5) # 204400 <__L2+0x184400>
1c003be6:	40d7a023          	sw	a3,1024(a5)
1c003bea:	28e12023          	sw	a4,640(sp)
1c003bee:	28012823          	sw	zero,656(sp)
1c003bf2:	30061073          	csrw	mstatus,a2
1c003bf6:	cc22                	sw	s0,24(sp)
1c003bf8:	000b2583          	lw	a1,0(s6)
1c003bfc:	011c                	addi	a5,sp,128
1c003bfe:	4705                	li	a4,1
1c003c00:	6691                	lui	a3,0x4
1c003c02:	f7468693          	addi	a3,a3,-140 # 3f74 <__rt_stack_size+0x3774>
1c003c06:	6625                	lui	a2,0x9
1c003c08:	b1c60613          	addi	a2,a2,-1252 # 8b1c <__rt_stack_size+0x831c>
1c003c0c:	962e                	add	a2,a2,a1
1c003c0e:	85a2                	mv	a1,s0
1c003c10:	230b8513          	addi	a0,s7,560
1c003c14:	0e8050ef          	jal	ra,1c008cfc <pi_cl_ram_copy>
1c003c18:	11c14783          	lbu	a5,284(sp)
1c003c1c:	0ff7f793          	andi	a5,a5,255
1c003c20:	ef99                	bnez	a5,1c003c3e <S4_Linear_2x29x39x64+0x1be>
1c003c22:	4689                	li	a3,2
1c003c24:	00204737          	lui	a4,0x204
1c003c28:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c003c2c:	03c76783          	p.elw	a5,60(a4)
1c003c30:	00d72223          	sw	a3,4(a4)
1c003c34:	11c14783          	lbu	a5,284(sp)
1c003c38:	0ff7f793          	andi	a5,a5,255
1c003c3c:	d7f5                	beqz	a5,1c003c28 <S4_Linear_2x29x39x64+0x1a8>
1c003c3e:	1c00fbb7          	lui	s7,0x1c00f
1c003c42:	064b8b93          	addi	s7,s7,100 # 1c00f064 <model_L2_Memory>
1c003c46:	000ba583          	lw	a1,0(s7)
1c003c4a:	6b11                	lui	s6,0x4
1c003c4c:	f74b0a93          	addi	s5,s6,-140 # 3f74 <__rt_stack_size+0x3774>
1c003c50:	011c                	addi	a5,sp,128
1c003c52:	4705                	li	a4,1
1c003c54:	86d6                	mv	a3,s5
1c003c56:	6635                	lui	a2,0xd
1c003c58:	a9060613          	addi	a2,a2,-1392 # ca90 <__rt_stack_size+0xc290>
1c003c5c:	962e                	add	a2,a2,a1
1c003c5e:	015405b3          	add	a1,s0,s5
1c003c62:	1c00f537          	lui	a0,0x1c00f
1c003c66:	23050513          	addi	a0,a0,560 # 1c00f230 <HyperRam>
1c003c6a:	092050ef          	jal	ra,1c008cfc <pi_cl_ram_copy>
1c003c6e:	000ba583          	lw	a1,0(s7)
1c003c72:	67a5                	lui	a5,0x9
1c003c74:	b1c78793          	addi	a5,a5,-1252 # 8b1c <__rt_stack_size+0x831c>
1c003c78:	95be                	add	a1,a1,a5
1c003c7a:	10000637          	lui	a2,0x10000
1c003c7e:	01c60613          	addi	a2,a2,28 # 1000001c <model_L1_Memory>
1c003c82:	421c                	lw	a5,0(a2)
1c003c84:	f78b0b13          	addi	s6,s6,-136
1c003c88:	9b3e                	add	s6,s6,a5
1c003c8a:	30047573          	csrrci	a0,mstatus,8
1c003c8e:	002046b7          	lui	a3,0x204
1c003c92:	4006a803          	lw	a6,1024(a3) # 204400 <__L2+0x184400>
1c003c96:	000307b7          	lui	a5,0x30
1c003c9a:	873e                	mv	a4,a5
1c003c9c:	de0aa733          	p.insert	a4,s5,15,0
1c003ca0:	c1374733          	p.bset	a4,a4,0,19
1c003ca4:	c1574733          	p.bset	a4,a4,0,21
1c003ca8:	002048b7          	lui	a7,0x204
1c003cac:	40e8a023          	sw	a4,1024(a7) # 204400 <__L2+0x184400>
1c003cb0:	00204737          	lui	a4,0x204
1c003cb4:	41672023          	sw	s6,1024(a4) # 204400 <__L2+0x184400>
1c003cb8:	40b72023          	sw	a1,1024(a4)
1c003cbc:	27012023          	sw	a6,608(sp)
1c003cc0:	26012823          	sw	zero,624(sp)
1c003cc4:	30051073          	csrw	mstatus,a0
1c003cc8:	4218                	lw	a4,0(a2)
1c003cca:	6631                	lui	a2,0xc
1c003ccc:	e6060613          	addi	a2,a2,-416 # be60 <__rt_stack_size+0xb660>
1c003cd0:	9732                	add	a4,a4,a2
1c003cd2:	30047673          	csrrci	a2,mstatus,8
1c003cd6:	4006a683          	lw	a3,1024(a3)
1c003cda:	c037c7b3          	p.bset	a5,a5,0,3
1c003cde:	c137c7b3          	p.bset	a5,a5,0,19
1c003ce2:	c157c7b3          	p.bset	a5,a5,0,21
1c003ce6:	002045b7          	lui	a1,0x204
1c003cea:	40f5a023          	sw	a5,1024(a1) # 204400 <__L2+0x184400>
1c003cee:	002047b7          	lui	a5,0x204
1c003cf2:	40e7a023          	sw	a4,1024(a5) # 204400 <__L2+0x184400>
1c003cf6:	4147a023          	sw	s4,1024(a5)
1c003cfa:	24d12023          	sw	a3,576(sp)
1c003cfe:	24012823          	sw	zero,592(sp)
1c003d02:	30061073          	csrw	mstatus,a2
1c003d06:	25012783          	lw	a5,592(sp)
1c003d0a:	c395                	beqz	a5,1c003d2e <S4_Linear_2x29x39x64+0x2ae>
1c003d0c:	25812683          	lw	a3,600(sp)
1c003d10:	02000713          	li	a4,32
1c003d14:	002047b7          	lui	a5,0x204
1c003d18:	caa5                	beqz	a3,1c003d88 <S4_Linear_2x29x39x64+0x308>
1c003d1a:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
1c003d1e:	03c7e683          	p.elw	a3,60(a5)
1c003d22:	00e7a223          	sw	a4,4(a5)
1c003d26:	25812683          	lw	a3,600(sp)
1c003d2a:	fae5                	bnez	a3,1c003d1a <S4_Linear_2x29x39x64+0x29a>
1c003d2c:	a8b1                	j	1c003d88 <S4_Linear_2x29x39x64+0x308>
1c003d2e:	30047673          	csrrci	a2,mstatus,8
1c003d32:	002047b7          	lui	a5,0x204
1c003d36:	4047a783          	lw	a5,1028(a5) # 204404 <__L2+0x184404>
1c003d3a:	24012683          	lw	a3,576(sp)
1c003d3e:	40d7d7b3          	sra	a5,a5,a3
1c003d42:	fc17b7b3          	p.bclr	a5,a5,30,1
1c003d46:	cb85                	beqz	a5,1c003d76 <S4_Linear_2x29x39x64+0x2f6>
1c003d48:	10000593          	li	a1,256
1c003d4c:	00204737          	lui	a4,0x204
1c003d50:	30061073          	csrw	mstatus,a2
1c003d54:	00b72423          	sw	a1,8(a4) # 204008 <__L2+0x184008>
1c003d58:	03c76783          	p.elw	a5,60(a4)
1c003d5c:	00b72223          	sw	a1,4(a4)
1c003d60:	30047673          	csrrci	a2,mstatus,8
1c003d64:	40472783          	lw	a5,1028(a4)
1c003d68:	24012683          	lw	a3,576(sp)
1c003d6c:	40d7d7b3          	sra	a5,a5,a3
1c003d70:	fc17b7b3          	p.bclr	a5,a5,30,1
1c003d74:	fff1                	bnez	a5,1c003d50 <S4_Linear_2x29x39x64+0x2d0>
1c003d76:	4785                	li	a5,1
1c003d78:	00d796b3          	sll	a3,a5,a3
1c003d7c:	002047b7          	lui	a5,0x204
1c003d80:	40d7a223          	sw	a3,1028(a5) # 204404 <__L2+0x184404>
1c003d84:	30061073          	csrw	mstatus,a2
1c003d88:	100007b7          	lui	a5,0x10000
1c003d8c:	01c7a683          	lw	a3,28(a5) # 1000001c <model_L1_Memory>
1c003d90:	67b1                	lui	a5,0xc
1c003d92:	e7478793          	addi	a5,a5,-396 # be74 <__rt_stack_size+0xb674>
1c003d96:	96be                	add	a3,a3,a5
1c003d98:	30047673          	csrrci	a2,mstatus,8
1c003d9c:	00204737          	lui	a4,0x204
1c003da0:	40072703          	lw	a4,1024(a4) # 204400 <__L2+0x184400>
1c003da4:	000b07b7          	lui	a5,0xb0
1c003da8:	0789                	addi	a5,a5,2
1c003daa:	c157c7b3          	p.bset	a5,a5,0,21
1c003dae:	002045b7          	lui	a1,0x204
1c003db2:	40f5a023          	sw	a5,1024(a1) # 204400 <__L2+0x184400>
1c003db6:	002047b7          	lui	a5,0x204
1c003dba:	40d7a023          	sw	a3,1024(a5) # 204400 <__L2+0x184400>
1c003dbe:	4137a023          	sw	s3,1024(a5)
1c003dc2:	22e12023          	sw	a4,544(sp)
1c003dc6:	22012823          	sw	zero,560(sp)
1c003dca:	30061073          	csrw	mstatus,a2
1c003dce:	23012783          	lw	a5,560(sp)
1c003dd2:	c395                	beqz	a5,1c003df6 <S4_Linear_2x29x39x64+0x376>
1c003dd4:	23812683          	lw	a3,568(sp)
1c003dd8:	02000713          	li	a4,32
1c003ddc:	002047b7          	lui	a5,0x204
1c003de0:	caa5                	beqz	a3,1c003e50 <S4_Linear_2x29x39x64+0x3d0>
1c003de2:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
1c003de6:	03c7e683          	p.elw	a3,60(a5)
1c003dea:	00e7a223          	sw	a4,4(a5)
1c003dee:	23812683          	lw	a3,568(sp)
1c003df2:	fae5                	bnez	a3,1c003de2 <S4_Linear_2x29x39x64+0x362>
1c003df4:	a8b1                	j	1c003e50 <S4_Linear_2x29x39x64+0x3d0>
1c003df6:	30047673          	csrrci	a2,mstatus,8
1c003dfa:	002047b7          	lui	a5,0x204
1c003dfe:	4047a783          	lw	a5,1028(a5) # 204404 <__L2+0x184404>
1c003e02:	22012683          	lw	a3,544(sp)
1c003e06:	40d7d7b3          	sra	a5,a5,a3
1c003e0a:	fc17b7b3          	p.bclr	a5,a5,30,1
1c003e0e:	cb85                	beqz	a5,1c003e3e <S4_Linear_2x29x39x64+0x3be>
1c003e10:	10000593          	li	a1,256
1c003e14:	00204737          	lui	a4,0x204
1c003e18:	30061073          	csrw	mstatus,a2
1c003e1c:	00b72423          	sw	a1,8(a4) # 204008 <__L2+0x184008>
1c003e20:	03c76783          	p.elw	a5,60(a4)
1c003e24:	00b72223          	sw	a1,4(a4)
1c003e28:	30047673          	csrrci	a2,mstatus,8
1c003e2c:	40472783          	lw	a5,1028(a4)
1c003e30:	22012683          	lw	a3,544(sp)
1c003e34:	40d7d7b3          	sra	a5,a5,a3
1c003e38:	fc17b7b3          	p.bclr	a5,a5,30,1
1c003e3c:	fff1                	bnez	a5,1c003e18 <S4_Linear_2x29x39x64+0x398>
1c003e3e:	4785                	li	a5,1
1c003e40:	00d796b3          	sll	a3,a5,a3
1c003e44:	002047b7          	lui	a5,0x204
1c003e48:	40d7a223          	sw	a3,1028(a5) # 204404 <__L2+0x184404>
1c003e4c:	30061073          	csrw	mstatus,a2
1c003e50:	100007b7          	lui	a5,0x10000
1c003e54:	01c7a683          	lw	a3,28(a5) # 1000001c <model_L1_Memory>
1c003e58:	67b1                	lui	a5,0xc
1c003e5a:	e7878793          	addi	a5,a5,-392 # be78 <__rt_stack_size+0xb678>
1c003e5e:	96be                	add	a3,a3,a5
1c003e60:	30047673          	csrrci	a2,mstatus,8
1c003e64:	00204737          	lui	a4,0x204
1c003e68:	40072703          	lw	a4,1024(a4) # 204400 <__L2+0x184400>
1c003e6c:	000b07b7          	lui	a5,0xb0
1c003e70:	0789                	addi	a5,a5,2
1c003e72:	c157c7b3          	p.bset	a5,a5,0,21
1c003e76:	002045b7          	lui	a1,0x204
1c003e7a:	40f5a023          	sw	a5,1024(a1) # 204400 <__L2+0x184400>
1c003e7e:	002047b7          	lui	a5,0x204
1c003e82:	40d7a023          	sw	a3,1024(a5) # 204400 <__L2+0x184400>
1c003e86:	4127a023          	sw	s2,1024(a5)
1c003e8a:	20e12023          	sw	a4,512(sp)
1c003e8e:	20012823          	sw	zero,528(sp)
1c003e92:	30061073          	csrw	mstatus,a2
1c003e96:	21012783          	lw	a5,528(sp)
1c003e9a:	c395                	beqz	a5,1c003ebe <S4_Linear_2x29x39x64+0x43e>
1c003e9c:	21812683          	lw	a3,536(sp)
1c003ea0:	02000713          	li	a4,32
1c003ea4:	002047b7          	lui	a5,0x204
1c003ea8:	caa5                	beqz	a3,1c003f18 <S4_Linear_2x29x39x64+0x498>
1c003eaa:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
1c003eae:	03c7e683          	p.elw	a3,60(a5)
1c003eb2:	00e7a223          	sw	a4,4(a5)
1c003eb6:	21812683          	lw	a3,536(sp)
1c003eba:	fae5                	bnez	a3,1c003eaa <S4_Linear_2x29x39x64+0x42a>
1c003ebc:	a8b1                	j	1c003f18 <S4_Linear_2x29x39x64+0x498>
1c003ebe:	30047673          	csrrci	a2,mstatus,8
1c003ec2:	002047b7          	lui	a5,0x204
1c003ec6:	4047a783          	lw	a5,1028(a5) # 204404 <__L2+0x184404>
1c003eca:	20012683          	lw	a3,512(sp)
1c003ece:	40d7d7b3          	sra	a5,a5,a3
1c003ed2:	fc17b7b3          	p.bclr	a5,a5,30,1
1c003ed6:	cb85                	beqz	a5,1c003f06 <S4_Linear_2x29x39x64+0x486>
1c003ed8:	10000593          	li	a1,256
1c003edc:	00204737          	lui	a4,0x204
1c003ee0:	30061073          	csrw	mstatus,a2
1c003ee4:	00b72423          	sw	a1,8(a4) # 204008 <__L2+0x184008>
1c003ee8:	03c76783          	p.elw	a5,60(a4)
1c003eec:	00b72223          	sw	a1,4(a4)
1c003ef0:	30047673          	csrrci	a2,mstatus,8
1c003ef4:	40472783          	lw	a5,1028(a4)
1c003ef8:	20012683          	lw	a3,512(sp)
1c003efc:	40d7d7b3          	sra	a5,a5,a3
1c003f00:	fc17b7b3          	p.bclr	a5,a5,30,1
1c003f04:	fff1                	bnez	a5,1c003ee0 <S4_Linear_2x29x39x64+0x460>
1c003f06:	4785                	li	a5,1
1c003f08:	00d796b3          	sll	a3,a5,a3
1c003f0c:	002047b7          	lui	a5,0x204
1c003f10:	40d7a223          	sw	a3,1028(a5) # 204404 <__L2+0x184404>
1c003f14:	30061073          	csrw	mstatus,a2
1c003f18:	100007b7          	lui	a5,0x10000
1c003f1c:	01c7a683          	lw	a3,28(a5) # 1000001c <model_L1_Memory>
1c003f20:	67b1                	lui	a5,0xc
1c003f22:	e7c78793          	addi	a5,a5,-388 # be7c <__rt_stack_size+0xb67c>
1c003f26:	96be                	add	a3,a3,a5
1c003f28:	30047673          	csrrci	a2,mstatus,8
1c003f2c:	00204737          	lui	a4,0x204
1c003f30:	40072703          	lw	a4,1024(a4) # 204400 <__L2+0x184400>
1c003f34:	000b07b7          	lui	a5,0xb0
1c003f38:	07a5                	addi	a5,a5,9
1c003f3a:	c157c7b3          	p.bset	a5,a5,0,21
1c003f3e:	002045b7          	lui	a1,0x204
1c003f42:	40f5a023          	sw	a5,1024(a1) # 204400 <__L2+0x184400>
1c003f46:	002047b7          	lui	a5,0x204
1c003f4a:	40d7a023          	sw	a3,1024(a5) # 204400 <__L2+0x184400>
1c003f4e:	4097a023          	sw	s1,1024(a5)
1c003f52:	1ee12023          	sw	a4,480(sp)
1c003f56:	1e012823          	sw	zero,496(sp)
1c003f5a:	30061073          	csrw	mstatus,a2
1c003f5e:	1f012783          	lw	a5,496(sp)
1c003f62:	c395                	beqz	a5,1c003f86 <S4_Linear_2x29x39x64+0x506>
1c003f64:	1f812683          	lw	a3,504(sp)
1c003f68:	02000713          	li	a4,32
1c003f6c:	002047b7          	lui	a5,0x204
1c003f70:	caa5                	beqz	a3,1c003fe0 <S4_Linear_2x29x39x64+0x560>
1c003f72:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
1c003f76:	03c7e683          	p.elw	a3,60(a5)
1c003f7a:	00e7a223          	sw	a4,4(a5)
1c003f7e:	1f812683          	lw	a3,504(sp)
1c003f82:	fae5                	bnez	a3,1c003f72 <S4_Linear_2x29x39x64+0x4f2>
1c003f84:	a8b1                	j	1c003fe0 <S4_Linear_2x29x39x64+0x560>
1c003f86:	30047673          	csrrci	a2,mstatus,8
1c003f8a:	002047b7          	lui	a5,0x204
1c003f8e:	4047a783          	lw	a5,1028(a5) # 204404 <__L2+0x184404>
1c003f92:	1e012683          	lw	a3,480(sp)
1c003f96:	40d7d7b3          	sra	a5,a5,a3
1c003f9a:	fc17b7b3          	p.bclr	a5,a5,30,1
1c003f9e:	cb85                	beqz	a5,1c003fce <S4_Linear_2x29x39x64+0x54e>
1c003fa0:	10000593          	li	a1,256
1c003fa4:	00204737          	lui	a4,0x204
1c003fa8:	30061073          	csrw	mstatus,a2
1c003fac:	00b72423          	sw	a1,8(a4) # 204008 <__L2+0x184008>
1c003fb0:	03c76783          	p.elw	a5,60(a4)
1c003fb4:	00b72223          	sw	a1,4(a4)
1c003fb8:	30047673          	csrrci	a2,mstatus,8
1c003fbc:	40472783          	lw	a5,1028(a4)
1c003fc0:	1e012683          	lw	a3,480(sp)
1c003fc4:	40d7d7b3          	sra	a5,a5,a3
1c003fc8:	fc17b7b3          	p.bclr	a5,a5,30,1
1c003fcc:	fff1                	bnez	a5,1c003fa8 <S4_Linear_2x29x39x64+0x528>
1c003fce:	4785                	li	a5,1
1c003fd0:	00d796b3          	sll	a3,a5,a3
1c003fd4:	002047b7          	lui	a5,0x204
1c003fd8:	40d7a223          	sw	a3,1028(a5) # 204404 <__L2+0x184404>
1c003fdc:	30061073          	csrw	mstatus,a2
1c003fe0:	100007b7          	lui	a5,0x10000
1c003fe4:	01c7a783          	lw	a5,28(a5) # 1000001c <model_L1_Memory>
1c003fe8:	6731                	lui	a4,0xc
1c003fea:	97ba                	add	a5,a5,a4
1c003fec:	e817c783          	lbu	a5,-383(a5)
1c003ff0:	06f10e23          	sb	a5,124(sp)
1c003ff4:	00204437          	lui	s0,0x204
1c003ff8:	0ff00793          	li	a5,255
1c003ffc:	08f42223          	sw	a5,132(s0) # 204084 <__L2+0x184084>
1c004000:	20040413          	addi	s0,s0,512
1c004004:	00f42023          	sw	a5,0(s0)
1c004008:	00f42623          	sw	a5,12(s0)
1c00400c:	1c0057b7          	lui	a5,0x1c005
1c004010:	4ec78793          	addi	a5,a5,1260 # 1c0054ec <KerParSetBiasB32_SQ8>
1c004014:	00204737          	lui	a4,0x204
1c004018:	08f72023          	sw	a5,128(a4) # 204080 <__L2+0x184080>
1c00401c:	10e8                	addi	a0,sp,108
1c00401e:	002047b7          	lui	a5,0x204
1c004022:	08a7a023          	sw	a0,128(a5) # 204080 <__L2+0x184080>
1c004026:	4c6010ef          	jal	ra,1c0054ec <KerParSetBiasB32_SQ8>
1c00402a:	01c46783          	p.elw	a5,28(s0)
1c00402e:	6a11                	lui	s4,0x4
1c004030:	f74a0a13          	addi	s4,s4,-140 # 3f74 <__rt_stack_size+0x3774>
1c004034:	8bd2                	mv	s7,s4
1c004036:	6989                	lui	s3,0x2
1c004038:	fba98993          	addi	s3,s3,-70 # 1fba <__rt_stack_size+0x17ba>
1c00403c:	8b4e                	mv	s6,s3
1c00403e:	4401                	li	s0,0
1c004040:	6c09                	lui	s8,0x2
1c004042:	fbcc0d13          	addi	s10,s8,-68 # 1fbc <__rt_stack_size+0x17bc>
1c004046:	6d91                	lui	s11,0x4
1c004048:	8ad2                	mv	s5,s4
1c00404a:	10000cb7          	lui	s9,0x10000
1c00404e:	f78d8d93          	addi	s11,s11,-136 # 3f78 <__rt_stack_size+0x3778>
1c004052:	1c0057b7          	lui	a5,0x1c005
1c004056:	5a078793          	addi	a5,a5,1440 # 1c0055a0 <KerParLinearLayer_SQ8>
1c00405a:	c83e                	sw	a5,16(sp)
1c00405c:	a629                	j	1c004366 <S4_Linear_2x29x39x64+0x8e6>
1c00405e:	01f45713          	srli	a4,s0,0x1f
1c004062:	00e407b3          	add	a5,s0,a4
1c004066:	fc17b7b3          	p.bclr	a5,a5,30,1
1c00406a:	8f99                	sub	a5,a5,a4
1c00406c:	6615                	lui	a2,0x5
1c00406e:	ba460613          	addi	a2,a2,-1116 # 4ba4 <__rt_stack_size+0x43a4>
1c004072:	43a78633          	p.mac	a2,a5,s10
1c004076:	1c00f7b7          	lui	a5,0x1c00f
1c00407a:	0647a583          	lw	a1,100(a5) # 1c00f064 <model_L2_Memory>
1c00407e:	121c                	addi	a5,sp,288
1c004080:	4705                	li	a4,1
1c004082:	86ca                	mv	a3,s2
1c004084:	962e                	add	a2,a2,a1
1c004086:	4552                	lw	a0,20(sp)
1c004088:	016505b3          	add	a1,a0,s6
1c00408c:	1c00f537          	lui	a0,0x1c00f
1c004090:	23050513          	addi	a0,a0,560 # 1c00f230 <HyperRam>
1c004094:	469040ef          	jal	ra,1c008cfc <pi_cl_ram_copy>
1c004098:	ae21                	j	1c0043b0 <S4_Linear_2x29x39x64+0x930>
1c00409a:	30047673          	csrrci	a2,mstatus,8
1c00409e:	002047b7          	lui	a5,0x204
1c0040a2:	4047a783          	lw	a5,1028(a5) # 204404 <__L2+0x184404>
1c0040a6:	28012683          	lw	a3,640(sp)
1c0040aa:	40d7d7b3          	sra	a5,a5,a3
1c0040ae:	fc17b7b3          	p.bclr	a5,a5,30,1
1c0040b2:	cb85                	beqz	a5,1c0040e2 <S4_Linear_2x29x39x64+0x662>
1c0040b4:	10000593          	li	a1,256
1c0040b8:	00204737          	lui	a4,0x204
1c0040bc:	30061073          	csrw	mstatus,a2
1c0040c0:	00b72423          	sw	a1,8(a4) # 204008 <__L2+0x184008>
1c0040c4:	03c76783          	p.elw	a5,60(a4)
1c0040c8:	00b72223          	sw	a1,4(a4)
1c0040cc:	30047673          	csrrci	a2,mstatus,8
1c0040d0:	40472783          	lw	a5,1028(a4)
1c0040d4:	28012683          	lw	a3,640(sp)
1c0040d8:	40d7d7b3          	sra	a5,a5,a3
1c0040dc:	fc17b7b3          	p.bclr	a5,a5,30,1
1c0040e0:	fff1                	bnez	a5,1c0040bc <S4_Linear_2x29x39x64+0x63c>
1c0040e2:	4785                	li	a5,1
1c0040e4:	00d796b3          	sll	a3,a5,a3
1c0040e8:	002047b7          	lui	a5,0x204
1c0040ec:	40d7a223          	sw	a3,1028(a5) # 204404 <__L2+0x184404>
1c0040f0:	30061073          	csrw	mstatus,a2
1c0040f4:	04099d63          	bnez	s3,1c00414e <S4_Linear_2x29x39x64+0x6ce>
1c0040f8:	11c14783          	lbu	a5,284(sp)
1c0040fc:	0ff7f793          	andi	a5,a5,255
1c004100:	ef99                	bnez	a5,1c00411e <S4_Linear_2x29x39x64+0x69e>
1c004102:	4689                	li	a3,2
1c004104:	00204737          	lui	a4,0x204
1c004108:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c00410c:	03c76783          	p.elw	a5,60(a4)
1c004110:	00d72223          	sw	a3,4(a4)
1c004114:	11c14783          	lbu	a5,284(sp)
1c004118:	0ff7f793          	andi	a5,a5,255
1c00411c:	d7f5                	beqz	a5,1c004108 <S4_Linear_2x29x39x64+0x688>
1c00411e:	12049f63          	bnez	s1,1c00425c <S4_Linear_2x29x39x64+0x7dc>
1c004122:	27012783          	lw	a5,624(sp)
1c004126:	16078963          	beqz	a5,1c004298 <S4_Linear_2x29x39x64+0x818>
1c00412a:	27812683          	lw	a3,632(sp)
1c00412e:	02000713          	li	a4,32
1c004132:	002047b7          	lui	a5,0x204
1c004136:	1a068e63          	beqz	a3,1c0042f2 <S4_Linear_2x29x39x64+0x872>
1c00413a:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
1c00413e:	03c7e683          	p.elw	a3,60(a5)
1c004142:	00e7a223          	sw	a4,4(a5)
1c004146:	27812683          	lw	a3,632(sp)
1c00414a:	fae5                	bnez	a3,1c00413a <S4_Linear_2x29x39x64+0x6ba>
1c00414c:	a25d                	j	1c0042f2 <S4_Linear_2x29x39x64+0x872>
1c00414e:	4632                	lw	a2,12(sp)
1c004150:	00160793          	addi	a5,a2,1
1c004154:	01f7d713          	srli	a4,a5,0x1f
1c004158:	97ba                	add	a5,a5,a4
1c00415a:	fc17b7b3          	p.bclr	a5,a5,30,1
1c00415e:	8f99                	sub	a5,a5,a4
1c004160:	03a787b3          	mul	a5,a5,s10
1c004164:	1c00f737          	lui	a4,0x1c00f
1c004168:	06472683          	lw	a3,100(a4) # 1c00f064 <model_L2_Memory>
1c00416c:	96be                	add	a3,a3,a5
1c00416e:	6715                	lui	a4,0x5
1c004170:	ba470713          	addi	a4,a4,-1116 # 4ba4 <__rt_stack_size+0x43a4>
1c004174:	9736                	add	a4,a4,a3
1c004176:	01cca603          	lw	a2,28(s9) # 1000001c <model_L1_Memory>
1c00417a:	97b2                	add	a5,a5,a2
1c00417c:	300475f3          	csrrci	a1,mstatus,8
1c004180:	01099513          	slli	a0,s3,0x10
1c004184:	04054163          	bltz	a0,1c0041c6 <S4_Linear_2x29x39x64+0x746>
1c004188:	00204637          	lui	a2,0x204
1c00418c:	40062603          	lw	a2,1024(a2) # 204400 <__L2+0x184400>
1c004190:	000306b7          	lui	a3,0x30
1c004194:	de09a6b3          	p.insert	a3,s3,15,0
1c004198:	c136c6b3          	p.bset	a3,a3,0,19
1c00419c:	c156c6b3          	p.bset	a3,a3,0,21
1c0041a0:	00204537          	lui	a0,0x204
1c0041a4:	40d52023          	sw	a3,1024(a0) # 204400 <__L2+0x184400>
1c0041a8:	002046b7          	lui	a3,0x204
1c0041ac:	40f6a023          	sw	a5,1024(a3) # 204400 <__L2+0x184400>
1c0041b0:	002047b7          	lui	a5,0x204
1c0041b4:	40e7a023          	sw	a4,1024(a5) # 204400 <__L2+0x184400>
1c0041b8:	28c12023          	sw	a2,640(sp)
1c0041bc:	28012823          	sw	zero,656(sp)
1c0041c0:	30059073          	csrw	mstatus,a1
1c0041c4:	bf15                	j	1c0040f8 <S4_Linear_2x29x39x64+0x678>
1c0041c6:	6621                	lui	a2,0x8
1c0041c8:	00330537          	lui	a0,0x330
1c0041cc:	28a12223          	sw	a0,644(sp)
1c0041d0:	28f12a23          	sw	a5,660(sp)
1c0041d4:	28e12c23          	sw	a4,664(sp)
1c0041d8:	29312423          	sw	s3,648(sp)
1c0041dc:	28c12623          	sw	a2,652(sp)
1c0041e0:	28c12823          	sw	a2,656(sp)
1c0041e4:	567d                	li	a2,-1
1c0041e6:	28c12023          	sw	a2,640(sp)
1c0041ea:	28012e23          	sw	zero,668(sp)
1c0041ee:	01402603          	lw	a2,20(zero) # 14 <__rt_bridge_eeprom_handle>
1c0041f2:	ca09                	beqz	a2,1c004204 <S4_Linear_2x29x39x64+0x784>
1c0041f4:	01002783          	lw	a5,16(zero) # 10 <__rt_bridge_flash_cs>
1c0041f8:	0518                	addi	a4,sp,640
1c0041fa:	cfd8                	sw	a4,28(a5)
1c0041fc:	051c                	addi	a5,sp,640
1c0041fe:	00f02823          	sw	a5,16(zero) # 10 <__rt_bridge_flash_cs>
1c004202:	bf7d                	j	1c0041c0 <S4_Linear_2x29x39x64+0x740>
1c004204:	6621                	lui	a2,0x8
1c004206:	04c9d633          	p.minu	a2,s3,a2
1c00420a:	00c78533          	add	a0,a5,a2
1c00420e:	28a12a23          	sw	a0,660(sp)
1c004212:	6535                	lui	a0,0xd
1c004214:	ba450513          	addi	a0,a0,-1116 # cba4 <__rt_stack_size+0xc3a4>
1c004218:	96aa                	add	a3,a3,a0
1c00421a:	28d12c23          	sw	a3,664(sp)
1c00421e:	40c98633          	sub	a2,s3,a2
1c004222:	28c12423          	sw	a2,648(sp)
1c004226:	002046b7          	lui	a3,0x204
1c00422a:	4006a683          	lw	a3,1024(a3) # 204400 <__L2+0x184400>
1c00422e:	28d12023          	sw	a3,640(sp)
1c004232:	003386b7          	lui	a3,0x338
1c004236:	00204637          	lui	a2,0x204
1c00423a:	40d62023          	sw	a3,1024(a2) # 204400 <__L2+0x184400>
1c00423e:	002046b7          	lui	a3,0x204
1c004242:	40f6a023          	sw	a5,1024(a3) # 204400 <__L2+0x184400>
1c004246:	002047b7          	lui	a5,0x204
1c00424a:	40e7a023          	sw	a4,1024(a5) # 204400 <__L2+0x184400>
1c00424e:	29012783          	lw	a5,656(sp)
1c004252:	d7cd                	beqz	a5,1c0041fc <S4_Linear_2x29x39x64+0x77c>
1c004254:	051c                	addi	a5,sp,640
1c004256:	00f02a23          	sw	a5,20(zero) # 14 <__rt_bridge_eeprom_handle>
1c00425a:	b74d                	j	1c0041fc <S4_Linear_2x29x39x64+0x77c>
1c00425c:	01f45713          	srli	a4,s0,0x1f
1c004260:	00e407b3          	add	a5,s0,a4
1c004264:	fc17b7b3          	p.bclr	a5,a5,30,1
1c004268:	8f99                	sub	a5,a5,a4
1c00426a:	6625                	lui	a2,0x9
1c00426c:	b1c60613          	addi	a2,a2,-1252 # 8b1c <__rt_stack_size+0x831c>
1c004270:	43578633          	p.mac	a2,a5,s5
1c004274:	1c00f7b7          	lui	a5,0x1c00f
1c004278:	0647a583          	lw	a1,100(a5) # 1c00f064 <model_L2_Memory>
1c00427c:	011c                	addi	a5,sp,128
1c00427e:	4705                	li	a4,1
1c004280:	86a6                	mv	a3,s1
1c004282:	962e                	add	a2,a2,a1
1c004284:	4562                	lw	a0,24(sp)
1c004286:	017505b3          	add	a1,a0,s7
1c00428a:	1c00f537          	lui	a0,0x1c00f
1c00428e:	23050513          	addi	a0,a0,560 # 1c00f230 <HyperRam>
1c004292:	26b040ef          	jal	ra,1c008cfc <pi_cl_ram_copy>
1c004296:	b571                	j	1c004122 <S4_Linear_2x29x39x64+0x6a2>
1c004298:	30047673          	csrrci	a2,mstatus,8
1c00429c:	002047b7          	lui	a5,0x204
1c0042a0:	4047a783          	lw	a5,1028(a5) # 204404 <__L2+0x184404>
1c0042a4:	26012683          	lw	a3,608(sp)
1c0042a8:	40d7d7b3          	sra	a5,a5,a3
1c0042ac:	fc17b7b3          	p.bclr	a5,a5,30,1
1c0042b0:	cb85                	beqz	a5,1c0042e0 <S4_Linear_2x29x39x64+0x860>
1c0042b2:	10000593          	li	a1,256
1c0042b6:	00204737          	lui	a4,0x204
1c0042ba:	30061073          	csrw	mstatus,a2
1c0042be:	00b72423          	sw	a1,8(a4) # 204008 <__L2+0x184008>
1c0042c2:	03c76783          	p.elw	a5,60(a4)
1c0042c6:	00b72223          	sw	a1,4(a4)
1c0042ca:	30047673          	csrrci	a2,mstatus,8
1c0042ce:	40472783          	lw	a5,1028(a4)
1c0042d2:	26012683          	lw	a3,608(sp)
1c0042d6:	40d7d7b3          	sra	a5,a5,a3
1c0042da:	fc17b7b3          	p.bclr	a5,a5,30,1
1c0042de:	fff1                	bnez	a5,1c0042ba <S4_Linear_2x29x39x64+0x83a>
1c0042e0:	4785                	li	a5,1
1c0042e2:	00d796b3          	sll	a3,a5,a3
1c0042e6:	002047b7          	lui	a5,0x204
1c0042ea:	40d7a223          	sw	a3,1028(a5) # 204404 <__L2+0x184404>
1c0042ee:	30061073          	csrw	mstatus,a2
1c0042f2:	0e0a1563          	bnez	s4,1c0043dc <S4_Linear_2x29x39x64+0x95c>
1c0042f6:	01cca703          	lw	a4,28(s9)
1c0042fa:	01f45693          	srli	a3,s0,0x1f
1c0042fe:	00d407b3          	add	a5,s0,a3
1c004302:	fc17b7b3          	p.bclr	a5,a5,30,1
1c004306:	8f95                	sub	a5,a5,a3
1c004308:	86ba                	mv	a3,a4
1c00430a:	43a786b3          	p.mac	a3,a5,s10
1c00430e:	c4b6                	sw	a3,72(sp)
1c004310:	86ee                	mv	a3,s11
1c004312:	435786b3          	p.mac	a3,a5,s5
1c004316:	9736                	add	a4,a4,a3
1c004318:	c6ba                	sw	a4,76(sp)
1c00431a:	26842063          	p.beqimm	s0,8,1c00457a <S4_Linear_2x29x39x64+0xafa>
1c00431e:	6789                	lui	a5,0x2
1c004320:	fba78793          	addi	a5,a5,-70 # 1fba <__rt_stack_size+0x17ba>
1c004324:	04f11c23          	sh	a5,88(sp)
1c004328:	04f11d23          	sh	a5,90(sp)
1c00432c:	002049b7          	lui	s3,0x204
1c004330:	0ff00793          	li	a5,255
1c004334:	08f9a223          	sw	a5,132(s3) # 204084 <__L2+0x184084>
1c004338:	20098993          	addi	s3,s3,512
1c00433c:	00f9a023          	sw	a5,0(s3)
1c004340:	00f9a623          	sw	a5,12(s3)
1c004344:	002047b7          	lui	a5,0x204
1c004348:	4742                	lw	a4,16(sp)
1c00434a:	08e7a023          	sw	a4,128(a5) # 204080 <__L2+0x184080>
1c00434e:	00a8                	addi	a0,sp,72
1c004350:	08a7a023          	sw	a0,128(a5)
1c004354:	24c010ef          	jal	ra,1c0055a0 <KerParLinearLayer_SQ8>
1c004358:	01c9e783          	p.elw	a5,28(s3)
1c00435c:	0405                	addi	s0,s0,1
1c00435e:	89ca                	mv	s3,s2
1c004360:	8a26                	mv	s4,s1
1c004362:	26942063          	p.beqimm	s0,9,1c0045c2 <S4_Linear_2x29x39x64+0xb42>
1c004366:	c622                	sw	s0,12(sp)
1c004368:	ff940793          	addi	a5,s0,-7
1c00436c:	4705                	li	a4,1
1c00436e:	2ef77f63          	bleu	a5,a4,1c00466c <S4_Linear_2x29x39x64+0xbec>
1c004372:	fbac0793          	addi	a5,s8,-70
1c004376:	9b3e                	add	s6,s6,a5
1c004378:	30642363          	p.beqimm	s0,6,1c00467e <S4_Linear_2x29x39x64+0xbfe>
1c00437c:	9bd6                	add	s7,s7,s5
1c00437e:	fbac0913          	addi	s2,s8,-70
1c004382:	84ca                	mv	s1,s2
1c004384:	0486                	slli	s1,s1,0x1
1c004386:	1bc14783          	lbu	a5,444(sp)
1c00438a:	0ff7f793          	andi	a5,a5,255
1c00438e:	ef99                	bnez	a5,1c0043ac <S4_Linear_2x29x39x64+0x92c>
1c004390:	4689                	li	a3,2
1c004392:	00204737          	lui	a4,0x204
1c004396:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c00439a:	03c76783          	p.elw	a5,60(a4)
1c00439e:	00d72223          	sw	a3,4(a4)
1c0043a2:	1bc14783          	lbu	a5,444(sp)
1c0043a6:	0ff7f793          	andi	a5,a5,255
1c0043aa:	d7f5                	beqz	a5,1c004396 <S4_Linear_2x29x39x64+0x916>
1c0043ac:	ca0919e3          	bnez	s2,1c00405e <S4_Linear_2x29x39x64+0x5de>
1c0043b0:	29012783          	lw	a5,656(sp)
1c0043b4:	ce0783e3          	beqz	a5,1c00409a <S4_Linear_2x29x39x64+0x61a>
1c0043b8:	29812683          	lw	a3,664(sp)
1c0043bc:	02000713          	li	a4,32
1c0043c0:	002047b7          	lui	a5,0x204
1c0043c4:	d20688e3          	beqz	a3,1c0040f4 <S4_Linear_2x29x39x64+0x674>
1c0043c8:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
1c0043cc:	03c7e683          	p.elw	a3,60(a5)
1c0043d0:	00e7a223          	sw	a4,4(a5)
1c0043d4:	29812683          	lw	a3,664(sp)
1c0043d8:	fae5                	bnez	a3,1c0043c8 <S4_Linear_2x29x39x64+0x948>
1c0043da:	bb29                	j	1c0040f4 <S4_Linear_2x29x39x64+0x674>
1c0043dc:	4632                	lw	a2,12(sp)
1c0043de:	00160793          	addi	a5,a2,1
1c0043e2:	01f7d713          	srli	a4,a5,0x1f
1c0043e6:	97ba                	add	a5,a5,a4
1c0043e8:	fc17b7b3          	p.bclr	a5,a5,30,1
1c0043ec:	8f99                	sub	a5,a5,a4
1c0043ee:	035787b3          	mul	a5,a5,s5
1c0043f2:	1c00f737          	lui	a4,0x1c00f
1c0043f6:	06472683          	lw	a3,100(a4) # 1c00f064 <model_L2_Memory>
1c0043fa:	96be                	add	a3,a3,a5
1c0043fc:	6725                	lui	a4,0x9
1c0043fe:	b1c70713          	addi	a4,a4,-1252 # 8b1c <__rt_stack_size+0x831c>
1c004402:	9736                	add	a4,a4,a3
1c004404:	97ee                	add	a5,a5,s11
1c004406:	01cca603          	lw	a2,28(s9)
1c00440a:	97b2                	add	a5,a5,a2
1c00440c:	30047573          	csrrci	a0,mstatus,8
1c004410:	100a55b3          	p.exthz	a1,s4
1c004414:	010a1613          	slli	a2,s4,0x10
1c004418:	02064c63          	bltz	a2,1c004450 <S4_Linear_2x29x39x64+0x9d0>
1c00441c:	002046b7          	lui	a3,0x204
1c004420:	4006a683          	lw	a3,1024(a3) # 204400 <__L2+0x184400>
1c004424:	002b0637          	lui	a2,0x2b0
1c004428:	8e4d                	or	a2,a2,a1
1c00442a:	002045b7          	lui	a1,0x204
1c00442e:	40c5a023          	sw	a2,1024(a1) # 204400 <__L2+0x184400>
1c004432:	00204637          	lui	a2,0x204
1c004436:	40f62023          	sw	a5,1024(a2) # 204400 <__L2+0x184400>
1c00443a:	002047b7          	lui	a5,0x204
1c00443e:	40e7a023          	sw	a4,1024(a5) # 204400 <__L2+0x184400>
1c004442:	26d12023          	sw	a3,608(sp)
1c004446:	26012823          	sw	zero,624(sp)
1c00444a:	30051073          	csrw	mstatus,a0
1c00444e:	b565                	j	1c0042f6 <S4_Linear_2x29x39x64+0x876>
1c004450:	6621                	lui	a2,0x8
1c004452:	00330837          	lui	a6,0x330
1c004456:	27012223          	sw	a6,612(sp)
1c00445a:	26f12a23          	sw	a5,628(sp)
1c00445e:	26e12c23          	sw	a4,632(sp)
1c004462:	26b12423          	sw	a1,616(sp)
1c004466:	26c12623          	sw	a2,620(sp)
1c00446a:	26c12823          	sw	a2,624(sp)
1c00446e:	567d                	li	a2,-1
1c004470:	26c12023          	sw	a2,608(sp)
1c004474:	26012e23          	sw	zero,636(sp)
1c004478:	01402603          	lw	a2,20(zero) # 14 <__rt_bridge_eeprom_handle>
1c00447c:	ca09                	beqz	a2,1c00448e <S4_Linear_2x29x39x64+0xa0e>
1c00447e:	01002783          	lw	a5,16(zero) # 10 <__rt_bridge_flash_cs>
1c004482:	1498                	addi	a4,sp,608
1c004484:	cfd8                	sw	a4,28(a5)
1c004486:	149c                	addi	a5,sp,608
1c004488:	00f02823          	sw	a5,16(zero) # 10 <__rt_bridge_flash_cs>
1c00448c:	bf7d                	j	1c00444a <S4_Linear_2x29x39x64+0x9ca>
1c00448e:	6621                	lui	a2,0x8
1c004490:	04c5d633          	p.minu	a2,a1,a2
1c004494:	00c78833          	add	a6,a5,a2
1c004498:	27012a23          	sw	a6,628(sp)
1c00449c:	6845                	lui	a6,0x11
1c00449e:	b1c80813          	addi	a6,a6,-1252 # 10b1c <__L1Cl+0xb1c>
1c0044a2:	96c2                	add	a3,a3,a6
1c0044a4:	26d12c23          	sw	a3,632(sp)
1c0044a8:	40c586b3          	sub	a3,a1,a2
1c0044ac:	26d12423          	sw	a3,616(sp)
1c0044b0:	002046b7          	lui	a3,0x204
1c0044b4:	4006a683          	lw	a3,1024(a3) # 204400 <__L2+0x184400>
1c0044b8:	26d12023          	sw	a3,608(sp)
1c0044bc:	003386b7          	lui	a3,0x338
1c0044c0:	00204637          	lui	a2,0x204
1c0044c4:	40d62023          	sw	a3,1024(a2) # 204400 <__L2+0x184400>
1c0044c8:	002046b7          	lui	a3,0x204
1c0044cc:	40f6a023          	sw	a5,1024(a3) # 204400 <__L2+0x184400>
1c0044d0:	002047b7          	lui	a5,0x204
1c0044d4:	40e7a023          	sw	a4,1024(a5) # 204400 <__L2+0x184400>
1c0044d8:	27012783          	lw	a5,624(sp)
1c0044dc:	d7cd                	beqz	a5,1c004486 <S4_Linear_2x29x39x64+0xa06>
1c0044de:	149c                	addi	a5,sp,608
1c0044e0:	00f02a23          	sw	a5,20(zero) # 14 <__rt_bridge_eeprom_handle>
1c0044e4:	b74d                	j	1c004486 <S4_Linear_2x29x39x64+0xa06>
1c0044e6:	30047673          	csrrci	a2,mstatus,8
1c0044ea:	002047b7          	lui	a5,0x204
1c0044ee:	4047a783          	lw	a5,1028(a5) # 204404 <__L2+0x184404>
1c0044f2:	1c012683          	lw	a3,448(sp)
1c0044f6:	40d7d7b3          	sra	a5,a5,a3
1c0044fa:	fc17b7b3          	p.bclr	a5,a5,30,1
1c0044fe:	cb85                	beqz	a5,1c00452e <S4_Linear_2x29x39x64+0xaae>
1c004500:	10000593          	li	a1,256
1c004504:	00204737          	lui	a4,0x204
1c004508:	30061073          	csrw	mstatus,a2
1c00450c:	00b72423          	sw	a1,8(a4) # 204008 <__L2+0x184008>
1c004510:	03c76783          	p.elw	a5,60(a4)
1c004514:	00b72223          	sw	a1,4(a4)
1c004518:	30047673          	csrrci	a2,mstatus,8
1c00451c:	40472783          	lw	a5,1028(a4)
1c004520:	1c012683          	lw	a3,448(sp)
1c004524:	40d7d7b3          	sra	a5,a5,a3
1c004528:	fc17b7b3          	p.bclr	a5,a5,30,1
1c00452c:	fff1                	bnez	a5,1c004508 <S4_Linear_2x29x39x64+0xa88>
1c00452e:	4785                	li	a5,1
1c004530:	00d796b3          	sll	a3,a5,a3
1c004534:	002047b7          	lui	a5,0x204
1c004538:	40d7a223          	sw	a3,1028(a5) # 204404 <__L2+0x184404>
1c00453c:	30061073          	csrw	mstatus,a2
1c004540:	2dc12083          	lw	ra,732(sp)
1c004544:	2d812403          	lw	s0,728(sp)
1c004548:	2d412483          	lw	s1,724(sp)
1c00454c:	2d012903          	lw	s2,720(sp)
1c004550:	2cc12983          	lw	s3,716(sp)
1c004554:	2c812a03          	lw	s4,712(sp)
1c004558:	2c412a83          	lw	s5,708(sp)
1c00455c:	2c012b03          	lw	s6,704(sp)
1c004560:	2bc12b83          	lw	s7,700(sp)
1c004564:	2b812c03          	lw	s8,696(sp)
1c004568:	2b412c83          	lw	s9,692(sp)
1c00456c:	2b012d03          	lw	s10,688(sp)
1c004570:	2ac12d83          	lw	s11,684(sp)
1c004574:	2e010113          	addi	sp,sp,736
1c004578:	8082                	ret
1c00457a:	6789                	lui	a5,0x2
1c00457c:	cf078793          	addi	a5,a5,-784 # 1cf0 <__rt_stack_size+0x14f0>
1c004580:	04f11c23          	sh	a5,88(sp)
1c004584:	04f11d23          	sh	a5,90(sp)
1c004588:	00204437          	lui	s0,0x204
1c00458c:	0ff00793          	li	a5,255
1c004590:	08f42223          	sw	a5,132(s0) # 204084 <__L2+0x184084>
1c004594:	20040413          	addi	s0,s0,512
1c004598:	00f42023          	sw	a5,0(s0)
1c00459c:	00f42623          	sw	a5,12(s0)
1c0045a0:	1c0057b7          	lui	a5,0x1c005
1c0045a4:	5a078793          	addi	a5,a5,1440 # 1c0055a0 <KerParLinearLayer_SQ8>
1c0045a8:	00204737          	lui	a4,0x204
1c0045ac:	08f72023          	sw	a5,128(a4) # 204080 <__L2+0x184080>
1c0045b0:	00a8                	addi	a0,sp,72
1c0045b2:	002047b7          	lui	a5,0x204
1c0045b6:	08a7a023          	sw	a0,128(a5) # 204080 <__L2+0x184080>
1c0045ba:	7e7000ef          	jal	ra,1c0055a0 <KerParLinearLayer_SQ8>
1c0045be:	01c46783          	p.elw	a5,28(s0)
1c0045c2:	00204437          	lui	s0,0x204
1c0045c6:	0ff00793          	li	a5,255
1c0045ca:	08f42223          	sw	a5,132(s0) # 204084 <__L2+0x184084>
1c0045ce:	20040493          	addi	s1,s0,512
1c0045d2:	00f4a023          	sw	a5,0(s1)
1c0045d6:	00f4a623          	sw	a5,12(s1)
1c0045da:	1c0057b7          	lui	a5,0x1c005
1c0045de:	3a478793          	addi	a5,a5,932 # 1c0053a4 <KerParReduct_CC_SQ8>
1c0045e2:	00204737          	lui	a4,0x204
1c0045e6:	08f72023          	sw	a5,128(a4) # 204080 <__L2+0x184080>
1c0045ea:	1068                	addi	a0,sp,44
1c0045ec:	002047b7          	lui	a5,0x204
1c0045f0:	08a7a023          	sw	a0,128(a5) # 204080 <__L2+0x184080>
1c0045f4:	5b1000ef          	jal	ra,1c0053a4 <KerParReduct_CC_SQ8>
1c0045f8:	01c4e783          	p.elw	a5,28(s1)
1c0045fc:	100007b7          	lui	a5,0x10000
1c004600:	01c7a703          	lw	a4,28(a5) # 1000001c <model_L1_Memory>
1c004604:	67b1                	lui	a5,0xc
1c004606:	e7078793          	addi	a5,a5,-400 # be70 <__rt_stack_size+0xb670>
1c00460a:	973e                	add	a4,a4,a5
1c00460c:	300476f3          	csrrci	a3,mstatus,8
1c004610:	40042403          	lw	s0,1024(s0)
1c004614:	000a07b7          	lui	a5,0xa0
1c004618:	0789                	addi	a5,a5,2
1c00461a:	c157c7b3          	p.bset	a5,a5,0,21
1c00461e:	00204637          	lui	a2,0x204
1c004622:	40f62023          	sw	a5,1024(a2) # 204400 <__L2+0x184400>
1c004626:	002047b7          	lui	a5,0x204
1c00462a:	40e7a023          	sw	a4,1024(a5) # 204400 <__L2+0x184400>
1c00462e:	4572                	lw	a0,28(sp)
1c004630:	40a7a023          	sw	a0,1024(a5)
1c004634:	1c812023          	sw	s0,448(sp)
1c004638:	1c012823          	sw	zero,464(sp)
1c00463c:	30069073          	csrw	mstatus,a3
1c004640:	1d012783          	lw	a5,464(sp)
1c004644:	ea0781e3          	beqz	a5,1c0044e6 <S4_Linear_2x29x39x64+0xa66>
1c004648:	1d812683          	lw	a3,472(sp)
1c00464c:	02000713          	li	a4,32
1c004650:	002047b7          	lui	a5,0x204
1c004654:	ee0686e3          	beqz	a3,1c004540 <S4_Linear_2x29x39x64+0xac0>
1c004658:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
1c00465c:	03c7e683          	p.elw	a3,60(a5)
1c004660:	00e7a223          	sw	a4,4(a5)
1c004664:	1d812683          	lw	a3,472(sp)
1c004668:	fae5                	bnez	a3,1c004658 <S4_Linear_2x29x39x64+0xbd8>
1c00466a:	bdd9                	j	1c004540 <S4_Linear_2x29x39x64+0xac0>
1c00466c:	1bc14783          	lbu	a5,444(sp)
1c004670:	0ff7f793          	andi	a5,a5,255
1c004674:	4901                	li	s2,0
1c004676:	4481                	li	s1,0
1c004678:	d0078ce3          	beqz	a5,1c004390 <S4_Linear_2x29x39x64+0x910>
1c00467c:	bb15                	j	1c0043b0 <S4_Linear_2x29x39x64+0x930>
1c00467e:	9bd6                	add	s7,s7,s5
1c004680:	cf0c0913          	addi	s2,s8,-784
1c004684:	84ca                	mv	s1,s2
1c004686:	b9fd                	j	1c004384 <S4_Linear_2x29x39x64+0x904>

1c004688 <S5_SoftMax>:
1c004688:	7175                	addi	sp,sp,-144
1c00468a:	c706                	sw	ra,140(sp)
1c00468c:	c522                	sw	s0,136(sp)
1c00468e:	c326                	sw	s1,132(sp)
1c004690:	c14a                	sw	s2,128(sp)
1c004692:	dece                	sw	s3,124(sp)
1c004694:	842e                	mv	s0,a1
1c004696:	100007b7          	lui	a5,0x10000
1c00469a:	01c7a703          	lw	a4,28(a5) # 1000001c <model_L1_Memory>
1c00469e:	c03a                	sw	a4,0(sp)
1c0046a0:	4789                	li	a5,2
1c0046a2:	00f11223          	sh	a5,4(sp)
1c0046a6:	00470793          	addi	a5,a4,4
1c0046aa:	c43e                	sw	a5,8(sp)
1c0046ac:	00870793          	addi	a5,a4,8
1c0046b0:	c63e                	sw	a5,12(sp)
1c0046b2:	300475f3          	csrrci	a1,mstatus,8
1c0046b6:	002046b7          	lui	a3,0x204
1c0046ba:	4006a683          	lw	a3,1024(a3) # 204400 <__L2+0x184400>
1c0046be:	000b07b7          	lui	a5,0xb0
1c0046c2:	0789                	addi	a5,a5,2
1c0046c4:	c157c7b3          	p.bset	a5,a5,0,21
1c0046c8:	00204837          	lui	a6,0x204
1c0046cc:	40f82023          	sw	a5,1024(a6) # 204400 <__L2+0x184400>
1c0046d0:	002047b7          	lui	a5,0x204
1c0046d4:	40e7a023          	sw	a4,1024(a5) # 204400 <__L2+0x184400>
1c0046d8:	40a7a023          	sw	a0,1024(a5)
1c0046dc:	c8b6                	sw	a3,80(sp)
1c0046de:	d082                	sw	zero,96(sp)
1c0046e0:	30059073          	csrw	mstatus,a1
1c0046e4:	5786                	lw	a5,96(sp)
1c0046e6:	c385                	beqz	a5,1c004706 <S5_SoftMax+0x7e>
1c0046e8:	56a6                	lw	a3,104(sp)
1c0046ea:	02000713          	li	a4,32
1c0046ee:	002047b7          	lui	a5,0x204
1c0046f2:	c6ad                	beqz	a3,1c00475c <S5_SoftMax+0xd4>
1c0046f4:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
1c0046f8:	03c7e683          	p.elw	a3,60(a5)
1c0046fc:	00e7a223          	sw	a4,4(a5)
1c004700:	56a6                	lw	a3,104(sp)
1c004702:	faed                	bnez	a3,1c0046f4 <S5_SoftMax+0x6c>
1c004704:	a8a1                	j	1c00475c <S5_SoftMax+0xd4>
1c004706:	300475f3          	csrrci	a1,mstatus,8
1c00470a:	002047b7          	lui	a5,0x204
1c00470e:	4047a783          	lw	a5,1028(a5) # 204404 <__L2+0x184404>
1c004712:	46c6                	lw	a3,80(sp)
1c004714:	40d7d7b3          	sra	a5,a5,a3
1c004718:	fc17b7b3          	p.bclr	a5,a5,30,1
1c00471c:	c79d                	beqz	a5,1c00474a <S5_SoftMax+0xc2>
1c00471e:	10000513          	li	a0,256
1c004722:	00204737          	lui	a4,0x204
1c004726:	30059073          	csrw	mstatus,a1
1c00472a:	00a72423          	sw	a0,8(a4) # 204008 <__L2+0x184008>
1c00472e:	03c76783          	p.elw	a5,60(a4)
1c004732:	00a72223          	sw	a0,4(a4)
1c004736:	300475f3          	csrrci	a1,mstatus,8
1c00473a:	40472783          	lw	a5,1028(a4)
1c00473e:	46c6                	lw	a3,80(sp)
1c004740:	40d7d7b3          	sra	a5,a5,a3
1c004744:	fc17b7b3          	p.bclr	a5,a5,30,1
1c004748:	fff9                	bnez	a5,1c004726 <S5_SoftMax+0x9e>
1c00474a:	4785                	li	a5,1
1c00474c:	00d796b3          	sll	a3,a5,a3
1c004750:	002047b7          	lui	a5,0x204
1c004754:	40d7a223          	sw	a3,1028(a5) # 204404 <__L2+0x184404>
1c004758:	30059073          	csrw	mstatus,a1
1c00475c:	100007b7          	lui	a5,0x10000
1c004760:	01c7a683          	lw	a3,28(a5) # 1000001c <model_L1_Memory>
1c004764:	06a1                	addi	a3,a3,8
1c004766:	300475f3          	csrrci	a1,mstatus,8
1c00476a:	00204737          	lui	a4,0x204
1c00476e:	40072703          	lw	a4,1024(a4) # 204400 <__L2+0x184400>
1c004772:	000b07b7          	lui	a5,0xb0
1c004776:	07a5                	addi	a5,a5,9
1c004778:	c157c7b3          	p.bset	a5,a5,0,21
1c00477c:	00204537          	lui	a0,0x204
1c004780:	40f52023          	sw	a5,1024(a0) # 204400 <__L2+0x184400>
1c004784:	002047b7          	lui	a5,0x204
1c004788:	40d7a023          	sw	a3,1024(a5) # 204400 <__L2+0x184400>
1c00478c:	40c7a023          	sw	a2,1024(a5)
1c004790:	d83a                	sw	a4,48(sp)
1c004792:	c082                	sw	zero,64(sp)
1c004794:	30059073          	csrw	mstatus,a1
1c004798:	4786                	lw	a5,64(sp)
1c00479a:	c385                	beqz	a5,1c0047ba <S5_SoftMax+0x132>
1c00479c:	46a6                	lw	a3,72(sp)
1c00479e:	02000713          	li	a4,32
1c0047a2:	002047b7          	lui	a5,0x204
1c0047a6:	c6ad                	beqz	a3,1c004810 <S5_SoftMax+0x188>
1c0047a8:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
1c0047ac:	03c7e683          	p.elw	a3,60(a5)
1c0047b0:	00e7a223          	sw	a4,4(a5)
1c0047b4:	46a6                	lw	a3,72(sp)
1c0047b6:	faed                	bnez	a3,1c0047a8 <S5_SoftMax+0x120>
1c0047b8:	a8a1                	j	1c004810 <S5_SoftMax+0x188>
1c0047ba:	30047673          	csrrci	a2,mstatus,8
1c0047be:	002047b7          	lui	a5,0x204
1c0047c2:	4047a783          	lw	a5,1028(a5) # 204404 <__L2+0x184404>
1c0047c6:	56c2                	lw	a3,48(sp)
1c0047c8:	40d7d7b3          	sra	a5,a5,a3
1c0047cc:	fc17b7b3          	p.bclr	a5,a5,30,1
1c0047d0:	c79d                	beqz	a5,1c0047fe <S5_SoftMax+0x176>
1c0047d2:	10000593          	li	a1,256
1c0047d6:	00204737          	lui	a4,0x204
1c0047da:	30061073          	csrw	mstatus,a2
1c0047de:	00b72423          	sw	a1,8(a4) # 204008 <__L2+0x184008>
1c0047e2:	03c76783          	p.elw	a5,60(a4)
1c0047e6:	00b72223          	sw	a1,4(a4)
1c0047ea:	30047673          	csrrci	a2,mstatus,8
1c0047ee:	40472783          	lw	a5,1028(a4)
1c0047f2:	56c2                	lw	a3,48(sp)
1c0047f4:	40d7d7b3          	sra	a5,a5,a3
1c0047f8:	fc17b7b3          	p.bclr	a5,a5,30,1
1c0047fc:	fff9                	bnez	a5,1c0047da <S5_SoftMax+0x152>
1c0047fe:	4785                	li	a5,1
1c004800:	00d796b3          	sll	a3,a5,a3
1c004804:	002047b7          	lui	a5,0x204
1c004808:	40d7a223          	sw	a3,1028(a5) # 204404 <__L2+0x184404>
1c00480c:	30061073          	csrw	mstatus,a2
1c004810:	10000937          	lui	s2,0x10000
1c004814:	01c90913          	addi	s2,s2,28 # 1000001c <model_L1_Memory>
1c004818:	00092783          	lw	a5,0(s2)
1c00481c:	0087c783          	lbu	a5,8(a5)
1c004820:	00f11323          	sh	a5,6(sp)
1c004824:	002044b7          	lui	s1,0x204
1c004828:	0ff00793          	li	a5,255
1c00482c:	08f4a223          	sw	a5,132(s1) # 204084 <__L2+0x184084>
1c004830:	20048993          	addi	s3,s1,512
1c004834:	00f9a023          	sw	a5,0(s3)
1c004838:	00f9a623          	sw	a5,12(s3)
1c00483c:	1c0077b7          	lui	a5,0x1c007
1c004840:	01078793          	addi	a5,a5,16 # 1c007010 <KerParSoftMax_SQ8>
1c004844:	00204737          	lui	a4,0x204
1c004848:	08f72023          	sw	a5,128(a4) # 204080 <__L2+0x184080>
1c00484c:	850a                	mv	a0,sp
1c00484e:	002047b7          	lui	a5,0x204
1c004852:	08a7a023          	sw	a0,128(a5) # 204080 <__L2+0x184080>
1c004856:	7ba020ef          	jal	ra,1c007010 <KerParSoftMax_SQ8>
1c00485a:	01c9e783          	p.elw	a5,28(s3)
1c00485e:	00092703          	lw	a4,0(s2)
1c004862:	0711                	addi	a4,a4,4
1c004864:	300476f3          	csrrci	a3,mstatus,8
1c004868:	4004a483          	lw	s1,1024(s1)
1c00486c:	000a07b7          	lui	a5,0xa0
1c004870:	0791                	addi	a5,a5,4
1c004872:	c157c7b3          	p.bset	a5,a5,0,21
1c004876:	00204637          	lui	a2,0x204
1c00487a:	40f62023          	sw	a5,1024(a2) # 204400 <__L2+0x184400>
1c00487e:	002047b7          	lui	a5,0x204
1c004882:	40e7a023          	sw	a4,1024(a5) # 204400 <__L2+0x184400>
1c004886:	4087a023          	sw	s0,1024(a5)
1c00488a:	c826                	sw	s1,16(sp)
1c00488c:	d002                	sw	zero,32(sp)
1c00488e:	30069073          	csrw	mstatus,a3
1c004892:	5782                	lw	a5,32(sp)
1c004894:	c385                	beqz	a5,1c0048b4 <S5_SoftMax+0x22c>
1c004896:	56a2                	lw	a3,40(sp)
1c004898:	02000713          	li	a4,32
1c00489c:	002047b7          	lui	a5,0x204
1c0048a0:	c6ad                	beqz	a3,1c00490a <S5_SoftMax+0x282>
1c0048a2:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
1c0048a6:	03c7e683          	p.elw	a3,60(a5)
1c0048aa:	00e7a223          	sw	a4,4(a5)
1c0048ae:	56a2                	lw	a3,40(sp)
1c0048b0:	faed                	bnez	a3,1c0048a2 <S5_SoftMax+0x21a>
1c0048b2:	a8a1                	j	1c00490a <S5_SoftMax+0x282>
1c0048b4:	30047673          	csrrci	a2,mstatus,8
1c0048b8:	002047b7          	lui	a5,0x204
1c0048bc:	4047a783          	lw	a5,1028(a5) # 204404 <__L2+0x184404>
1c0048c0:	46c2                	lw	a3,16(sp)
1c0048c2:	40d7d7b3          	sra	a5,a5,a3
1c0048c6:	fc17b7b3          	p.bclr	a5,a5,30,1
1c0048ca:	c79d                	beqz	a5,1c0048f8 <S5_SoftMax+0x270>
1c0048cc:	10000593          	li	a1,256
1c0048d0:	00204737          	lui	a4,0x204
1c0048d4:	30061073          	csrw	mstatus,a2
1c0048d8:	00b72423          	sw	a1,8(a4) # 204008 <__L2+0x184008>
1c0048dc:	03c76783          	p.elw	a5,60(a4)
1c0048e0:	00b72223          	sw	a1,4(a4)
1c0048e4:	30047673          	csrrci	a2,mstatus,8
1c0048e8:	40472783          	lw	a5,1028(a4)
1c0048ec:	46c2                	lw	a3,16(sp)
1c0048ee:	40d7d7b3          	sra	a5,a5,a3
1c0048f2:	fc17b7b3          	p.bclr	a5,a5,30,1
1c0048f6:	fff9                	bnez	a5,1c0048d4 <S5_SoftMax+0x24c>
1c0048f8:	4785                	li	a5,1
1c0048fa:	00d796b3          	sll	a3,a5,a3
1c0048fe:	002047b7          	lui	a5,0x204
1c004902:	40d7a223          	sw	a3,1028(a5) # 204404 <__L2+0x184404>
1c004906:	30061073          	csrw	mstatus,a2
1c00490a:	40ba                	lw	ra,140(sp)
1c00490c:	442a                	lw	s0,136(sp)
1c00490e:	449a                	lw	s1,132(sp)
1c004910:	490a                	lw	s2,128(sp)
1c004912:	59f6                	lw	s3,124(sp)
1c004914:	6149                	addi	sp,sp,144
1c004916:	8082                	ret

1c004918 <modelCNN_Construct>:
1c004918:	7165                	addi	sp,sp,-400
1c00491a:	18112623          	sw	ra,396(sp)
1c00491e:	18812423          	sw	s0,392(sp)
1c004922:	18912223          	sw	s1,388(sp)
1c004926:	19212023          	sw	s2,384(sp)
1c00492a:	17312e23          	sw	s3,380(sp)
1c00492e:	17412c23          	sw	s4,376(sp)
1c004932:	17512a23          	sw	s5,372(sp)
1c004936:	17612823          	sw	s6,368(sp)
1c00493a:	17712623          	sw	s7,364(sp)
1c00493e:	17812423          	sw	s8,360(sp)
1c004942:	17912223          	sw	s9,356(sp)
1c004946:	17a12023          	sw	s10,352(sp)
1c00494a:	15b12e23          	sw	s11,348(sp)
1c00494e:	1068                	addi	a0,sp,44
1c004950:	2f8040ef          	jal	ra,1c008c48 <pi_hyperram_conf_init>
1c004954:	0828                	addi	a0,sp,24
1c004956:	22f020ef          	jal	ra,1c007384 <pi_fs_conf_init>
1c00495a:	1c00f437          	lui	s0,0x1c00f
1c00495e:	106c                	addi	a1,sp,44
1c004960:	23040513          	addi	a0,s0,560 # 1c00f230 <HyperRam>
1c004964:	5ca050ef          	jal	ra,1c009f2e <pi_open_from_conf>
1c004968:	23040513          	addi	a0,s0,560
1c00496c:	384040ef          	jal	ra,1c008cf0 <pi_ram_open>
1c004970:	4985                	li	s3,1
1c004972:	cd15                	beqz	a0,1c0049ae <modelCNN_Construct+0x96>
1c004974:	854e                	mv	a0,s3
1c004976:	18c12083          	lw	ra,396(sp)
1c00497a:	18812403          	lw	s0,392(sp)
1c00497e:	18412483          	lw	s1,388(sp)
1c004982:	18012903          	lw	s2,384(sp)
1c004986:	17c12983          	lw	s3,380(sp)
1c00498a:	17812a03          	lw	s4,376(sp)
1c00498e:	17412a83          	lw	s5,372(sp)
1c004992:	17012b03          	lw	s6,368(sp)
1c004996:	16c12b83          	lw	s7,364(sp)
1c00499a:	16812c03          	lw	s8,360(sp)
1c00499e:	16412c83          	lw	s9,356(sp)
1c0049a2:	16012d03          	lw	s10,352(sp)
1c0049a6:	15c12d83          	lw	s11,348(sp)
1c0049aa:	6159                	addi	sp,sp,400
1c0049ac:	8082                	ret
1c0049ae:	0048                	addi	a0,sp,4
1c0049b0:	168040ef          	jal	ra,1c008b18 <pi_hyperflash_conf_init>
1c0049b4:	1c00f437          	lui	s0,0x1c00f
1c0049b8:	22040413          	addi	s0,s0,544 # 1c00f220 <HyperFlash+0xc>
1c0049bc:	004c                	addi	a1,sp,4
1c0049be:	8522                	mv	a0,s0
1c0049c0:	56e050ef          	jal	ra,1c009f2e <pi_open_from_conf>
1c0049c4:	8522                	mv	a0,s0
1c0049c6:	17f020ef          	jal	ra,1c007344 <pi_flash_open>
1c0049ca:	e905                	bnez	a0,1c0049fa <modelCNN_Construct+0xe2>
1c0049cc:	1c00f437          	lui	s0,0x1c00f
1c0049d0:	21440793          	addi	a5,s0,532 # 1c00f214 <HyperFlash>
1c0049d4:	07b1                	addi	a5,a5,12
1c0049d6:	ce3e                	sw	a5,28(sp)
1c0049d8:	cc02                	sw	zero,24(sp)
1c0049da:	082c                	addi	a1,sp,24
1c0049dc:	21440513          	addi	a0,s0,532
1c0049e0:	54e050ef          	jal	ra,1c009f2e <pi_open_from_conf>
1c0049e4:	21440513          	addi	a0,s0,532
1c0049e8:	1af020ef          	jal	ra,1c007396 <pi_fs_mount>
1c0049ec:	c909                	beqz	a0,1c0049fe <modelCNN_Construct+0xe6>
1c0049ee:	21440513          	addi	a0,s0,532
1c0049f2:	455c                	lw	a5,12(a0)
1c0049f4:	43dc                	lw	a5,4(a5)
1c0049f6:	0531                	addi	a0,a0,12
1c0049f8:	9782                	jalr	a5
1c0049fa:	4985                	li	s3,1
1c0049fc:	bfa5                	j	1c004974 <modelCNN_Construct+0x5c>
1c0049fe:	1c00f537          	lui	a0,0x1c00f
1c004a02:	21450413          	addi	s0,a0,532 # 1c00f214 <HyperFlash>
1c004a06:	4601                	li	a2,0
1c004a08:	1c00f5b7          	lui	a1,0x1c00f
1c004a0c:	a0058593          	addi	a1,a1,-1536 # 1c00ea00 <__clz_tab+0x2dc>
1c004a10:	21450513          	addi	a0,a0,532
1c004a14:	1b7020ef          	jal	ra,1c0073ca <pi_fs_open>
1c004a18:	cc08                	sw	a0,24(s0)
1c004a1a:	c515                	beqz	a0,1c004a46 <modelCNN_Construct+0x12e>
1c004a1c:	1c00f537          	lui	a0,0x1c00f
1c004a20:	23052783          	lw	a5,560(a0) # 1c00f230 <HyperRam>
1c004a24:	4b9c                	lw	a5,16(a5)
1c004a26:	00037637          	lui	a2,0x37
1c004a2a:	a5060613          	addi	a2,a2,-1456 # 36a50 <__L1Cl+0x26a50>
1c004a2e:	004c                	addi	a1,sp,4
1c004a30:	23050513          	addi	a0,a0,560
1c004a34:	9782                	jalr	a5
1c004a36:	8a2a                	mv	s4,a0
1c004a38:	c11d                	beqz	a0,1c004a5e <modelCNN_Construct+0x146>
1c004a3a:	1c00f7b7          	lui	a5,0x1c00f
1c004a3e:	5407ae23          	sw	zero,1372(a5) # 1c00f55c <model_L3_Memory>
1c004a42:	4989                	li	s3,2
1c004a44:	bf05                	j	1c004974 <modelCNN_Construct+0x5c>
1c004a46:	1c00f537          	lui	a0,0x1c00f
1c004a4a:	21450513          	addi	a0,a0,532 # 1c00f214 <HyperFlash>
1c004a4e:	175020ef          	jal	ra,1c0073c2 <pi_fs_unmount>
1c004a52:	445c                	lw	a5,12(s0)
1c004a54:	43dc                	lw	a5,4(a5)
1c004a56:	00c40513          	addi	a0,s0,12
1c004a5a:	9782                	jalr	a5
1c004a5c:	bf79                	j	1c0049fa <modelCNN_Construct+0xe2>
1c004a5e:	4792                	lw	a5,4(sp)
1c004a60:	6a079b63          	bnez	a5,1c005116 <modelCNN_Construct+0x7fe>
1c004a64:	1c00f537          	lui	a0,0x1c00f
1c004a68:	23052783          	lw	a5,560(a0) # 1c00f230 <HyperRam>
1c004a6c:	4b9c                	lw	a5,16(a5)
1c004a6e:	00037637          	lui	a2,0x37
1c004a72:	a5060613          	addi	a2,a2,-1456 # 36a50 <__L1Cl+0x26a50>
1c004a76:	004c                	addi	a1,sp,4
1c004a78:	23050513          	addi	a0,a0,560
1c004a7c:	9782                	jalr	a5
1c004a7e:	fd55                	bnez	a0,1c004a3a <modelCNN_Construct+0x122>
1c004a80:	4792                	lw	a5,4(sp)
1c004a82:	1c00f737          	lui	a4,0x1c00f
1c004a86:	54f72e23          	sw	a5,1372(a4) # 1c00f55c <model_L3_Memory>
1c004a8a:	4989                	li	s3,2
1c004a8c:	ee0784e3          	beqz	a5,1c004974 <modelCNN_Construct+0x5c>
1c004a90:	0002b537          	lui	a0,0x2b
1c004a94:	04650513          	addi	a0,a0,70 # 2b046 <__L1Cl+0x1b046>
1c004a98:	5b7050ef          	jal	ra,1c00a84e <pi_l2_malloc>
1c004a9c:	1c00f7b7          	lui	a5,0x1c00f
1c004aa0:	06a7a223          	sw	a0,100(a5) # 1c00f064 <model_L2_Memory>
1c004aa4:	498d                	li	s3,3
1c004aa6:	ec0507e3          	beqz	a0,1c004974 <modelCNN_Construct+0x5c>
1c004aaa:	65b1                	lui	a1,0xc
1c004aac:	e8858593          	addi	a1,a1,-376 # be88 <__rt_stack_size+0xb688>
1c004ab0:	4501                	li	a0,0
1c004ab2:	597050ef          	jal	ra,1c00a848 <pi_cl_l1_malloc>
1c004ab6:	100007b7          	lui	a5,0x10000
1c004aba:	00a7ae23          	sw	a0,28(a5) # 1000001c <model_L1_Memory>
1c004abe:	64050963          	beqz	a0,1c005110 <modelCNN_Construct+0x7f8>
1c004ac2:	000239b7          	lui	s3,0x23
1c004ac6:	58098993          	addi	s3,s3,1408 # 23580 <__L1Cl+0x13580>
1c004aca:	1c00fc37          	lui	s8,0x1c00f
1c004ace:	214c0c13          	addi	s8,s8,532 # 1c00f214 <HyperFlash>
1c004ad2:	1c00fd37          	lui	s10,0x1c00f
1c004ad6:	1c00fbb7          	lui	s7,0x1c00f
1c004ada:	4405                	li	s0,1
1c004adc:	1c00fcb7          	lui	s9,0x1c00f
1c004ae0:	1c00fb37          	lui	s6,0x1c00f
1c004ae4:	40000793          	li	a5,1024
1c004ae8:	04f9cab3          	p.min	s5,s3,a5
1c004aec:	8952                	mv	s2,s4
1c004aee:	510d2583          	lw	a1,1296(s10) # 1c00f510 <model_L3_Flash>
1c004af2:	d5a2                	sw	s0,232(sp)
1c004af4:	cb82                	sw	zero,212(sp)
1c004af6:	dda2                	sw	s0,248(sp)
1c004af8:	0e010223          	sb	zero,228(sp)
1c004afc:	099c                	addi	a5,sp,208
1c004afe:	8722                	mv	a4,s0
1c004b00:	86d6                	mv	a3,s5
1c004b02:	064ba603          	lw	a2,100(s7) # 1c00f064 <model_L2_Memory>
1c004b06:	95d2                	add	a1,a1,s4
1c004b08:	018c2503          	lw	a0,24(s8)
1c004b0c:	123020ef          	jal	ra,1c00742e <pi_fs_copy_async>
1c004b10:	0e410783          	lb	a5,228(sp)
1c004b14:	ef89                	bnez	a5,1c004b2e <modelCNN_Construct+0x216>
1c004b16:	30047df3          	csrrci	s11,mstatus,8
1c004b1a:	85a2                	mv	a1,s0
1c004b1c:	01c00513          	li	a0,28
1c004b20:	28f050ef          	jal	ra,1c00a5ae <__rt_event_execute>
1c004b24:	300d9073          	csrw	mstatus,s11
1c004b28:	0e410783          	lb	a5,228(sp)
1c004b2c:	d7ed                	beqz	a5,1c004b16 <modelCNN_Construct+0x1fe>
1c004b2e:	55cca583          	lw	a1,1372(s9) # 1c00f55c <model_L3_Memory>
1c004b32:	d4a2                	sw	s0,104(sp)
1c004b34:	ca82                	sw	zero,84(sp)
1c004b36:	dca2                	sw	s0,120(sp)
1c004b38:	06010223          	sb	zero,100(sp)
1c004b3c:	230b2783          	lw	a5,560(s6) # 1c00f230 <HyperRam>
1c004b40:	0087a803          	lw	a6,8(a5)
1c004b44:	089c                	addi	a5,sp,80
1c004b46:	4701                	li	a4,0
1c004b48:	86d6                	mv	a3,s5
1c004b4a:	064ba603          	lw	a2,100(s7)
1c004b4e:	95ca                	add	a1,a1,s2
1c004b50:	230b0513          	addi	a0,s6,560
1c004b54:	9802                	jalr	a6
1c004b56:	06410783          	lb	a5,100(sp)
1c004b5a:	ef89                	bnez	a5,1c004b74 <modelCNN_Construct+0x25c>
1c004b5c:	30047973          	csrrci	s2,mstatus,8
1c004b60:	85a2                	mv	a1,s0
1c004b62:	01c00513          	li	a0,28
1c004b66:	249050ef          	jal	ra,1c00a5ae <__rt_event_execute>
1c004b6a:	30091073          	csrw	mstatus,s2
1c004b6e:	06410783          	lb	a5,100(sp)
1c004b72:	d7ed                	beqz	a5,1c004b5c <modelCNN_Construct+0x244>
1c004b74:	9a56                	add	s4,s4,s5
1c004b76:	415989b3          	sub	s3,s3,s5
1c004b7a:	f60995e3          	bnez	s3,1c004ae4 <modelCNN_Construct+0x1cc>
1c004b7e:	1c00f7b7          	lui	a5,0x1c00f
1c004b82:	22c7a503          	lw	a0,556(a5) # 1c00f22c <HyperFlash+0x18>
1c004b86:	1c00f7b7          	lui	a5,0x1c00f
1c004b8a:	5107a803          	lw	a6,1296(a5) # 1c00f510 <model_L3_Flash>
1c004b8e:	1c00f7b7          	lui	a5,0x1c00f
1c004b92:	0647a583          	lw	a1,100(a5) # 1c00f064 <model_L2_Memory>
1c004b96:	4785                	li	a5,1
1c004b98:	d5be                	sw	a5,232(sp)
1c004b9a:	cb82                	sw	zero,212(sp)
1c004b9c:	ddbe                	sw	a5,248(sp)
1c004b9e:	0e010223          	sb	zero,228(sp)
1c004ba2:	099c                	addi	a5,sp,208
1c004ba4:	4705                	li	a4,1
1c004ba6:	46a5                	li	a3,9
1c004ba8:	6615                	lui	a2,0x5
1c004baa:	b6060613          	addi	a2,a2,-1184 # 4b60 <__rt_stack_size+0x4360>
1c004bae:	962e                	add	a2,a2,a1
1c004bb0:	000285b7          	lui	a1,0x28
1c004bb4:	0e058593          	addi	a1,a1,224 # 280e0 <__L1Cl+0x180e0>
1c004bb8:	95c2                	add	a1,a1,a6
1c004bba:	075020ef          	jal	ra,1c00742e <pi_fs_copy_async>
1c004bbe:	0e410783          	lb	a5,228(sp)
1c004bc2:	ef89                	bnez	a5,1c004bdc <modelCNN_Construct+0x2c4>
1c004bc4:	30047473          	csrrci	s0,mstatus,8
1c004bc8:	4585                	li	a1,1
1c004bca:	01c00513          	li	a0,28
1c004bce:	1e1050ef          	jal	ra,1c00a5ae <__rt_event_execute>
1c004bd2:	30041073          	csrw	mstatus,s0
1c004bd6:	0e410783          	lb	a5,228(sp)
1c004bda:	d7ed                	beqz	a5,1c004bc4 <modelCNN_Construct+0x2ac>
1c004bdc:	1c00f7b7          	lui	a5,0x1c00f
1c004be0:	22c7a503          	lw	a0,556(a5) # 1c00f22c <HyperFlash+0x18>
1c004be4:	1c00f7b7          	lui	a5,0x1c00f
1c004be8:	5107a803          	lw	a6,1296(a5) # 1c00f510 <model_L3_Flash>
1c004bec:	1c00f7b7          	lui	a5,0x1c00f
1c004bf0:	0647a583          	lw	a1,100(a5) # 1c00f064 <model_L2_Memory>
1c004bf4:	4785                	li	a5,1
1c004bf6:	d5be                	sw	a5,232(sp)
1c004bf8:	cb82                	sw	zero,212(sp)
1c004bfa:	ddbe                	sw	a5,248(sp)
1c004bfc:	0e010223          	sb	zero,228(sp)
1c004c00:	099c                	addi	a5,sp,208
1c004c02:	4705                	li	a4,1
1c004c04:	12000693          	li	a3,288
1c004c08:	6615                	lui	a2,0x5
1c004c0a:	80060613          	addi	a2,a2,-2048 # 4800 <__rt_stack_size+0x4000>
1c004c0e:	962e                	add	a2,a2,a1
1c004c10:	000285b7          	lui	a1,0x28
1c004c14:	d8058593          	addi	a1,a1,-640 # 27d80 <__L1Cl+0x17d80>
1c004c18:	95c2                	add	a1,a1,a6
1c004c1a:	015020ef          	jal	ra,1c00742e <pi_fs_copy_async>
1c004c1e:	0e410783          	lb	a5,228(sp)
1c004c22:	ef89                	bnez	a5,1c004c3c <modelCNN_Construct+0x324>
1c004c24:	30047473          	csrrci	s0,mstatus,8
1c004c28:	4585                	li	a1,1
1c004c2a:	01c00513          	li	a0,28
1c004c2e:	181050ef          	jal	ra,1c00a5ae <__rt_event_execute>
1c004c32:	30041073          	csrw	mstatus,s0
1c004c36:	0e410783          	lb	a5,228(sp)
1c004c3a:	d7ed                	beqz	a5,1c004c24 <modelCNN_Construct+0x30c>
1c004c3c:	1c00f7b7          	lui	a5,0x1c00f
1c004c40:	22c7a503          	lw	a0,556(a5) # 1c00f22c <HyperFlash+0x18>
1c004c44:	1c00f7b7          	lui	a5,0x1c00f
1c004c48:	5107a803          	lw	a6,1296(a5) # 1c00f510 <model_L3_Flash>
1c004c4c:	1c00f7b7          	lui	a5,0x1c00f
1c004c50:	0647a583          	lw	a1,100(a5) # 1c00f064 <model_L2_Memory>
1c004c54:	4785                	li	a5,1
1c004c56:	d5be                	sw	a5,232(sp)
1c004c58:	cb82                	sw	zero,212(sp)
1c004c5a:	ddbe                	sw	a5,248(sp)
1c004c5c:	0e010223          	sb	zero,228(sp)
1c004c60:	099c                	addi	a5,sp,208
1c004c62:	4705                	li	a4,1
1c004c64:	08000693          	li	a3,128
1c004c68:	6615                	lui	a2,0x5
1c004c6a:	a2060613          	addi	a2,a2,-1504 # 4a20 <__rt_stack_size+0x4220>
1c004c6e:	962e                	add	a2,a2,a1
1c004c70:	000285b7          	lui	a1,0x28
1c004c74:	fa058593          	addi	a1,a1,-96 # 27fa0 <__L1Cl+0x17fa0>
1c004c78:	95c2                	add	a1,a1,a6
1c004c7a:	7b4020ef          	jal	ra,1c00742e <pi_fs_copy_async>
1c004c7e:	0e410783          	lb	a5,228(sp)
1c004c82:	ef89                	bnez	a5,1c004c9c <modelCNN_Construct+0x384>
1c004c84:	30047473          	csrrci	s0,mstatus,8
1c004c88:	4585                	li	a1,1
1c004c8a:	01c00513          	li	a0,28
1c004c8e:	121050ef          	jal	ra,1c00a5ae <__rt_event_execute>
1c004c92:	30041073          	csrw	mstatus,s0
1c004c96:	0e410783          	lb	a5,228(sp)
1c004c9a:	d7ed                	beqz	a5,1c004c84 <modelCNN_Construct+0x36c>
1c004c9c:	1c00f7b7          	lui	a5,0x1c00f
1c004ca0:	22c7a503          	lw	a0,556(a5) # 1c00f22c <HyperFlash+0x18>
1c004ca4:	1c00f7b7          	lui	a5,0x1c00f
1c004ca8:	5107a803          	lw	a6,1296(a5) # 1c00f510 <model_L3_Flash>
1c004cac:	1c00f7b7          	lui	a5,0x1c00f
1c004cb0:	0647a583          	lw	a1,100(a5) # 1c00f064 <model_L2_Memory>
1c004cb4:	4785                	li	a5,1
1c004cb6:	d5be                	sw	a5,232(sp)
1c004cb8:	cb82                	sw	zero,212(sp)
1c004cba:	ddbe                	sw	a5,248(sp)
1c004cbc:	0e010223          	sb	zero,228(sp)
1c004cc0:	099c                	addi	a5,sp,208
1c004cc2:	4705                	li	a4,1
1c004cc4:	02000693          	li	a3,32
1c004cc8:	6615                	lui	a2,0x5
1c004cca:	b2060613          	addi	a2,a2,-1248 # 4b20 <__rt_stack_size+0x4320>
1c004cce:	962e                	add	a2,a2,a1
1c004cd0:	000285b7          	lui	a1,0x28
1c004cd4:	0a058593          	addi	a1,a1,160 # 280a0 <__L1Cl+0x180a0>
1c004cd8:	95c2                	add	a1,a1,a6
1c004cda:	754020ef          	jal	ra,1c00742e <pi_fs_copy_async>
1c004cde:	0e410783          	lb	a5,228(sp)
1c004ce2:	ef89                	bnez	a5,1c004cfc <modelCNN_Construct+0x3e4>
1c004ce4:	30047473          	csrrci	s0,mstatus,8
1c004ce8:	4585                	li	a1,1
1c004cea:	01c00513          	li	a0,28
1c004cee:	0c1050ef          	jal	ra,1c00a5ae <__rt_event_execute>
1c004cf2:	30041073          	csrw	mstatus,s0
1c004cf6:	0e410783          	lb	a5,228(sp)
1c004cfa:	d7ed                	beqz	a5,1c004ce4 <modelCNN_Construct+0x3cc>
1c004cfc:	1c00f7b7          	lui	a5,0x1c00f
1c004d00:	22c7a503          	lw	a0,556(a5) # 1c00f22c <HyperFlash+0x18>
1c004d04:	1c00f7b7          	lui	a5,0x1c00f
1c004d08:	5107a803          	lw	a6,1296(a5) # 1c00f510 <model_L3_Flash>
1c004d0c:	1c00f7b7          	lui	a5,0x1c00f
1c004d10:	0647a583          	lw	a1,100(a5) # 1c00f064 <model_L2_Memory>
1c004d14:	4785                	li	a5,1
1c004d16:	d5be                	sw	a5,232(sp)
1c004d18:	cb82                	sw	zero,212(sp)
1c004d1a:	ddbe                	sw	a5,248(sp)
1c004d1c:	0e010223          	sb	zero,228(sp)
1c004d20:	099c                	addi	a5,sp,208
1c004d22:	4705                	li	a4,1
1c004d24:	02000693          	li	a3,32
1c004d28:	6615                	lui	a2,0x5
1c004d2a:	b4060613          	addi	a2,a2,-1216 # 4b40 <__rt_stack_size+0x4340>
1c004d2e:	962e                	add	a2,a2,a1
1c004d30:	000285b7          	lui	a1,0x28
1c004d34:	0c058593          	addi	a1,a1,192 # 280c0 <__L1Cl+0x180c0>
1c004d38:	95c2                	add	a1,a1,a6
1c004d3a:	6f4020ef          	jal	ra,1c00742e <pi_fs_copy_async>
1c004d3e:	0e410783          	lb	a5,228(sp)
1c004d42:	ef89                	bnez	a5,1c004d5c <modelCNN_Construct+0x444>
1c004d44:	30047473          	csrrci	s0,mstatus,8
1c004d48:	4585                	li	a1,1
1c004d4a:	01c00513          	li	a0,28
1c004d4e:	061050ef          	jal	ra,1c00a5ae <__rt_event_execute>
1c004d52:	30041073          	csrw	mstatus,s0
1c004d56:	0e410783          	lb	a5,228(sp)
1c004d5a:	d7ed                	beqz	a5,1c004d44 <modelCNN_Construct+0x42c>
1c004d5c:	1c00f7b7          	lui	a5,0x1c00f
1c004d60:	22c7a503          	lw	a0,556(a5) # 1c00f22c <HyperFlash+0x18>
1c004d64:	1c00f7b7          	lui	a5,0x1c00f
1c004d68:	5107a803          	lw	a6,1296(a5) # 1c00f510 <model_L3_Flash>
1c004d6c:	1c00f7b7          	lui	a5,0x1c00f
1c004d70:	0647a583          	lw	a1,100(a5) # 1c00f064 <model_L2_Memory>
1c004d74:	4785                	li	a5,1
1c004d76:	d5be                	sw	a5,232(sp)
1c004d78:	cb82                	sw	zero,212(sp)
1c004d7a:	ddbe                	sw	a5,248(sp)
1c004d7c:	0e010223          	sb	zero,228(sp)
1c004d80:	099c                	addi	a5,sp,208
1c004d82:	4705                	li	a4,1
1c004d84:	46a5                	li	a3,9
1c004d86:	6615                	lui	a2,0x5
1c004d88:	b6c60613          	addi	a2,a2,-1172 # 4b6c <__rt_stack_size+0x436c>
1c004d8c:	962e                	add	a2,a2,a1
1c004d8e:	000285b7          	lui	a1,0x28
1c004d92:	0ec58593          	addi	a1,a1,236 # 280ec <__L1Cl+0x180ec>
1c004d96:	95c2                	add	a1,a1,a6
1c004d98:	696020ef          	jal	ra,1c00742e <pi_fs_copy_async>
1c004d9c:	0e410783          	lb	a5,228(sp)
1c004da0:	ef89                	bnez	a5,1c004dba <modelCNN_Construct+0x4a2>
1c004da2:	30047473          	csrrci	s0,mstatus,8
1c004da6:	4585                	li	a1,1
1c004da8:	01c00513          	li	a0,28
1c004dac:	003050ef          	jal	ra,1c00a5ae <__rt_event_execute>
1c004db0:	30041073          	csrw	mstatus,s0
1c004db4:	0e410783          	lb	a5,228(sp)
1c004db8:	d7ed                	beqz	a5,1c004da2 <modelCNN_Construct+0x48a>
1c004dba:	1c00f7b7          	lui	a5,0x1c00f
1c004dbe:	22c7a503          	lw	a0,556(a5) # 1c00f22c <HyperFlash+0x18>
1c004dc2:	1c00f7b7          	lui	a5,0x1c00f
1c004dc6:	5107a803          	lw	a6,1296(a5) # 1c00f510 <model_L3_Flash>
1c004dca:	1c00f7b7          	lui	a5,0x1c00f
1c004dce:	0647a603          	lw	a2,100(a5) # 1c00f064 <model_L2_Memory>
1c004dd2:	4785                	li	a5,1
1c004dd4:	d5be                	sw	a5,232(sp)
1c004dd6:	cb82                	sw	zero,212(sp)
1c004dd8:	ddbe                	sw	a5,248(sp)
1c004dda:	0e010223          	sb	zero,228(sp)
1c004dde:	099c                	addi	a5,sp,208
1c004de0:	4705                	li	a4,1
1c004de2:	6695                	lui	a3,0x5
1c004de4:	80068693          	addi	a3,a3,-2048 # 4800 <__rt_stack_size+0x4000>
1c004de8:	000235b7          	lui	a1,0x23
1c004dec:	58058593          	addi	a1,a1,1408 # 23580 <__L1Cl+0x13580>
1c004df0:	95c2                	add	a1,a1,a6
1c004df2:	63c020ef          	jal	ra,1c00742e <pi_fs_copy_async>
1c004df6:	0e410783          	lb	a5,228(sp)
1c004dfa:	ef89                	bnez	a5,1c004e14 <modelCNN_Construct+0x4fc>
1c004dfc:	30047473          	csrrci	s0,mstatus,8
1c004e00:	4585                	li	a1,1
1c004e02:	01c00513          	li	a0,28
1c004e06:	7a8050ef          	jal	ra,1c00a5ae <__rt_event_execute>
1c004e0a:	30041073          	csrw	mstatus,s0
1c004e0e:	0e410783          	lb	a5,228(sp)
1c004e12:	d7ed                	beqz	a5,1c004dfc <modelCNN_Construct+0x4e4>
1c004e14:	1c00f7b7          	lui	a5,0x1c00f
1c004e18:	22c7a503          	lw	a0,556(a5) # 1c00f22c <HyperFlash+0x18>
1c004e1c:	1c00f7b7          	lui	a5,0x1c00f
1c004e20:	5107a803          	lw	a6,1296(a5) # 1c00f510 <model_L3_Flash>
1c004e24:	1c00f7b7          	lui	a5,0x1c00f
1c004e28:	0647a583          	lw	a1,100(a5) # 1c00f064 <model_L2_Memory>
1c004e2c:	4785                	li	a5,1
1c004e2e:	d5be                	sw	a5,232(sp)
1c004e30:	cb82                	sw	zero,212(sp)
1c004e32:	ddbe                	sw	a5,248(sp)
1c004e34:	0e010223          	sb	zero,228(sp)
1c004e38:	099c                	addi	a5,sp,208
1c004e3a:	4705                	li	a4,1
1c004e3c:	10000693          	li	a3,256
1c004e40:	6615                	lui	a2,0x5
1c004e42:	92060613          	addi	a2,a2,-1760 # 4920 <__rt_stack_size+0x4120>
1c004e46:	962e                	add	a2,a2,a1
1c004e48:	000285b7          	lui	a1,0x28
1c004e4c:	ea058593          	addi	a1,a1,-352 # 27ea0 <__L1Cl+0x17ea0>
1c004e50:	95c2                	add	a1,a1,a6
1c004e52:	5dc020ef          	jal	ra,1c00742e <pi_fs_copy_async>
1c004e56:	0e410783          	lb	a5,228(sp)
1c004e5a:	ef89                	bnez	a5,1c004e74 <modelCNN_Construct+0x55c>
1c004e5c:	30047473          	csrrci	s0,mstatus,8
1c004e60:	4585                	li	a1,1
1c004e62:	01c00513          	li	a0,28
1c004e66:	748050ef          	jal	ra,1c00a5ae <__rt_event_execute>
1c004e6a:	30041073          	csrw	mstatus,s0
1c004e6e:	0e410783          	lb	a5,228(sp)
1c004e72:	d7ed                	beqz	a5,1c004e5c <modelCNN_Construct+0x544>
1c004e74:	1c00f7b7          	lui	a5,0x1c00f
1c004e78:	22c7a503          	lw	a0,556(a5) # 1c00f22c <HyperFlash+0x18>
1c004e7c:	1c00f7b7          	lui	a5,0x1c00f
1c004e80:	5107a803          	lw	a6,1296(a5) # 1c00f510 <model_L3_Flash>
1c004e84:	1c00f7b7          	lui	a5,0x1c00f
1c004e88:	0647a583          	lw	a1,100(a5) # 1c00f064 <model_L2_Memory>
1c004e8c:	4785                	li	a5,1
1c004e8e:	d5be                	sw	a5,232(sp)
1c004e90:	cb82                	sw	zero,212(sp)
1c004e92:	ddbe                	sw	a5,248(sp)
1c004e94:	0e010223          	sb	zero,228(sp)
1c004e98:	099c                	addi	a5,sp,208
1c004e9a:	4705                	li	a4,1
1c004e9c:	04000693          	li	a3,64
1c004ea0:	6615                	lui	a2,0x5
1c004ea2:	aa060613          	addi	a2,a2,-1376 # 4aa0 <__rt_stack_size+0x42a0>
1c004ea6:	962e                	add	a2,a2,a1
1c004ea8:	000285b7          	lui	a1,0x28
1c004eac:	02058593          	addi	a1,a1,32 # 28020 <__L1Cl+0x18020>
1c004eb0:	95c2                	add	a1,a1,a6
1c004eb2:	57c020ef          	jal	ra,1c00742e <pi_fs_copy_async>
1c004eb6:	0e410783          	lb	a5,228(sp)
1c004eba:	ef89                	bnez	a5,1c004ed4 <modelCNN_Construct+0x5bc>
1c004ebc:	30047473          	csrrci	s0,mstatus,8
1c004ec0:	4585                	li	a1,1
1c004ec2:	01c00513          	li	a0,28
1c004ec6:	6e8050ef          	jal	ra,1c00a5ae <__rt_event_execute>
1c004eca:	30041073          	csrw	mstatus,s0
1c004ece:	0e410783          	lb	a5,228(sp)
1c004ed2:	d7ed                	beqz	a5,1c004ebc <modelCNN_Construct+0x5a4>
1c004ed4:	1c00f7b7          	lui	a5,0x1c00f
1c004ed8:	22c7a503          	lw	a0,556(a5) # 1c00f22c <HyperFlash+0x18>
1c004edc:	1c00f7b7          	lui	a5,0x1c00f
1c004ee0:	5107a803          	lw	a6,1296(a5) # 1c00f510 <model_L3_Flash>
1c004ee4:	1c00f7b7          	lui	a5,0x1c00f
1c004ee8:	0647a583          	lw	a1,100(a5) # 1c00f064 <model_L2_Memory>
1c004eec:	4785                	li	a5,1
1c004eee:	d5be                	sw	a5,232(sp)
1c004ef0:	cb82                	sw	zero,212(sp)
1c004ef2:	ddbe                	sw	a5,248(sp)
1c004ef4:	0e010223          	sb	zero,228(sp)
1c004ef8:	099c                	addi	a5,sp,208
1c004efa:	4705                	li	a4,1
1c004efc:	04000693          	li	a3,64
1c004f00:	6615                	lui	a2,0x5
1c004f02:	ae060613          	addi	a2,a2,-1312 # 4ae0 <__rt_stack_size+0x42e0>
1c004f06:	962e                	add	a2,a2,a1
1c004f08:	000285b7          	lui	a1,0x28
1c004f0c:	06058593          	addi	a1,a1,96 # 28060 <__L1Cl+0x18060>
1c004f10:	95c2                	add	a1,a1,a6
1c004f12:	51c020ef          	jal	ra,1c00742e <pi_fs_copy_async>
1c004f16:	0e410783          	lb	a5,228(sp)
1c004f1a:	ef89                	bnez	a5,1c004f34 <modelCNN_Construct+0x61c>
1c004f1c:	30047473          	csrrci	s0,mstatus,8
1c004f20:	4585                	li	a1,1
1c004f22:	01c00513          	li	a0,28
1c004f26:	688050ef          	jal	ra,1c00a5ae <__rt_event_execute>
1c004f2a:	30041073          	csrw	mstatus,s0
1c004f2e:	0e410783          	lb	a5,228(sp)
1c004f32:	d7ed                	beqz	a5,1c004f1c <modelCNN_Construct+0x604>
1c004f34:	1c00f7b7          	lui	a5,0x1c00f
1c004f38:	22c7a503          	lw	a0,556(a5) # 1c00f22c <HyperFlash+0x18>
1c004f3c:	1c00f7b7          	lui	a5,0x1c00f
1c004f40:	5107a803          	lw	a6,1296(a5) # 1c00f510 <model_L3_Flash>
1c004f44:	1c00f7b7          	lui	a5,0x1c00f
1c004f48:	0647a583          	lw	a1,100(a5) # 1c00f064 <model_L2_Memory>
1c004f4c:	4785                	li	a5,1
1c004f4e:	d5be                	sw	a5,232(sp)
1c004f50:	cb82                	sw	zero,212(sp)
1c004f52:	ddbe                	sw	a5,248(sp)
1c004f54:	0e010223          	sb	zero,228(sp)
1c004f58:	099c                	addi	a5,sp,208
1c004f5a:	4705                	li	a4,1
1c004f5c:	46a5                	li	a3,9
1c004f5e:	6615                	lui	a2,0x5
1c004f60:	b7860613          	addi	a2,a2,-1160 # 4b78 <__rt_stack_size+0x4378>
1c004f64:	962e                	add	a2,a2,a1
1c004f66:	000285b7          	lui	a1,0x28
1c004f6a:	0f858593          	addi	a1,a1,248 # 280f8 <__L1Cl+0x180f8>
1c004f6e:	95c2                	add	a1,a1,a6
1c004f70:	4be020ef          	jal	ra,1c00742e <pi_fs_copy_async>
1c004f74:	0e410783          	lb	a5,228(sp)
1c004f78:	ef89                	bnez	a5,1c004f92 <modelCNN_Construct+0x67a>
1c004f7a:	30047473          	csrrci	s0,mstatus,8
1c004f7e:	4585                	li	a1,1
1c004f80:	01c00513          	li	a0,28
1c004f84:	62a050ef          	jal	ra,1c00a5ae <__rt_event_execute>
1c004f88:	30041073          	csrw	mstatus,s0
1c004f8c:	0e410783          	lb	a5,228(sp)
1c004f90:	d7ed                	beqz	a5,1c004f7a <modelCNN_Construct+0x662>
1c004f92:	1c00f7b7          	lui	a5,0x1c00f
1c004f96:	22c7a503          	lw	a0,556(a5) # 1c00f22c <HyperFlash+0x18>
1c004f9a:	1c00f7b7          	lui	a5,0x1c00f
1c004f9e:	5107a803          	lw	a6,1296(a5) # 1c00f510 <model_L3_Flash>
1c004fa2:	1c00f7b7          	lui	a5,0x1c00f
1c004fa6:	0647a583          	lw	a1,100(a5) # 1c00f064 <model_L2_Memory>
1c004faa:	4785                	li	a5,1
1c004fac:	d5be                	sw	a5,232(sp)
1c004fae:	cb82                	sw	zero,212(sp)
1c004fb0:	ddbe                	sw	a5,248(sp)
1c004fb2:	0e010223          	sb	zero,228(sp)
1c004fb6:	099c                	addi	a5,sp,208
1c004fb8:	4705                	li	a4,1
1c004fba:	46a1                	li	a3,8
1c004fbc:	6615                	lui	a2,0x5
1c004fbe:	b9060613          	addi	a2,a2,-1136 # 4b90 <__rt_stack_size+0x4390>
1c004fc2:	962e                	add	a2,a2,a1
1c004fc4:	000285b7          	lui	a1,0x28
1c004fc8:	11058593          	addi	a1,a1,272 # 28110 <__L1Cl+0x18110>
1c004fcc:	95c2                	add	a1,a1,a6
1c004fce:	460020ef          	jal	ra,1c00742e <pi_fs_copy_async>
1c004fd2:	0e410783          	lb	a5,228(sp)
1c004fd6:	ef89                	bnez	a5,1c004ff0 <modelCNN_Construct+0x6d8>
1c004fd8:	30047473          	csrrci	s0,mstatus,8
1c004fdc:	4585                	li	a1,1
1c004fde:	01c00513          	li	a0,28
1c004fe2:	5cc050ef          	jal	ra,1c00a5ae <__rt_event_execute>
1c004fe6:	30041073          	csrw	mstatus,s0
1c004fea:	0e410783          	lb	a5,228(sp)
1c004fee:	d7ed                	beqz	a5,1c004fd8 <modelCNN_Construct+0x6c0>
1c004ff0:	1c00f7b7          	lui	a5,0x1c00f
1c004ff4:	22c7a503          	lw	a0,556(a5) # 1c00f22c <HyperFlash+0x18>
1c004ff8:	1c00f7b7          	lui	a5,0x1c00f
1c004ffc:	5107a803          	lw	a6,1296(a5) # 1c00f510 <model_L3_Flash>
1c005000:	1c00f7b7          	lui	a5,0x1c00f
1c005004:	0647a583          	lw	a1,100(a5) # 1c00f064 <model_L2_Memory>
1c005008:	4785                	li	a5,1
1c00500a:	d5be                	sw	a5,232(sp)
1c00500c:	cb82                	sw	zero,212(sp)
1c00500e:	ddbe                	sw	a5,248(sp)
1c005010:	0e010223          	sb	zero,228(sp)
1c005014:	099c                	addi	a5,sp,208
1c005016:	4705                	li	a4,1
1c005018:	4689                	li	a3,2
1c00501a:	6615                	lui	a2,0x5
1c00501c:	b9860613          	addi	a2,a2,-1128 # 4b98 <__rt_stack_size+0x4398>
1c005020:	962e                	add	a2,a2,a1
1c005022:	000285b7          	lui	a1,0x28
1c005026:	11858593          	addi	a1,a1,280 # 28118 <__L1Cl+0x18118>
1c00502a:	95c2                	add	a1,a1,a6
1c00502c:	402020ef          	jal	ra,1c00742e <pi_fs_copy_async>
1c005030:	0e410783          	lb	a5,228(sp)
1c005034:	ef89                	bnez	a5,1c00504e <modelCNN_Construct+0x736>
1c005036:	30047473          	csrrci	s0,mstatus,8
1c00503a:	4585                	li	a1,1
1c00503c:	01c00513          	li	a0,28
1c005040:	56e050ef          	jal	ra,1c00a5ae <__rt_event_execute>
1c005044:	30041073          	csrw	mstatus,s0
1c005048:	0e410783          	lb	a5,228(sp)
1c00504c:	d7ed                	beqz	a5,1c005036 <modelCNN_Construct+0x71e>
1c00504e:	1c00f7b7          	lui	a5,0x1c00f
1c005052:	22c7a503          	lw	a0,556(a5) # 1c00f22c <HyperFlash+0x18>
1c005056:	1c00f7b7          	lui	a5,0x1c00f
1c00505a:	5107a803          	lw	a6,1296(a5) # 1c00f510 <model_L3_Flash>
1c00505e:	1c00f7b7          	lui	a5,0x1c00f
1c005062:	0647a583          	lw	a1,100(a5) # 1c00f064 <model_L2_Memory>
1c005066:	4785                	li	a5,1
1c005068:	d5be                	sw	a5,232(sp)
1c00506a:	cb82                	sw	zero,212(sp)
1c00506c:	ddbe                	sw	a5,248(sp)
1c00506e:	0e010223          	sb	zero,228(sp)
1c005072:	099c                	addi	a5,sp,208
1c005074:	4705                	li	a4,1
1c005076:	4689                	li	a3,2
1c005078:	6615                	lui	a2,0x5
1c00507a:	b9c60613          	addi	a2,a2,-1124 # 4b9c <__rt_stack_size+0x439c>
1c00507e:	962e                	add	a2,a2,a1
1c005080:	000285b7          	lui	a1,0x28
1c005084:	11c58593          	addi	a1,a1,284 # 2811c <__L1Cl+0x1811c>
1c005088:	95c2                	add	a1,a1,a6
1c00508a:	3a4020ef          	jal	ra,1c00742e <pi_fs_copy_async>
1c00508e:	0e410783          	lb	a5,228(sp)
1c005092:	ef89                	bnez	a5,1c0050ac <modelCNN_Construct+0x794>
1c005094:	30047473          	csrrci	s0,mstatus,8
1c005098:	4585                	li	a1,1
1c00509a:	01c00513          	li	a0,28
1c00509e:	510050ef          	jal	ra,1c00a5ae <__rt_event_execute>
1c0050a2:	30041073          	csrw	mstatus,s0
1c0050a6:	0e410783          	lb	a5,228(sp)
1c0050aa:	d7ed                	beqz	a5,1c005094 <modelCNN_Construct+0x77c>
1c0050ac:	1c00f7b7          	lui	a5,0x1c00f
1c0050b0:	22c7a503          	lw	a0,556(a5) # 1c00f22c <HyperFlash+0x18>
1c0050b4:	1c00f7b7          	lui	a5,0x1c00f
1c0050b8:	5107a803          	lw	a6,1296(a5) # 1c00f510 <model_L3_Flash>
1c0050bc:	1c00f7b7          	lui	a5,0x1c00f
1c0050c0:	0647a583          	lw	a1,100(a5) # 1c00f064 <model_L2_Memory>
1c0050c4:	4785                	li	a5,1
1c0050c6:	d5be                	sw	a5,232(sp)
1c0050c8:	cb82                	sw	zero,212(sp)
1c0050ca:	ddbe                	sw	a5,248(sp)
1c0050cc:	0e010223          	sb	zero,228(sp)
1c0050d0:	099c                	addi	a5,sp,208
1c0050d2:	4705                	li	a4,1
1c0050d4:	46a5                	li	a3,9
1c0050d6:	6615                	lui	a2,0x5
1c0050d8:	b8460613          	addi	a2,a2,-1148 # 4b84 <__rt_stack_size+0x4384>
1c0050dc:	962e                	add	a2,a2,a1
1c0050de:	000285b7          	lui	a1,0x28
1c0050e2:	10458593          	addi	a1,a1,260 # 28104 <__L1Cl+0x18104>
1c0050e6:	95c2                	add	a1,a1,a6
1c0050e8:	346020ef          	jal	ra,1c00742e <pi_fs_copy_async>
1c0050ec:	0e410783          	lb	a5,228(sp)
1c0050f0:	880792e3          	bnez	a5,1c004974 <modelCNN_Construct+0x5c>
1c0050f4:	30047473          	csrrci	s0,mstatus,8
1c0050f8:	4585                	li	a1,1
1c0050fa:	01c00513          	li	a0,28
1c0050fe:	4b0050ef          	jal	ra,1c00a5ae <__rt_event_execute>
1c005102:	30041073          	csrw	mstatus,s0
1c005106:	0e410783          	lb	a5,228(sp)
1c00510a:	d7ed                	beqz	a5,1c0050f4 <modelCNN_Construct+0x7dc>
1c00510c:	869ff06f          	j	1c004974 <modelCNN_Construct+0x5c>
1c005110:	4991                	li	s3,4
1c005112:	863ff06f          	j	1c004974 <modelCNN_Construct+0x5c>
1c005116:	4712                	lw	a4,4(sp)
1c005118:	1c00f7b7          	lui	a5,0x1c00f
1c00511c:	54e7ae23          	sw	a4,1372(a5) # 1c00f55c <model_L3_Memory>
1c005120:	ba85                	j	1c004a90 <modelCNN_Construct+0x178>

1c005122 <modelCNN>:
};
int modelCNN(
		unsigned char * __restrict__ Input_1,
		signed short * __restrict__ Output_1)

{
1c005122:	7179                	addi	sp,sp,-48
1c005124:	d606                	sw	ra,44(sp)
1c005126:	d422                	sw	s0,40(sp)
1c005128:	d226                	sw	s1,36(sp)
1c00512a:	d04a                	sw	s2,32(sp)
1c00512c:	ce4e                	sw	s3,28(sp)
1c00512e:	cc52                	sw	s4,24(sp)
1c005130:	ca56                	sw	s5,20(sp)
1c005132:	c85a                	sw	s6,16(sp)
1c005134:	c65e                	sw	s7,12(sp)
1c005136:	8bae                	mv	s7,a1
static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }

static inline uint32_t timer_cfg_hi_get(uint32_t base) { return ARCHI_READ(base, TIMER_CFG_HI_OFFSET); }
static inline void timer_cfg_hi_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_HI_OFFSET, value); }

static inline uint32_t timer_cnt_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CNT_LO_OFFSET); }
1c005138:	10200937          	lui	s2,0x10200
1c00513c:	40090913          	addi	s2,s2,1024 # 10200400 <__l1_end+0x2003bc>
1c005140:	00892783          	lw	a5,8(s2)
	AT_GraphPerf[0] = gap_cl_readhwtimer();
1c005144:	1c00f437          	lui	s0,0x1c00f
1c005148:	54f42423          	sw	a5,1352(s0) # 1c00f548 <AT_GraphPerf>
	S1_Op_input_1_formatter(
		((unsigned char * __restrict__) Input_1), /* In */
		((signed char * __restrict__) (model_L3_Memory+144768)) /* Out */
1c00514c:	1c00fb37          	lui	s6,0x1c00f
1c005150:	55cb2583          	lw	a1,1372(s6) # 1c00f55c <model_L3_Memory>
1c005154:	00023a37          	lui	s4,0x23
1c005158:	580a0a13          	addi	s4,s4,1408 # 23580 <__L1Cl+0x13580>
	S1_Op_input_1_formatter(
1c00515c:	95d2                	add	a1,a1,s4
1c00515e:	c73fc0ef          	jal	ra,1c001dd0 <S1_Op_input_1_formatter>
1c005162:	00892783          	lw	a5,8(s2)
	);
	AT_GraphPerf[0] = gap_cl_readhwtimer() - AT_GraphPerf[0];
1c005166:	54842703          	lw	a4,1352(s0)
1c00516a:	8f99                	sub	a5,a5,a4
1c00516c:	54f42423          	sw	a5,1352(s0)
1c005170:	00892783          	lw	a5,8(s2)
	AT_GraphPerf[1] = gap_cl_readhwtimer();
1c005174:	54840413          	addi	s0,s0,1352
1c005178:	c05c                	sw	a5,4(s0)
	S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu(
1c00517a:	1c00f9b7          	lui	s3,0x1c00f
1c00517e:	06498993          	addi	s3,s3,100 # 1c00f064 <model_L2_Memory>
1c005182:	0009a583          	lw	a1,0(s3)
		((signed char * __restrict__) (model_L2_Memory+18432)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory+18976)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory+19360)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory+19232)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory+19264)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory+19296)) /* Infos */
1c005186:	6495                	lui	s1,0x5
1c005188:	b6048813          	addi	a6,s1,-1184 # 4b60 <__rt_stack_size+0x4360>
		((signed char * __restrict__) (model_L2_Memory+19264)), /* ScaleN */
1c00518c:	b4048793          	addi	a5,s1,-1216
		((unsigned char * __restrict__) (model_L2_Memory+19232)), /* Scale */
1c005190:	b2048713          	addi	a4,s1,-1248
		((signed char * __restrict__) (model_L2_Memory+19360)), /* Out */
1c005194:	ba048a93          	addi	s5,s1,-1120
		((signed int * __restrict__) (model_L2_Memory+18976)), /* Bias */
1c005198:	a2048613          	addi	a2,s1,-1504
		((signed char * __restrict__) (model_L2_Memory+18432)), /* Filter */
1c00519c:	80048893          	addi	a7,s1,-2048
		((signed char * __restrict__) (model_L3_Memory+144768)), /* In */
1c0051a0:	55cb2503          	lw	a0,1372(s6)
	S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu(
1c0051a4:	982e                	add	a6,a6,a1
1c0051a6:	97ae                	add	a5,a5,a1
1c0051a8:	972e                	add	a4,a4,a1
1c0051aa:	015586b3          	add	a3,a1,s5
1c0051ae:	962e                	add	a2,a2,a1
1c0051b0:	95c6                	add	a1,a1,a7
1c0051b2:	9552                	add	a0,a0,s4
1c0051b4:	95efd0ef          	jal	ra,1c002312 <S2_Conv2d_32x1x3x3_MaxPool_2x2_Relu>
1c0051b8:	00892783          	lw	a5,8(s2)
	);
	AT_GraphPerf[1] = gap_cl_readhwtimer() - AT_GraphPerf[1];
1c0051bc:	4058                	lw	a4,4(s0)
1c0051be:	8f99                	sub	a5,a5,a4
1c0051c0:	c05c                	sw	a5,4(s0)
1c0051c2:	00892783          	lw	a5,8(s2)
	AT_GraphPerf[2] = gap_cl_readhwtimer();
1c0051c6:	c41c                	sw	a5,8(s0)
	S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu(
1c0051c8:	0009a503          	lw	a0,0(s3)
		((signed char * __restrict__) (model_L2_Memory+0)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory+18720)), /* Bias */
		((signed char * __restrict__) (model_L3_Memory+144768)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory+19104)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory+19168)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory+19308)) /* Infos */
1c0051cc:	b6c48813          	addi	a6,s1,-1172
		((signed char * __restrict__) (model_L2_Memory+19168)), /* ScaleN */
1c0051d0:	ae048793          	addi	a5,s1,-1312
		((unsigned char * __restrict__) (model_L2_Memory+19104)), /* Scale */
1c0051d4:	aa048713          	addi	a4,s1,-1376
		((signed char * __restrict__) (model_L3_Memory+144768)), /* Out */
1c0051d8:	55cb2683          	lw	a3,1372(s6)
		((signed int * __restrict__) (model_L2_Memory+18720)), /* Bias */
1c0051dc:	92048613          	addi	a2,s1,-1760
	S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu(
1c0051e0:	982a                	add	a6,a6,a0
1c0051e2:	97aa                	add	a5,a5,a0
1c0051e4:	972a                	add	a4,a4,a0
1c0051e6:	96d2                	add	a3,a3,s4
1c0051e8:	962a                	add	a2,a2,a0
1c0051ea:	85aa                	mv	a1,a0
1c0051ec:	9556                	add	a0,a0,s5
1c0051ee:	cc1fd0ef          	jal	ra,1c002eae <S3_Conv2d_64x32x3x3_MaxPool_2x2_Relu>
1c0051f2:	00892783          	lw	a5,8(s2)
	);
	AT_GraphPerf[2] = gap_cl_readhwtimer() - AT_GraphPerf[2];
1c0051f6:	4418                	lw	a4,8(s0)
1c0051f8:	8f99                	sub	a5,a5,a4
1c0051fa:	c41c                	sw	a5,8(s0)
1c0051fc:	00892783          	lw	a5,8(s2)
	AT_GraphPerf[3] = gap_cl_readhwtimer();
1c005200:	c45c                	sw	a5,12(s0)
	S4_Linear_2x29x39x64(
		((signed char * __restrict__) (model_L3_Memory+144768)), /* In */
1c005202:	55cb2503          	lw	a0,1372(s6)
	S4_Linear_2x29x39x64(
1c005206:	0009a603          	lw	a2,0(s3)
		((signed char * __restrict__) (model_L3_Memory+0)), /* Filter */
		((signed int * __restrict__) (model_L2_Memory+19344)), /* Bias */
		((signed char * __restrict__) (model_L2_Memory+19360)), /* Out */
		((unsigned char * __restrict__) (model_L2_Memory+19352)), /* Scale */
		((signed char * __restrict__) (model_L2_Memory+19356)), /* ScaleN */
		((signed char * __restrict__) (model_L2_Memory+19320)) /* Infos */
1c00520a:	b7848813          	addi	a6,s1,-1160
		((signed char * __restrict__) (model_L2_Memory+19356)), /* ScaleN */
1c00520e:	b9c48793          	addi	a5,s1,-1124
		((unsigned char * __restrict__) (model_L2_Memory+19352)), /* Scale */
1c005212:	b9848713          	addi	a4,s1,-1128
		((signed int * __restrict__) (model_L2_Memory+19344)), /* Bias */
1c005216:	b9048593          	addi	a1,s1,-1136
	S4_Linear_2x29x39x64(
1c00521a:	9832                	add	a6,a6,a2
1c00521c:	97b2                	add	a5,a5,a2
1c00521e:	9732                	add	a4,a4,a2
1c005220:	015606b3          	add	a3,a2,s5
1c005224:	962e                	add	a2,a2,a1
1c005226:	85aa                	mv	a1,a0
1c005228:	9552                	add	a0,a0,s4
1c00522a:	857fe0ef          	jal	ra,1c003a80 <S4_Linear_2x29x39x64>
1c00522e:	00892783          	lw	a5,8(s2)
	);
	AT_GraphPerf[3] = gap_cl_readhwtimer() - AT_GraphPerf[3];
1c005232:	4458                	lw	a4,12(s0)
1c005234:	8f99                	sub	a5,a5,a4
1c005236:	c45c                	sw	a5,12(s0)
1c005238:	00892783          	lw	a5,8(s2)
	AT_GraphPerf[4] = gap_cl_readhwtimer();
1c00523c:	c81c                	sw	a5,16(s0)
	S5_SoftMax(
1c00523e:	0009a503          	lw	a0,0(s3)
		((signed char * __restrict__) (model_L2_Memory+19360)), /* In */
		((signed short * __restrict__) Output_1), /* Out */
		((signed char * __restrict__) (model_L2_Memory+19332)) /* Infos */
1c005242:	b8448613          	addi	a2,s1,-1148
	S5_SoftMax(
1c005246:	962a                	add	a2,a2,a0
1c005248:	85de                	mv	a1,s7
1c00524a:	9556                	add	a0,a0,s5
1c00524c:	c3cff0ef          	jal	ra,1c004688 <S5_SoftMax>
1c005250:	00892903          	lw	s2,8(s2)
	);
	AT_GraphPerf[4] = gap_cl_readhwtimer() - AT_GraphPerf[4];
1c005254:	481c                	lw	a5,16(s0)
1c005256:	40f90933          	sub	s2,s2,a5
1c00525a:	01242823          	sw	s2,16(s0)
	return 0;
}
1c00525e:	4501                	li	a0,0
1c005260:	50b2                	lw	ra,44(sp)
1c005262:	5422                	lw	s0,40(sp)
1c005264:	5492                	lw	s1,36(sp)
1c005266:	5902                	lw	s2,32(sp)
1c005268:	49f2                	lw	s3,28(sp)
1c00526a:	4a62                	lw	s4,24(sp)
1c00526c:	4ad2                	lw	s5,20(sp)
1c00526e:	4b42                	lw	s6,16(sp)
1c005270:	4bb2                	lw	s7,12(sp)
1c005272:	6145                	addi	sp,sp,48
1c005274:	8082                	ret

1c005276 <KerReductIO_Compact_SQ8_1>:
	unsigned int ActScale = ((unsigned char *)Infos)[AT_INF_ACTSCALE], ActScaleN = ((unsigned char *)Infos)[AT_INF_ACTSCALEN];
	int A0 = Infos[AT_INF_A0], B0 = Infos[AT_INF_B0], C0 = Infos[AT_INF_C0];

	for (int c=First; c<Last; c++) KerReduct_Activation_SQ8(In+Size*c, Out+Size*c, Size, Scale[c], ScaleN[c], ACT_LEAKYRELU, ActScale, ActScaleN, A0, B0, C0);
	gap_waitbarrier(0);
}
1c005276:	f1402773          	csrr	a4,mhartid
1c00527a:	c8071733          	p.extractu	a4,a4,4,0
1c00527e:	f83637b3          	p.bclr	a5,a2,28,3
1c005282:	00f037b3          	snez	a5,a5
1c005286:	00365813          	srli	a6,a2,0x3
1c00528a:	97c2                	add	a5,a5,a6
1c00528c:	02f70733          	mul	a4,a4,a5
1c005290:	00f70f33          	add	t5,a4,a5
1c005294:	04cf4f33          	p.min	t5,t5,a2
1c005298:	40ef0f33          	sub	t5,t5,a4
1c00529c:	10d65363          	ble	a3,a2,1c0053a2 <KerReductIO_Compact_SQ8_1+0x12c>
1c0052a0:	7139                	addi	sp,sp,-64
1c0052a2:	de22                	sw	s0,60(sp)
1c0052a4:	dc26                	sw	s1,56(sp)
1c0052a6:	da4a                	sw	s2,52(sp)
1c0052a8:	d84e                	sw	s3,48(sp)
1c0052aa:	d652                	sw	s4,44(sp)
1c0052ac:	d456                	sw	s5,40(sp)
1c0052ae:	d25a                	sw	s6,36(sp)
1c0052b0:	d05e                	sw	s7,32(sp)
1c0052b2:	ce62                	sw	s8,28(sp)
1c0052b4:	cc66                	sw	s9,24(sp)
1c0052b6:	ca6a                	sw	s10,20(sp)
1c0052b8:	c86e                	sw	s11,16(sp)
1c0052ba:	8bb2                	mv	s7,a2
1c0052bc:	040f6f33          	p.max	t5,t5,zero
1c0052c0:	00261b13          	slli	s6,a2,0x2
1c0052c4:	ffff0793          	addi	a5,t5,-1
1c0052c8:	97ba                	add	a5,a5,a4
1c0052ca:	00fb0833          	add	a6,s6,a5
1c0052ce:	95c2                	add	a1,a1,a6
1c0052d0:	97b2                	add	a5,a5,a2
1c0052d2:	953e                	add	a0,a0,a5
1c0052d4:	c40f39b3          	p.bclr	s3,t5,2,0
1c0052d8:	41e989b3          	sub	s3,s3,t5
1c0052dc:	8fb2                	mv	t6,a2
1c0052de:	4285                	li	t0,1
1c0052e0:	41e282b3          	sub	t0,t0,t5
1c0052e4:	40e283b3          	sub	t2,t0,a4
1c0052e8:	4d9d                	li	s11,7
1c0052ea:	4415                	li	s0,5
1c0052ec:	41e40433          	sub	s0,s0,t5
1c0052f0:	0985                	addi	s3,s3,1
1c0052f2:	004f7d13          	andi	s10,t5,4
1c0052f6:	c40f3ab3          	p.bclr	s5,t5,2,0
1c0052fa:	9aba                	add	s5,s5,a4
1c0052fc:	002f7c93          	andi	s9,t5,2
1c005300:	c20f37b3          	p.bclr	a5,t5,1,0
1c005304:	97ba                	add	a5,a5,a4
1c005306:	c63e                	sw	a5,12(sp)
1c005308:	fc1f3c33          	p.bclr	s8,t5,30,1
1c00530c:	00204a37          	lui	s4,0x204
1c005310:	200a0a13          	addi	s4,s4,512 # 204200 <__L2+0x184200>
1c005314:	a801                	j	1c005324 <KerReductIO_Compact_SQ8_1+0xae>
1c005316:	01ca6783          	p.elw	a5,28(s4)
1c00531a:	9fb2                	add	t6,t6,a2
1c00531c:	95da                	add	a1,a1,s6
1c00531e:	955e                	add	a0,a0,s7
1c005320:	06dfd363          	ble	a3,t6,1c005386 <KerReductIO_Compact_SQ8_1+0x110>
1c005324:	00b38933          	add	s2,t2,a1
1c005328:	00a384b3          	add	s1,t2,a0
1c00532c:	03edf963          	bleu	t5,s11,1c00535e <KerReductIO_Compact_SQ8_1+0xe8>
1c005330:	00a28333          	add	t1,t0,a0
1c005334:	00b408b3          	add	a7,s0,a1
1c005338:	00a40833          	add	a6,s0,a0
1c00533c:	00b28733          	add	a4,t0,a1
1c005340:	405987b3          	sub	a5,s3,t0
1c005344:	17e1                	addi	a5,a5,-8
1c005346:	838d                	srli	a5,a5,0x3
1c005348:	0785                	addi	a5,a5,1
1c00534a:	0087c0fb          	lp.setup	x1,a5,1c00535a <KerReductIO_Compact_SQ8_1+0xe4>
1c00534e:	0088ae0b          	p.lw	t3,8(a7!)
1c005352:	00872e8b          	p.lw	t4,8(a4!)
1c005356:	01d3242b          	p.sw	t4,8(t1!)
1c00535a:	01c8242b          	p.sw	t3,8(a6!)
1c00535e:	000d0663          	beqz	s10,1c00536a <KerReductIO_Compact_SQ8_1+0xf4>
1c005362:	21597783          	p.lw	a5,s5(s2)
1c005366:	00f4eaa3          	p.sw	a5,s5(s1)
1c00536a:	000c8763          	beqz	s9,1c005378 <KerReductIO_Compact_SQ8_1+0x102>
1c00536e:	4732                	lw	a4,12(sp)
1c005370:	50e97783          	p.lhu	a5,a4(s2)
1c005374:	00f4d723          	p.sh	a5,a4(s1)
1c005378:	f80c0fe3          	beqz	s8,1c005316 <KerReductIO_Compact_SQ8_1+0xa0>
1c00537c:	0005c783          	lbu	a5,0(a1)
1c005380:	00f50023          	sb	a5,0(a0)
1c005384:	bf49                	j	1c005316 <KerReductIO_Compact_SQ8_1+0xa0>
1c005386:	5472                	lw	s0,60(sp)
1c005388:	54e2                	lw	s1,56(sp)
1c00538a:	5952                	lw	s2,52(sp)
1c00538c:	59c2                	lw	s3,48(sp)
1c00538e:	5a32                	lw	s4,44(sp)
1c005390:	5aa2                	lw	s5,40(sp)
1c005392:	5b12                	lw	s6,36(sp)
1c005394:	5b82                	lw	s7,32(sp)
1c005396:	4c72                	lw	s8,28(sp)
1c005398:	4ce2                	lw	s9,24(sp)
1c00539a:	4d52                	lw	s10,20(sp)
1c00539c:	4dc2                	lw	s11,16(sp)
1c00539e:	6121                	addi	sp,sp,64
1c0053a0:	8082                	ret
1c0053a2:	8082                	ret

1c0053a4 <KerParReduct_CC_SQ8>:
1c0053a4:	00855683          	lhu	a3,8(a0)
1c0053a8:	f1402773          	csrr	a4,mhartid
1c0053ac:	c8071733          	p.extractu	a4,a4,4,0
1c0053b0:	f836b7b3          	p.bclr	a5,a3,28,3
1c0053b4:	00f037b3          	snez	a5,a5
1c0053b8:	0036d613          	srli	a2,a3,0x3
1c0053bc:	97b2                	add	a5,a5,a2
1c0053be:	02f70733          	mul	a4,a4,a5
1c0053c2:	00f70833          	add	a6,a4,a5
1c0053c6:	04d84833          	p.min	a6,a6,a3
1c0053ca:	00052e03          	lw	t3,0(a0)
1c0053ce:	01052e83          	lw	t4,16(a0)
1c0053d2:	01452f03          	lw	t5,20(a0)
1c0053d6:	00452303          	lw	t1,4(a0)
1c0053da:	00a55883          	lhu	a7,10(a0)
1c0053de:	00c55783          	lhu	a5,12(a0)
1c0053e2:	02f888b3          	mul	a7,a7,a5
1c0053e6:	05077563          	bleu	a6,a4,1c005430 <KerParReduct_CC_SQ8+0x8c>
1c0053ea:	9f3a                	add	t5,t5,a4
1c0053ec:	00289f93          	slli	t6,a7,0x2
1c0053f0:	43f70e33          	p.mac	t3,a4,t6
1c0053f4:	43170333          	p.mac	t1,a4,a7
1c0053f8:	9eba                	add	t4,t4,a4
1c0053fa:	40e80833          	sub	a6,a6,a4
1c0053fe:	0188407b          	lp.setup	x0,a6,1c00542e <KerParReduct_CC_SQ8+0x8a>
1c005402:	001ec50b          	p.lbu	a0,1(t4!)
1c005406:	001f468b          	p.lbu	a3,1(t5!)
1c00540a:	02088163          	beqz	a7,1c00542c <KerParReduct_CC_SQ8+0x88>
1c00540e:	859a                	mv	a1,t1
1c005410:	8672                	mv	a2,t3
1c005412:	8746                	mv	a4,a7
1c005414:	00a740fb          	lp.setup	x1,a4,1c005428 <KerParReduct_CC_SQ8+0x84>
1c005418:	0046278b          	p.lw	a5,4(a2!)
1c00541c:	02a787b3          	mul	a5,a5,a0
1c005420:	40d067db          	p.mac.zh.sl	a5,zero,a3,zero
1c005424:	148797b3          	p.clip	a5,a5,8
1c005428:	00f580ab          	p.sb	a5,1(a1!)
1c00542c:	9e7e                	add	t3,t3,t6
1c00542e:	9346                	add	t1,t1,a7
1c005430:	002047b7          	lui	a5,0x204
1c005434:	20078793          	addi	a5,a5,512 # 204200 <__L2+0x184200>
1c005438:	01c7e703          	p.elw	a4,28(a5)
1c00543c:	8082                	ret

1c00543e <KerParReductIO_CC_SQ8>:
*/
extern void DumpFeaturePlanes(char *Mess, int DataSize, void *Plane, unsigned int NPlanes, unsigned int W, unsigned int Wmax, unsigned int H, unsigned int Hmax);

void KerParReductIO_CC_SQ8(KerConvLinReduct_SQ8_T *Arg)

{
1c00543e:	1141                	addi	sp,sp,-16
1c005440:	c606                	sw	ra,12(sp)
	unsigned int S = Arg->Feat;
1c005442:	00855703          	lhu	a4,8(a0)
	unsigned int Size = Arg->W*Arg->H;
1c005446:	00a55783          	lhu	a5,10(a0)
1c00544a:	00c55603          	lhu	a2,12(a0)
1c00544e:	02c78633          	mul	a2,a5,a2
	unsigned int CoreId = gap_coreid(), ChunkCell = ChunkSize(S), First = CoreId*ChunkCell, Last  = Min(First+ChunkCell, S);
1c005452:	f14027f3          	csrr	a5,mhartid
1c005456:	c80797b3          	p.extractu	a5,a5,4,0
        Chunk = (X>>Log2Core) + ((X&(NCore-1))!=0);
1c00545a:	f83732b3          	p.bclr	t0,a4,28,3
1c00545e:	005032b3          	snez	t0,t0
1c005462:	00375693          	srli	a3,a4,0x3
1c005466:	92b6                	add	t0,t0,a3
	unsigned int CoreId = gap_coreid(), ChunkCell = ChunkSize(S), First = CoreId*ChunkCell, Last  = Min(First+ChunkCell, S);
1c005468:	025787b3          	mul	a5,a5,t0
1c00546c:	00578333          	add	t1,a5,t0
1c005470:	04e34333          	p.min	t1,t1,a4
	int * __restrict__ In = (int *__restrict__) Arg->In;
1c005474:	00052083          	lw	ra,0(a0)
1c005478:	00261393          	slli	t2,a2,0x2
	signed char *__restrict__ Out = (signed char *__restrict__)(In+First*Size);
1c00547c:	8e06                	mv	t3,ra
1c00547e:	42f38e33          	p.mac	t3,t2,a5
	unsigned char * __restrict__ Scale = (unsigned char *__restrict__) Arg->Scale;
1c005482:	01052f03          	lw	t5,16(a0)
	unsigned char * __restrict__ ScaleN = (unsigned char *__restrict__) Arg->ScaleN;
1c005486:	01452f83          	lw	t6,20(a0)
	signed char * __restrict__ Infos = (signed char *__restrict__) Arg->Infos;
	unsigned int ActScale = ((unsigned char *)Infos)[AT_INF_ACTSCALE], ActScaleN = ((unsigned char *)Infos)[AT_INF_ACTSCALEN];
	int A0 = Infos[AT_INF_A0], B0 = Infos[AT_INF_B0], C0 = Infos[AT_INF_C0];

	S = Size*Max(0, Last-First);
	for (int c=First; c<Last; Out+=Size, c++) KerReductIO_ActivationScale1_SQ8(Out, In+Size*c, Size, Scale[c], ScaleN[c], ACT_NONE, A0, B0, C0);
1c00548a:	0267ff63          	bleu	t1,a5,1c0054c8 <KerParReductIO_CC_SQ8+0x8a>
1c00548e:	9fbe                	add	t6,t6,a5
1c005490:	8ef2                	mv	t4,t3
1c005492:	9f3e                	add	t5,t5,a5
1c005494:	40f30333          	sub	t1,t1,a5
1c005498:	0173407b          	lp.setup	x0,t1,1c0054c6 <KerParReductIO_CC_SQ8+0x88>
1c00549c:	001f488b          	p.lbu	a7,1(t5!)
1c0054a0:	001fc68b          	p.lbu	a3,1(t6!)
        for (unsigned int i=0; i<N; i++) {
1c0054a4:	c205                	beqz	a2,1c0054c4 <KerParReductIO_CC_SQ8+0x86>
1c0054a6:	8872                	mv	a6,t3
1c0054a8:	85f6                	mv	a1,t4
1c0054aa:	8732                	mv	a4,a2
1c0054ac:	00a740fb          	lp.setup	x1,a4,1c0054c0 <KerParReductIO_CC_SQ8+0x82>
                int Acc0 = gap_clip(AT_SCALE(In[i], Scale, ScaleN), 7);
1c0054b0:	0045a78b          	p.lw	a5,4(a1!)
1c0054b4:	031787b3          	mul	a5,a5,a7
1c0054b8:	40d067db          	p.mac.zh.sl	a5,zero,a3,zero
1c0054bc:	148797b3          	p.clip	a5,a5,8
                Out[i] = Acc0;
1c0054c0:	00f800ab          	p.sb	a5,1(a6!)
	for (int c=First; c<Last; Out+=Size, c++) KerReductIO_ActivationScale1_SQ8(Out, In+Size*c, Size, Scale[c], ScaleN[c], ACT_NONE, A0, B0, C0);
1c0054c4:	9e32                	add	t3,t3,a2
1c0054c6:	9e9e                	add	t4,t4,t2
#if defined(__OPTIMIZE__)
static inline unsigned int evt_read32(unsigned int base, unsigned int offset)
{
  unsigned int value;
  #if !defined(__LLVM__) && ((defined(OR1K_VERSION) && OR1K_VERSION >= 5) || (defined(RISCV_VERSION) && RISCV_VERSION >= 4))
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c0054c8:	002047b7          	lui	a5,0x204
1c0054cc:	20078793          	addi	a5,a5,512 # 204200 <__L2+0x184200>
1c0054d0:	01c7e703          	p.elw	a4,28(a5)
	gap_waitbarrier(0);
	// KerReductIO_Compact_SQ8(In, S, CoreId, ChunkCell*Size);
	KerReductIO_Compact_SQ8_1((signed char *__restrict__)In, (signed char *__restrict__)In, Size*ChunkCell, Size * Arg->Feat);
1c0054d4:	00855683          	lhu	a3,8(a0)
1c0054d8:	02c686b3          	mul	a3,a3,a2
1c0054dc:	02560633          	mul	a2,a2,t0
1c0054e0:	8586                	mv	a1,ra
1c0054e2:	8506                	mv	a0,ra
1c0054e4:	3b49                	jal	1c005276 <KerReductIO_Compact_SQ8_1>
}
1c0054e6:	40b2                	lw	ra,12(sp)
1c0054e8:	0141                	addi	sp,sp,16
1c0054ea:	8082                	ret

1c0054ec <KerParSetBiasB32_SQ8>:
			Out[W*H*f + First + 2*i] = B; Out[W*H*f + First + 2*i+1] = B;
		}
		if (Iter&0x1) Out[W*H*f + First + Iter-1] = B;
	}
	gap_waitbarrier(0);
}
1c0054ec:	4118                	lw	a4,0(a0)
1c0054ee:	00455303          	lhu	t1,4(a0)
1c0054f2:	00655883          	lhu	a7,6(a0)
1c0054f6:	00855603          	lhu	a2,8(a0)
1c0054fa:	00c52803          	lw	a6,12(a0)
1c0054fe:	01054e03          	lbu	t3,16(a0)
1c005502:	f14026f3          	csrr	a3,mhartid
1c005506:	c80696b3          	p.extractu	a3,a3,4,0
1c00550a:	f83637b3          	p.bclr	a5,a2,28,3
1c00550e:	00f037b3          	snez	a5,a5
1c005512:	00365593          	srli	a1,a2,0x3
1c005516:	97ae                	add	a5,a5,a1
1c005518:	02f686b3          	mul	a3,a3,a5
1c00551c:	97b6                	add	a5,a5,a3
1c00551e:	04c7c7b3          	p.min	a5,a5,a2
1c005522:	06f6f863          	bleu	a5,a3,1c005592 <KerParSetBiasB32_SQ8+0xa6>
1c005526:	03130333          	mul	t1,t1,a7
1c00552a:	00231f93          	slli	t6,t1,0x2
1c00552e:	00135313          	srli	t1,t1,0x1
1c005532:	ffcf8893          	addi	a7,t6,-4
1c005536:	00269613          	slli	a2,a3,0x2
1c00553a:	8546                	mv	a0,a7
1c00553c:	42df8533          	p.mac	a0,t6,a3
1c005540:	953a                	add	a0,a0,a4
1c005542:	00279593          	slli	a1,a5,0x2
1c005546:	9832                	add	a6,a6,a2
1c005548:	00331f13          	slli	t5,t1,0x3
1c00554c:	411f0f33          	sub	t5,t5,a7
1c005550:	4e91                	li	t4,4
1c005552:	411e8eb3          	sub	t4,t4,a7
1c005556:	8d91                	sub	a1,a1,a2
1c005558:	15f1                	addi	a1,a1,-4
1c00555a:	8189                	srli	a1,a1,0x2
1c00555c:	0585                	addi	a1,a1,1
1c00555e:	0195c07b          	lp.setup	x0,a1,1c005590 <KerParSetBiasB32_SQ8+0xa4>
1c005562:	0048270b          	p.lw	a4,4(a6!)
1c005566:	01c71733          	sll	a4,a4,t3
1c00556a:	02030163          	beqz	t1,1c00558c <KerParSetBiasB32_SQ8+0xa0>
1c00556e:	00ae8633          	add	a2,t4,a0
1c005572:	411506b3          	sub	a3,a0,a7
1c005576:	01e887b3          	add	a5,a7,t5
1c00557a:	17e1                	addi	a5,a5,-8
1c00557c:	838d                	srli	a5,a5,0x3
1c00557e:	0785                	addi	a5,a5,1
1c005580:	0047c0fb          	lp.setup	x1,a5,1c005588 <KerParSetBiasB32_SQ8+0x9c>
1c005584:	00e6a42b          	p.sw	a4,8(a3!)
1c005588:	00e6242b          	p.sw	a4,8(a2!)
1c00558c:	00e56fab          	p.sw	a4,t6(a0!)
1c005590:	0001                	nop
1c005592:	002047b7          	lui	a5,0x204
1c005596:	20078793          	addi	a5,a5,512 # 204200 <__L2+0x184200>
1c00559a:	01c7e703          	p.elw	a4,28(a5)
1c00559e:	8082                	ret

1c0055a0 <KerParLinearLayer_SQ8>:
**************************************************************************************************************************************/

/* Output cannnot be evaluated completly, result on 32b, Bias assumed to be set before and reduction/scaling/activation after */
void KerParLinearLayer_SQ8(KerLinear_SQ8_T *Arg)

{
1c0055a0:	7179                	addi	sp,sp,-48
1c0055a2:	d622                	sw	s0,44(sp)
1c0055a4:	d426                	sw	s1,40(sp)
1c0055a6:	d24a                	sw	s2,36(sp)
1c0055a8:	d04e                	sw	s3,32(sp)
1c0055aa:	ce52                	sw	s4,28(sp)
1c0055ac:	cc56                	sw	s5,24(sp)
1c0055ae:	ca5a                	sw	s6,20(sp)
1c0055b0:	c85e                	sw	s7,16(sp)
1c0055b2:	c662                	sw	s8,12(sp)
1c0055b4:	c466                	sw	s9,8(sp)
	signed char * __restrict__ In = Arg->In;
1c0055b6:	4104                	lw	s1,0(a0)
	int TotalInDim = Arg->TotalInDim;				// Reorganize weight layout to make TotalInDim = InDim
1c0055b8:	01255603          	lhu	a2,18(a0)
	unsigned int InDim = Arg->InDim, OutDim = Arg->OutDim;
1c0055bc:	01055283          	lhu	t0,16(a0)
1c0055c0:	01455683          	lhu	a3,20(a0)
	const signed char * __restrict__ Weights = Arg->Weights;
1c0055c4:	00452a03          	lw	s4,4(a0)
	int * __restrict__ Out = Arg->Out;
1c0055c8:	00c52903          	lw	s2,12(a0)

	unsigned int CoreId = gap_coreid(), ChunkCell = ChunkSize(OutDim), First = CoreId*ChunkCell, Last  = Min(First+ChunkCell, OutDim);
1c0055cc:	f1402773          	csrr	a4,mhartid
1c0055d0:	c8071733          	p.extractu	a4,a4,4,0
	Chunk = (X>>Log2Core) + ((X&(NCore-1))!=0);
1c0055d4:	f836b7b3          	p.bclr	a5,a3,28,3
1c0055d8:	00f037b3          	snez	a5,a5
1c0055dc:	0036d593          	srli	a1,a3,0x3
1c0055e0:	97ae                	add	a5,a5,a1
	unsigned int CoreId = gap_coreid(), ChunkCell = ChunkSize(OutDim), First = CoreId*ChunkCell, Last  = Min(First+ChunkCell, OutDim);
1c0055e2:	02f70733          	mul	a4,a4,a5
1c0055e6:	97ba                	add	a5,a5,a4
1c0055e8:	04d7c7b3          	p.min	a5,a5,a3
	v4s * __restrict__ VectIn = (v4s *) In;

	for (int i=First; i<Last; i++) {
1c0055ec:	0cf77863          	bleu	a5,a4,1c0056bc <KerParLinearLayer_SQ8+0x11c>
1c0055f0:	8396                	mv	t2,t0
1c0055f2:	00271693          	slli	a3,a4,0x2
1c0055f6:	8cb2                	mv	s9,a2
1c0055f8:	8fd2                	mv	t6,s4
1c0055fa:	42e60fb3          	p.mac	t6,a2,a4
1c0055fe:	00279f13          	slli	t5,a5,0x2
1c005602:	9936                	add	s2,s2,a3
1c005604:	89a6                	mv	s3,s1
1c005606:	c402bb33          	p.bclr	s6,t0,2,0
1c00560a:	9b26                	add	s6,s6,s1
		v4s * __restrict__ W = (v4s *) (&Weights[i*TotalInDim]);
		int Acc = Out[i];
		for (int j=0; j<(InDim/(4*2)); j++) {
1c00560c:	4c1d                	li	s8,7
			v4s V0=VectIn[2*j], V1=VectIn[2*j+1];
			v4s C0=W[2*j], C1=W[2*j+1];
			Acc = gap_sumdotp4(V0, C0, Acc); Acc = gap_sumdotp4(V1, C1, Acc);
		}
		if (InDim&0x4) Acc = gap_sumdotp4(VectIn[InDim/4-1], W[InDim/4-1], Acc);
1c00560e:	0042fb93          	andi	s7,t0,4
1c005612:	c202bab3          	p.bclr	s5,t0,1,0
1c005616:	1af1                	addi	s5,s5,-4
		for (int j=4*(InDim/4); j<InDim; j++) Acc += In[j]*Weights[i*TotalInDim+j];
1c005618:	c202b2b3          	p.bclr	t0,t0,1,0
1c00561c:	40df0f33          	sub	t5,t5,a3
1c005620:	1f71                	addi	t5,t5,-4
1c005622:	002f5f13          	srli	t5,t5,0x2
1c005626:	0f05                	addi	t5,t5,1
1c005628:	a83d                	j	1c005666 <KerParLinearLayer_SQ8+0xc6>
1c00562a:	0272f763          	bleu	t2,t0,1c005658 <KerParLinearLayer_SQ8+0xb8>
1c00562e:	005486b3          	add	a3,s1,t0
1c005632:	9816                	add	a6,a6,t0
1c005634:	9852                	add	a6,a6,s4
1c005636:	40d98733          	sub	a4,s3,a3
1c00563a:	971e                	add	a4,a4,t2
1c00563c:	41348633          	sub	a2,s1,s3
1c005640:	9616                	add	a2,a2,t0
1c005642:	0605                	addi	a2,a2,1
1c005644:	06c3ea63          	bltu	t2,a2,1c0056b8 <KerParLinearLayer_SQ8+0x118>
1c005648:	006740fb          	lp.setup	x1,a4,1c005654 <KerParLinearLayer_SQ8+0xb4>
1c00564c:	0016858b          	p.lb	a1,1(a3!)
1c005650:	0018060b          	p.lb	a2,1(a6!)
1c005654:	42c587b3          	p.mac	a5,a1,a2
		Out[i] = Acc;
1c005658:	fef92e23          	sw	a5,-4(s2)
1c00565c:	9fe6                	add	t6,t6,s9
1c00565e:	1f7d                	addi	t5,t5,-1
1c005660:	000f1363          	bnez	t5,1c005666 <KerParLinearLayer_SQ8+0xc6>
1c005664:	a8a1                	j	1c0056bc <KerParLinearLayer_SQ8+0x11c>
1c005666:	414f8833          	sub	a6,t6,s4
		v4s * __restrict__ W = (v4s *) (&Weights[i*TotalInDim]);
1c00566a:	847e                	mv	s0,t6
		int Acc = Out[i];
1c00566c:	0049278b          	p.lw	a5,4(s2!)
		for (int j=0; j<(InDim/(4*2)); j++) {
1c005670:	027c7b63          	bleu	t2,s8,1c0056a6 <KerParLinearLayer_SQ8+0x106>
1c005674:	00448e93          	addi	t4,s1,4
1c005678:	004f8e13          	addi	t3,t6,4
1c00567c:	837e                	mv	t1,t6
1c00567e:	88ce                	mv	a7,s3
1c005680:	413b0533          	sub	a0,s6,s3
1c005684:	1561                	addi	a0,a0,-8
1c005686:	810d                	srli	a0,a0,0x3
1c005688:	0505                	addi	a0,a0,1
1c00568a:	00c540fb          	lp.setup	x1,a0,1c0056a2 <KerParLinearLayer_SQ8+0x102>
			v4s V0=VectIn[2*j], V1=VectIn[2*j+1];
1c00568e:	008ea68b          	p.lw	a3,8(t4!)
			v4s C0=W[2*j], C1=W[2*j+1];
1c005692:	008e270b          	p.lw	a4,8(t3!)
			Acc = gap_sumdotp4(V0, C0, Acc); Acc = gap_sumdotp4(V1, C1, Acc);
1c005696:	0088a58b          	p.lw	a1,8(a7!)
1c00569a:	0083260b          	p.lw	a2,8(t1!)
1c00569e:	b8c597d7          	pv.sdotsp.b	a5,a1,a2
1c0056a2:	b8e697d7          	pv.sdotsp.b	a5,a3,a4
		if (InDim&0x4) Acc = gap_sumdotp4(VectIn[InDim/4-1], W[InDim/4-1], Acc);
1c0056a6:	f80b82e3          	beqz	s7,1c00562a <KerParLinearLayer_SQ8+0x8a>
1c0056aa:	2154f703          	p.lw	a4,s5(s1)
1c0056ae:	21547403          	p.lw	s0,s5(s0)
1c0056b2:	b88717d7          	pv.sdotsp.b	a5,a4,s0
1c0056b6:	bf95                	j	1c00562a <KerParLinearLayer_SQ8+0x8a>
1c0056b8:	4705                	li	a4,1
1c0056ba:	b779                	j	1c005648 <KerParLinearLayer_SQ8+0xa8>
1c0056bc:	002047b7          	lui	a5,0x204
1c0056c0:	20078793          	addi	a5,a5,512 # 204200 <__L2+0x184200>
1c0056c4:	01c7e703          	p.elw	a4,28(a5)
	}
	gap_waitbarrier(0);
}
1c0056c8:	5432                	lw	s0,44(sp)
1c0056ca:	54a2                	lw	s1,40(sp)
1c0056cc:	5912                	lw	s2,36(sp)
1c0056ce:	5982                	lw	s3,32(sp)
1c0056d0:	4a72                	lw	s4,28(sp)
1c0056d2:	4ae2                	lw	s5,24(sp)
1c0056d4:	4b52                	lw	s6,20(sp)
1c0056d6:	4bc2                	lw	s7,16(sp)
1c0056d8:	4c32                	lw	s8,12(sp)
1c0056da:	4ca2                	lw	s9,8(sp)
1c0056dc:	6145                	addi	sp,sp,48
1c0056de:	8082                	ret

1c0056e0 <LastDefinedOutput>:
			int *out = Out+Wo*Ho*(of);
			KerConv1x3Stride1x2_Body_SQ8(in, out, filter, W, H, Wo, Wo_F, Wo_L, Ho, Ho_F, Ho_L, PadIn);
			if ((int)PadIn) KerConv1x3BorderStride1xN_SQ8(in, out, filter, W, H, Wo, Wo_F, Wo_L, Ho, Ho_F, Ho_L, 2, PadIn, PadIn);
		}
	gap_waitbarrier(0);
}
1c0056e0:	fff68793          	addi	a5,a3,-1
1c0056e4:	953e                	add	a0,a0,a5
1c0056e6:	9532                	add	a0,a0,a2
1c0056e8:	0015d613          	srli	a2,a1,0x1
1c0056ec:	8d11                	sub	a0,a0,a2
1c0056ee:	15fd                	addi	a1,a1,-1
1c0056f0:	8185                	srli	a1,a1,0x1
1c0056f2:	8d0d                	sub	a0,a0,a1
1c0056f4:	02d55533          	divu	a0,a0,a3
1c0056f8:	8082                	ret

1c0056fa <KerConv3x3Stride1_Body_2Out_SQ8>:
1c0056fa:	7179                	addi	sp,sp,-48
1c0056fc:	d622                	sw	s0,44(sp)
1c0056fe:	d426                	sw	s1,40(sp)
1c005700:	d24a                	sw	s2,36(sp)
1c005702:	d04e                	sw	s3,32(sp)
1c005704:	ce52                	sw	s4,28(sp)
1c005706:	cc56                	sw	s5,24(sp)
1c005708:	ca5a                	sw	s6,20(sp)
1c00570a:	c85e                	sw	s7,16(sp)
1c00570c:	c662                	sw	s8,12(sp)
1c00570e:	c466                	sw	s9,8(sp)
1c005710:	c26a                	sw	s10,4(sp)
1c005712:	c06e                	sw	s11,0(sp)
1c005714:	54c2                	lw	s1,48(sp)
1c005716:	5ae2                	lw	s5,56(sp)
1c005718:	5b72                	lw	s6,60(sp)
1c00571a:	4306                	lw	t1,64(sp)
1c00571c:	780377d7          	pv.extract.b	a5,t1,0
1c005720:	1007d3b3          	p.exthz	t2,a5
1c005724:	78137357          	pv.extract.b	t1,t1,2
1c005728:	100357b3          	p.exthz	a5,t1
1c00572c:	89c6                	mv	s3,a7
1c00572e:	435809b3          	p.mac	s3,a6,s5
1c005732:	098a                	slli	s3,s3,0x2
1c005734:	99ae                	add	s3,s3,a1
1c005736:	5952                	lw	s2,52(sp)
1c005738:	03280933          	mul	s2,a6,s2
1c00573c:	090a                	slli	s2,s2,0x2
1c00573e:	994e                	add	s2,s2,s3
1c005740:	00062303          	lw	t1,0(a2)
1c005744:	00362e03          	lw	t3,3(a2)
1c005748:	00662e83          	lw	t4,6(a2)
1c00574c:	20d67f03          	p.lw	t5,a3(a2)
1c005750:	96b2                	add	a3,a3,a2
1c005752:	0036af83          	lw	t6,3(a3)
1c005756:	0066a283          	lw	t0,6(a3)
1c00575a:	0a98f263          	bleu	s1,a7,1c0057fe <KerConv3x3Stride1_Body_2Out_SQ8+0x104>
1c00575e:	b2107357          	pv.insert.b	t1,zero,3
1c005762:	b2107e57          	pv.insert.b	t3,zero,3
1c005766:	b2107ed7          	pv.insert.b	t4,zero,3
1c00576a:	b2107f57          	pv.insert.b	t5,zero,3
1c00576e:	b2107fd7          	pv.insert.b	t6,zero,3
1c005772:	b21072d7          	pv.insert.b	t0,zero,3
1c005776:	40fa87b3          	sub	a5,s5,a5
1c00577a:	02e787b3          	mul	a5,a5,a4
1c00577e:	407787b3          	sub	a5,a5,t2
1c005782:	00281c93          	slli	s9,a6,0x2
1c005786:	00f88a33          	add	s4,a7,a5
1c00578a:	9a2a                	add	s4,s4,a0
1c00578c:	8d3a                	mv	s10,a4
1c00578e:	00e88433          	add	s0,a7,a4
1c005792:	943e                	add	s0,s0,a5
1c005794:	942a                	add	s0,s0,a0
1c005796:	94aa                	add	s1,s1,a0
1c005798:	94be                	add	s1,s1,a5
1c00579a:	00171c13          	slli	s8,a4,0x1
1c00579e:	8bda                	mv	s7,s6
1c0057a0:	414484b3          	sub	s1,s1,s4
1c0057a4:	02c4c07b          	lp.setup	x0,s1,1c0057fc <KerConv3x3Stride1_Body_2Out_SQ8+0x102>
1c0057a8:	83d2                	mv	t2,s4
1c0057aa:	2183f68b          	p.lw	a3,s8(t2!)
1c0057ae:	401c                	lw	a5,0(s0)
1c0057b0:	85d6                	mv	a1,s5
1c0057b2:	056af263          	bleu	s6,s5,1c0057f6 <KerConv3x3Stride1_Body_2Out_SQ8+0xfc>
1c0057b6:	88ca                	mv	a7,s2
1c0057b8:	884e                	mv	a6,s3
1c0057ba:	415b8533          	sub	a0,s7,s5
1c0057be:	01b540fb          	lp.setup	x1,a0,1c0057f4 <KerConv3x3Stride1_Body_2Out_SQ8+0xfa>
1c0057c2:	00082603          	lw	a2,0(a6)
1c0057c6:	21a3f70b          	p.lw	a4,s10(t2!)
1c0057ca:	b8669657          	pv.sdotsp.b	a2,a3,t1
1c0057ce:	b9c79657          	pv.sdotsp.b	a2,a5,t3
1c0057d2:	b9d71657          	pv.sdotsp.b	a2,a4,t4
1c0057d6:	0008ad83          	lw	s11,0(a7)
1c0057da:	b9e69dd7          	pv.sdotsp.b	s11,a3,t5
1c0057de:	86ee                	mv	a3,s11
1c0057e0:	b9f796d7          	pv.sdotsp.b	a3,a5,t6
1c0057e4:	b85716d7          	pv.sdotsp.b	a3,a4,t0
1c0057e8:	00c86cab          	p.sw	a2,s9(a6!)
1c0057ec:	00d8ecab          	p.sw	a3,s9(a7!)
1c0057f0:	0585                	addi	a1,a1,1
1c0057f2:	86be                	mv	a3,a5
1c0057f4:	87ba                	mv	a5,a4
1c0057f6:	0991                	addi	s3,s3,4
1c0057f8:	0911                	addi	s2,s2,4
1c0057fa:	0a05                	addi	s4,s4,1
1c0057fc:	0405                	addi	s0,s0,1
1c0057fe:	5432                	lw	s0,44(sp)
1c005800:	54a2                	lw	s1,40(sp)
1c005802:	5912                	lw	s2,36(sp)
1c005804:	5982                	lw	s3,32(sp)
1c005806:	4a72                	lw	s4,28(sp)
1c005808:	4ae2                	lw	s5,24(sp)
1c00580a:	4b52                	lw	s6,20(sp)
1c00580c:	4bc2                	lw	s7,16(sp)
1c00580e:	4c32                	lw	s8,12(sp)
1c005810:	4ca2                	lw	s9,8(sp)
1c005812:	4d12                	lw	s10,4(sp)
1c005814:	4d82                	lw	s11,0(sp)
1c005816:	6145                	addi	sp,sp,48
1c005818:	8082                	ret

1c00581a <KerConv2x3from3x3Stride1_V_2Out_SQ8>:
1c00581a:	7179                	addi	sp,sp,-48
1c00581c:	d622                	sw	s0,44(sp)
1c00581e:	d426                	sw	s1,40(sp)
1c005820:	d24a                	sw	s2,36(sp)
1c005822:	d04e                	sw	s3,32(sp)
1c005824:	ce52                	sw	s4,28(sp)
1c005826:	cc56                	sw	s5,24(sp)
1c005828:	ca5a                	sw	s6,20(sp)
1c00582a:	c85e                	sw	s7,16(sp)
1c00582c:	c662                	sw	s8,12(sp)
1c00582e:	c466                	sw	s9,8(sp)
1c005830:	5342                	lw	t1,48(sp)
1c005832:	5e52                	lw	t3,52(sp)
1c005834:	5ee2                	lw	t4,56(sp)
1c005836:	0e0e8a63          	beqz	t4,1c00592a <KerConv2x3from3x3Stride1_V_2Out_SQ8+0x110>
1c00583a:	00035383          	lhu	t2,0(t1)
1c00583e:	00335283          	lhu	t0,3(t1)
1c005842:	00635403          	lhu	s0,6(t1)
1c005846:	9372                	add	t1,t1,t3
1c005848:	00035f83          	lhu	t6,0(t1)
1c00584c:	00335f03          	lhu	t5,3(t1)
1c005850:	00635483          	lhu	s1,6(t1)
1c005854:	0e17a963          	p.beqimm	a5,1,1c005946 <KerConv2x3from3x3Stride1_V_2Out_SQ8+0x12c>
1c005858:	40c78633          	sub	a2,a5,a2
1c00585c:	02d78333          	mul	t1,a5,a3
1c005860:	030a                	slli	t1,t1,0x2
1c005862:	989a                	add	a7,a7,t1
1c005864:	42b60533          	p.mac	a0,a2,a1
1c005868:	20b57e0b          	p.lw	t3,a1(a0!)
1c00586c:	20b5760b          	p.lw	a2,a1(a0!)
1c005870:	02d70ab3          	mul	s5,a4,a3
1c005874:	0a8a                	slli	s5,s5,0x2
1c005876:	9ac6                	add	s5,s5,a7
1c005878:	8b3e                	mv	s6,a5
1c00587a:	0707f363          	bleu	a6,a5,1c0058e0 <KerConv2x3from3x3Stride1_V_2Out_SQ8+0xc6>
1c00587e:	00269b93          	slli	s7,a3,0x2
1c005882:	89d6                	mv	s3,s5
1c005884:	8946                	mv	s2,a7
1c005886:	8a2a                	mv	s4,a0
1c005888:	8c2e                	mv	s8,a1
1c00588a:	40f806b3          	sub	a3,a6,a5
1c00588e:	01b6c0fb          	lp.setup	x1,a3,1c0058c4 <KerConv2x3from3x3Stride1_V_2Out_SQ8+0xaa>
1c005892:	00092e83          	lw	t4,0(s2)
1c005896:	20ba730b          	p.lw	t1,a1(s4!)
1c00589a:	b87e1ed7          	pv.sdotsp.b	t4,t3,t2
1c00589e:	b8561ed7          	pv.sdotsp.b	t4,a2,t0
1c0058a2:	b8831ed7          	pv.sdotsp.b	t4,t1,s0
1c0058a6:	0009ac83          	lw	s9,0(s3)
1c0058aa:	b9fe1cd7          	pv.sdotsp.b	s9,t3,t6
1c0058ae:	8e66                	mv	t3,s9
1c0058b0:	b9e61e57          	pv.sdotsp.b	t3,a2,t5
1c0058b4:	b8931e57          	pv.sdotsp.b	t3,t1,s1
1c0058b8:	01d96bab          	p.sw	t4,s7(s2!)
1c0058bc:	01c9ebab          	p.sw	t3,s7(s3!)
1c0058c0:	0785                	addi	a5,a5,1
1c0058c2:	8e32                	mv	t3,a2
1c0058c4:	861a                	mv	a2,t1
1c0058c6:	fff80793          	addi	a5,a6,-1
1c0058ca:	416787b3          	sub	a5,a5,s6
1c0058ce:	43878c33          	p.mac	s8,a5,s8
1c0058d2:	9562                	add	a0,a0,s8
1c0058d4:	41680b33          	sub	s6,a6,s6
1c0058d8:	037b0bb3          	mul	s7,s6,s7
1c0058dc:	98de                	add	a7,a7,s7
1c0058de:	9ade                	add	s5,s5,s7
1c0058e0:	03070963          	beq	a4,a6,1c005912 <KerConv2x3from3x3Stride1_V_2Out_SQ8+0xf8>
1c0058e4:	0008a683          	lw	a3,0(a7)
1c0058e8:	000aa703          	lw	a4,0(s5)
1c0058ec:	00159793          	slli	a5,a1,0x1
1c0058f0:	8d1d                	sub	a0,a0,a5
1c0058f2:	411c                	lw	a5,0(a0)
1c0058f4:	20b57583          	p.lw	a1,a1(a0)
1c0058f8:	b87796d7          	pv.sdotsp.b	a3,a5,t2
1c0058fc:	b85596d7          	pv.sdotsp.b	a3,a1,t0
1c005900:	b9f79757          	pv.sdotsp.b	a4,a5,t6
1c005904:	87ba                	mv	a5,a4
1c005906:	b9e597d7          	pv.sdotsp.b	a5,a1,t5
1c00590a:	00d8a023          	sw	a3,0(a7)
1c00590e:	00faa023          	sw	a5,0(s5)
1c005912:	5432                	lw	s0,44(sp)
1c005914:	54a2                	lw	s1,40(sp)
1c005916:	5912                	lw	s2,36(sp)
1c005918:	5982                	lw	s3,32(sp)
1c00591a:	4a72                	lw	s4,28(sp)
1c00591c:	4ae2                	lw	s5,24(sp)
1c00591e:	4b52                	lw	s6,20(sp)
1c005920:	4bc2                	lw	s7,16(sp)
1c005922:	4c32                	lw	s8,12(sp)
1c005924:	4ca2                	lw	s9,8(sp)
1c005926:	6145                	addi	sp,sp,48
1c005928:	8082                	ret
1c00592a:	00135383          	lhu	t2,1(t1)
1c00592e:	00435283          	lhu	t0,4(t1)
1c005932:	00735403          	lhu	s0,7(t1)
1c005936:	9372                	add	t1,t1,t3
1c005938:	00135f83          	lhu	t6,1(t1)
1c00593c:	00435f03          	lhu	t5,4(t1)
1c005940:	00735483          	lhu	s1,7(t1)
1c005944:	bf01                	j	1c005854 <KerConv2x3from3x3Stride1_V_2Out_SQ8+0x3a>
1c005946:	20b5760b          	p.lw	a2,a1(a0!)
1c00594a:	00007e57          	pv.add.sci.b	t3,zero,0
1c00594e:	4781                	li	a5,0
1c005950:	b705                	j	1c005870 <KerConv2x3from3x3Stride1_V_2Out_SQ8+0x56>

1c005952 <KerConv3x2from3x3Stride1_H_2Out_SQ8>:
1c005952:	4302                	lw	t1,0(sp)
1c005954:	4f92                	lw	t6,4(sp)
1c005956:	4ea2                	lw	t4,8(sp)
1c005958:	8e3e                	mv	t3,a5
1c00595a:	40c78633          	sub	a2,a5,a2
1c00595e:	9532                	add	a0,a0,a2
1c005960:	02e683b3          	mul	t2,a3,a4
1c005964:	038a                	slli	t2,t2,0x2
1c005966:	93c6                	add	t2,t2,a7
1c005968:	060e8063          	beqz	t4,1c0059c8 <KerConv3x2from3x3Stride1_H_2Out_SQ8+0x76>
1c00596c:	00032e83          	lw	t4,0(t1)
1c005970:	b2107ed7          	pv.insert.b	t4,zero,3
1c005974:	00332f03          	lw	t5,3(t1)
1c005978:	b2107f57          	pv.insert.b	t5,zero,3
1c00597c:	937e                	add	t1,t1,t6
1c00597e:	00032f83          	lw	t6,0(t1)
1c005982:	b2107fd7          	pv.insert.b	t6,zero,3
1c005986:	00332283          	lw	t0,3(t1)
1c00598a:	b21072d7          	pv.insert.b	t0,zero,3
1c00598e:	030e7c63          	bleu	a6,t3,1c0059c6 <KerConv3x2from3x3Stride1_H_2Out_SQ8+0x74>
1c005992:	95aa                	add	a1,a1,a0
1c005994:	40f80833          	sub	a6,a6,a5
1c005998:	015840fb          	lp.setup	x1,a6,1c0059c2 <KerConv3x2from3x3Stride1_H_2Out_SQ8+0x70>
1c00599c:	0008ae03          	lw	t3,0(a7)
1c0059a0:	0003a303          	lw	t1,0(t2)
1c0059a4:	0015268b          	p.lw	a3,1(a0!)
1c0059a8:	0015a70b          	p.lw	a4,1(a1!)
1c0059ac:	b9d69e57          	pv.sdotsp.b	t3,a3,t4
1c0059b0:	b9e71e57          	pv.sdotsp.b	t3,a4,t5
1c0059b4:	b9f69357          	pv.sdotsp.b	t1,a3,t6
1c0059b8:	869a                	mv	a3,t1
1c0059ba:	b85716d7          	pv.sdotsp.b	a3,a4,t0
1c0059be:	01c8a22b          	p.sw	t3,4(a7!)
1c0059c2:	00d3a22b          	p.sw	a3,4(t2!)
1c0059c6:	8082                	ret
1c0059c8:	00332e83          	lw	t4,3(t1)
1c0059cc:	b2107ed7          	pv.insert.b	t4,zero,3
1c0059d0:	00632f03          	lw	t5,6(t1)
1c0059d4:	b2107f57          	pv.insert.b	t5,zero,3
1c0059d8:	937e                	add	t1,t1,t6
1c0059da:	00332f83          	lw	t6,3(t1)
1c0059de:	b2107fd7          	pv.insert.b	t6,zero,3
1c0059e2:	00632283          	lw	t0,6(t1)
1c0059e6:	b21072d7          	pv.insert.b	t0,zero,3
1c0059ea:	b755                	j	1c00598e <KerConv3x2from3x3Stride1_H_2Out_SQ8+0x3c>

1c0059ec <KerConv3x3BorderStride1_2Out_SQ8>:
1c0059ec:	715d                	addi	sp,sp,-80
1c0059ee:	c686                	sw	ra,76(sp)
1c0059f0:	c4a2                	sw	s0,72(sp)
1c0059f2:	c2a6                	sw	s1,68(sp)
1c0059f4:	c0ca                	sw	s2,64(sp)
1c0059f6:	de4e                	sw	s3,60(sp)
1c0059f8:	dc52                	sw	s4,56(sp)
1c0059fa:	da56                	sw	s5,52(sp)
1c0059fc:	d85a                	sw	s6,48(sp)
1c0059fe:	d65e                	sw	s7,44(sp)
1c005a00:	d462                	sw	s8,40(sp)
1c005a02:	d266                	sw	s9,36(sp)
1c005a04:	d06a                	sw	s10,32(sp)
1c005a06:	ce6e                	sw	s11,28(sp)
1c005a08:	8a2a                	mv	s4,a0
1c005a0a:	8aae                	mv	s5,a1
1c005a0c:	8b32                	mv	s6,a2
1c005a0e:	8bb6                	mv	s7,a3
1c005a10:	893a                	mv	s2,a4
1c005a12:	84c2                	mv	s1,a6
1c005a14:	89c6                	mv	s3,a7
1c005a16:	5786                	lw	a5,96(sp)
1c005a18:	5416                	lw	s0,100(sp)
1c005a1a:	78047c57          	pv.extract.b	s8,s0,0
1c005a1e:	78147457          	pv.extract.b	s0,s0,2
1c005a22:	7a07fdd7          	pv.extract.b	s11,a5,1
1c005a26:	7817fd57          	pv.extract.b	s10,a5,2
1c005a2a:	7a17fcd7          	pv.extract.b	s9,a5,3
1c005a2e:	7807f7d7          	pv.extract.b	a5,a5,0
1c005a32:	e795                	bnez	a5,1c005a5e <KerConv3x3BorderStride1_2Out_SQ8+0x72>
1c005a34:	040d9163          	bnez	s11,1c005a76 <KerConv3x3BorderStride1_2Out_SQ8+0x8a>
1c005a38:	060d1363          	bnez	s10,1c005a9e <KerConv3x3BorderStride1_2Out_SQ8+0xb2>
1c005a3c:	080c9063          	bnez	s9,1c005abc <KerConv3x3BorderStride1_2Out_SQ8+0xd0>
1c005a40:	40b6                	lw	ra,76(sp)
1c005a42:	4426                	lw	s0,72(sp)
1c005a44:	4496                	lw	s1,68(sp)
1c005a46:	4906                	lw	s2,64(sp)
1c005a48:	59f2                	lw	s3,60(sp)
1c005a4a:	5a62                	lw	s4,56(sp)
1c005a4c:	5ad2                	lw	s5,52(sp)
1c005a4e:	5b42                	lw	s6,48(sp)
1c005a50:	5bb2                	lw	s7,44(sp)
1c005a52:	5c22                	lw	s8,40(sp)
1c005a54:	5c92                	lw	s9,36(sp)
1c005a56:	5d02                	lw	s10,32(sp)
1c005a58:	4df2                	lw	s11,28(sp)
1c005a5a:	6161                	addi	sp,sp,80
1c005a5c:	8082                	ret
1c005a5e:	c402                	sw	zero,8(sp)
1c005a60:	c236                	sw	a3,4(sp)
1c005a62:	c032                	sw	a2,0(sp)
1c005a64:	88ae                	mv	a7,a1
1c005a66:	4876                	lw	a6,92(sp)
1c005a68:	47e6                	lw	a5,88(sp)
1c005a6a:	4756                	lw	a4,84(sp)
1c005a6c:	86a6                	mv	a3,s1
1c005a6e:	8622                	mv	a2,s0
1c005a70:	85ca                	mv	a1,s2
1c005a72:	3365                	jal	1c00581a <KerConv2x3from3x3Stride1_V_2Out_SQ8>
1c005a74:	b7c1                	j	1c005a34 <KerConv3x3BorderStride1_2Out_SQ8+0x48>
1c005a76:	00249893          	slli	a7,s1,0x2
1c005a7a:	18f1                	addi	a7,a7,-4
1c005a7c:	47c6                	lw	a5,80(sp)
1c005a7e:	41878533          	sub	a0,a5,s8
1c005a82:	4785                	li	a5,1
1c005a84:	c43e                	sw	a5,8(sp)
1c005a86:	c25e                	sw	s7,4(sp)
1c005a88:	c05a                	sw	s6,0(sp)
1c005a8a:	98d6                	add	a7,a7,s5
1c005a8c:	4876                	lw	a6,92(sp)
1c005a8e:	47e6                	lw	a5,88(sp)
1c005a90:	4756                	lw	a4,84(sp)
1c005a92:	86a6                	mv	a3,s1
1c005a94:	8622                	mv	a2,s0
1c005a96:	85ca                	mv	a1,s2
1c005a98:	9552                	add	a0,a0,s4
1c005a9a:	3341                	jal	1c00581a <KerConv2x3from3x3Stride1_V_2Out_SQ8>
1c005a9c:	bf71                	j	1c005a38 <KerConv3x3BorderStride1_2Out_SQ8+0x4c>
1c005a9e:	00299893          	slli	a7,s3,0x2
1c005aa2:	c402                	sw	zero,8(sp)
1c005aa4:	c25e                	sw	s7,4(sp)
1c005aa6:	c05a                	sw	s6,0(sp)
1c005aa8:	98d6                	add	a7,a7,s5
1c005aaa:	4846                	lw	a6,80(sp)
1c005aac:	87ce                	mv	a5,s3
1c005aae:	4756                	lw	a4,84(sp)
1c005ab0:	86a6                	mv	a3,s1
1c005ab2:	8662                	mv	a2,s8
1c005ab4:	85ca                	mv	a1,s2
1c005ab6:	8552                	mv	a0,s4
1c005ab8:	3d69                	jal	1c005952 <KerConv3x2from3x3Stride1_H_2Out_SQ8>
1c005aba:	b749                	j	1c005a3c <KerConv3x3BorderStride1_2Out_SQ8+0x50>
1c005abc:	88ce                	mv	a7,s3
1c005abe:	47f6                	lw	a5,92(sp)
1c005ac0:	42f488b3          	p.mac	a7,s1,a5
1c005ac4:	088a                	slli	a7,a7,0x2
1c005ac6:	40878433          	sub	s0,a5,s0
1c005aca:	4785                	li	a5,1
1c005acc:	c43e                	sw	a5,8(sp)
1c005ace:	c25e                	sw	s7,4(sp)
1c005ad0:	c05a                	sw	s6,0(sp)
1c005ad2:	98d6                	add	a7,a7,s5
1c005ad4:	4846                	lw	a6,80(sp)
1c005ad6:	87ce                	mv	a5,s3
1c005ad8:	4756                	lw	a4,84(sp)
1c005ada:	86a6                	mv	a3,s1
1c005adc:	8662                	mv	a2,s8
1c005ade:	85ca                	mv	a1,s2
1c005ae0:	8552                	mv	a0,s4
1c005ae2:	43240533          	p.mac	a0,s0,s2
1c005ae6:	35b5                	jal	1c005952 <KerConv3x2from3x3Stride1_H_2Out_SQ8>
1c005ae8:	bfa1                	j	1c005a40 <KerConv3x3BorderStride1_2Out_SQ8+0x54>

1c005aea <KerConv3x3Stride1_Body_SQ8>:
1c005aea:	1101                	addi	sp,sp,-32
1c005aec:	ce22                	sw	s0,28(sp)
1c005aee:	cc26                	sw	s1,24(sp)
1c005af0:	ca4a                	sw	s2,20(sp)
1c005af2:	c84e                	sw	s3,16(sp)
1c005af4:	c652                	sw	s4,12(sp)
1c005af6:	c456                	sw	s5,8(sp)
1c005af8:	5392                	lw	t2,36(sp)
1c005afa:	5422                	lw	s0,40(sp)
1c005afc:	5332                	lw	t1,44(sp)
1c005afe:	78037757          	pv.extract.b	a4,t1,0
1c005b02:	78137357          	pv.extract.b	t1,t1,2
1c005b06:	10035f33          	p.exthz	t5,t1
1c005b0a:	8342                	mv	t1,a6
1c005b0c:	42778333          	p.mac	t1,a5,t2
1c005b10:	030a                	slli	t1,t1,0x2
1c005b12:	959a                	add	a1,a1,t1
1c005b14:	00062303          	lw	t1,0(a2)
1c005b18:	00362e03          	lw	t3,3(a2)
1c005b1c:	00662e83          	lw	t4,6(a2)
1c005b20:	09187363          	bleu	a7,a6,1c005ba6 <KerConv3x3Stride1_Body_SQ8+0xbc>
1c005b24:	100752b3          	p.exthz	t0,a4
1c005b28:	b2107357          	pv.insert.b	t1,zero,3
1c005b2c:	b2107e57          	pv.insert.b	t3,zero,3
1c005b30:	b2107ed7          	pv.insert.b	t4,zero,3
1c005b34:	41e38733          	sub	a4,t2,t5
1c005b38:	02d70733          	mul	a4,a4,a3
1c005b3c:	40570733          	sub	a4,a4,t0
1c005b40:	00279913          	slli	s2,a5,0x2
1c005b44:	00e804b3          	add	s1,a6,a4
1c005b48:	94aa                	add	s1,s1,a0
1c005b4a:	89b6                	mv	s3,a3
1c005b4c:	00d80fb3          	add	t6,a6,a3
1c005b50:	9fba                	add	t6,t6,a4
1c005b52:	9faa                	add	t6,t6,a0
1c005b54:	011502b3          	add	t0,a0,a7
1c005b58:	92ba                	add	t0,t0,a4
1c005b5a:	00169a93          	slli	s5,a3,0x1
1c005b5e:	8a22                	mv	s4,s0
1c005b60:	409282b3          	sub	t0,t0,s1
1c005b64:	0202c07b          	lp.setup	x0,t0,1c005ba4 <KerConv3x3Stride1_Body_SQ8+0xba>
1c005b68:	88a6                	mv	a7,s1
1c005b6a:	2158f60b          	p.lw	a2,s5(a7!)
1c005b6e:	000fa703          	lw	a4,0(t6)
1c005b72:	8f1e                	mv	t5,t2
1c005b74:	0283f663          	bleu	s0,t2,1c005ba0 <KerConv3x3Stride1_Body_SQ8+0xb6>
1c005b78:	882e                	mv	a6,a1
1c005b7a:	407a0533          	sub	a0,s4,t2
1c005b7e:	010540fb          	lp.setup	x1,a0,1c005b9e <KerConv3x3Stride1_Body_SQ8+0xb4>
1c005b82:	00082783          	lw	a5,0(a6)
1c005b86:	2138f68b          	p.lw	a3,s3(a7!)
1c005b8a:	b86617d7          	pv.sdotsp.b	a5,a2,t1
1c005b8e:	b9c717d7          	pv.sdotsp.b	a5,a4,t3
1c005b92:	b9d697d7          	pv.sdotsp.b	a5,a3,t4
1c005b96:	00f8692b          	p.sw	a5,s2(a6!)
1c005b9a:	0f05                	addi	t5,t5,1
1c005b9c:	863a                	mv	a2,a4
1c005b9e:	8736                	mv	a4,a3
1c005ba0:	0591                	addi	a1,a1,4
1c005ba2:	0485                	addi	s1,s1,1
1c005ba4:	0f85                	addi	t6,t6,1
1c005ba6:	4472                	lw	s0,28(sp)
1c005ba8:	44e2                	lw	s1,24(sp)
1c005baa:	4952                	lw	s2,20(sp)
1c005bac:	49c2                	lw	s3,16(sp)
1c005bae:	4a32                	lw	s4,12(sp)
1c005bb0:	4aa2                	lw	s5,8(sp)
1c005bb2:	6105                	addi	sp,sp,32
1c005bb4:	8082                	ret

1c005bb6 <KerConv2x3from3x3Stride1_V_SQ8>:
1c005bb6:	1141                	addi	sp,sp,-16
1c005bb8:	c622                	sw	s0,12(sp)
1c005bba:	c426                	sw	s1,8(sp)
1c005bbc:	c24a                	sw	s2,4(sp)
1c005bbe:	c04e                	sw	s3,0(sp)
1c005bc0:	4342                	lw	t1,16(sp)
1c005bc2:	4e52                	lw	t3,20(sp)
1c005bc4:	0a0e0063          	beqz	t3,1c005c64 <KerConv2x3from3x3Stride1_V_SQ8+0xae>
1c005bc8:	00035f83          	lhu	t6,0(t1)
1c005bcc:	00335f03          	lhu	t5,3(t1)
1c005bd0:	00635283          	lhu	t0,6(t1)
1c005bd4:	0817af63          	p.beqimm	a5,1,1c005c72 <KerConv2x3from3x3Stride1_V_SQ8+0xbc>
1c005bd8:	40c78633          	sub	a2,a5,a2
1c005bdc:	02d78333          	mul	t1,a5,a3
1c005be0:	030a                	slli	t1,t1,0x2
1c005be2:	989a                	add	a7,a7,t1
1c005be4:	42b60533          	p.mac	a0,a2,a1
1c005be8:	20b57e8b          	p.lw	t4,a1(a0!)
1c005bec:	20b5730b          	p.lw	t1,a1(a0!)
1c005bf0:	84be                	mv	s1,a5
1c005bf2:	0507f363          	bleu	a6,a5,1c005c38 <KerConv2x3from3x3Stride1_V_SQ8+0x82>
1c005bf6:	00269993          	slli	s3,a3,0x2
1c005bfa:	86c6                	mv	a3,a7
1c005bfc:	842a                	mv	s0,a0
1c005bfe:	892e                	mv	s2,a1
1c005c00:	40f803b3          	sub	t2,a6,a5
1c005c04:	00f3c0fb          	lp.setup	x1,t2,1c005c22 <KerConv2x3from3x3Stride1_V_SQ8+0x6c>
1c005c08:	4290                	lw	a2,0(a3)
1c005c0a:	20b47e0b          	p.lw	t3,a1(s0!)
1c005c0e:	b9fe9657          	pv.sdotsp.b	a2,t4,t6
1c005c12:	b9e31657          	pv.sdotsp.b	a2,t1,t5
1c005c16:	b85e1657          	pv.sdotsp.b	a2,t3,t0
1c005c1a:	00c6e9ab          	p.sw	a2,s3(a3!)
1c005c1e:	0785                	addi	a5,a5,1
1c005c20:	8e9a                	mv	t4,t1
1c005c22:	8372                	mv	t1,t3
1c005c24:	fff80793          	addi	a5,a6,-1
1c005c28:	8f85                	sub	a5,a5,s1
1c005c2a:	43278933          	p.mac	s2,a5,s2
1c005c2e:	954a                	add	a0,a0,s2
1c005c30:	409804b3          	sub	s1,a6,s1
1c005c34:	433488b3          	p.mac	a7,s1,s3
1c005c38:	03070063          	beq	a4,a6,1c005c58 <KerConv2x3from3x3Stride1_V_SQ8+0xa2>
1c005c3c:	0008a783          	lw	a5,0(a7)
1c005c40:	00159713          	slli	a4,a1,0x1
1c005c44:	8d19                	sub	a0,a0,a4
1c005c46:	20b57583          	p.lw	a1,a1(a0)
1c005c4a:	4118                	lw	a4,0(a0)
1c005c4c:	b9f717d7          	pv.sdotsp.b	a5,a4,t6
1c005c50:	b9e597d7          	pv.sdotsp.b	a5,a1,t5
1c005c54:	00f8a023          	sw	a5,0(a7)
1c005c58:	4432                	lw	s0,12(sp)
1c005c5a:	44a2                	lw	s1,8(sp)
1c005c5c:	4912                	lw	s2,4(sp)
1c005c5e:	4982                	lw	s3,0(sp)
1c005c60:	0141                	addi	sp,sp,16
1c005c62:	8082                	ret
1c005c64:	00135f83          	lhu	t6,1(t1)
1c005c68:	00435f03          	lhu	t5,4(t1)
1c005c6c:	00735283          	lhu	t0,7(t1)
1c005c70:	b795                	j	1c005bd4 <KerConv2x3from3x3Stride1_V_SQ8+0x1e>
1c005c72:	20b5730b          	p.lw	t1,a1(a0!)
1c005c76:	00007ed7          	pv.add.sci.b	t4,zero,0
1c005c7a:	4781                	li	a5,0
1c005c7c:	bf95                	j	1c005bf0 <KerConv2x3from3x3Stride1_V_SQ8+0x3a>

1c005c7e <KerConv3x2from3x3Stride1_H_SQ8>:
1c005c7e:	4302                	lw	t1,0(sp)
1c005c80:	86ba                	mv	a3,a4
1c005c82:	40c70633          	sub	a2,a4,a2
1c005c86:	9532                	add	a0,a0,a2
1c005c88:	02030d63          	beqz	t1,1c005cc2 <KerConv3x2from3x3Stride1_H_SQ8+0x44>
1c005c8c:	0008ae03          	lw	t3,0(a7)
1c005c90:	b2107e57          	pv.insert.b	t3,zero,3
1c005c94:	0038ae83          	lw	t4,3(a7)
1c005c98:	b2107ed7          	pv.insert.b	t4,zero,3
1c005c9c:	02f6f263          	bleu	a5,a3,1c005cc0 <KerConv3x2from3x3Stride1_H_SQ8+0x42>
1c005ca0:	95aa                	add	a1,a1,a0
1c005ca2:	8f99                	sub	a5,a5,a4
1c005ca4:	00c7c0fb          	lp.setup	x1,a5,1c005cbc <KerConv3x2from3x3Stride1_H_SQ8+0x3e>
1c005ca8:	00082683          	lw	a3,0(a6)
1c005cac:	0015230b          	p.lw	t1,1(a0!)
1c005cb0:	0015a88b          	p.lw	a7,1(a1!)
1c005cb4:	b9c316d7          	pv.sdotsp.b	a3,t1,t3
1c005cb8:	b9d896d7          	pv.sdotsp.b	a3,a7,t4
1c005cbc:	00d8222b          	p.sw	a3,4(a6!)
1c005cc0:	8082                	ret
1c005cc2:	0038ae03          	lw	t3,3(a7)
1c005cc6:	b2107e57          	pv.insert.b	t3,zero,3
1c005cca:	0068ae83          	lw	t4,6(a7)
1c005cce:	b2107ed7          	pv.insert.b	t4,zero,3
1c005cd2:	b7e9                	j	1c005c9c <KerConv3x2from3x3Stride1_H_SQ8+0x1e>

1c005cd4 <KerConv3x3BorderStride1_SQ8>:
1c005cd4:	715d                	addi	sp,sp,-80
1c005cd6:	c686                	sw	ra,76(sp)
1c005cd8:	c4a2                	sw	s0,72(sp)
1c005cda:	c2a6                	sw	s1,68(sp)
1c005cdc:	c0ca                	sw	s2,64(sp)
1c005cde:	de4e                	sw	s3,60(sp)
1c005ce0:	dc52                	sw	s4,56(sp)
1c005ce2:	da56                	sw	s5,52(sp)
1c005ce4:	d85a                	sw	s6,48(sp)
1c005ce6:	d65e                	sw	s7,44(sp)
1c005ce8:	d462                	sw	s8,40(sp)
1c005cea:	d266                	sw	s9,36(sp)
1c005cec:	d06a                	sw	s10,32(sp)
1c005cee:	ce6e                	sw	s11,28(sp)
1c005cf0:	8a2a                	mv	s4,a0
1c005cf2:	8aae                	mv	s5,a1
1c005cf4:	8b32                	mv	s6,a2
1c005cf6:	8936                	mv	s2,a3
1c005cf8:	84be                	mv	s1,a5
1c005cfa:	89c2                	mv	s3,a6
1c005cfc:	8c46                	mv	s8,a7
1c005cfe:	47f6                	lw	a5,92(sp)
1c005d00:	5406                	lw	s0,96(sp)
1c005d02:	78047bd7          	pv.extract.b	s7,s0,0
1c005d06:	78147457          	pv.extract.b	s0,s0,2
1c005d0a:	7a07fdd7          	pv.extract.b	s11,a5,1
1c005d0e:	7817fd57          	pv.extract.b	s10,a5,2
1c005d12:	7a17fcd7          	pv.extract.b	s9,a5,3
1c005d16:	7807f7d7          	pv.extract.b	a5,a5,0
1c005d1a:	e795                	bnez	a5,1c005d46 <KerConv3x3BorderStride1_SQ8+0x72>
1c005d1c:	040d9063          	bnez	s11,1c005d5c <KerConv3x3BorderStride1_SQ8+0x88>
1c005d20:	060d1063          	bnez	s10,1c005d80 <KerConv3x3BorderStride1_SQ8+0xac>
1c005d24:	060c9b63          	bnez	s9,1c005d9a <KerConv3x3BorderStride1_SQ8+0xc6>
1c005d28:	40b6                	lw	ra,76(sp)
1c005d2a:	4426                	lw	s0,72(sp)
1c005d2c:	4496                	lw	s1,68(sp)
1c005d2e:	4906                	lw	s2,64(sp)
1c005d30:	59f2                	lw	s3,60(sp)
1c005d32:	5a62                	lw	s4,56(sp)
1c005d34:	5ad2                	lw	s5,52(sp)
1c005d36:	5b42                	lw	s6,48(sp)
1c005d38:	5bb2                	lw	s7,44(sp)
1c005d3a:	5c22                	lw	s8,40(sp)
1c005d3c:	5c92                	lw	s9,36(sp)
1c005d3e:	5d02                	lw	s10,32(sp)
1c005d40:	4df2                	lw	s11,28(sp)
1c005d42:	6161                	addi	sp,sp,80
1c005d44:	8082                	ret
1c005d46:	c202                	sw	zero,4(sp)
1c005d48:	c032                	sw	a2,0(sp)
1c005d4a:	88ae                	mv	a7,a1
1c005d4c:	4866                	lw	a6,88(sp)
1c005d4e:	47d6                	lw	a5,84(sp)
1c005d50:	4746                	lw	a4,80(sp)
1c005d52:	86a6                	mv	a3,s1
1c005d54:	8622                	mv	a2,s0
1c005d56:	85ca                	mv	a1,s2
1c005d58:	3db9                	jal	1c005bb6 <KerConv2x3from3x3Stride1_V_SQ8>
1c005d5a:	b7c9                	j	1c005d1c <KerConv3x3BorderStride1_SQ8+0x48>
1c005d5c:	00249893          	slli	a7,s1,0x2
1c005d60:	18f1                	addi	a7,a7,-4
1c005d62:	417c0533          	sub	a0,s8,s7
1c005d66:	4785                	li	a5,1
1c005d68:	c23e                	sw	a5,4(sp)
1c005d6a:	c05a                	sw	s6,0(sp)
1c005d6c:	98d6                	add	a7,a7,s5
1c005d6e:	4866                	lw	a6,88(sp)
1c005d70:	47d6                	lw	a5,84(sp)
1c005d72:	4746                	lw	a4,80(sp)
1c005d74:	86a6                	mv	a3,s1
1c005d76:	8622                	mv	a2,s0
1c005d78:	85ca                	mv	a1,s2
1c005d7a:	9552                	add	a0,a0,s4
1c005d7c:	3d2d                	jal	1c005bb6 <KerConv2x3from3x3Stride1_V_SQ8>
1c005d7e:	b74d                	j	1c005d20 <KerConv3x3BorderStride1_SQ8+0x4c>
1c005d80:	00299813          	slli	a6,s3,0x2
1c005d84:	c002                	sw	zero,0(sp)
1c005d86:	88da                	mv	a7,s6
1c005d88:	9856                	add	a6,a6,s5
1c005d8a:	87e2                	mv	a5,s8
1c005d8c:	874e                	mv	a4,s3
1c005d8e:	86a6                	mv	a3,s1
1c005d90:	865e                	mv	a2,s7
1c005d92:	85ca                	mv	a1,s2
1c005d94:	8552                	mv	a0,s4
1c005d96:	35e5                	jal	1c005c7e <KerConv3x2from3x3Stride1_H_SQ8>
1c005d98:	b771                	j	1c005d24 <KerConv3x3BorderStride1_SQ8+0x50>
1c005d9a:	884e                	mv	a6,s3
1c005d9c:	47e6                	lw	a5,88(sp)
1c005d9e:	42f48833          	p.mac	a6,s1,a5
1c005da2:	080a                	slli	a6,a6,0x2
1c005da4:	40878433          	sub	s0,a5,s0
1c005da8:	4785                	li	a5,1
1c005daa:	c03e                	sw	a5,0(sp)
1c005dac:	88da                	mv	a7,s6
1c005dae:	9856                	add	a6,a6,s5
1c005db0:	87e2                	mv	a5,s8
1c005db2:	874e                	mv	a4,s3
1c005db4:	86a6                	mv	a3,s1
1c005db6:	865e                	mv	a2,s7
1c005db8:	85ca                	mv	a1,s2
1c005dba:	8552                	mv	a0,s4
1c005dbc:	43240533          	p.mac	a0,s0,s2
1c005dc0:	3d7d                	jal	1c005c7e <KerConv3x2from3x3Stride1_H_SQ8>
1c005dc2:	b79d                	j	1c005d28 <KerConv3x3BorderStride1_SQ8+0x54>

1c005dc4 <KerConv3x3Stride2_Body_SQ8>:
1c005dc4:	1101                	addi	sp,sp,-32
1c005dc6:	ce22                	sw	s0,28(sp)
1c005dc8:	cc26                	sw	s1,24(sp)
1c005dca:	ca4a                	sw	s2,20(sp)
1c005dcc:	c84e                	sw	s3,16(sp)
1c005dce:	c652                	sw	s4,12(sp)
1c005dd0:	c456                	sw	s5,8(sp)
1c005dd2:	5412                	lw	s0,36(sp)
1c005dd4:	54a2                	lw	s1,40(sp)
1c005dd6:	5332                	lw	t1,44(sp)
1c005dd8:	78037757          	pv.extract.b	a4,t1,0
1c005ddc:	78137357          	pv.extract.b	t1,t1,2
1c005de0:	100352b3          	p.exthz	t0,t1
1c005de4:	8342                	mv	t1,a6
1c005de6:	42878333          	p.mac	t1,a5,s0
1c005dea:	030a                	slli	t1,t1,0x2
1c005dec:	959a                	add	a1,a1,t1
1c005dee:	00062303          	lw	t1,0(a2)
1c005df2:	00362e03          	lw	t3,3(a2)
1c005df6:	00662e83          	lw	t4,6(a2)
1c005dfa:	09187763          	bleu	a7,a6,1c005e88 <KerConv3x3Stride2_Body_SQ8+0xc4>
1c005dfe:	10075f33          	p.exthz	t5,a4
1c005e02:	b2107357          	pv.insert.b	t1,zero,3
1c005e06:	b2107e57          	pv.insert.b	t3,zero,3
1c005e0a:	b2107ed7          	pv.insert.b	t4,zero,3
1c005e0e:	00141713          	slli	a4,s0,0x1
1c005e12:	40570733          	sub	a4,a4,t0
1c005e16:	02d702b3          	mul	t0,a4,a3
1c005e1a:	41e28733          	sub	a4,t0,t5
1c005e1e:	00279a13          	slli	s4,a5,0x2
1c005e22:	00181393          	slli	t2,a6,0x1
1c005e26:	93ba                	add	t2,t2,a4
1c005e28:	93aa                	add	t2,t2,a0
1c005e2a:	00189293          	slli	t0,a7,0x1
1c005e2e:	92aa                	add	t0,t0,a0
1c005e30:	92ba                	add	t0,t0,a4
1c005e32:	89b6                	mv	s3,a3
1c005e34:	00169a93          	slli	s5,a3,0x1
1c005e38:	8926                	mv	s2,s1
1c005e3a:	407282b3          	sub	t0,t0,t2
1c005e3e:	12f9                	addi	t0,t0,-2
1c005e40:	0012d293          	srli	t0,t0,0x1
1c005e44:	0285                	addi	t0,t0,1
1c005e46:	0202c07b          	lp.setup	x0,t0,1c005e86 <KerConv3x3Stride2_Body_SQ8+0xc2>
1c005e4a:	889e                	mv	a7,t2
1c005e4c:	2138f68b          	p.lw	a3,s3(a7!)
1c005e50:	8fc6                	mv	t6,a7
1c005e52:	8f22                	mv	t5,s0
1c005e54:	02947863          	bleu	s1,s0,1c005e84 <KerConv3x3Stride2_Body_SQ8+0xc0>
1c005e58:	98ce                	add	a7,a7,s3
1c005e5a:	882e                	mv	a6,a1
1c005e5c:	40890533          	sub	a0,s2,s0
1c005e60:	011540fb          	lp.setup	x1,a0,1c005e82 <KerConv3x3Stride2_Body_SQ8+0xbe>
1c005e64:	00082783          	lw	a5,0(a6)
1c005e68:	215ff60b          	p.lw	a2,s5(t6!)
1c005e6c:	2158f70b          	p.lw	a4,s5(a7!)
1c005e70:	b86697d7          	pv.sdotsp.b	a5,a3,t1
1c005e74:	b9c617d7          	pv.sdotsp.b	a5,a2,t3
1c005e78:	b9d717d7          	pv.sdotsp.b	a5,a4,t4
1c005e7c:	00f86a2b          	p.sw	a5,s4(a6!)
1c005e80:	0f05                	addi	t5,t5,1
1c005e82:	86ba                	mv	a3,a4
1c005e84:	0591                	addi	a1,a1,4
1c005e86:	0389                	addi	t2,t2,2
1c005e88:	4472                	lw	s0,28(sp)
1c005e8a:	44e2                	lw	s1,24(sp)
1c005e8c:	4952                	lw	s2,20(sp)
1c005e8e:	49c2                	lw	s3,16(sp)
1c005e90:	4a32                	lw	s4,12(sp)
1c005e92:	4aa2                	lw	s5,8(sp)
1c005e94:	6105                	addi	sp,sp,32
1c005e96:	8082                	ret

1c005e98 <KerConv2x3from3x3Stride2_V_SQ8>:
1c005e98:	1101                	addi	sp,sp,-32
1c005e9a:	ce22                	sw	s0,28(sp)
1c005e9c:	cc26                	sw	s1,24(sp)
1c005e9e:	ca4a                	sw	s2,20(sp)
1c005ea0:	c84e                	sw	s3,16(sp)
1c005ea2:	c652                	sw	s4,12(sp)
1c005ea4:	5302                	lw	t1,32(sp)
1c005ea6:	5e12                	lw	t3,36(sp)
1c005ea8:	0a0e0663          	beqz	t3,1c005f54 <KerConv2x3from3x3Stride2_V_SQ8+0xbc>
1c005eac:	00035f83          	lhu	t6,0(t1)
1c005eb0:	00335f03          	lhu	t5,3(t1)
1c005eb4:	00635283          	lhu	t0,6(t1)
1c005eb8:	0a17a563          	p.beqimm	a5,1,1c005f62 <KerConv2x3from3x3Stride2_V_SQ8+0xca>
1c005ebc:	00179313          	slli	t1,a5,0x1
1c005ec0:	40c30633          	sub	a2,t1,a2
1c005ec4:	02d78333          	mul	t1,a5,a3
1c005ec8:	030a                	slli	t1,t1,0x2
1c005eca:	989a                	add	a7,a7,t1
1c005ecc:	42b60533          	p.mac	a0,a2,a1
1c005ed0:	20b57e0b          	p.lw	t3,a1(a0!)
1c005ed4:	893e                	mv	s2,a5
1c005ed6:	0507fb63          	bleu	a6,a5,1c005f2c <KerConv2x3from3x3Stride2_V_SQ8+0x94>
1c005eda:	00269993          	slli	s3,a3,0x2
1c005ede:	00159a13          	slli	s4,a1,0x1
1c005ee2:	00b504b3          	add	s1,a0,a1
1c005ee6:	86c6                	mv	a3,a7
1c005ee8:	842a                	mv	s0,a0
1c005eea:	40f803b3          	sub	t2,a6,a5
1c005eee:	0103c0fb          	lp.setup	x1,t2,1c005f0e <KerConv2x3from3x3Stride2_V_SQ8+0x76>
1c005ef2:	4290                	lw	a2,0(a3)
1c005ef4:	21447e8b          	p.lw	t4,s4(s0!)
1c005ef8:	2144f30b          	p.lw	t1,s4(s1!)
1c005efc:	b9fe1657          	pv.sdotsp.b	a2,t3,t6
1c005f00:	b9ee9657          	pv.sdotsp.b	a2,t4,t5
1c005f04:	b8531657          	pv.sdotsp.b	a2,t1,t0
1c005f08:	00c6e9ab          	p.sw	a2,s3(a3!)
1c005f0c:	0785                	addi	a5,a5,1
1c005f0e:	8e1a                	mv	t3,t1
1c005f10:	fff80793          	addi	a5,a6,-1
1c005f14:	412787b3          	sub	a5,a5,s2
1c005f18:	86ae                	mv	a3,a1
1c005f1a:	42b786b3          	p.mac	a3,a5,a1
1c005f1e:	00169793          	slli	a5,a3,0x1
1c005f22:	953e                	add	a0,a0,a5
1c005f24:	41280933          	sub	s2,a6,s2
1c005f28:	433908b3          	p.mac	a7,s2,s3
1c005f2c:	01070d63          	beq	a4,a6,1c005f46 <KerConv2x3from3x3Stride2_V_SQ8+0xae>
1c005f30:	0008a783          	lw	a5,0(a7)
1c005f34:	4118                	lw	a4,0(a0)
1c005f36:	8d0d                	sub	a0,a0,a1
1c005f38:	4114                	lw	a3,0(a0)
1c005f3a:	b9f697d7          	pv.sdotsp.b	a5,a3,t6
1c005f3e:	b9e717d7          	pv.sdotsp.b	a5,a4,t5
1c005f42:	00f8a023          	sw	a5,0(a7)
1c005f46:	4472                	lw	s0,28(sp)
1c005f48:	44e2                	lw	s1,24(sp)
1c005f4a:	4952                	lw	s2,20(sp)
1c005f4c:	49c2                	lw	s3,16(sp)
1c005f4e:	4a32                	lw	s4,12(sp)
1c005f50:	6105                	addi	sp,sp,32
1c005f52:	8082                	ret
1c005f54:	00135f83          	lhu	t6,1(t1)
1c005f58:	00435f03          	lhu	t5,4(t1)
1c005f5c:	00735283          	lhu	t0,7(t1)
1c005f60:	bfa1                	j	1c005eb8 <KerConv2x3from3x3Stride2_V_SQ8+0x20>
1c005f62:	00007e57          	pv.add.sci.b	t3,zero,0
1c005f66:	4781                	li	a5,0
1c005f68:	b7b5                	j	1c005ed4 <KerConv2x3from3x3Stride2_V_SQ8+0x3c>

1c005f6a <KerConv3x2from3x3Stride2_H_SQ8>:
1c005f6a:	4302                	lw	t1,0(sp)
1c005f6c:	00171693          	slli	a3,a4,0x1
1c005f70:	40c68633          	sub	a2,a3,a2
1c005f74:	9532                	add	a0,a0,a2
1c005f76:	02030f63          	beqz	t1,1c005fb4 <KerConv3x2from3x3Stride2_H_SQ8+0x4a>
1c005f7a:	0008a303          	lw	t1,0(a7)
1c005f7e:	b2107357          	pv.insert.b	t1,zero,3
1c005f82:	0038ae03          	lw	t3,3(a7)
1c005f86:	b2107e57          	pv.insert.b	t3,zero,3
1c005f8a:	02f77463          	bleu	a5,a4,1c005fb2 <KerConv3x2from3x3Stride2_H_SQ8+0x48>
1c005f8e:	95aa                	add	a1,a1,a0
1c005f90:	40e78eb3          	sub	t4,a5,a4
1c005f94:	00eec0fb          	lp.setup	x1,t4,1c005fb0 <KerConv3x2from3x3Stride2_H_SQ8+0x46>
1c005f98:	00082783          	lw	a5,0(a6)
1c005f9c:	0025288b          	p.lw	a7,2(a0!)
1c005fa0:	0025a68b          	p.lw	a3,2(a1!)
1c005fa4:	b86897d7          	pv.sdotsp.b	a5,a7,t1
1c005fa8:	b9c697d7          	pv.sdotsp.b	a5,a3,t3
1c005fac:	00f8222b          	p.sw	a5,4(a6!)
1c005fb0:	0705                	addi	a4,a4,1
1c005fb2:	8082                	ret
1c005fb4:	0038a303          	lw	t1,3(a7)
1c005fb8:	b2107357          	pv.insert.b	t1,zero,3
1c005fbc:	0068ae03          	lw	t3,6(a7)
1c005fc0:	b2107e57          	pv.insert.b	t3,zero,3
1c005fc4:	b7d9                	j	1c005f8a <KerConv3x2from3x3Stride2_H_SQ8+0x20>

1c005fc6 <KerConv3x3BorderStride2_SQ8>:
1c005fc6:	715d                	addi	sp,sp,-80
1c005fc8:	c686                	sw	ra,76(sp)
1c005fca:	c4a2                	sw	s0,72(sp)
1c005fcc:	c2a6                	sw	s1,68(sp)
1c005fce:	c0ca                	sw	s2,64(sp)
1c005fd0:	de4e                	sw	s3,60(sp)
1c005fd2:	dc52                	sw	s4,56(sp)
1c005fd4:	da56                	sw	s5,52(sp)
1c005fd6:	d85a                	sw	s6,48(sp)
1c005fd8:	d65e                	sw	s7,44(sp)
1c005fda:	d462                	sw	s8,40(sp)
1c005fdc:	d266                	sw	s9,36(sp)
1c005fde:	d06a                	sw	s10,32(sp)
1c005fe0:	ce6e                	sw	s11,28(sp)
1c005fe2:	8a2a                	mv	s4,a0
1c005fe4:	8aae                	mv	s5,a1
1c005fe6:	8b32                	mv	s6,a2
1c005fe8:	8936                	mv	s2,a3
1c005fea:	84be                	mv	s1,a5
1c005fec:	89c2                	mv	s3,a6
1c005fee:	8c46                	mv	s8,a7
1c005ff0:	47f6                	lw	a5,92(sp)
1c005ff2:	5406                	lw	s0,96(sp)
1c005ff4:	78047bd7          	pv.extract.b	s7,s0,0
1c005ff8:	78147457          	pv.extract.b	s0,s0,2
1c005ffc:	7a07fdd7          	pv.extract.b	s11,a5,1
1c006000:	7817fd57          	pv.extract.b	s10,a5,2
1c006004:	7a17fcd7          	pv.extract.b	s9,a5,3
1c006008:	7807f7d7          	pv.extract.b	a5,a5,0
1c00600c:	e795                	bnez	a5,1c006038 <KerConv3x3BorderStride2_SQ8+0x72>
1c00600e:	040d9063          	bnez	s11,1c00604e <KerConv3x3BorderStride2_SQ8+0x88>
1c006012:	060d1263          	bnez	s10,1c006076 <KerConv3x3BorderStride2_SQ8+0xb0>
1c006016:	060c9d63          	bnez	s9,1c006090 <KerConv3x3BorderStride2_SQ8+0xca>
1c00601a:	40b6                	lw	ra,76(sp)
1c00601c:	4426                	lw	s0,72(sp)
1c00601e:	4496                	lw	s1,68(sp)
1c006020:	4906                	lw	s2,64(sp)
1c006022:	59f2                	lw	s3,60(sp)
1c006024:	5a62                	lw	s4,56(sp)
1c006026:	5ad2                	lw	s5,52(sp)
1c006028:	5b42                	lw	s6,48(sp)
1c00602a:	5bb2                	lw	s7,44(sp)
1c00602c:	5c22                	lw	s8,40(sp)
1c00602e:	5c92                	lw	s9,36(sp)
1c006030:	5d02                	lw	s10,32(sp)
1c006032:	4df2                	lw	s11,28(sp)
1c006034:	6161                	addi	sp,sp,80
1c006036:	8082                	ret
1c006038:	c202                	sw	zero,4(sp)
1c00603a:	c032                	sw	a2,0(sp)
1c00603c:	88ae                	mv	a7,a1
1c00603e:	4866                	lw	a6,88(sp)
1c006040:	47d6                	lw	a5,84(sp)
1c006042:	4746                	lw	a4,80(sp)
1c006044:	86a6                	mv	a3,s1
1c006046:	8622                	mv	a2,s0
1c006048:	85ca                	mv	a1,s2
1c00604a:	35b9                	jal	1c005e98 <KerConv2x3from3x3Stride2_V_SQ8>
1c00604c:	b7c9                	j	1c00600e <KerConv3x3BorderStride2_SQ8+0x48>
1c00604e:	00249893          	slli	a7,s1,0x2
1c006052:	18f1                	addi	a7,a7,-4
1c006054:	001c1513          	slli	a0,s8,0x1
1c006058:	41750533          	sub	a0,a0,s7
1c00605c:	4785                	li	a5,1
1c00605e:	c23e                	sw	a5,4(sp)
1c006060:	c05a                	sw	s6,0(sp)
1c006062:	98d6                	add	a7,a7,s5
1c006064:	4866                	lw	a6,88(sp)
1c006066:	47d6                	lw	a5,84(sp)
1c006068:	4746                	lw	a4,80(sp)
1c00606a:	86a6                	mv	a3,s1
1c00606c:	8622                	mv	a2,s0
1c00606e:	85ca                	mv	a1,s2
1c006070:	9552                	add	a0,a0,s4
1c006072:	351d                	jal	1c005e98 <KerConv2x3from3x3Stride2_V_SQ8>
1c006074:	bf79                	j	1c006012 <KerConv3x3BorderStride2_SQ8+0x4c>
1c006076:	00299813          	slli	a6,s3,0x2
1c00607a:	c002                	sw	zero,0(sp)
1c00607c:	88da                	mv	a7,s6
1c00607e:	9856                	add	a6,a6,s5
1c006080:	87e2                	mv	a5,s8
1c006082:	874e                	mv	a4,s3
1c006084:	86a6                	mv	a3,s1
1c006086:	865e                	mv	a2,s7
1c006088:	85ca                	mv	a1,s2
1c00608a:	8552                	mv	a0,s4
1c00608c:	3df9                	jal	1c005f6a <KerConv3x2from3x3Stride2_H_SQ8>
1c00608e:	b761                	j	1c006016 <KerConv3x3BorderStride2_SQ8+0x50>
1c006090:	884e                	mv	a6,s3
1c006092:	4766                	lw	a4,88(sp)
1c006094:	42e48833          	p.mac	a6,s1,a4
1c006098:	080a                	slli	a6,a6,0x2
1c00609a:	00171793          	slli	a5,a4,0x1
1c00609e:	40878433          	sub	s0,a5,s0
1c0060a2:	4785                	li	a5,1
1c0060a4:	c03e                	sw	a5,0(sp)
1c0060a6:	88da                	mv	a7,s6
1c0060a8:	9856                	add	a6,a6,s5
1c0060aa:	87e2                	mv	a5,s8
1c0060ac:	874e                	mv	a4,s3
1c0060ae:	86a6                	mv	a3,s1
1c0060b0:	865e                	mv	a2,s7
1c0060b2:	85ca                	mv	a1,s2
1c0060b4:	8552                	mv	a0,s4
1c0060b6:	43240533          	p.mac	a0,s0,s2
1c0060ba:	3d45                	jal	1c005f6a <KerConv3x2from3x3Stride2_H_SQ8>
1c0060bc:	bfb9                	j	1c00601a <KerConv3x3BorderStride2_SQ8+0x54>

1c0060be <KerParConv3x3Stride1_SQ8>:

void KerParConv3x3Stride1_SQ8(KerConv_SQ8_T *Arg)

{
1c0060be:	7171                	addi	sp,sp,-176
1c0060c0:	d706                	sw	ra,172(sp)
1c0060c2:	d522                	sw	s0,168(sp)
1c0060c4:	d326                	sw	s1,164(sp)
1c0060c6:	d14a                	sw	s2,160(sp)
1c0060c8:	cf4e                	sw	s3,156(sp)
1c0060ca:	cd52                	sw	s4,152(sp)
1c0060cc:	cb56                	sw	s5,148(sp)
1c0060ce:	c95a                	sw	s6,144(sp)
1c0060d0:	c75e                	sw	s7,140(sp)
1c0060d2:	c562                	sw	s8,136(sp)
1c0060d4:	c366                	sw	s9,132(sp)
1c0060d6:	c16a                	sw	s10,128(sp)
1c0060d8:	deee                	sw	s11,124(sp)
1c0060da:	84aa                	mv	s1,a0
	unsigned int FS=3, S=1;
	signed char * __restrict__ In = Arg->In;
1c0060dc:	4110                	lw	a2,0(a0)
1c0060de:	cab2                	sw	a2,84(sp)
	unsigned int W = Arg->W;
1c0060e0:	00455683          	lhu	a3,4(a0)
1c0060e4:	d636                	sw	a3,44(sp)
	unsigned int H = Arg->H;
1c0060e6:	00855703          	lhu	a4,8(a0)
1c0060ea:	d83a                	sw	a4,48(sp)
	int TotalInFeatures = Arg->TotalInFeatures;
1c0060ec:	01055783          	lhu	a5,16(a0)
1c0060f0:	cebe                	sw	a5,92(sp)
	unsigned int OutFeatures = Arg->OutFeatures;
1c0060f2:	00e55703          	lhu	a4,14(a0)
	signed char * __restrict__ Filter = Arg->Filter;
1c0060f6:	4950                	lw	a2,20(a0)
1c0060f8:	d2b2                	sw	a2,100(sp)
	int * __restrict__ Out = Arg->Out;
1c0060fa:	4d54                	lw	a3,28(a0)
1c0060fc:	d6b6                	sw	a3,108(sp)
	unsigned int CoreId = gap_coreid();
1c0060fe:	f1402473          	csrr	s0,mhartid
1c006102:	c8041433          	p.extractu	s0,s0,4,0
	Chunk = (X>>Log2Core) + ((X&(NCore-1))!=0);
1c006106:	f83737b3          	p.bclr	a5,a4,28,3
1c00610a:	00f037b3          	snez	a5,a5
1c00610e:	00375693          	srli	a3,a4,0x3
1c006112:	97b6                	add	a5,a5,a3
	unsigned int Chunk = ChunkSize(OutFeatures);
	unsigned int First = Chunk*CoreId;
1c006114:	02f40433          	mul	s0,s0,a5
	unsigned int Last = Min(First+Chunk, OutFeatures);
1c006118:	97a2                	add	a5,a5,s0
1c00611a:	04e7c7b3          	p.min	a5,a5,a4
1c00611e:	d4be                	sw	a5,104(sp)
	v4s PadIn = Arg->Pad;
1c006120:	02052903          	lw	s2,32(a0)

	int Wo = (Arg->UsedW-FS+PadIn[0]+PadIn[1])/S + 1;
1c006124:	78097657          	pv.extract.b	a2,s2,0
1c006128:	00655503          	lhu	a0,6(a0)
1c00612c:	ffe50793          	addi	a5,a0,-2
1c006130:	97b2                	add	a5,a5,a2
1c006132:	7a097757          	pv.extract.b	a4,s2,1
1c006136:	973e                	add	a4,a4,a5
1c006138:	d43a                	sw	a4,40(sp)
	int Wo_F = Min(Wo, FirstDefinedOutput(FS, PadIn[0], S)), Wo_L = Max(Wo_F, LastDefinedOutput(Arg->UsedW, FS, PadIn[0], S));
1c00613a:	04c74733          	p.min	a4,a4,a2
1c00613e:	de3a                	sw	a4,60(sp)
1c006140:	4685                	li	a3,1
1c006142:	458d                	li	a1,3
1c006144:	d9cff0ef          	jal	ra,1c0056e0 <LastDefinedOutput>
1c006148:	57f2                	lw	a5,60(sp)
1c00614a:	04a7eab3          	p.max	s5,a5,a0
	int Ho = (Arg->UsedH-FS+PadIn[2]+PadIn[3])/S + 1;
1c00614e:	78197657          	pv.extract.b	a2,s2,2
1c006152:	00a4d503          	lhu	a0,10(s1)
1c006156:	ffe50993          	addi	s3,a0,-2
1c00615a:	99b2                	add	s3,s3,a2
1c00615c:	7a1977d7          	pv.extract.b	a5,s2,3
1c006160:	99be                	add	s3,s3,a5
	int Ho_F = Min(Ho, FirstDefinedOutput(FS, PadIn[2], S)), Ho_L = Max(Ho_F, LastDefinedOutput(Arg->UsedH, FS, PadIn[2], S));
1c006162:	04c9ca33          	p.min	s4,s3,a2
1c006166:	4685                	li	a3,1
1c006168:	458d                	li	a1,3
1c00616a:	d76ff0ef          	jal	ra,1c0056e0 <LastDefinedOutput>
1c00616e:	04aa6b33          	p.max	s6,s4,a0

	unsigned int InFeatures = Arg->InFeatures;
1c006172:	00c4d483          	lhu	s1,12(s1)
1c006176:	c2a6                	sw	s1,68(sp)
	unsigned int Iter = Max(0, Last-First);
1c006178:	5626                	lw	a2,104(sp)
1c00617a:	408607b3          	sub	a5,a2,s0
1c00617e:	0407e7b3          	p.max	a5,a5,zero
1c006182:	d0be                	sw	a5,96(sp)
	for (unsigned int i=0; i<Iter/2; i++) {
1c006184:	0017d693          	srli	a3,a5,0x1
1c006188:	c4b6                	sw	a3,72(sp)
1c00618a:	cec5                	beqz	a3,1c006242 <KerParConv3x3Stride1_SQ8+0x184>
		unsigned int of = First + 2*i;
		for (unsigned int If=0; If<InFeatures; If++) {
			signed char *in = In+W*H*If, *filter = Filter+FS*FS*(TotalInFeatures*of + If);
1c00618c:	5732                	lw	a4,44(sp)
1c00618e:	57c2                	lw	a5,48(sp)
1c006190:	02f70d33          	mul	s10,a4,a5
			int *out = Out+Wo*Ho*(of);
1c006194:	5622                	lw	a2,40(sp)
1c006196:	033607b3          	mul	a5,a2,s3
1c00619a:	00279713          	slli	a4,a5,0x2
			KerConv3x3Stride1_Body_2Out_SQ8(in, out, filter, TotalInFeatures*FS*FS, W, H, Wo, Wo_F, Wo_L, Ho, Ho_F, Ho_L, PadIn);
1c00619e:	4676                	lw	a2,92(sp)
1c0061a0:	00361693          	slli	a3,a2,0x3
1c0061a4:	96b2                	add	a3,a3,a2
1c0061a6:	dc36                	sw	a3,56(sp)
1c0061a8:	0686                	slli	a3,a3,0x1
1c0061aa:	c6b6                	sw	a3,76(sp)
1c0061ac:	5d96                	lw	s11,100(sp)
1c0061ae:	5662                	lw	a2,56(sp)
1c0061b0:	42860db3          	p.mac	s11,a2,s0
1c0061b4:	078e                	slli	a5,a5,0x3
1c0061b6:	c8be                	sw	a5,80(sp)
1c0061b8:	56b6                	lw	a3,108(sp)
1c0061ba:	428706b3          	p.mac	a3,a4,s0
1c0061be:	c0b6                	sw	a3,64(sp)
1c0061c0:	00349793          	slli	a5,s1,0x3
1c0061c4:	97a6                	add	a5,a5,s1
1c0061c6:	ccbe                	sw	a5,88(sp)
	for (unsigned int i=0; i<Iter/2; i++) {
1c0061c8:	4b81                	li	s7,0
			if ((int)PadIn) KerConv3x3BorderStride1_2Out_SQ8(in, out, filter, TotalInFeatures*FS*FS, W, H, Wo, Wo_F, Wo_L, Ho, Ho_F, Ho_L, PadIn, PadIn);
1c0061ca:	8cca                	mv	s9,s2
1c0061cc:	a08d                	j	1c00622e <KerParConv3x3Stride1_SQ8+0x170>
1c0061ce:	94ea                	add	s1,s1,s10
1c0061d0:	0425                	addi	s0,s0,9
		for (unsigned int If=0; If<InFeatures; If++) {
1c0061d2:	05840463          	beq	s0,s8,1c00621a <KerParConv3x3Stride1_SQ8+0x15c>
			KerConv3x3Stride1_Body_2Out_SQ8(in, out, filter, TotalInFeatures*FS*FS, W, H, Wo, Wo_F, Wo_L, Ho, Ho_F, Ho_L, PadIn);
1c0061d6:	c84a                	sw	s2,16(sp)
1c0061d8:	c65a                	sw	s6,12(sp)
1c0061da:	c452                	sw	s4,8(sp)
1c0061dc:	c24e                	sw	s3,4(sp)
1c0061de:	c056                	sw	s5,0(sp)
1c0061e0:	58f2                	lw	a7,60(sp)
1c0061e2:	5822                	lw	a6,40(sp)
1c0061e4:	57c2                	lw	a5,48(sp)
1c0061e6:	5732                	lw	a4,44(sp)
1c0061e8:	56e2                	lw	a3,56(sp)
1c0061ea:	8622                	mv	a2,s0
1c0061ec:	55d2                	lw	a1,52(sp)
1c0061ee:	8526                	mv	a0,s1
1c0061f0:	d0aff0ef          	jal	ra,1c0056fa <KerConv3x3Stride1_Body_2Out_SQ8>
			if ((int)PadIn) KerConv3x3BorderStride1_2Out_SQ8(in, out, filter, TotalInFeatures*FS*FS, W, H, Wo, Wo_F, Wo_L, Ho, Ho_F, Ho_L, PadIn, PadIn);
1c0061f4:	fc0c8de3          	beqz	s9,1c0061ce <KerParConv3x3Stride1_SQ8+0x110>
1c0061f8:	ca4a                	sw	s2,20(sp)
1c0061fa:	c84a                	sw	s2,16(sp)
1c0061fc:	c65a                	sw	s6,12(sp)
1c0061fe:	c452                	sw	s4,8(sp)
1c006200:	c24e                	sw	s3,4(sp)
1c006202:	c056                	sw	s5,0(sp)
1c006204:	58f2                	lw	a7,60(sp)
1c006206:	5822                	lw	a6,40(sp)
1c006208:	57c2                	lw	a5,48(sp)
1c00620a:	5732                	lw	a4,44(sp)
1c00620c:	56e2                	lw	a3,56(sp)
1c00620e:	8622                	mv	a2,s0
1c006210:	55d2                	lw	a1,52(sp)
1c006212:	8526                	mv	a0,s1
1c006214:	fd8ff0ef          	jal	ra,1c0059ec <KerConv3x3BorderStride1_2Out_SQ8>
1c006218:	bf5d                	j	1c0061ce <KerParConv3x3Stride1_SQ8+0x110>
	for (unsigned int i=0; i<Iter/2; i++) {
1c00621a:	0b85                	addi	s7,s7,1
1c00621c:	46b6                	lw	a3,76(sp)
1c00621e:	9db6                	add	s11,s11,a3
1c006220:	4706                	lw	a4,64(sp)
1c006222:	47c6                	lw	a5,80(sp)
1c006224:	973e                	add	a4,a4,a5
1c006226:	c0ba                	sw	a4,64(sp)
1c006228:	4626                	lw	a2,72(sp)
1c00622a:	01760c63          	beq	a2,s7,1c006242 <KerParConv3x3Stride1_SQ8+0x184>
		for (unsigned int If=0; If<InFeatures; If++) {
1c00622e:	4716                	lw	a4,68(sp)
1c006230:	d76d                	beqz	a4,1c00621a <KerParConv3x3Stride1_SQ8+0x15c>
			int *out = Out+Wo*Ho*(of);
1c006232:	4786                	lw	a5,64(sp)
1c006234:	da3e                	sw	a5,52(sp)
1c006236:	44d6                	lw	s1,84(sp)
1c006238:	4666                	lw	a2,88(sp)
1c00623a:	00cd8c33          	add	s8,s11,a2
1c00623e:	846e                	mv	s0,s11
1c006240:	bf59                	j	1c0061d6 <KerParConv3x3Stride1_SQ8+0x118>
		}
	}
	if (Iter&0x1) {
1c006242:	5686                	lw	a3,96(sp)
1c006244:	fc16b7b3          	p.bclr	a5,a3,30,1
1c006248:	cbc1                	beqz	a5,1c0062d8 <KerParConv3x3Stride1_SQ8+0x21a>
		unsigned int of = Last-1;
1c00624a:	57a6                	lw	a5,104(sp)
1c00624c:	fff78713          	addi	a4,a5,-1
		for (unsigned int If=0; If<InFeatures; If++) {
1c006250:	4616                	lw	a2,68(sp)
1c006252:	c259                	beqz	a2,1c0062d8 <KerParConv3x3Stride1_SQ8+0x21a>
			signed char *in = In+W*H*If, *filter = Filter+FS*FS*(TotalInFeatures*of + If);
1c006254:	56b2                	lw	a3,44(sp)
1c006256:	57c2                	lw	a5,48(sp)
1c006258:	02f68d33          	mul	s10,a3,a5
1c00625c:	4676                	lw	a2,92(sp)
1c00625e:	02e607b3          	mul	a5,a2,a4
			int *out = Out+Wo*Ho*(of);
1c006262:	5622                	lw	a2,40(sp)
1c006264:	033606b3          	mul	a3,a2,s3
1c006268:	068a                	slli	a3,a3,0x2
1c00626a:	5bb6                	lw	s7,108(sp)
1c00626c:	42e68bb3          	p.mac	s7,a3,a4
1c006270:	4456                	lw	s0,84(sp)
1c006272:	00379493          	slli	s1,a5,0x3
1c006276:	94be                	add	s1,s1,a5
1c006278:	5696                	lw	a3,100(sp)
1c00627a:	94b6                	add	s1,s1,a3
1c00627c:	4716                	lw	a4,68(sp)
1c00627e:	97ba                	add	a5,a5,a4
1c006280:	00379c13          	slli	s8,a5,0x3
1c006284:	97e2                	add	a5,a5,s8
1c006286:	00f68c33          	add	s8,a3,a5
			KerConv3x3Stride1_Body_SQ8(in, out, filter, W, H, Wo, Wo_F, Wo_L, Ho, Ho_F, Ho_L, PadIn);
			if ((int)PadIn) KerConv3x3BorderStride1_SQ8(in, out, filter, W, H, Wo, Wo_F, Wo_L, Ho, Ho_F, Ho_L, PadIn, PadIn);
1c00628a:	8cca                	mv	s9,s2
1c00628c:	5df2                	lw	s11,60(sp)
1c00628e:	a029                	j	1c006298 <KerParConv3x3Stride1_SQ8+0x1da>
1c006290:	946a                	add	s0,s0,s10
1c006292:	04a5                	addi	s1,s1,9
		for (unsigned int If=0; If<InFeatures; If++) {
1c006294:	05848263          	beq	s1,s8,1c0062d8 <KerParConv3x3Stride1_SQ8+0x21a>
			KerConv3x3Stride1_Body_SQ8(in, out, filter, W, H, Wo, Wo_F, Wo_L, Ho, Ho_F, Ho_L, PadIn);
1c006298:	c64a                	sw	s2,12(sp)
1c00629a:	c45a                	sw	s6,8(sp)
1c00629c:	c252                	sw	s4,4(sp)
1c00629e:	c04e                	sw	s3,0(sp)
1c0062a0:	88d6                	mv	a7,s5
1c0062a2:	886e                	mv	a6,s11
1c0062a4:	57a2                	lw	a5,40(sp)
1c0062a6:	5742                	lw	a4,48(sp)
1c0062a8:	56b2                	lw	a3,44(sp)
1c0062aa:	8626                	mv	a2,s1
1c0062ac:	85de                	mv	a1,s7
1c0062ae:	8522                	mv	a0,s0
1c0062b0:	83bff0ef          	jal	ra,1c005aea <KerConv3x3Stride1_Body_SQ8>
			if ((int)PadIn) KerConv3x3BorderStride1_SQ8(in, out, filter, W, H, Wo, Wo_F, Wo_L, Ho, Ho_F, Ho_L, PadIn, PadIn);
1c0062b4:	fc0c8ee3          	beqz	s9,1c006290 <KerParConv3x3Stride1_SQ8+0x1d2>
1c0062b8:	c84a                	sw	s2,16(sp)
1c0062ba:	c64a                	sw	s2,12(sp)
1c0062bc:	c45a                	sw	s6,8(sp)
1c0062be:	c252                	sw	s4,4(sp)
1c0062c0:	c04e                	sw	s3,0(sp)
1c0062c2:	88d6                	mv	a7,s5
1c0062c4:	886e                	mv	a6,s11
1c0062c6:	57a2                	lw	a5,40(sp)
1c0062c8:	5742                	lw	a4,48(sp)
1c0062ca:	56b2                	lw	a3,44(sp)
1c0062cc:	8626                	mv	a2,s1
1c0062ce:	85de                	mv	a1,s7
1c0062d0:	8522                	mv	a0,s0
1c0062d2:	a03ff0ef          	jal	ra,1c005cd4 <KerConv3x3BorderStride1_SQ8>
1c0062d6:	bf6d                	j	1c006290 <KerParConv3x3Stride1_SQ8+0x1d2>
1c0062d8:	002047b7          	lui	a5,0x204
1c0062dc:	20078793          	addi	a5,a5,512 # 204200 <__L2+0x184200>
1c0062e0:	01c7e703          	p.elw	a4,28(a5)
		}
	}
	gap_waitbarrier(0);
}
1c0062e4:	50ba                	lw	ra,172(sp)
1c0062e6:	542a                	lw	s0,168(sp)
1c0062e8:	549a                	lw	s1,164(sp)
1c0062ea:	590a                	lw	s2,160(sp)
1c0062ec:	49fa                	lw	s3,156(sp)
1c0062ee:	4a6a                	lw	s4,152(sp)
1c0062f0:	4ada                	lw	s5,148(sp)
1c0062f2:	4b4a                	lw	s6,144(sp)
1c0062f4:	4bba                	lw	s7,140(sp)
1c0062f6:	4c2a                	lw	s8,136(sp)
1c0062f8:	4c9a                	lw	s9,132(sp)
1c0062fa:	4d0a                	lw	s10,128(sp)
1c0062fc:	5df6                	lw	s11,124(sp)
1c0062fe:	614d                	addi	sp,sp,176
1c006300:	8082                	ret

1c006302 <KerParConv3x3Stride2_SQ8>:

void KerParConv3x3Stride2_SQ8(KerConv_SQ8_T *Arg)

{
1c006302:	7175                	addi	sp,sp,-144
1c006304:	c706                	sw	ra,140(sp)
1c006306:	c522                	sw	s0,136(sp)
1c006308:	c326                	sw	s1,132(sp)
1c00630a:	c14a                	sw	s2,128(sp)
1c00630c:	dece                	sw	s3,124(sp)
1c00630e:	dcd2                	sw	s4,120(sp)
1c006310:	dad6                	sw	s5,116(sp)
1c006312:	d8da                	sw	s6,112(sp)
1c006314:	d6de                	sw	s7,108(sp)
1c006316:	d4e2                	sw	s8,104(sp)
1c006318:	d2e6                	sw	s9,100(sp)
1c00631a:	d0ea                	sw	s10,96(sp)
1c00631c:	ceee                	sw	s11,92(sp)
1c00631e:	8aaa                	mv	s5,a0
	unsigned int FS=3, S=2;
	signed char * __restrict__ In = Arg->In;
1c006320:	4118                	lw	a4,0(a0)
1c006322:	c4ba                	sw	a4,72(sp)
	unsigned int W = Arg->W;
1c006324:	00455783          	lhu	a5,4(a0)
1c006328:	d63e                	sw	a5,44(sp)
	unsigned int H = Arg->H;
1c00632a:	00855703          	lhu	a4,8(a0)
1c00632e:	d83a                	sw	a4,48(sp)
	int TotalInFeatures = Arg->TotalInFeatures;
1c006330:	01055403          	lhu	s0,16(a0)
	unsigned int OutFeatures = Arg->OutFeatures;
1c006334:	00e55703          	lhu	a4,14(a0)
	signed char * __restrict__ Filter = Arg->Filter;
1c006338:	01452d83          	lw	s11,20(a0)
	int * __restrict__ Out = Arg->Out;
1c00633c:	4d44                	lw	s1,28(a0)
	unsigned int CoreId = gap_coreid();
1c00633e:	f1402d73          	csrr	s10,mhartid
1c006342:	c80d1d33          	p.extractu	s10,s10,4,0
	Chunk = (X>>Log2Core) + ((X&(NCore-1))!=0);
1c006346:	f83737b3          	p.bclr	a5,a4,28,3
1c00634a:	00f037b3          	snez	a5,a5
1c00634e:	00375693          	srli	a3,a4,0x3
1c006352:	97b6                	add	a5,a5,a3
	unsigned int Chunk = ChunkSize(OutFeatures);
	unsigned int First = Chunk*CoreId;
1c006354:	02fd0d33          	mul	s10,s10,a5
	unsigned int Last = Min(First+Chunk, OutFeatures);
1c006358:	97ea                	add	a5,a5,s10
1c00635a:	04e7c7b3          	p.min	a5,a5,a4
1c00635e:	de3e                	sw	a5,60(sp)
	v4s PadIn = Arg->Pad;
1c006360:	02052903          	lw	s2,32(a0)

	int Wo = (Arg->UsedW-FS+PadIn[0]+PadIn[1])/S + 1;
1c006364:	78097657          	pv.extract.b	a2,s2,0
1c006368:	00655503          	lhu	a0,6(a0)
1c00636c:	ffd50793          	addi	a5,a0,-3
1c006370:	97b2                	add	a5,a5,a2
1c006372:	7a097757          	pv.extract.b	a4,s2,1
1c006376:	82e7a7db          	p.addun	a5,a5,a4,1
1c00637a:	0785                	addi	a5,a5,1
1c00637c:	d23e                	sw	a5,36(sp)
	return ((Pad+Stride-1)/Stride);
1c00637e:	00160793          	addi	a5,a2,1
1c006382:	8385                	srli	a5,a5,0x1
	int Wo_F = Min(Wo, FirstDefinedOutput(FS, PadIn[0], S)), Wo_L = Max(Wo_F, LastDefinedOutput(Arg->UsedW, FS, PadIn[0], S));
1c006384:	5712                	lw	a4,36(sp)
1c006386:	04f747b3          	p.min	a5,a4,a5
1c00638a:	d43e                	sw	a5,40(sp)
1c00638c:	4689                	li	a3,2
1c00638e:	458d                	li	a1,3
1c006390:	b50ff0ef          	jal	ra,1c0056e0 <LastDefinedOutput>
1c006394:	57a2                	lw	a5,40(sp)
1c006396:	04a7e533          	p.max	a0,a5,a0
1c00639a:	da2a                	sw	a0,52(sp)
	int Ho = (Arg->UsedH-FS+PadIn[2]+PadIn[3])/S + 1;
1c00639c:	78197657          	pv.extract.b	a2,s2,2
1c0063a0:	00aad503          	lhu	a0,10(s5)
1c0063a4:	ffd50993          	addi	s3,a0,-3
1c0063a8:	99b2                	add	s3,s3,a2
1c0063aa:	7a1977d7          	pv.extract.b	a5,s2,3
1c0063ae:	82f9a9db          	p.addun	s3,s3,a5,1
1c0063b2:	0985                	addi	s3,s3,1
	return ((Pad+Stride-1)/Stride);
1c0063b4:	00160a13          	addi	s4,a2,1
1c0063b8:	001a5a13          	srli	s4,s4,0x1
	int Ho_F = Min(Ho, FirstDefinedOutput(FS, PadIn[2], S)), Ho_L = Max(Ho_F, LastDefinedOutput(Arg->UsedH, FS, PadIn[2], S));
1c0063bc:	0549ca33          	p.min	s4,s3,s4
1c0063c0:	4689                	li	a3,2
1c0063c2:	458d                	li	a1,3
1c0063c4:	b1cff0ef          	jal	ra,1c0056e0 <LastDefinedOutput>
1c0063c8:	04aa6b33          	p.max	s6,s4,a0

	unsigned int InFeatures = Arg->InFeatures;
1c0063cc:	00cada83          	lhu	s5,12(s5)
1c0063d0:	dc56                	sw	s5,56(sp)
	for (unsigned int of=First; of<Last; of++) 
1c0063d2:	5772                	lw	a4,60(sp)
1c0063d4:	0aed7063          	bleu	a4,s10,1c006474 <KerParConv3x3Stride2_SQ8+0x172>
		for (unsigned int If=0; If<InFeatures; If++) {
			signed char *in = In+W*H*If, *filter = Filter+FS*FS*(TotalInFeatures*of + If);
1c0063d8:	57b2                	lw	a5,44(sp)
1c0063da:	5742                	lw	a4,48(sp)
1c0063dc:	02e78cb3          	mul	s9,a5,a4
			int *out = Out+Wo*Ho*(of);
1c0063e0:	5712                	lw	a4,36(sp)
1c0063e2:	033707b3          	mul	a5,a4,s3
1c0063e6:	078a                	slli	a5,a5,0x2
1c0063e8:	c0be                	sw	a5,64(sp)
1c0063ea:	00341793          	slli	a5,s0,0x3
1c0063ee:	97a2                	add	a5,a5,s0
1c0063f0:	c2be                	sw	a5,68(sp)
1c0063f2:	42fd0db3          	p.mac	s11,s10,a5
1c0063f6:	8aa6                	mv	s5,s1
1c0063f8:	4786                	lw	a5,64(sp)
1c0063fa:	42fd0ab3          	p.mac	s5,s10,a5
1c0063fe:	5762                	lw	a4,56(sp)
1c006400:	00371793          	slli	a5,a4,0x3
1c006404:	97ba                	add	a5,a5,a4
1c006406:	c6be                	sw	a5,76(sp)
			KerConv3x3Stride2_Body_SQ8(in, out, filter, W, H, Wo, Wo_F, Wo_L, Ho, Ho_F, Ho_L, PadIn);
			if ((int)PadIn) KerConv3x3BorderStride2_SQ8(in, out, filter, W, H, Wo, Wo_F, Wo_L, Ho, Ho_F, Ho_L, PadIn, PadIn);
1c006408:	8c4a                	mv	s8,s2
1c00640a:	a8a1                	j	1c006462 <KerParConv3x3Stride2_SQ8+0x160>
1c00640c:	94e6                	add	s1,s1,s9
1c00640e:	0425                	addi	s0,s0,9
		for (unsigned int If=0; If<InFeatures; If++) {
1c006410:	05740163          	beq	s0,s7,1c006452 <KerParConv3x3Stride2_SQ8+0x150>
			KerConv3x3Stride2_Body_SQ8(in, out, filter, W, H, Wo, Wo_F, Wo_L, Ho, Ho_F, Ho_L, PadIn);
1c006414:	c64a                	sw	s2,12(sp)
1c006416:	c45a                	sw	s6,8(sp)
1c006418:	c252                	sw	s4,4(sp)
1c00641a:	c04e                	sw	s3,0(sp)
1c00641c:	58d2                	lw	a7,52(sp)
1c00641e:	5822                	lw	a6,40(sp)
1c006420:	5792                	lw	a5,36(sp)
1c006422:	5742                	lw	a4,48(sp)
1c006424:	56b2                	lw	a3,44(sp)
1c006426:	8622                	mv	a2,s0
1c006428:	5582                	lw	a1,32(sp)
1c00642a:	8526                	mv	a0,s1
1c00642c:	999ff0ef          	jal	ra,1c005dc4 <KerConv3x3Stride2_Body_SQ8>
			if ((int)PadIn) KerConv3x3BorderStride2_SQ8(in, out, filter, W, H, Wo, Wo_F, Wo_L, Ho, Ho_F, Ho_L, PadIn, PadIn);
1c006430:	fc0c0ee3          	beqz	s8,1c00640c <KerParConv3x3Stride2_SQ8+0x10a>
1c006434:	c84a                	sw	s2,16(sp)
1c006436:	c64a                	sw	s2,12(sp)
1c006438:	c45a                	sw	s6,8(sp)
1c00643a:	c252                	sw	s4,4(sp)
1c00643c:	c04e                	sw	s3,0(sp)
1c00643e:	58d2                	lw	a7,52(sp)
1c006440:	5822                	lw	a6,40(sp)
1c006442:	5792                	lw	a5,36(sp)
1c006444:	5742                	lw	a4,48(sp)
1c006446:	56b2                	lw	a3,44(sp)
1c006448:	8622                	mv	a2,s0
1c00644a:	5582                	lw	a1,32(sp)
1c00644c:	8526                	mv	a0,s1
1c00644e:	3ea5                	jal	1c005fc6 <KerConv3x3BorderStride2_SQ8>
1c006450:	bf75                	j	1c00640c <KerParConv3x3Stride2_SQ8+0x10a>
	for (unsigned int of=First; of<Last; of++) 
1c006452:	0d05                	addi	s10,s10,1
1c006454:	4716                	lw	a4,68(sp)
1c006456:	9dba                	add	s11,s11,a4
1c006458:	4786                	lw	a5,64(sp)
1c00645a:	9abe                	add	s5,s5,a5
1c00645c:	5772                	lw	a4,60(sp)
1c00645e:	01a70b63          	beq	a4,s10,1c006474 <KerParConv3x3Stride2_SQ8+0x172>
		for (unsigned int If=0; If<InFeatures; If++) {
1c006462:	57e2                	lw	a5,56(sp)
1c006464:	d7fd                	beqz	a5,1c006452 <KerParConv3x3Stride2_SQ8+0x150>
			int *out = Out+Wo*Ho*(of);
1c006466:	d056                	sw	s5,32(sp)
1c006468:	44a6                	lw	s1,72(sp)
1c00646a:	47b6                	lw	a5,76(sp)
1c00646c:	00fd8bb3          	add	s7,s11,a5
1c006470:	846e                	mv	s0,s11
1c006472:	b74d                	j	1c006414 <KerParConv3x3Stride2_SQ8+0x112>
1c006474:	002047b7          	lui	a5,0x204
1c006478:	20078793          	addi	a5,a5,512 # 204200 <__L2+0x184200>
1c00647c:	01c7e703          	p.elw	a4,28(a5)
		}
	gap_waitbarrier(0);
}
1c006480:	40ba                	lw	ra,140(sp)
1c006482:	442a                	lw	s0,136(sp)
1c006484:	449a                	lw	s1,132(sp)
1c006486:	490a                	lw	s2,128(sp)
1c006488:	59f6                	lw	s3,124(sp)
1c00648a:	5a66                	lw	s4,120(sp)
1c00648c:	5ad6                	lw	s5,116(sp)
1c00648e:	5b46                	lw	s6,112(sp)
1c006490:	5bb6                	lw	s7,108(sp)
1c006492:	5c26                	lw	s8,104(sp)
1c006494:	5c96                	lw	s9,100(sp)
1c006496:	5d06                	lw	s10,96(sp)
1c006498:	4df6                	lw	s11,92(sp)
1c00649a:	6149                	addi	sp,sp,144
1c00649c:	8082                	ret

1c00649e <LastDefinedOutput>:
	int Ho_F = Min(Ho, FirstDefinedOutput(FS, PadIn[2], S)), Ho_L = Max(Ho_F, LastDefinedOutput(Arg->UsedH, FS, PadIn[2], S));

	if (PoolMax) for (unsigned int of=First; of<Last; of++) KerMaxPool2x2Stride2_SQ8(In+of*W*H, W, H, Out+of*Wo*Ho, Wo, Wo_F, Wo_L, Ho, Ho_F, Ho_L, PadIn, PadIn);
	else	 for (unsigned int of=First; of<Last; of++) KerAvgPool2x2Stride2_SQ8(In+of*W*H, W, H, Out+of*Wo*Ho, Wo, Wo_F, Wo_L, Ho, Ho_F, Ho_L, PadIn, PadIn);

	if (DoScale) KerParPoolActivation(Out, Wo, Ho, First, Last, Infos, ACT_NONE);
1c00649e:	fff68793          	addi	a5,a3,-1
1c0064a2:	953e                	add	a0,a0,a5
1c0064a4:	9532                	add	a0,a0,a2
1c0064a6:	0015d613          	srli	a2,a1,0x1
1c0064aa:	8d11                	sub	a0,a0,a2
1c0064ac:	15fd                	addi	a1,a1,-1
1c0064ae:	8185                	srli	a1,a1,0x1
1c0064b0:	8d0d                	sub	a0,a0,a1
1c0064b2:	02d55533          	divu	a0,a0,a3
1c0064b6:	8082                	ret

1c0064b8 <KerMaxPool2x2Stride2_SQ8>:
1c0064b8:	715d                	addi	sp,sp,-80
1c0064ba:	c6a2                	sw	s0,76(sp)
1c0064bc:	c4a6                	sw	s1,72(sp)
1c0064be:	c2ca                	sw	s2,68(sp)
1c0064c0:	c0ce                	sw	s3,64(sp)
1c0064c2:	de52                	sw	s4,60(sp)
1c0064c4:	dc56                	sw	s5,56(sp)
1c0064c6:	da5a                	sw	s6,52(sp)
1c0064c8:	d85e                	sw	s7,48(sp)
1c0064ca:	d662                	sw	s8,44(sp)
1c0064cc:	d466                	sw	s9,40(sp)
1c0064ce:	d26a                	sw	s10,36(sp)
1c0064d0:	d06e                	sw	s11,32(sp)
1c0064d2:	ce32                	sw	a2,28(sp)
1c0064d4:	c842                	sw	a6,16(sp)
1c0064d6:	ca46                	sw	a7,20(sp)
1c0064d8:	4346                	lw	t1,80(sp)
1c0064da:	4666                	lw	a2,88(sp)
1c0064dc:	4bf6                	lw	s7,92(sp)
1c0064de:	78067857          	pv.extract.b	a6,a2,0
1c0064e2:	c242                	sw	a6,4(sp)
1c0064e4:	7a0678d7          	pv.extract.b	a7,a2,1
1c0064e8:	c646                	sw	a7,12(sp)
1c0064ea:	78167fd7          	pv.extract.b	t6,a2,2
1c0064ee:	7a167657          	pv.extract.b	a2,a2,3
1c0064f2:	cc32                	sw	a2,24(sp)
1c0064f4:	780bf657          	pv.extract.b	a2,s7,0
1c0064f8:	c432                	sw	a2,8(sp)
1c0064fa:	781bfbd7          	pv.extract.b	s7,s7,2
1c0064fe:	0a080f63          	beqz	a6,1c0065bc <KerMaxPool2x2Stride2_SQ8+0x104>
1c006502:	899a                	mv	s3,t1
1c006504:	4d56                	lw	s10,84(sp)
1c006506:	37a37563          	bleu	s10,t1,1c006870 <KerMaxPool2x2Stride2_SQ8+0x3b8>
1c00650a:	00159393          	slli	t2,a1,0x1
1c00650e:	00131613          	slli	a2,t1,0x1
1c006512:	41760833          	sub	a6,a2,s7
1c006516:	8f2a                	mv	t5,a0
1c006518:	42b80f33          	p.mac	t5,a6,a1
1c00651c:	00180613          	addi	a2,a6,1
1c006520:	8eaa                	mv	t4,a0
1c006522:	42b60eb3          	p.mac	t4,a2,a1
1c006526:	82ba                	mv	t0,a4
1c006528:	8e36                	mv	t3,a3
1c00652a:	42e30e33          	p.mac	t3,t1,a4
1c00652e:	889a                	mv	a7,t1
1c006530:	406d0833          	sub	a6,s10,t1
1c006534:	00c840fb          	lp.setup	x1,a6,1c00654c <KerMaxPool2x2Stride2_SQ8+0x94>
1c006538:	007f760b          	p.lb	a2,t2(t5!)
1c00653c:	04066633          	p.max	a2,a2,zero
1c006540:	007ef40b          	p.lb	s0,t2(t4!)
1c006544:	04866633          	p.max	a2,a2,s0
1c006548:	00ce42ab          	p.sb	a2,t0(t3!)
1c00654c:	0885                	addi	a7,a7,1
1c00654e:	060f9963          	bnez	t6,1c0065c0 <KerMaxPool2x2Stride2_SQ8+0x108>
1c006552:	4642                	lw	a2,16(sp)
1c006554:	40f60ab3          	sub	s5,a2,a5
1c006558:	001adb13          	srli	s6,s5,0x1
1c00655c:	002b1493          	slli	s1,s6,0x2
1c006560:	00159a13          	slli	s4,a1,0x1
1c006564:	00199613          	slli	a2,s3,0x1
1c006568:	00179293          	slli	t0,a5,0x1
1c00656c:	4822                	lw	a6,8(sp)
1c00656e:	410282b3          	sub	t0,t0,a6
1c006572:	92a6                	add	t0,t0,s1
1c006574:	41760833          	sub	a6,a2,s7
1c006578:	8416                	mv	s0,t0
1c00657a:	42b80433          	p.mac	s0,a6,a1
1c00657e:	942a                	add	s0,s0,a0
1c006580:	00180613          	addi	a2,a6,1
1c006584:	42b602b3          	p.mac	t0,a2,a1
1c006588:	92aa                	add	t0,t0,a0
1c00658a:	8c3a                	mv	s8,a4
1c00658c:	83be                	mv	t2,a5
1c00658e:	42e983b3          	p.mac	t2,s3,a4
1c006592:	93b6                	add	t2,t2,a3
1c006594:	894e                	mv	s2,s3
1c006596:	fc1abcb3          	p.bclr	s9,s5,30,1
1c00659a:	c00abab3          	p.bclr	s5,s5,0,0
1c00659e:	00f68db3          	add	s11,a3,a5
1c0065a2:	9aee                	add	s5,s5,s11
1c0065a4:	413d08b3          	sub	a7,s10,s3
1c0065a8:	c046                	sw	a7,0(sp)
1c0065aa:	00198613          	addi	a2,s3,1
1c0065ae:	00cd6463          	bltu	s10,a2,1c0065b6 <KerMaxPool2x2Stride2_SQ8+0xfe>
1c0065b2:	0e0d1463          	bnez	s10,1c00669a <KerMaxPool2x2Stride2_SQ8+0x1e2>
1c0065b6:	4605                	li	a2,1
1c0065b8:	c032                	sw	a2,0(sp)
1c0065ba:	a0c5                	j	1c00669a <KerMaxPool2x2Stride2_SQ8+0x1e2>
1c0065bc:	0c0f8163          	beqz	t6,1c00667e <KerMaxPool2x2Stride2_SQ8+0x1c6>
1c0065c0:	00179f93          	slli	t6,a5,0x1
1c0065c4:	4822                	lw	a6,8(sp)
1c0065c6:	410f8fb3          	sub	t6,t6,a6
1c0065ca:	9faa                	add	t6,t6,a0
1c0065cc:	4642                	lw	a2,16(sp)
1c0065ce:	40f602b3          	sub	t0,a2,a5
1c0065d2:	0012d393          	srli	t2,t0,0x1
1c0065d6:	04038463          	beqz	t2,1c00661e <KerMaxPool2x2Stride2_SQ8+0x166>
1c0065da:	00f68f33          	add	t5,a3,a5
1c0065de:	00178e13          	addi	t3,a5,1
1c0065e2:	9e36                	add	t3,t3,a3
1c0065e4:	8efe                	mv	t4,t6
1c0065e6:	00239893          	slli	a7,t2,0x2
1c0065ea:	18f1                	addi	a7,a7,-4
1c0065ec:	0028d893          	srli	a7,a7,0x2
1c0065f0:	0885                	addi	a7,a7,1
1c0065f2:	0148c0fb          	lp.setup	x1,a7,1c00661a <KerMaxPool2x2Stride2_SQ8+0x162>
1c0065f6:	004ea60b          	p.lw	a2,4(t4!)
1c0065fa:	30067657          	pv.max.sci.b	a2,a2,0
1c0065fe:	78067857          	pv.extract.b	a6,a2,0
1c006602:	7a067457          	pv.extract.b	s0,a2,1
1c006606:	04886833          	p.max	a6,a6,s0
1c00660a:	010f012b          	p.sb	a6,2(t5!)
1c00660e:	78167857          	pv.extract.b	a6,a2,2
1c006612:	7a167657          	pv.extract.b	a2,a2,3
1c006616:	04c86633          	p.max	a2,a6,a2
1c00661a:	00ce012b          	p.sb	a2,2(t3!)
1c00661e:	fc12b633          	p.bclr	a2,t0,30,1
1c006622:	c21d                	beqz	a2,1c006648 <KerMaxPool2x2Stride2_SQ8+0x190>
1c006624:	00239613          	slli	a2,t2,0x2
1c006628:	20cff603          	p.lw	a2,a2(t6)
1c00662c:	30067657          	pv.max.sci.b	a2,a2,0
1c006630:	78067857          	pv.extract.b	a6,a2,0
1c006634:	7a067657          	pv.extract.b	a2,a2,1
1c006638:	04c86633          	p.max	a2,a6,a2
1c00663c:	c002b2b3          	p.bclr	t0,t0,0,0
1c006640:	00f68833          	add	a6,a3,a5
1c006644:	00c842a3          	p.sb	a2,t0(a6)
1c006648:	4812                	lw	a6,4(sp)
1c00664a:	00080863          	beqz	a6,1c00665a <KerMaxPool2x2Stride2_SQ8+0x1a2>
1c00664e:	00050603          	lb	a2,0(a0)
1c006652:	04066633          	p.max	a2,a2,zero
1c006656:	00c68023          	sb	a2,0(a3)
1c00665a:	48b2                	lw	a7,12(sp)
1c00665c:	20088d63          	beqz	a7,1c006876 <KerMaxPool2x2Stride2_SQ8+0x3be>
1c006660:	00b50633          	add	a2,a0,a1
1c006664:	fff60603          	lb	a2,-1(a2)
1c006668:	04066633          	p.max	a2,a2,zero
1c00666c:	00e68833          	add	a6,a3,a4
1c006670:	fec80fa3          	sb	a2,-1(a6)
1c006674:	899a                	mv	s3,t1
1c006676:	4d56                	lw	s10,84(sp)
1c006678:	eda36de3          	bltu	t1,s10,1c006552 <KerMaxPool2x2Stride2_SQ8+0x9a>
1c00667c:	a8c5                	j	1c00676c <KerMaxPool2x2Stride2_SQ8+0x2b4>
1c00667e:	899a                	mv	s3,t1
1c006680:	4d56                	lw	s10,84(sp)
1c006682:	eda368e3          	bltu	t1,s10,1c006552 <KerMaxPool2x2Stride2_SQ8+0x9a>
1c006686:	a0dd                	j	1c00676c <KerMaxPool2x2Stride2_SQ8+0x2b4>
1c006688:	0905                	addi	s2,s2,1
1c00668a:	9452                	add	s0,s0,s4
1c00668c:	92d2                	add	t0,t0,s4
1c00668e:	93e2                	add	t2,t2,s8
1c006690:	4802                	lw	a6,0(sp)
1c006692:	187d                	addi	a6,a6,-1
1c006694:	c042                	sw	a6,0(sp)
1c006696:	06080c63          	beqz	a6,1c00670e <KerMaxPool2x2Stride2_SQ8+0x256>
1c00669a:	040b0663          	beqz	s6,1c0066e6 <KerMaxPool2x2Stride2_SQ8+0x22e>
1c00669e:	40928fb3          	sub	t6,t0,s1
1c0066a2:	00138f13          	addi	t5,t2,1
1c0066a6:	8e9e                	mv	t4,t2
1c0066a8:	40940e33          	sub	t3,s0,s1
1c0066ac:	ffc48313          	addi	t1,s1,-4
1c0066b0:	00235313          	srli	t1,t1,0x2
1c0066b4:	0305                	addi	t1,t1,1
1c0066b6:	016340fb          	lp.setup	x1,t1,1c0066e2 <KerMaxPool2x2Stride2_SQ8+0x22a>
1c0066ba:	004e280b          	p.lw	a6,4(t3!)
1c0066be:	004fa60b          	p.lw	a2,4(t6!)
1c0066c2:	30c81657          	pv.max.b	a2,a6,a2
1c0066c6:	78067857          	pv.extract.b	a6,a2,0
1c0066ca:	7a0678d7          	pv.extract.b	a7,a2,1
1c0066ce:	05186833          	p.max	a6,a6,a7
1c0066d2:	010e812b          	p.sb	a6,2(t4!)
1c0066d6:	78167857          	pv.extract.b	a6,a2,2
1c0066da:	7a167657          	pv.extract.b	a2,a2,3
1c0066de:	04c86633          	p.max	a2,a6,a2
1c0066e2:	00cf012b          	p.sb	a2,2(t5!)
1c0066e6:	fa0c81e3          	beqz	s9,1c006688 <KerMaxPool2x2Stride2_SQ8+0x1d0>
1c0066ea:	4010                	lw	a2,0(s0)
1c0066ec:	0002a803          	lw	a6,0(t0)
1c0066f0:	31061657          	pv.max.b	a2,a2,a6
1c0066f4:	78067857          	pv.extract.b	a6,a2,0
1c0066f8:	7a067657          	pv.extract.b	a2,a2,1
1c0066fc:	04c86633          	p.max	a2,a6,a2
1c006700:	41b38833          	sub	a6,t2,s11
1c006704:	00cac823          	p.sb	a2,a6(s5)
1c006708:	b741                	j	1c006688 <KerMaxPool2x2Stride2_SQ8+0x1d0>
1c00670a:	4305                	li	t1,1
1c00670c:	a099                	j	1c006752 <KerMaxPool2x2Stride2_SQ8+0x29a>
1c00670e:	4832                	lw	a6,12(sp)
1c006710:	04080e63          	beqz	a6,1c00676c <KerMaxPool2x2Stride2_SQ8+0x2b4>
1c006714:	00159f13          	slli	t5,a1,0x1
1c006718:	00199613          	slli	a2,s3,0x1
1c00671c:	fff58893          	addi	a7,a1,-1
1c006720:	41760833          	sub	a6,a2,s7
1c006724:	8ec6                	mv	t4,a7
1c006726:	42b80eb3          	p.mac	t4,a6,a1
1c00672a:	9eaa                	add	t4,t4,a0
1c00672c:	00180613          	addi	a2,a6,1
1c006730:	42b608b3          	p.mac	a7,a2,a1
1c006734:	98aa                	add	a7,a7,a0
1c006736:	8fba                	mv	t6,a4
1c006738:	fff70e13          	addi	t3,a4,-1
1c00673c:	42e98e33          	p.mac	t3,s3,a4
1c006740:	9e36                	add	t3,t3,a3
1c006742:	413d0333          	sub	t1,s10,s3
1c006746:	00198613          	addi	a2,s3,1
1c00674a:	fccd60e3          	bltu	s10,a2,1c00670a <KerMaxPool2x2Stride2_SQ8+0x252>
1c00674e:	fa0d0ee3          	beqz	s10,1c00670a <KerMaxPool2x2Stride2_SQ8+0x252>
1c006752:	00c340fb          	lp.setup	x1,t1,1c00676a <KerMaxPool2x2Stride2_SQ8+0x2b2>
1c006756:	01eef60b          	p.lb	a2,t5(t4!)
1c00675a:	04066633          	p.max	a2,a2,zero
1c00675e:	01e8f80b          	p.lb	a6,t5(a7!)
1c006762:	05066633          	p.max	a2,a2,a6
1c006766:	00ce4fab          	p.sb	a2,t6(t3!)
1c00676a:	0985                	addi	s3,s3,1
1c00676c:	48e2                	lw	a7,24(sp)
1c00676e:	0e088363          	beqz	a7,1c006854 <KerMaxPool2x2Stride2_SQ8+0x39c>
1c006772:	4672                	lw	a2,28(sp)
1c006774:	fff60293          	addi	t0,a2,-1
1c006778:	02b282b3          	mul	t0,t0,a1
1c00677c:	00179f93          	slli	t6,a5,0x1
1c006780:	9f96                	add	t6,t6,t0
1c006782:	4822                	lw	a6,8(sp)
1c006784:	410f8fb3          	sub	t6,t6,a6
1c006788:	9faa                	add	t6,t6,a0
1c00678a:	4642                	lw	a2,16(sp)
1c00678c:	40f603b3          	sub	t2,a2,a5
1c006790:	0013d413          	srli	s0,t2,0x1
1c006794:	c831                	beqz	s0,1c0067e8 <KerMaxPool2x2Stride2_SQ8+0x330>
1c006796:	4852                	lw	a6,20(sp)
1c006798:	fff80613          	addi	a2,a6,-1
1c00679c:	88be                	mv	a7,a5
1c00679e:	42e608b3          	p.mac	a7,a2,a4
1c0067a2:	01168f33          	add	t5,a3,a7
1c0067a6:	00188613          	addi	a2,a7,1
1c0067aa:	00c68e33          	add	t3,a3,a2
1c0067ae:	8efe                	mv	t4,t6
1c0067b0:	00241313          	slli	t1,s0,0x2
1c0067b4:	1371                	addi	t1,t1,-4
1c0067b6:	00235313          	srli	t1,t1,0x2
1c0067ba:	0305                	addi	t1,t1,1
1c0067bc:	014340fb          	lp.setup	x1,t1,1c0067e4 <KerMaxPool2x2Stride2_SQ8+0x32c>
1c0067c0:	004ea60b          	p.lw	a2,4(t4!)
1c0067c4:	30067657          	pv.max.sci.b	a2,a2,0
1c0067c8:	78067857          	pv.extract.b	a6,a2,0
1c0067cc:	7a0678d7          	pv.extract.b	a7,a2,1
1c0067d0:	05186833          	p.max	a6,a6,a7
1c0067d4:	010f012b          	p.sb	a6,2(t5!)
1c0067d8:	78167857          	pv.extract.b	a6,a2,2
1c0067dc:	7a167657          	pv.extract.b	a2,a2,3
1c0067e0:	04c86633          	p.max	a2,a6,a2
1c0067e4:	00ce012b          	p.sb	a2,2(t3!)
1c0067e8:	fc13b633          	p.bclr	a2,t2,30,1
1c0067ec:	c61d                	beqz	a2,1c00681a <KerMaxPool2x2Stride2_SQ8+0x362>
1c0067ee:	00241613          	slli	a2,s0,0x2
1c0067f2:	20cff603          	p.lw	a2,a2(t6)
1c0067f6:	30067657          	pv.max.sci.b	a2,a2,0
1c0067fa:	78067857          	pv.extract.b	a6,a2,0
1c0067fe:	7a067657          	pv.extract.b	a2,a2,1
1c006802:	04c86633          	p.max	a2,a6,a2
1c006806:	48d2                	lw	a7,20(sp)
1c006808:	fff88813          	addi	a6,a7,-1
1c00680c:	c003b3b3          	p.bclr	t2,t2,0,0
1c006810:	97b6                	add	a5,a5,a3
1c006812:	42e807b3          	p.mac	a5,a6,a4
1c006816:	00c7c3a3          	p.sb	a2,t2(a5)
1c00681a:	4612                	lw	a2,4(sp)
1c00681c:	ce11                	beqz	a2,1c006838 <KerMaxPool2x2Stride2_SQ8+0x380>
1c00681e:	005507b3          	add	a5,a0,t0
1c006822:	00078783          	lb	a5,0(a5)
1c006826:	0407e7b3          	p.max	a5,a5,zero
1c00682a:	4852                	lw	a6,20(sp)
1c00682c:	fff80613          	addi	a2,a6,-1
1c006830:	02e60633          	mul	a2,a2,a4
1c006834:	00f6c623          	p.sb	a5,a2(a3)
1c006838:	48b2                	lw	a7,12(sp)
1c00683a:	00088d63          	beqz	a7,1c006854 <KerMaxPool2x2Stride2_SQ8+0x39c>
1c00683e:	9516                	add	a0,a0,t0
1c006840:	95aa                	add	a1,a1,a0
1c006842:	fff58783          	lb	a5,-1(a1)
1c006846:	0407e7b3          	p.max	a5,a5,zero
1c00684a:	4652                	lw	a2,20(sp)
1c00684c:	42c706b3          	p.mac	a3,a4,a2
1c006850:	fef68fa3          	sb	a5,-1(a3)
1c006854:	4436                	lw	s0,76(sp)
1c006856:	44a6                	lw	s1,72(sp)
1c006858:	4916                	lw	s2,68(sp)
1c00685a:	4986                	lw	s3,64(sp)
1c00685c:	5a72                	lw	s4,60(sp)
1c00685e:	5ae2                	lw	s5,56(sp)
1c006860:	5b52                	lw	s6,52(sp)
1c006862:	5bc2                	lw	s7,48(sp)
1c006864:	5c32                	lw	s8,44(sp)
1c006866:	5ca2                	lw	s9,40(sp)
1c006868:	5d12                	lw	s10,36(sp)
1c00686a:	5d82                	lw	s11,32(sp)
1c00686c:	6161                	addi	sp,sp,80
1c00686e:	8082                	ret
1c006870:	ee0f8ee3          	beqz	t6,1c00676c <KerMaxPool2x2Stride2_SQ8+0x2b4>
1c006874:	b3b1                	j	1c0065c0 <KerMaxPool2x2Stride2_SQ8+0x108>
1c006876:	899a                	mv	s3,t1
1c006878:	4d56                	lw	s10,84(sp)
1c00687a:	cda36ce3          	bltu	t1,s10,1c006552 <KerMaxPool2x2Stride2_SQ8+0x9a>
1c00687e:	b5fd                	j	1c00676c <KerMaxPool2x2Stride2_SQ8+0x2b4>

1c006880 <KerAvgPool2x2Stride2_SQ8>:
1c006880:	7139                	addi	sp,sp,-64
1c006882:	de22                	sw	s0,60(sp)
1c006884:	dc26                	sw	s1,56(sp)
1c006886:	da4a                	sw	s2,52(sp)
1c006888:	d84e                	sw	s3,48(sp)
1c00688a:	d652                	sw	s4,44(sp)
1c00688c:	d456                	sw	s5,40(sp)
1c00688e:	d25a                	sw	s6,36(sp)
1c006890:	d05e                	sw	s7,32(sp)
1c006892:	ce62                	sw	s8,28(sp)
1c006894:	cc66                	sw	s9,24(sp)
1c006896:	ca6a                	sw	s10,20(sp)
1c006898:	c86e                	sw	s11,16(sp)
1c00689a:	c632                	sw	a2,12(sp)
1c00689c:	4f86                	lw	t6,64(sp)
1c00689e:	4626                	lw	a2,72(sp)
1c0068a0:	4ab6                	lw	s5,76(sp)
1c0068a2:	78067cd7          	pv.extract.b	s9,a2,0
1c0068a6:	7a067dd7          	pv.extract.b	s11,a2,1
1c0068aa:	781673d7          	pv.extract.b	t2,a2,2
1c0068ae:	7a167657          	pv.extract.b	a2,a2,3
1c0068b2:	c432                	sw	a2,8(sp)
1c0068b4:	780afd57          	pv.extract.b	s10,s5,0
1c0068b8:	781afad7          	pv.extract.b	s5,s5,2
1c0068bc:	1c0c8363          	beqz	s9,1c006a82 <KerAvgPool2x2Stride2_SQ8+0x202>
1c0068c0:	8a7e                	mv	s4,t6
1c0068c2:	4c16                	lw	s8,68(sp)
1c0068c4:	238ffd63          	bleu	s8,t6,1c006afe <KerAvgPool2x2Stride2_SQ8+0x27e>
1c0068c8:	00159493          	slli	s1,a1,0x1
1c0068cc:	001f9613          	slli	a2,t6,0x1
1c0068d0:	41560333          	sub	t1,a2,s5
1c0068d4:	82aa                	mv	t0,a0
1c0068d6:	42b302b3          	p.mac	t0,t1,a1
1c0068da:	00130613          	addi	a2,t1,1
1c0068de:	8f2a                	mv	t5,a0
1c0068e0:	42b60f33          	p.mac	t5,a2,a1
1c0068e4:	843a                	mv	s0,a4
1c0068e6:	8eb6                	mv	t4,a3
1c0068e8:	42ef8eb3          	p.mac	t4,t6,a4
1c0068ec:	8e7e                	mv	t3,t6
1c0068ee:	41fc0333          	sub	t1,s8,t6
1c0068f2:	00a340fb          	lp.setup	x1,t1,1c006906 <KerAvgPool2x2Stride2_SQ8+0x86>
1c0068f6:	0092f60b          	p.lb	a2,s1(t0!)
1c0068fa:	009f790b          	p.lb	s2,s1(t5!)
1c0068fe:	0526665b          	p.mac.zh.zl	a2,a2,s2,sp
1c006902:	00cec42b          	p.sb	a2,s0(t4!)
1c006906:	0e05                	addi	t3,t3,1
1c006908:	16039f63          	bnez	t2,1c006a86 <KerAvgPool2x2Stride2_SQ8+0x206>
1c00690c:	00159b13          	slli	s6,a1,0x1
1c006910:	001a1613          	slli	a2,s4,0x1
1c006914:	41560933          	sub	s2,a2,s5
1c006918:	02b90333          	mul	t1,s2,a1
1c00691c:	00179393          	slli	t2,a5,0x1
1c006920:	41a383b3          	sub	t2,t2,s10
1c006924:	939a                	add	t2,t2,t1
1c006926:	93aa                	add	t2,t2,a0
1c006928:	8bba                	mv	s7,a4
1c00692a:	84b6                	mv	s1,a3
1c00692c:	42ea04b3          	p.mac	s1,s4,a4
1c006930:	0905                	addi	s2,s2,1
1c006932:	02b90933          	mul	s2,s2,a1
1c006936:	40690933          	sub	s2,s2,t1
1c00693a:	89d2                	mv	s3,s4
1c00693c:	40f80633          	sub	a2,a6,a5
1c006940:	c232                	sw	a2,4(sp)
1c006942:	1c00f637          	lui	a2,0x1c00f
1c006946:	a1c62303          	lw	t1,-1508(a2) # 1c00ea1c <__clz_tab+0x2f8>
1c00694a:	414c0433          	sub	s0,s8,s4
1c00694e:	001a0613          	addi	a2,s4,1
1c006952:	1acc6263          	bltu	s8,a2,1c006af6 <KerAvgPool2x2Stride2_SQ8+0x276>
1c006956:	1a0c0063          	beqz	s8,1c006af6 <KerAvgPool2x2Stride2_SQ8+0x276>
1c00695a:	0194407b          	lp.setup	x0,s0,1c00698c <KerAvgPool2x2Stride2_SQ8+0x10c>
1c00695e:	03078563          	beq	a5,a6,1c006988 <KerAvgPool2x2Stride2_SQ8+0x108>
1c006962:	012382b3          	add	t0,t2,s2
1c006966:	8fa6                	mv	t6,s1
1c006968:	8f1e                	mv	t5,t2
1c00696a:	4e92                	lw	t4,4(sp)
1c00696c:	00cec0fb          	lp.setup	x1,t4,1c006984 <KerAvgPool2x2Stride2_SQ8+0x104>
1c006970:	002f160b          	p.lh	a2,2(t5!)
1c006974:	98661657          	pv.dotsp.b	a2,a2,t1
1c006978:	00229e0b          	p.lh	t3,2(t0!)
1c00697c:	b86e1657          	pv.sdotsp.b	a2,t3,t1
1c006980:	0406665b          	p.mac.zh.zl	a2,a2,zero,sp
1c006984:	00cf80ab          	p.sb	a2,1(t6!)
1c006988:	0985                	addi	s3,s3,1
1c00698a:	93da                	add	t2,t2,s6
1c00698c:	94de                	add	s1,s1,s7
1c00698e:	040d8c63          	beqz	s11,1c0069e6 <KerAvgPool2x2Stride2_SQ8+0x166>
1c006992:	00159f93          	slli	t6,a1,0x1
1c006996:	001a1613          	slli	a2,s4,0x1
1c00699a:	fff58e13          	addi	t3,a1,-1
1c00699e:	41560333          	sub	t1,a2,s5
1c0069a2:	82f2                	mv	t0,t3
1c0069a4:	42b302b3          	p.mac	t0,t1,a1
1c0069a8:	92aa                	add	t0,t0,a0
1c0069aa:	00130613          	addi	a2,t1,1
1c0069ae:	42b60e33          	p.mac	t3,a2,a1
1c0069b2:	9e2a                	add	t3,t3,a0
1c0069b4:	83ba                	mv	t2,a4
1c0069b6:	fff70f13          	addi	t5,a4,-1
1c0069ba:	42ea0f33          	p.mac	t5,s4,a4
1c0069be:	9f36                	add	t5,t5,a3
1c0069c0:	414c0eb3          	sub	t4,s8,s4
1c0069c4:	001a0613          	addi	a2,s4,1
1c0069c8:	12cc6963          	bltu	s8,a2,1c006afa <KerAvgPool2x2Stride2_SQ8+0x27a>
1c0069cc:	120c0763          	beqz	s8,1c006afa <KerAvgPool2x2Stride2_SQ8+0x27a>
1c0069d0:	00aec0fb          	lp.setup	x1,t4,1c0069e4 <KerAvgPool2x2Stride2_SQ8+0x164>
1c0069d4:	01f2f60b          	p.lb	a2,t6(t0!)
1c0069d8:	01fe730b          	p.lb	t1,t6(t3!)
1c0069dc:	0466665b          	p.mac.zh.zl	a2,a2,t1,sp
1c0069e0:	00cf43ab          	p.sb	a2,t2(t5!)
1c0069e4:	0a05                	addi	s4,s4,1
1c0069e6:	4622                	lw	a2,8(sp)
1c0069e8:	ce3d                	beqz	a2,1c006a66 <KerAvgPool2x2Stride2_SQ8+0x1e6>
1c0069ea:	4632                	lw	a2,12(sp)
1c0069ec:	fff60e93          	addi	t4,a2,-1
1c0069f0:	02be8eb3          	mul	t4,t4,a1
1c0069f4:	00179613          	slli	a2,a5,0x1
1c0069f8:	9676                	add	a2,a2,t4
1c0069fa:	41a60633          	sub	a2,a2,s10
1c0069fe:	40f80833          	sub	a6,a6,a5
1c006a02:	02080863          	beqz	a6,1c006a32 <KerAvgPool2x2Stride2_SQ8+0x1b2>
1c006a06:	fff88313          	addi	t1,a7,-1
1c006a0a:	42e307b3          	p.mac	a5,t1,a4
1c006a0e:	00c50333          	add	t1,a0,a2
1c006a12:	00f68e33          	add	t3,a3,a5
1c006a16:	1c00f7b7          	lui	a5,0x1c00f
1c006a1a:	a1c7a603          	lw	a2,-1508(a5) # 1c00ea1c <__clz_tab+0x2f8>
1c006a1e:	008840fb          	lp.setup	x1,a6,1c006a2e <KerAvgPool2x2Stride2_SQ8+0x1ae>
1c006a22:	0023178b          	p.lh	a5,2(t1!)
1c006a26:	98c797d7          	pv.dotsp.b	a5,a5,a2
1c006a2a:	0407e7db          	p.mac.zh.zl	a5,a5,zero,sp
1c006a2e:	00fe00ab          	p.sb	a5,1(t3!)
1c006a32:	000c8e63          	beqz	s9,1c006a4e <KerAvgPool2x2Stride2_SQ8+0x1ce>
1c006a36:	01d507b3          	add	a5,a0,t4
1c006a3a:	00078783          	lb	a5,0(a5)
1c006a3e:	0407e7db          	p.mac.zh.zl	a5,a5,zero,sp
1c006a42:	fff88613          	addi	a2,a7,-1
1c006a46:	02e60633          	mul	a2,a2,a4
1c006a4a:	00f6c623          	p.sb	a5,a2(a3)
1c006a4e:	000d8c63          	beqz	s11,1c006a66 <KerAvgPool2x2Stride2_SQ8+0x1e6>
1c006a52:	9576                	add	a0,a0,t4
1c006a54:	95aa                	add	a1,a1,a0
1c006a56:	fff58783          	lb	a5,-1(a1)
1c006a5a:	0407e7db          	p.mac.zh.zl	a5,a5,zero,sp
1c006a5e:	431706b3          	p.mac	a3,a4,a7
1c006a62:	fef68fa3          	sb	a5,-1(a3)
1c006a66:	5472                	lw	s0,60(sp)
1c006a68:	54e2                	lw	s1,56(sp)
1c006a6a:	5952                	lw	s2,52(sp)
1c006a6c:	59c2                	lw	s3,48(sp)
1c006a6e:	5a32                	lw	s4,44(sp)
1c006a70:	5aa2                	lw	s5,40(sp)
1c006a72:	5b12                	lw	s6,36(sp)
1c006a74:	5b82                	lw	s7,32(sp)
1c006a76:	4c72                	lw	s8,28(sp)
1c006a78:	4ce2                	lw	s9,24(sp)
1c006a7a:	4d52                	lw	s10,20(sp)
1c006a7c:	4dc2                	lw	s11,16(sp)
1c006a7e:	6121                	addi	sp,sp,64
1c006a80:	8082                	ret
1c006a82:	06038563          	beqz	t2,1c006aec <KerAvgPool2x2Stride2_SQ8+0x26c>
1c006a86:	00179613          	slli	a2,a5,0x1
1c006a8a:	41a60633          	sub	a2,a2,s10
1c006a8e:	40f80e33          	sub	t3,a6,a5
1c006a92:	020e0463          	beqz	t3,1c006aba <KerAvgPool2x2Stride2_SQ8+0x23a>
1c006a96:	00c50eb3          	add	t4,a0,a2
1c006a9a:	00f68f33          	add	t5,a3,a5
1c006a9e:	1c00f637          	lui	a2,0x1c00f
1c006aa2:	a1c62303          	lw	t1,-1508(a2) # 1c00ea1c <__clz_tab+0x2f8>
1c006aa6:	008e40fb          	lp.setup	x1,t3,1c006ab6 <KerAvgPool2x2Stride2_SQ8+0x236>
1c006aaa:	004ea60b          	p.lw	a2,4(t4!)
1c006aae:	98661657          	pv.dotsp.b	a2,a2,t1
1c006ab2:	0406665b          	p.mac.zh.zl	a2,a2,zero,sp
1c006ab6:	00cf00ab          	p.sb	a2,1(t5!)
1c006aba:	000c8863          	beqz	s9,1c006aca <KerAvgPool2x2Stride2_SQ8+0x24a>
1c006abe:	00050603          	lb	a2,0(a0)
1c006ac2:	0406665b          	p.mac.zh.zl	a2,a2,zero,sp
1c006ac6:	00c68023          	sb	a2,0(a3)
1c006aca:	020d8d63          	beqz	s11,1c006b04 <KerAvgPool2x2Stride2_SQ8+0x284>
1c006ace:	00b50633          	add	a2,a0,a1
1c006ad2:	fff60603          	lb	a2,-1(a2)
1c006ad6:	0406665b          	p.mac.zh.zl	a2,a2,zero,sp
1c006ada:	00e68333          	add	t1,a3,a4
1c006ade:	fec30fa3          	sb	a2,-1(t1)
1c006ae2:	8a7e                	mv	s4,t6
1c006ae4:	4c16                	lw	s8,68(sp)
1c006ae6:	e38fe3e3          	bltu	t6,s8,1c00690c <KerAvgPool2x2Stride2_SQ8+0x8c>
1c006aea:	bdf5                	j	1c0069e6 <KerAvgPool2x2Stride2_SQ8+0x166>
1c006aec:	8a7e                	mv	s4,t6
1c006aee:	4c16                	lw	s8,68(sp)
1c006af0:	e18feee3          	bltu	t6,s8,1c00690c <KerAvgPool2x2Stride2_SQ8+0x8c>
1c006af4:	bdcd                	j	1c0069e6 <KerAvgPool2x2Stride2_SQ8+0x166>
1c006af6:	4405                	li	s0,1
1c006af8:	b58d                	j	1c00695a <KerAvgPool2x2Stride2_SQ8+0xda>
1c006afa:	4e85                	li	t4,1
1c006afc:	bdd1                	j	1c0069d0 <KerAvgPool2x2Stride2_SQ8+0x150>
1c006afe:	ee0384e3          	beqz	t2,1c0069e6 <KerAvgPool2x2Stride2_SQ8+0x166>
1c006b02:	b751                	j	1c006a86 <KerAvgPool2x2Stride2_SQ8+0x206>
1c006b04:	8a7e                	mv	s4,t6
1c006b06:	4c16                	lw	s8,68(sp)
1c006b08:	e18fe2e3          	bltu	t6,s8,1c00690c <KerAvgPool2x2Stride2_SQ8+0x8c>
1c006b0c:	bde9                	j	1c0069e6 <KerAvgPool2x2Stride2_SQ8+0x166>

1c006b0e <Ker_ActivationScale1_SQ8>:
1c006b0e:	0015d793          	srli	a5,a1,0x1
1c006b12:	cba1                	beqz	a5,1c006b62 <Ker_ActivationScale1_SQ8+0x54>
1c006b14:	00150893          	addi	a7,a0,1
1c006b18:	882a                	mv	a6,a0
1c006b1a:	c005b333          	p.bclr	t1,a1,0,0
1c006b1e:	1379                	addi	t1,t1,-2
1c006b20:	00135313          	srli	t1,t1,0x1
1c006b24:	0305                	addi	t1,t1,1
1c006b26:	a839                	j	1c006b44 <Ker_ActivationScale1_SQ8+0x36>
1c006b28:	04076733          	p.max	a4,a4,zero
1c006b2c:	0407e7b3          	p.max	a5,a5,zero
1c006b30:	00ee8023          	sb	a4,0(t4)
1c006b34:	00fe0023          	sb	a5,0(t3)
1c006b38:	0809                	addi	a6,a6,2
1c006b3a:	0889                	addi	a7,a7,2
1c006b3c:	137d                	addi	t1,t1,-1
1c006b3e:	00031363          	bnez	t1,1c006b44 <Ker_ActivationScale1_SQ8+0x36>
1c006b42:	a005                	j	1c006b62 <Ker_ActivationScale1_SQ8+0x54>
1c006b44:	8ec2                	mv	t4,a6
1c006b46:	00080703          	lb	a4,0(a6)
1c006b4a:	8e46                	mv	t3,a7
1c006b4c:	00088783          	lb	a5,0(a7)
1c006b50:	fc162ce3          	p.beqimm	a2,1,1c006b28 <Ker_ActivationScale1_SQ8+0x1a>
1c006b54:	fc263ee3          	p.bneimm	a2,2,1c006b30 <Ker_ActivationScale1_SQ8+0x22>
1c006b58:	14d76733          	p.clipur	a4,a4,a3
1c006b5c:	14d7e7b3          	p.clipur	a5,a5,a3
1c006b60:	bfc1                	j	1c006b30 <Ker_ActivationScale1_SQ8+0x22>
1c006b62:	fc15b7b3          	p.bclr	a5,a1,30,1
1c006b66:	cb99                	beqz	a5,1c006b7c <Ker_ActivationScale1_SQ8+0x6e>
1c006b68:	15fd                	addi	a1,a1,-1
1c006b6a:	95aa                	add	a1,a1,a0
1c006b6c:	00058783          	lb	a5,0(a1)
1c006b70:	00162763          	p.beqimm	a2,1,1c006b7e <Ker_ActivationScale1_SQ8+0x70>
1c006b74:	00262863          	p.beqimm	a2,2,1c006b84 <Ker_ActivationScale1_SQ8+0x76>
1c006b78:	00f58023          	sb	a5,0(a1)
1c006b7c:	8082                	ret
1c006b7e:	0407e7b3          	p.max	a5,a5,zero
1c006b82:	bfdd                	j	1c006b78 <Ker_ActivationScale1_SQ8+0x6a>
1c006b84:	14d7e7b3          	p.clipur	a5,a5,a3
1c006b88:	bfc5                	j	1c006b78 <Ker_ActivationScale1_SQ8+0x6a>

1c006b8a <Ker_Activation_SQ8>:
1c006b8a:	1101                	addi	sp,sp,-32
1c006b8c:	ce22                	sw	s0,28(sp)
1c006b8e:	cc26                	sw	s1,24(sp)
1c006b90:	ca4a                	sw	s2,20(sp)
1c006b92:	c84e                	sw	s3,16(sp)
1c006b94:	c652                	sw	s4,12(sp)
1c006b96:	c456                	sw	s5,8(sp)
1c006b98:	0015d313          	srli	t1,a1,0x1
1c006b9c:	14030363          	beqz	t1,1c006ce2 <Ker_Activation_SQ8+0x158>
1c006ba0:	00150f13          	addi	t5,a0,1
1c006ba4:	8eaa                	mv	t4,a0
1c006ba6:	4389                	li	t2,2
1c006ba8:	4491                	li	s1,4
1c006baa:	441d                	li	s0,7
1c006bac:	c005bfb3          	p.bclr	t6,a1,0,0
1c006bb0:	1ff9                	addi	t6,t6,-2
1c006bb2:	001fdf93          	srli	t6,t6,0x1
1c006bb6:	0f85                	addi	t6,t6,1
1c006bb8:	a0b9                	j	1c006c06 <Ker_Activation_SQ8+0x7c>
1c006bba:	c205                	beqz	a2,1c006bda <Ker_Activation_SQ8+0x50>
1c006bbc:	02163763          	p.bneimm	a2,1,1c006bea <Ker_Activation_SQ8+0x60>
1c006bc0:	040e6933          	p.max	s2,t3,zero
1c006bc4:	02d90933          	mul	s2,s2,a3
1c006bc8:	40e0695b          	p.mac.zh.sl	s2,zero,a4,zero
1c006bcc:	040a6333          	p.max	t1,s4,zero
1c006bd0:	02d30333          	mul	t1,t1,a3
1c006bd4:	40e0635b          	p.mac.zh.sl	t1,zero,a4,zero
1c006bd8:	a809                	j	1c006bea <Ker_Activation_SQ8+0x60>
1c006bda:	02de0933          	mul	s2,t3,a3
1c006bde:	40e0695b          	p.mac.zh.sl	s2,zero,a4,zero
1c006be2:	02da0333          	mul	t1,s4,a3
1c006be6:	40e0635b          	p.mac.zh.sl	t1,zero,a4,zero
1c006bea:	14891933          	p.clip	s2,s2,8
1c006bee:	01298023          	sb	s2,0(s3)
1c006bf2:	14831333          	p.clip	t1,t1,8
1c006bf6:	00628023          	sb	t1,0(t0)
1c006bfa:	0e89                	addi	t4,t4,2
1c006bfc:	0f09                	addi	t5,t5,2
1c006bfe:	1ffd                	addi	t6,t6,-1
1c006c00:	000f9363          	bnez	t6,1c006c06 <Ker_Activation_SQ8+0x7c>
1c006c04:	a8f9                	j	1c006ce2 <Ker_Activation_SQ8+0x158>
1c006c06:	89f6                	mv	s3,t4
1c006c08:	000e8e03          	lb	t3,0(t4)
1c006c0c:	8972                	mv	s2,t3
1c006c0e:	82fa                	mv	t0,t5
1c006c10:	000f0a03          	lb	s4,0(t5)
1c006c14:	8352                	mv	t1,s4
1c006c16:	04262b63          	p.beqimm	a2,2,1c006c6c <Ker_Activation_SQ8+0xe2>
1c006c1a:	fac3f0e3          	bleu	a2,t2,1c006bba <Ker_Activation_SQ8+0x30>
1c006c1e:	08462963          	p.beqimm	a2,4,1c006cb0 <Ker_Activation_SQ8+0x126>
1c006c22:	06966263          	bltu	a2,s1,1c006c86 <Ker_Activation_SQ8+0xfc>
1c006c26:	fc5632e3          	p.bneimm	a2,5,1c006bea <Ker_Activation_SQ8+0x60>
1c006c2a:	c1fe1333          	p.extractu	t1,t3,0,31
1c006c2e:	03c78933          	mul	s2,a5,t3
1c006c32:	4080695b          	p.mac.zh.sl	s2,zero,s0,zero
1c006c36:	00133a93          	seqz	s5,t1
1c006c3a:	03230933          	mul	s2,t1,s2
1c006c3e:	43ca8933          	p.mac	s2,s5,t3
1c006c42:	02d90933          	mul	s2,s2,a3
1c006c46:	40e0695b          	p.mac.zh.sl	s2,zero,a4,zero
1c006c4a:	c1fa1e33          	p.extractu	t3,s4,0,31
1c006c4e:	03478333          	mul	t1,a5,s4
1c006c52:	4080635b          	p.mac.zh.sl	t1,zero,s0,zero
1c006c56:	001e3a93          	seqz	s5,t3
1c006c5a:	026e0333          	mul	t1,t3,t1
1c006c5e:	434a8333          	p.mac	t1,s5,s4
1c006c62:	02d30333          	mul	t1,t1,a3
1c006c66:	40e0635b          	p.mac.zh.sl	t1,zero,a4,zero
1c006c6a:	b741                	j	1c006bea <Ker_Activation_SQ8+0x60>
1c006c6c:	14fe6933          	p.clipur	s2,t3,a5
1c006c70:	02d90933          	mul	s2,s2,a3
1c006c74:	40e0695b          	p.mac.zh.sl	s2,zero,a4,zero
1c006c78:	14fa6333          	p.clipur	t1,s4,a5
1c006c7c:	02d30333          	mul	t1,t1,a3
1c006c80:	40e0635b          	p.mac.zh.sl	t1,zero,a4,zero
1c006c84:	b79d                	j	1c006bea <Ker_Activation_SQ8+0x60>
1c006c86:	01c80933          	add	s2,a6,t3
1c006c8a:	14f96933          	p.clipur	s2,s2,a5
1c006c8e:	03190933          	mul	s2,s2,a7
1c006c92:	02d90933          	mul	s2,s2,a3
1c006c96:	40e0695b          	p.mac.zh.sl	s2,zero,a4,zero
1c006c9a:	01480333          	add	t1,a6,s4
1c006c9e:	14f36333          	p.clipur	t1,t1,a5
1c006ca2:	03130333          	mul	t1,t1,a7
1c006ca6:	02d30333          	mul	t1,t1,a3
1c006caa:	40e0635b          	p.mac.zh.sl	t1,zero,a4,zero
1c006cae:	bf35                	j	1c006bea <Ker_Activation_SQ8+0x60>
1c006cb0:	01c80933          	add	s2,a6,t3
1c006cb4:	14f96933          	p.clipur	s2,s2,a5
1c006cb8:	03190933          	mul	s2,s2,a7
1c006cbc:	03c90933          	mul	s2,s2,t3
1c006cc0:	02d90933          	mul	s2,s2,a3
1c006cc4:	40e0695b          	p.mac.zh.sl	s2,zero,a4,zero
1c006cc8:	01480333          	add	t1,a6,s4
1c006ccc:	14f36333          	p.clipur	t1,t1,a5
1c006cd0:	03130333          	mul	t1,t1,a7
1c006cd4:	03430333          	mul	t1,t1,s4
1c006cd8:	02d30333          	mul	t1,t1,a3
1c006cdc:	40e0635b          	p.mac.zh.sl	t1,zero,a4,zero
1c006ce0:	b729                	j	1c006bea <Ker_Activation_SQ8+0x60>
1c006ce2:	fc15b333          	p.bclr	t1,a1,30,1
1c006ce6:	06030a63          	beqz	t1,1c006d5a <Ker_Activation_SQ8+0x1d0>
1c006cea:	15fd                	addi	a1,a1,-1
1c006cec:	95aa                	add	a1,a1,a0
1c006cee:	00058503          	lb	a0,0(a1)
1c006cf2:	832a                	mv	t1,a0
1c006cf4:	06262b63          	p.beqimm	a2,2,1c006d6a <Ker_Activation_SQ8+0x1e0>
1c006cf8:	4e09                	li	t3,2
1c006cfa:	02ce7c63          	bleu	a2,t3,1c006d32 <Ker_Activation_SQ8+0x1a8>
1c006cfe:	08462963          	p.beqimm	a2,4,1c006d90 <Ker_Activation_SQ8+0x206>
1c006d02:	4e11                	li	t3,4
1c006d04:	07c66b63          	bltu	a2,t3,1c006d7a <Ker_Activation_SQ8+0x1f0>
1c006d08:	04563563          	p.bneimm	a2,5,1c006d52 <Ker_Activation_SQ8+0x1c8>
1c006d0c:	c1f51633          	p.extractu	a2,a0,0,31
1c006d10:	02f507b3          	mul	a5,a0,a5
1c006d14:	481d                	li	a6,7
1c006d16:	410067db          	p.mac.zh.sl	a5,zero,a6,zero
1c006d1a:	00163813          	seqz	a6,a2
1c006d1e:	02f607b3          	mul	a5,a2,a5
1c006d22:	42a807b3          	p.mac	a5,a6,a0
1c006d26:	02d786b3          	mul	a3,a5,a3
1c006d2a:	8336                	mv	t1,a3
1c006d2c:	40e0635b          	p.mac.zh.sl	t1,zero,a4,zero
1c006d30:	a00d                	j	1c006d52 <Ker_Activation_SQ8+0x1c8>
1c006d32:	ca19                	beqz	a2,1c006d48 <Ker_Activation_SQ8+0x1be>
1c006d34:	00163f63          	p.bneimm	a2,1,1c006d52 <Ker_Activation_SQ8+0x1c8>
1c006d38:	04056333          	p.max	t1,a0,zero
1c006d3c:	02d306b3          	mul	a3,t1,a3
1c006d40:	8336                	mv	t1,a3
1c006d42:	40e0635b          	p.mac.zh.sl	t1,zero,a4,zero
1c006d46:	a031                	j	1c006d52 <Ker_Activation_SQ8+0x1c8>
1c006d48:	02d506b3          	mul	a3,a0,a3
1c006d4c:	8336                	mv	t1,a3
1c006d4e:	40e0635b          	p.mac.zh.sl	t1,zero,a4,zero
1c006d52:	14831333          	p.clip	t1,t1,8
1c006d56:	00658023          	sb	t1,0(a1)
1c006d5a:	4472                	lw	s0,28(sp)
1c006d5c:	44e2                	lw	s1,24(sp)
1c006d5e:	4952                	lw	s2,20(sp)
1c006d60:	49c2                	lw	s3,16(sp)
1c006d62:	4a32                	lw	s4,12(sp)
1c006d64:	4aa2                	lw	s5,8(sp)
1c006d66:	6105                	addi	sp,sp,32
1c006d68:	8082                	ret
1c006d6a:	14f56333          	p.clipur	t1,a0,a5
1c006d6e:	02d306b3          	mul	a3,t1,a3
1c006d72:	8336                	mv	t1,a3
1c006d74:	40e0635b          	p.mac.zh.sl	t1,zero,a4,zero
1c006d78:	bfe9                	j	1c006d52 <Ker_Activation_SQ8+0x1c8>
1c006d7a:	9542                	add	a0,a0,a6
1c006d7c:	14f567b3          	p.clipur	a5,a0,a5
1c006d80:	031788b3          	mul	a7,a5,a7
1c006d84:	02d886b3          	mul	a3,a7,a3
1c006d88:	8336                	mv	t1,a3
1c006d8a:	40e0635b          	p.mac.zh.sl	t1,zero,a4,zero
1c006d8e:	b7d1                	j	1c006d52 <Ker_Activation_SQ8+0x1c8>
1c006d90:	982a                	add	a6,a6,a0
1c006d92:	14f867b3          	p.clipur	a5,a6,a5
1c006d96:	031788b3          	mul	a7,a5,a7
1c006d9a:	02a88333          	mul	t1,a7,a0
1c006d9e:	02d306b3          	mul	a3,t1,a3
1c006da2:	8336                	mv	t1,a3
1c006da4:	40e0635b          	p.mac.zh.sl	t1,zero,a4,zero
1c006da8:	b76d                	j	1c006d52 <Ker_Activation_SQ8+0x1c8>

1c006daa <KerParPoolActivation>:
1c006daa:	1141                	addi	sp,sp,-16
1c006dac:	c606                	sw	ra,12(sp)
1c006dae:	88b6                	mv	a7,a3
1c006db0:	00078683          	lb	a3,0(a5)
1c006db4:	c6d9                	beqz	a3,1c006e42 <KerParPoolActivation+0x98>
1c006db6:	02c585b3          	mul	a1,a1,a2
1c006dba:	03158333          	mul	t1,a1,a7
1c006dbe:	41170733          	sub	a4,a4,a7
1c006dc2:	02b705b3          	mul	a1,a4,a1
1c006dc6:	0ff6f693          	andi	a3,a3,255
1c006dca:	0017c703          	lbu	a4,1(a5)
1c006dce:	00278603          	lb	a2,2(a5)
1c006dd2:	00378e03          	lb	t3,3(a5)
1c006dd6:	00478883          	lb	a7,4(a5)
1c006dda:	04282263          	p.beqimm	a6,2,1c006e1e <KerParPoolActivation+0x74>
1c006dde:	4789                	li	a5,2
1c006de0:	0107ff63          	bleu	a6,a5,1c006dfe <KerParPoolActivation+0x54>
1c006de4:	04482963          	p.beqimm	a6,4,1c006e36 <KerParPoolActivation+0x8c>
1c006de8:	4791                	li	a5,4
1c006dea:	04f86063          	bltu	a6,a5,1c006e2a <KerParPoolActivation+0x80>
1c006dee:	04583e63          	p.bneimm	a6,5,1c006e4a <KerParPoolActivation+0xa0>
1c006df2:	8872                	mv	a6,t3
1c006df4:	87b2                	mv	a5,a2
1c006df6:	4615                	li	a2,5
1c006df8:	951a                	add	a0,a0,t1
1c006dfa:	3b41                	jal	1c006b8a <Ker_Activation_SQ8>
1c006dfc:	a0b9                	j	1c006e4a <KerParPoolActivation+0xa0>
1c006dfe:	00080a63          	beqz	a6,1c006e12 <KerParPoolActivation+0x68>
1c006e02:	04183463          	p.bneimm	a6,1,1c006e4a <KerParPoolActivation+0xa0>
1c006e06:	8872                	mv	a6,t3
1c006e08:	87b2                	mv	a5,a2
1c006e0a:	4605                	li	a2,1
1c006e0c:	951a                	add	a0,a0,t1
1c006e0e:	3bb5                	jal	1c006b8a <Ker_Activation_SQ8>
1c006e10:	a82d                	j	1c006e4a <KerParPoolActivation+0xa0>
1c006e12:	8872                	mv	a6,t3
1c006e14:	87b2                	mv	a5,a2
1c006e16:	4601                	li	a2,0
1c006e18:	951a                	add	a0,a0,t1
1c006e1a:	3b85                	jal	1c006b8a <Ker_Activation_SQ8>
1c006e1c:	a03d                	j	1c006e4a <KerParPoolActivation+0xa0>
1c006e1e:	8872                	mv	a6,t3
1c006e20:	87b2                	mv	a5,a2
1c006e22:	4609                	li	a2,2
1c006e24:	951a                	add	a0,a0,t1
1c006e26:	3395                	jal	1c006b8a <Ker_Activation_SQ8>
1c006e28:	a00d                	j	1c006e4a <KerParPoolActivation+0xa0>
1c006e2a:	8872                	mv	a6,t3
1c006e2c:	87b2                	mv	a5,a2
1c006e2e:	460d                	li	a2,3
1c006e30:	951a                	add	a0,a0,t1
1c006e32:	3ba1                	jal	1c006b8a <Ker_Activation_SQ8>
1c006e34:	a819                	j	1c006e4a <KerParPoolActivation+0xa0>
1c006e36:	8872                	mv	a6,t3
1c006e38:	87b2                	mv	a5,a2
1c006e3a:	4611                	li	a2,4
1c006e3c:	951a                	add	a0,a0,t1
1c006e3e:	33b1                	jal	1c006b8a <Ker_Activation_SQ8>
1c006e40:	a029                	j	1c006e4a <KerParPoolActivation+0xa0>
1c006e42:	00182763          	p.beqimm	a6,1,1c006e50 <KerParPoolActivation+0xa6>
1c006e46:	02282163          	p.beqimm	a6,2,1c006e68 <KerParPoolActivation+0xbe>
1c006e4a:	40b2                	lw	ra,12(sp)
1c006e4c:	0141                	addi	sp,sp,16
1c006e4e:	8082                	ret
1c006e50:	02c58833          	mul	a6,a1,a2
1c006e54:	411705b3          	sub	a1,a4,a7
1c006e58:	4681                	li	a3,0
1c006e5a:	4605                	li	a2,1
1c006e5c:	030585b3          	mul	a1,a1,a6
1c006e60:	43180533          	p.mac	a0,a6,a7
1c006e64:	316d                	jal	1c006b0e <Ker_ActivationScale1_SQ8>
1c006e66:	b7d5                	j	1c006e4a <KerParPoolActivation+0xa0>
1c006e68:	02c58833          	mul	a6,a1,a2
1c006e6c:	411705b3          	sub	a1,a4,a7
1c006e70:	00278683          	lb	a3,2(a5)
1c006e74:	4609                	li	a2,2
1c006e76:	030585b3          	mul	a1,a1,a6
1c006e7a:	43180533          	p.mac	a0,a6,a7
1c006e7e:	3941                	jal	1c006b0e <Ker_ActivationScale1_SQ8>
1c006e80:	b7e9                	j	1c006e4a <KerParPoolActivation+0xa0>

1c006e82 <KerParPool2x2Stride2_ReLU_SQ8>:
	gap_waitbarrier(0);
}

void KerParPool2x2Stride2_ReLU_SQ8(KerPool_SQ8_T *Arg)

{
1c006e82:	7119                	addi	sp,sp,-128
1c006e84:	de86                	sw	ra,124(sp)
1c006e86:	dca2                	sw	s0,120(sp)
1c006e88:	daa6                	sw	s1,116(sp)
1c006e8a:	d8ca                	sw	s2,112(sp)
1c006e8c:	d6ce                	sw	s3,108(sp)
1c006e8e:	d4d2                	sw	s4,104(sp)
1c006e90:	d2d6                	sw	s5,100(sp)
1c006e92:	d0da                	sw	s6,96(sp)
1c006e94:	cede                	sw	s7,92(sp)
1c006e96:	cce2                	sw	s8,88(sp)
1c006e98:	cae6                	sw	s9,84(sp)
1c006e9a:	c8ea                	sw	s10,80(sp)
1c006e9c:	c6ee                	sw	s11,76(sp)
1c006e9e:	892a                	mv	s2,a0
	unsigned int FS=2,S=2;
	signed char * __restrict__ In = Arg->In;
1c006ea0:	4100                	lw	s0,0(a0)
	unsigned int W = Arg->W, H = Arg->H;
1c006ea2:	00a55703          	lhu	a4,10(a0)
1c006ea6:	d03a                	sw	a4,32(sp)
1c006ea8:	00e55783          	lhu	a5,14(a0)
1c006eac:	d23e                	sw	a5,36(sp)
	unsigned int Feat = Arg->Feat;
1c006eae:	00855703          	lhu	a4,8(a0)
	signed char * __restrict__ Out = Arg->Out;
1c006eb2:	415c                	lw	a5,4(a0)
1c006eb4:	dc3e                	sw	a5,56(sp)
	signed char * __restrict__ Infos = Arg->Infos;
1c006eb6:	515c                	lw	a5,36(a0)
1c006eb8:	de3e                	sw	a5,60(sp)
	int PoolMax = Arg->PoolMax;
1c006eba:	01254b03          	lbu	s6,18(a0)
	v4s PadIn = Arg->Pad;
1c006ebe:	5104                	lw	s1,32(a0)

	unsigned int CoreId = gap_coreid(), Chunk = ChunkSize(Feat), First = Chunk*CoreId, Last = Min(First+Chunk, Feat);
1c006ec0:	f1402af3          	csrr	s5,mhartid
1c006ec4:	c80a9ab3          	p.extractu	s5,s5,4,0
	Chunk = (X>>Log2Core) + ((X&(NCore-1))!=0);
1c006ec8:	f83737b3          	p.bclr	a5,a4,28,3
1c006ecc:	00f037b3          	snez	a5,a5
1c006ed0:	00375693          	srli	a3,a4,0x3
1c006ed4:	97b6                	add	a5,a5,a3
	unsigned int CoreId = gap_coreid(), Chunk = ChunkSize(Feat), First = Chunk*CoreId, Last = Min(First+Chunk, Feat);
1c006ed6:	02fa8ab3          	mul	s5,s5,a5
1c006eda:	97d6                	add	a5,a5,s5
1c006edc:	04e7c7b3          	p.min	a5,a5,a4
1c006ee0:	da3e                	sw	a5,52(sp)
1c006ee2:	8bbe                	mv	s7,a5

	int Wo = (Arg->UsedW-FS+PadIn[0]+PadIn[1])/S + 1;
1c006ee4:	7804f657          	pv.extract.b	a2,s1,0
1c006ee8:	00c55503          	lhu	a0,12(a0)
1c006eec:	ffe50993          	addi	s3,a0,-2
1c006ef0:	99b2                	add	s3,s3,a2
1c006ef2:	7a04f7d7          	pv.extract.b	a5,s1,1
1c006ef6:	82f9a9db          	p.addun	s3,s3,a5,1
1c006efa:	0985                	addi	s3,s3,1
1c006efc:	d44e                	sw	s3,40(sp)
	return ((Pad+Stride-1)/Stride);
1c006efe:	00160793          	addi	a5,a2,1
1c006f02:	8385                	srli	a5,a5,0x1
	int Wo_F = Min(Wo, FirstDefinedOutput(FS, PadIn[0], S)), Wo_L = Max(Wo_F, LastDefinedOutput(Arg->UsedW, FS, PadIn[0], S));
1c006f04:	04f9c7b3          	p.min	a5,s3,a5
1c006f08:	ce3e                	sw	a5,28(sp)
1c006f0a:	4689                	li	a3,2
1c006f0c:	4589                	li	a1,2
1c006f0e:	d90ff0ef          	jal	ra,1c00649e <LastDefinedOutput>
1c006f12:	4772                	lw	a4,28(sp)
1c006f14:	04a76533          	p.max	a0,a4,a0
1c006f18:	d62a                	sw	a0,44(sp)
	int Ho = (Arg->UsedH-FS+PadIn[2]+PadIn[3])/S + 1;
1c006f1a:	7814f657          	pv.extract.b	a2,s1,2
1c006f1e:	01095503          	lhu	a0,16(s2)
1c006f22:	ffe50a13          	addi	s4,a0,-2
1c006f26:	9a32                	add	s4,s4,a2
1c006f28:	7a14f7d7          	pv.extract.b	a5,s1,3
1c006f2c:	82fa2a5b          	p.addun	s4,s4,a5,1
1c006f30:	0a05                	addi	s4,s4,1
1c006f32:	d852                	sw	s4,48(sp)
	return ((Pad+Stride-1)/Stride);
1c006f34:	00160913          	addi	s2,a2,1
1c006f38:	00195913          	srli	s2,s2,0x1
	int Ho_F = Min(Ho, FirstDefinedOutput(FS, PadIn[2], S)), Ho_L = Max(Ho_F, LastDefinedOutput(Arg->UsedH, FS, PadIn[2], S));
1c006f3c:	052a4933          	p.min	s2,s4,s2
1c006f40:	4689                	li	a3,2
1c006f42:	4589                	li	a1,2
1c006f44:	d5aff0ef          	jal	ra,1c00649e <LastDefinedOutput>
1c006f48:	04a96c33          	p.max	s8,s2,a0

	if (PoolMax) for (unsigned int of=First; of<Last; of++) KerMaxPool2x2Stride2_SQ8(In+of*W*H, W, H, Out+of*Wo*Ho, Wo, Wo_F, Wo_L, Ho, Ho_F, Ho_L, PadIn, PadIn);
1c006f4c:	040b1463          	bnez	s6,1c006f94 <KerParPool2x2Stride2_ReLU_SQ8+0x112>
	else	 for (unsigned int of=First; of<Last; of++) KerAvgPool2x2Stride2_SQ8(In+of*W*H, W, H, Out+of*Wo*Ho, Wo, Wo_F, Wo_L, Ho, Ho_F, Ho_L, PadIn, PadIn);
1c006f50:	097af363          	bleu	s7,s5,1c006fd6 <KerParPool2x2Stride2_ReLU_SQ8+0x154>
1c006f54:	5782                	lw	a5,32(sp)
1c006f56:	5712                	lw	a4,36(sp)
1c006f58:	02e78d33          	mul	s10,a5,a4
1c006f5c:	03498cb3          	mul	s9,s3,s4
1c006f60:	43aa8433          	p.mac	s0,s5,s10
1c006f64:	5de2                	lw	s11,56(sp)
1c006f66:	439a8db3          	p.mac	s11,s5,s9
1c006f6a:	8b56                	mv	s6,s5
1c006f6c:	c626                	sw	s1,12(sp)
1c006f6e:	c426                	sw	s1,8(sp)
1c006f70:	c262                	sw	s8,4(sp)
1c006f72:	c04a                	sw	s2,0(sp)
1c006f74:	58c2                	lw	a7,48(sp)
1c006f76:	5832                	lw	a6,44(sp)
1c006f78:	47f2                	lw	a5,28(sp)
1c006f7a:	5722                	lw	a4,40(sp)
1c006f7c:	86ee                	mv	a3,s11
1c006f7e:	5612                	lw	a2,36(sp)
1c006f80:	5582                	lw	a1,32(sp)
1c006f82:	8522                	mv	a0,s0
1c006f84:	8fdff0ef          	jal	ra,1c006880 <KerAvgPool2x2Stride2_SQ8>
1c006f88:	0b05                	addi	s6,s6,1
1c006f8a:	946a                	add	s0,s0,s10
1c006f8c:	9de6                	add	s11,s11,s9
1c006f8e:	fd6b9fe3          	bne	s7,s6,1c006f6c <KerParPool2x2Stride2_ReLU_SQ8+0xea>
1c006f92:	a091                	j	1c006fd6 <KerParPool2x2Stride2_ReLU_SQ8+0x154>
	if (PoolMax) for (unsigned int of=First; of<Last; of++) KerMaxPool2x2Stride2_SQ8(In+of*W*H, W, H, Out+of*Wo*Ho, Wo, Wo_F, Wo_L, Ho, Ho_F, Ho_L, PadIn, PadIn);
1c006f94:	057af163          	bleu	s7,s5,1c006fd6 <KerParPool2x2Stride2_ReLU_SQ8+0x154>
1c006f98:	5782                	lw	a5,32(sp)
1c006f9a:	5712                	lw	a4,36(sp)
1c006f9c:	02e78d33          	mul	s10,a5,a4
1c006fa0:	03498cb3          	mul	s9,s3,s4
1c006fa4:	43aa8433          	p.mac	s0,s5,s10
1c006fa8:	5de2                	lw	s11,56(sp)
1c006faa:	439a8db3          	p.mac	s11,s5,s9
1c006fae:	8b56                	mv	s6,s5
1c006fb0:	c626                	sw	s1,12(sp)
1c006fb2:	c426                	sw	s1,8(sp)
1c006fb4:	c262                	sw	s8,4(sp)
1c006fb6:	c04a                	sw	s2,0(sp)
1c006fb8:	58c2                	lw	a7,48(sp)
1c006fba:	5832                	lw	a6,44(sp)
1c006fbc:	47f2                	lw	a5,28(sp)
1c006fbe:	5722                	lw	a4,40(sp)
1c006fc0:	86ee                	mv	a3,s11
1c006fc2:	5612                	lw	a2,36(sp)
1c006fc4:	5582                	lw	a1,32(sp)
1c006fc6:	8522                	mv	a0,s0
1c006fc8:	cf0ff0ef          	jal	ra,1c0064b8 <KerMaxPool2x2Stride2_SQ8>
1c006fcc:	0b05                	addi	s6,s6,1
1c006fce:	946a                	add	s0,s0,s10
1c006fd0:	9de6                	add	s11,s11,s9
1c006fd2:	fd6b9fe3          	bne	s7,s6,1c006fb0 <KerParPool2x2Stride2_ReLU_SQ8+0x12e>

	KerParPoolActivation(Out, Wo, Ho, First, Last, Infos, ACT_RELU);
1c006fd6:	4805                	li	a6,1
1c006fd8:	57f2                	lw	a5,60(sp)
1c006fda:	5752                	lw	a4,52(sp)
1c006fdc:	86d6                	mv	a3,s5
1c006fde:	8652                	mv	a2,s4
1c006fe0:	85ce                	mv	a1,s3
1c006fe2:	5562                	lw	a0,56(sp)
1c006fe4:	33d9                	jal	1c006daa <KerParPoolActivation>
1c006fe6:	002047b7          	lui	a5,0x204
1c006fea:	20078793          	addi	a5,a5,512 # 204200 <__L2+0x184200>
1c006fee:	01c7e703          	p.elw	a4,28(a5)
	gap_waitbarrier(0);
}
1c006ff2:	50f6                	lw	ra,124(sp)
1c006ff4:	5466                	lw	s0,120(sp)
1c006ff6:	54d6                	lw	s1,116(sp)
1c006ff8:	5946                	lw	s2,112(sp)
1c006ffa:	59b6                	lw	s3,108(sp)
1c006ffc:	5a26                	lw	s4,104(sp)
1c006ffe:	5a96                	lw	s5,100(sp)
1c007000:	5b06                	lw	s6,96(sp)
1c007002:	4bf6                	lw	s7,92(sp)
1c007004:	4c66                	lw	s8,88(sp)
1c007006:	4cd6                	lw	s9,84(sp)
1c007008:	4d46                	lw	s10,80(sp)
1c00700a:	4db6                	lw	s11,76(sp)
1c00700c:	6109                	addi	sp,sp,128
1c00700e:	8082                	ret

1c007010 <KerParSoftMax_SQ8>:
}
#endif

void KerParSoftMax_SQ8(KerSoftMax_SQ8_T *Arg)

{
1c007010:	7139                	addi	sp,sp,-64
1c007012:	de22                	sw	s0,60(sp)
1c007014:	dc26                	sw	s1,56(sp)
1c007016:	da4a                	sw	s2,52(sp)
1c007018:	d84e                	sw	s3,48(sp)
1c00701a:	d652                	sw	s4,44(sp)
1c00701c:	d456                	sw	s5,40(sp)
1c00701e:	d25a                	sw	s6,36(sp)
1c007020:	d05e                	sw	s7,32(sp)
1c007022:	ce62                	sw	s8,28(sp)
1c007024:	cc66                	sw	s9,24(sp)
1c007026:	ca6a                	sw	s10,20(sp)
1c007028:	c86e                	sw	s11,16(sp)
	signed char * __restrict__ In = Arg->In;
1c00702a:	00052f03          	lw	t5,0(a0)
	short int * __restrict__ Out = Arg->Out;
1c00702e:	450c                	lw	a1,8(a0)
1c007030:	c42e                	sw	a1,8(sp)
	int N = Arg->N;
1c007032:	00455e83          	lhu	t4,4(a0)
	int Norm = Arg->Infos[AT_INF_BIASL_SM];
1c007036:	455c                	lw	a5,12(a0)
1c007038:	00078a03          	lb	s4,0(a5)
	static L1_CL_MEM int Reduct[8];
	int M, Sum, InvSum;
	unsigned int CoreId = gap_coreid();
1c00703c:	f1402473          	csrr	s0,mhartid
1c007040:	c8041433          	p.extractu	s0,s0,4,0
	Chunk = (X>>Log2Core) + ((X&(NCore-1))!=0);
1c007044:	f83eb7b3          	p.bclr	a5,t4,28,3
1c007048:	00f037b3          	snez	a5,a5
1c00704c:	003ed713          	srli	a4,t4,0x3
1c007050:	97ba                	add	a5,a5,a4
	unsigned int ChunkCell = ChunkSize(N);
	unsigned int First = CoreId*ChunkCell;
1c007052:	02f40333          	mul	t1,s0,a5
	unsigned int Last  = Min(First+ChunkCell, N);
1c007056:	979a                	add	a5,a5,t1
1c007058:	05d7ceb3          	p.min	t4,a5,t4
	unsigned int *Red = &Reduct[CoreId];

	/* Turns In into distribution */
	/* Find max */
	M = 0x80000000;
	for (int i=First; i<Last; i++) M = Max(M, In[i]);
1c00705c:	8f9a                	mv	t6,t1
1c00705e:	0dd37563          	bleu	t4,t1,1c007128 <KerParSoftMax_SQ8+0x118>
1c007062:	006f06b3          	add	a3,t5,t1
	M = 0x80000000;
1c007066:	80000737          	lui	a4,0x80000
1c00706a:	406e87b3          	sub	a5,t4,t1
1c00706e:	0047c0fb          	lp.setup	x1,a5,1c007076 <KerParSoftMax_SQ8+0x66>
	for (int i=First; i<Last; i++) M = Max(M, In[i]);
1c007072:	0016860b          	p.lb	a2,1(a3!)
1c007076:	04c76733          	p.max	a4,a4,a2
	Reduct[CoreId] = M;
1c00707a:	00241793          	slli	a5,s0,0x2
1c00707e:	100006b7          	lui	a3,0x10000
1c007082:	02068693          	addi	a3,a3,32 # 10000020 <Reduct.15734>
1c007086:	00e6e7a3          	p.sw	a4,a5(a3)
1c00708a:	002047b7          	lui	a5,0x204
1c00708e:	20078793          	addi	a5,a5,512 # 204200 <__L2+0x184200>
1c007092:	01c7e703          	p.elw	a4,28(a5)
	gap_waitbarrier(0);
	if (CoreId==0) {
1c007096:	1e041e63          	bnez	s0,1c007292 <KerParSoftMax_SQ8+0x282>
		M = Reduct[0];
1c00709a:	10000737          	lui	a4,0x10000
1c00709e:	02070713          	addi	a4,a4,32 # 10000020 <Reduct.15734>
1c0070a2:	0047268b          	p.lw	a3,4(a4!)
1c0070a6:	007250fb          	lp.setupi	x1,7,1c0070ae <KerParSoftMax_SQ8+0x9e>
		for (int i=1; i<gap_ncore(); i++) M = Max(M, Reduct[i]);
1c0070aa:	0047260b          	p.lw	a2,4(a4!)
1c0070ae:	04c6e6b3          	p.max	a3,a3,a2
		//for (int i=1; i<8; i++) M = Max(M, Reduct[i]);
		Reduct[0] = M;
1c0070b2:	100007b7          	lui	a5,0x10000
1c0070b6:	02078793          	addi	a5,a5,32 # 10000020 <Reduct.15734>
1c0070ba:	c394                	sw	a3,0(a5)
1c0070bc:	00204737          	lui	a4,0x204
1c0070c0:	20070713          	addi	a4,a4,512 # 204200 <__L2+0x184200>
1c0070c4:	01c76683          	p.elw	a3,28(a4)
	gap_waitbarrier(0);
	/* Computes Exp(In[i]-M) for all in and sum results.
	   Since we substract max from In[i] we always have exp(X) with X<=0 thus exp(X)<=1.0
	   By definition of softmax Sum is <= 1
	*/
	M = Reduct[0];
1c0070c8:	0007a983          	lw	s3,0(a5)
	Sum = 0;
	for (int i=First; i<Last; i++) {
1c0070cc:	1dd36f63          	bltu	t1,t4,1c0072aa <KerParSoftMax_SQ8+0x29a>
		unsigned int Exp = Exp_fp_17_15((In[i]-M)<<(Norm));
		Out[i] = Exp; Sum += Exp;
	}
	Reduct[CoreId] = Sum;
1c0070d0:	040a                	slli	s0,s0,0x2
1c0070d2:	100007b7          	lui	a5,0x10000
1c0070d6:	02078793          	addi	a5,a5,32 # 10000020 <Reduct.15734>
1c0070da:	0007e423          	p.sw	zero,s0(a5)
1c0070de:	002047b7          	lui	a5,0x204
1c0070e2:	20078793          	addi	a5,a5,512 # 204200 <__L2+0x184200>
1c0070e6:	01c7e703          	p.elw	a4,28(a5)
1c0070ea:	10000737          	lui	a4,0x10000
1c0070ee:	02070713          	addi	a4,a4,32 # 10000020 <Reduct.15734>
	gap_waitbarrier(0);
	if (CoreId==0) {
		Sum = 0;
1c0070f2:	4681                	li	a3,0
1c0070f4:	008250fb          	lp.setupi	x1,8,1c0070fc <KerParSoftMax_SQ8+0xec>
		for (int i=0; i<gap_ncore(); i++) Sum += Reduct[i];
1c0070f8:	0047260b          	p.lw	a2,4(a4!)
1c0070fc:	96b2                	add	a3,a3,a2
		Reduct[0] = Sum;
1c0070fe:	100007b7          	lui	a5,0x10000
1c007102:	02d7a023          	sw	a3,32(a5) # 10000020 <Reduct.15734>
1c007106:	002047b7          	lui	a5,0x204
1c00710a:	20078793          	addi	a5,a5,512 # 204200 <__L2+0x184200>
1c00710e:	01c7e703          	p.elw	a4,28(a5)
	}
	gap_waitbarrier(0);
	Sum = Reduct[0];
	InvSum = ((FP2FIX(1.0, 15)<<15)/Sum);
	for (int i=First; i<Last; i++) Out[i] = Abs(gap_roundnorm_reg(Out[i]*InvSum, 15));
1c007112:	13d37c63          	bleu	t4,t1,1c00724a <KerParSoftMax_SQ8+0x23a>
	InvSum = ((FP2FIX(1.0, 15)<<15)/Sum);
1c007116:	100007b7          	lui	a5,0x10000
1c00711a:	0207a783          	lw	a5,32(a5) # 10000020 <Reduct.15734>
1c00711e:	3fff8637          	lui	a2,0x3fff8
1c007122:	02f64633          	div	a2,a2,a5
1c007126:	a8cd                	j	1c007218 <KerParSoftMax_SQ8+0x208>
	M = 0x80000000;
1c007128:	80000737          	lui	a4,0x80000
1c00712c:	b7b9                	j	1c00707a <KerParSoftMax_SQ8+0x6a>
	ScaledInt = IntegerExpLUT[IntX]; ScaledFract = FractionExpLUT[IntX];
1c00712e:	0786                	slli	a5,a5,0x1
1c007130:	00fc8733          	add	a4,s9,a5
1c007134:	00075583          	lhu	a1,0(a4) # 80000000 <pulp__FC+0x80000001>
1c007138:	97e2                	add	a5,a5,s8
1c00713a:	0007d703          	lhu	a4,0(a5)
	FractX_s = FractX; Z_s = FractX; Result = 0;
1c00713e:	1008c8b3          	p.exths	a7,a7
1c007142:	002a8813          	addi	a6,s5,2
1c007146:	87c6                	mv	a5,a7
1c007148:	4501                	li	a0,0
1c00714a:	410d8633          	sub	a2,s11,a6
1c00714e:	1679                	addi	a2,a2,-2
1c007150:	8205                	srli	a2,a2,0x1
1c007152:	0605                	addi	a2,a2,1
1c007154:	008640fb          	lp.setup	x1,a2,1c007164 <KerParSoftMax_SQ8+0x154>
		Result += Z_s*ExpCoeffLUT[i]; // gap_macs(Result, Z, ExpCoeffLUT[ i ]);
1c007158:	00285d0b          	p.lhu	s10,2(a6!)
1c00715c:	43a78533          	p.mac	a0,a5,s10
		Z_s = gap_mulsRN(Z_s, FractX_s, 15);
1c007160:	9f17c7db          	p.mac.sl.zl	a5,a5,a7,a5
1c007164:	1007c7b3          	p.exths	a5,a5
	Result = gap_roundnorm(Result, 15) + ExpCoeffLUT[0];
1c007168:	1e0567db          	p.mac.zh.zl	a5,a0,zero,a5
1c00716c:	97ca                	add	a5,a5,s2
	Result = gap_muluRN(U_Res, ScaledFract, 15) + U_Res * ScaledInt;
1c00716e:	1ee7c75b          	p.mac.zl.zl	a4,a5,a4,a5
1c007172:	0177f7b3          	and	a5,a5,s7
1c007176:	42b78733          	p.mac	a4,a5,a1
1c00717a:	87ba                	mv	a5,a4
	if (Result && (X > 0x7FFFFFFF)) 
1c00717c:	c319                	beqz	a4,1c007182 <KerParSoftMax_SQ8+0x172>
1c00717e:	0406c663          	bltz	a3,1c0071ca <KerParSoftMax_SQ8+0x1ba>
		Out[i] = Exp; Sum += Exp;
1c007182:	873e                	mv	a4,a5
1c007184:	00e2912b          	p.sh	a4,2(t0!)
1c007188:	93be                	add	t2,t2,a5
1c00718a:	1e7d                	addi	t3,t3,-1
1c00718c:	000e1363          	bnez	t3,1c007192 <KerParSoftMax_SQ8+0x182>
1c007190:	a0b1                	j	1c0071dc <KerParSoftMax_SQ8+0x1cc>
		unsigned int Exp = Exp_fp_17_15((In[i]-M)<<(Norm));
1c007192:	001f068b          	p.lb	a3,1(t5!)
1c007196:	413686b3          	sub	a3,a3,s3
1c00719a:	014696b3          	sll	a3,a3,s4
1c00719e:	8636                	mv	a2,a3
	if (!X) return 0x8000;
1c0071a0:	87a6                	mv	a5,s1
1c0071a2:	d2e5                	beqz	a3,1c007182 <KerParSoftMax_SQ8+0x172>
	Y = Abs(X);
1c0071a4:	04068733          	p.avg	a4,a3,zero
	IntX = (Y >> 15);
1c0071a8:	40f75793          	srai	a5,a4,0xf
	FractX = (Y & 0x7FFF);
1c0071ac:	012778b3          	and	a7,a4,s2
	if (gap_bitextractu(FractX, 1, 14)) {
1c0071b0:	01189593          	slli	a1,a7,0x11
1c0071b4:	0005d563          	bgez	a1,1c0071be <KerParSoftMax_SQ8+0x1ae>
		FractX -= 0x8000; IntX++;
1c0071b8:	75e1                	lui	a1,0xffff8
1c0071ba:	98ae                	add	a7,a7,a1
1c0071bc:	0785                	addi	a5,a5,1
	if (IntX >= (int) ARRAYSIZE (IntegerExpLUT)) {
1c0071be:	f6fb58e3          	ble	a5,s6,1c00712e <KerParSoftMax_SQ8+0x11e>
		if (Y==X) return 0x7FFFFFFF; else return 0;
1c0071c2:	00e60963          	beq	a2,a4,1c0071d4 <KerParSoftMax_SQ8+0x1c4>
1c0071c6:	4781                	li	a5,0
1c0071c8:	bf6d                	j	1c007182 <KerParSoftMax_SQ8+0x172>
		Result = ((0x7FFFFFFF / Result) >> 1);      /* negative value */
1c0071ca:	4732                	lw	a4,12(sp)
1c0071cc:	02f747b3          	div	a5,a4,a5
1c0071d0:	8785                	srai	a5,a5,0x1
1c0071d2:	bf45                	j	1c007182 <KerParSoftMax_SQ8+0x172>
		if (Y==X) return 0x7FFFFFFF; else return 0;
1c0071d4:	47b2                	lw	a5,12(sp)
1c0071d6:	b775                	j	1c007182 <KerParSoftMax_SQ8+0x172>
1c0071d8:	4705                	li	a4,1
1c0071da:	a899                	j	1c007230 <KerParSoftMax_SQ8+0x220>
	Reduct[CoreId] = Sum;
1c0071dc:	00241713          	slli	a4,s0,0x2
1c0071e0:	100007b7          	lui	a5,0x10000
1c0071e4:	02078793          	addi	a5,a5,32 # 10000020 <Reduct.15734>
1c0071e8:	0077e723          	p.sw	t2,a4(a5)
1c0071ec:	002047b7          	lui	a5,0x204
1c0071f0:	20078793          	addi	a5,a5,512 # 204200 <__L2+0x184200>
1c0071f4:	01c7e703          	p.elw	a4,28(a5)
	if (CoreId==0) {
1c0071f8:	ee0409e3          	beqz	s0,1c0070ea <KerParSoftMax_SQ8+0xda>
1c0071fc:	002047b7          	lui	a5,0x204
1c007200:	20078793          	addi	a5,a5,512 # 204200 <__L2+0x184200>
1c007204:	01c7e703          	p.elw	a4,28(a5)
	InvSum = ((FP2FIX(1.0, 15)<<15)/Sum);
1c007208:	100007b7          	lui	a5,0x10000
1c00720c:	0207a783          	lw	a5,32(a5) # 10000020 <Reduct.15734>
1c007210:	3fff8637          	lui	a2,0x3fff8
1c007214:	02f64633          	div	a2,a2,a5
1c007218:	0306                	slli	t1,t1,0x1
1c00721a:	47a2                	lw	a5,8(sp)
1c00721c:	933e                	add	t1,t1,a5
	for (int i=First; i<Last; i++) Out[i] = Abs(gap_roundnorm_reg(Out[i]*InvSum, 15));
1c00721e:	46bd                	li	a3,15
1c007220:	41fe8733          	sub	a4,t4,t6
1c007224:	001f8793          	addi	a5,t6,1
1c007228:	fafee8e3          	bltu	t4,a5,1c0071d8 <KerParSoftMax_SQ8+0x1c8>
1c00722c:	fa0e86e3          	beqz	t4,1c0071d8 <KerParSoftMax_SQ8+0x1c8>
1c007230:	00c740fb          	lp.setup	x1,a4,1c007248 <KerParSoftMax_SQ8+0x238>
1c007234:	00031783          	lh	a5,0(t1)
1c007238:	02c787b3          	mul	a5,a5,a2
1c00723c:	40d067db          	p.mac.zh.sl	a5,zero,a3,zero
1c007240:	040787b3          	p.avg	a5,a5,zero
1c007244:	00f3112b          	p.sh	a5,2(t1!)
1c007248:	0f85                	addi	t6,t6,1
1c00724a:	002047b7          	lui	a5,0x204
1c00724e:	20078793          	addi	a5,a5,512 # 204200 <__L2+0x184200>
1c007252:	01c7e703          	p.elw	a4,28(a5)
	gap_waitbarrier(0);

}
1c007256:	5472                	lw	s0,60(sp)
1c007258:	54e2                	lw	s1,56(sp)
1c00725a:	5952                	lw	s2,52(sp)
1c00725c:	59c2                	lw	s3,48(sp)
1c00725e:	5a32                	lw	s4,44(sp)
1c007260:	5aa2                	lw	s5,40(sp)
1c007262:	5b12                	lw	s6,36(sp)
1c007264:	5b82                	lw	s7,32(sp)
1c007266:	4c72                	lw	s8,28(sp)
1c007268:	4ce2                	lw	s9,24(sp)
1c00726a:	4d52                	lw	s10,20(sp)
1c00726c:	4dc2                	lw	s11,16(sp)
1c00726e:	6121                	addi	sp,sp,64
1c007270:	8082                	ret
	Reduct[CoreId] = Sum;
1c007272:	040a                	slli	s0,s0,0x2
1c007274:	100007b7          	lui	a5,0x10000
1c007278:	02078793          	addi	a5,a5,32 # 10000020 <Reduct.15734>
1c00727c:	0007e423          	p.sw	zero,s0(a5)
1c007280:	002047b7          	lui	a5,0x204
1c007284:	20078793          	addi	a5,a5,512 # 204200 <__L2+0x184200>
1c007288:	01c7e703          	p.elw	a4,28(a5)
1c00728c:	01c7e703          	p.elw	a4,28(a5)
1c007290:	bf6d                	j	1c00724a <KerParSoftMax_SQ8+0x23a>
1c007292:	002047b7          	lui	a5,0x204
1c007296:	20078793          	addi	a5,a5,512 # 204200 <__L2+0x184200>
1c00729a:	01c7e703          	p.elw	a4,28(a5)
	M = Reduct[0];
1c00729e:	100007b7          	lui	a5,0x10000
1c0072a2:	0207a983          	lw	s3,32(a5) # 10000020 <Reduct.15734>
	for (int i=First; i<Last; i++) {
1c0072a6:	fdd376e3          	bleu	t4,t1,1c007272 <KerParSoftMax_SQ8+0x262>
1c0072aa:	00131293          	slli	t0,t1,0x1
1c0072ae:	4722                	lw	a4,8(sp)
1c0072b0:	92ba                	add	t0,t0,a4
1c0072b2:	9f1a                	add	t5,t5,t1
	Sum = 0;
1c0072b4:	4381                	li	t2,0
	if (!X) return 0x8000;
1c0072b6:	64a1                	lui	s1,0x8
	FractX = (Y & 0x7FFF);
1c0072b8:	fff48913          	addi	s2,s1,-1 # 7fff <__rt_stack_size+0x77ff>
	if (IntX >= (int) ARRAYSIZE (IntegerExpLUT)) {
1c0072bc:	4b2d                	li	s6,11
	ScaledInt = IntegerExpLUT[IntX]; ScaledFract = FractionExpLUT[IntX];
1c0072be:	1c00fcb7          	lui	s9,0x1c00f
1c0072c2:	a4cc8c93          	addi	s9,s9,-1460 # 1c00ea4c <IntegerExpLUT>
1c0072c6:	1c00fc37          	lui	s8,0x1c00f
1c0072ca:	a34c0c13          	addi	s8,s8,-1484 # 1c00ea34 <FractionExpLUT>
1c0072ce:	1c00fab7          	lui	s5,0x1c00f
1c0072d2:	a20a8a93          	addi	s5,s5,-1504 # 1c00ea20 <ExpCoeffLUT>
1c0072d6:	012a8d93          	addi	s11,s5,18
	Result = gap_muluRN(U_Res, ScaledFract, 15) + U_Res * ScaledInt;
1c0072da:	6bc1                	lui	s7,0x10
1c0072dc:	1bfd                	addi	s7,s7,-1
		Result = ((0x7FFFFFFF / Result) >> 1);      /* negative value */
1c0072de:	800007b7          	lui	a5,0x80000
1c0072e2:	fff7c793          	not	a5,a5
1c0072e6:	c63e                	sw	a5,12(sp)
		FractX -= 0x8000; IntX++;
1c0072e8:	406e8e33          	sub	t3,t4,t1
1c0072ec:	b55d                	j	1c007192 <KerParSoftMax_SQ8+0x182>

1c0072ee <CNN_NormBW_offset_fps>:
	gap_waitbarrier(0);
}

void CNN_NormBW_offset_fps(KerNormBW_fps_T *Arg)
{
	unsigned char *__restrict__ In = Arg->In;
1c0072ee:	4114                	lw	a3,0(a0)
	signed char *__restrict__ Out = Arg->Out;
1c0072f0:	4150                	lw	a2,4(a0)
	unsigned int W = Arg->W;
	unsigned int H = Arg->H;
	unsigned int Sz = W * H;
1c0072f2:	451c                	lw	a5,8(a0)
1c0072f4:	4548                	lw	a0,12(a0)
1c0072f6:	02a78533          	mul	a0,a5,a0
	unsigned int CoreId = gap_coreid(), Chunk = ChunkSize(Sz), First = Chunk*CoreId, Last = Min(First+Chunk, Sz);
1c0072fa:	f14025f3          	csrr	a1,mhartid
1c0072fe:	c80595b3          	p.extractu	a1,a1,4,0
	Chunk = (X>>Log2Core) + ((X&(NCore-1))!=0);
1c007302:	f8353733          	p.bclr	a4,a0,28,3
1c007306:	00e03733          	snez	a4,a4
1c00730a:	00355793          	srli	a5,a0,0x3
1c00730e:	973e                	add	a4,a4,a5
	unsigned int CoreId = gap_coreid(), Chunk = ChunkSize(Sz), First = Chunk*CoreId, Last = Min(First+Chunk, Sz);
1c007310:	02e585b3          	mul	a1,a1,a4
1c007314:	00e587b3          	add	a5,a1,a4
1c007318:	04a7c7b3          	p.min	a5,a5,a0

	for (int Idx=First; Idx<Last; Idx++) {
1c00731c:	00f5fd63          	bleu	a5,a1,1c007336 <CNN_NormBW_offset_fps+0x48>
1c007320:	962e                	add	a2,a2,a1
1c007322:	96ae                	add	a3,a3,a1
1c007324:	8f8d                	sub	a5,a5,a1
1c007326:	0067c0fb          	lp.setup	x1,a5,1c007332 <CNN_NormBW_offset_fps+0x44>
		Out[Idx] = In[Idx] - 128;
1c00732a:	0016c70b          	p.lbu	a4,1(a3!)
1c00732e:	f8070713          	addi	a4,a4,-128
1c007332:	00e600ab          	p.sb	a4,1(a2!) # 3fff8001 <__l2_end+0x23fe8a19>
1c007336:	002047b7          	lui	a5,0x204
1c00733a:	20078793          	addi	a5,a5,512 # 204200 <__L2+0x184200>
1c00733e:	01c7e703          	p.elw	a4,28(a5)
	}
	gap_waitbarrier(0);
}
1c007342:	8082                	ret

1c007344 <pi_flash_open>:


int pi_flash_open(struct pi_device *device)
{
  struct pi_flash_conf *conf = (struct pi_flash_conf *)device->config;
  pi_flash_api_t *api = (pi_flash_api_t *)conf->api;
1c007344:	415c                	lw	a5,4(a0)
1c007346:	439c                	lw	a5,0(a5)
  device->api = (struct pi_device_api *)api;
  return api->open(device);
1c007348:	0007a303          	lw	t1,0(a5)
  device->api = (struct pi_device_api *)api;
1c00734c:	c11c                	sw	a5,0(a0)
  return api->open(device);
1c00734e:	8302                	jr	t1

1c007350 <__flash_conf_init>:
}


void __flash_conf_init(struct pi_flash_conf *conf)
{
}
1c007350:	8082                	ret

1c007352 <pi_task_wait_on.isra.3>:
{
  pi_task_t task;
  int result = pi_fs_direct_read_async(file, buffer, size, pi_task_block(&task));
  pi_task_wait_on(&task);
  return result;
}
1c007352:	1141                	addi	sp,sp,-16
1c007354:	c422                	sw	s0,8(sp)
1c007356:	c226                	sw	s1,4(sp)
1c007358:	c606                	sw	ra,12(sp)
1c00735a:	c04a                	sw	s2,0(sp)
1c00735c:	842a                	mv	s0,a0
1c00735e:	00040783          	lb	a5,0(s0)
1c007362:	c799                	beqz	a5,1c007370 <pi_task_wait_on.isra.3+0x1e>
1c007364:	40b2                	lw	ra,12(sp)
1c007366:	4422                	lw	s0,8(sp)
1c007368:	4492                	lw	s1,4(sp)
1c00736a:	4902                	lw	s2,0(sp)
1c00736c:	0141                	addi	sp,sp,16
1c00736e:	8082                	ret
1c007370:	30047973          	csrrci	s2,mstatus,8
1c007374:	4585                	li	a1,1
1c007376:	01c00513          	li	a0,28
1c00737a:	234030ef          	jal	ra,1c00a5ae <__rt_event_execute>
1c00737e:	30091073          	csrw	mstatus,s2
1c007382:	bff1                	j	1c00735e <pi_task_wait_on.isra.3+0xc>

1c007384 <pi_fs_conf_init>:
1c007384:	00052023          	sw	zero,0(a0)
1c007388:	00052423          	sw	zero,8(a0)
1c00738c:	00050623          	sb	zero,12(a0)
1c007390:	00052823          	sw	zero,16(a0)
1c007394:	8082                	ret

1c007396 <pi_fs_mount>:
1c007396:	4158                	lw	a4,4(a0)
1c007398:	4b1c                	lw	a5,16(a4)
1c00739a:	eb89                	bnez	a5,1c0073ac <pi_fs_mount+0x16>
1c00739c:	431c                	lw	a5,0(a4)
1c00739e:	cb99                	beqz	a5,1c0073b4 <pi_fs_mount+0x1e>
1c0073a0:	0017bf63          	p.bneimm	a5,1,1c0073be <pi_fs_mount+0x28>
1c0073a4:	1c00f7b7          	lui	a5,0x1c00f
1c0073a8:	e9078793          	addi	a5,a5,-368 # 1c00ee90 <__pi_host_fs_api>
1c0073ac:	0007a303          	lw	t1,0(a5)
1c0073b0:	c11c                	sw	a5,0(a0)
1c0073b2:	8302                	jr	t1
1c0073b4:	1c00f7b7          	lui	a5,0x1c00f
1c0073b8:	e6878793          	addi	a5,a5,-408 # 1c00ee68 <__pi_read_fs_api>
1c0073bc:	bfc5                	j	1c0073ac <pi_fs_mount+0x16>
1c0073be:	557d                	li	a0,-1
1c0073c0:	8082                	ret

1c0073c2 <pi_fs_unmount>:
1c0073c2:	411c                	lw	a5,0(a0)
1c0073c4:	0047a303          	lw	t1,4(a5)
1c0073c8:	8302                	jr	t1

1c0073ca <pi_fs_open>:
1c0073ca:	411c                	lw	a5,0(a0)
1c0073cc:	0087a303          	lw	t1,8(a5)
1c0073d0:	8302                	jr	t1

1c0073d2 <pi_fs_read_async>:
1c0073d2:	415c                	lw	a5,4(a0)
1c0073d4:	0107a303          	lw	t1,16(a5)
1c0073d8:	8302                	jr	t1

1c0073da <pi_fs_read>:
1c0073da:	7175                	addi	sp,sp,-144
1c0073dc:	4785                	li	a5,1
1c0073de:	868a                	mv	a3,sp
1c0073e0:	c706                	sw	ra,140(sp)
1c0073e2:	c522                	sw	s0,136(sp)
1c0073e4:	cc3e                	sw	a5,24(sp)
1c0073e6:	d43e                	sw	a5,40(sp)
1c0073e8:	c202                	sw	zero,4(sp)
1c0073ea:	00010a23          	sb	zero,20(sp)
1c0073ee:	37d5                	jal	1c0073d2 <pi_fs_read_async>
1c0073f0:	842a                	mv	s0,a0
1c0073f2:	0848                	addi	a0,sp,20
1c0073f4:	3fb9                	jal	1c007352 <pi_task_wait_on.isra.3>
1c0073f6:	8522                	mv	a0,s0
1c0073f8:	40ba                	lw	ra,140(sp)
1c0073fa:	442a                	lw	s0,136(sp)
1c0073fc:	6149                	addi	sp,sp,144
1c0073fe:	8082                	ret

1c007400 <pi_fs_write_async>:
1c007400:	415c                	lw	a5,4(a0)
1c007402:	0187a303          	lw	t1,24(a5)
1c007406:	8302                	jr	t1

1c007408 <pi_fs_write>:
1c007408:	7175                	addi	sp,sp,-144
1c00740a:	4785                	li	a5,1
1c00740c:	868a                	mv	a3,sp
1c00740e:	c706                	sw	ra,140(sp)
1c007410:	c522                	sw	s0,136(sp)
1c007412:	cc3e                	sw	a5,24(sp)
1c007414:	d43e                	sw	a5,40(sp)
1c007416:	c202                	sw	zero,4(sp)
1c007418:	00010a23          	sb	zero,20(sp)
1c00741c:	37d5                	jal	1c007400 <pi_fs_write_async>
1c00741e:	842a                	mv	s0,a0
1c007420:	0848                	addi	a0,sp,20
1c007422:	3f05                	jal	1c007352 <pi_task_wait_on.isra.3>
1c007424:	8522                	mv	a0,s0
1c007426:	40ba                	lw	ra,140(sp)
1c007428:	442a                	lw	s0,136(sp)
1c00742a:	6149                	addi	sp,sp,144
1c00742c:	8082                	ret

1c00742e <pi_fs_copy_async>:

int32_t pi_fs_copy_async(pi_fs_file_t *file, uint32_t index, void *buffer, uint32_t size, int32_t ext2loc, pi_task_t *task)
{
  return file->api->copy(file, index, buffer, size, ext2loc, task);
1c00742e:	00452803          	lw	a6,4(a0)
1c007432:	02082303          	lw	t1,32(a6)
1c007436:	8302                	jr	t1

1c007438 <pi_flash_read_async>:
}

static inline void pi_flash_read_async(struct pi_device *device, uint32_t pi_flash_addr, void *data, uint32_t size, pi_task_t *task)
{
  pi_flash_api_t *api = (pi_flash_api_t *)device->api;
  api->read_async(device, pi_flash_addr, data, size, task);
1c007438:	411c                	lw	a5,0(a0)
1c00743a:	00c7a303          	lw	t1,12(a5)
1c00743e:	8302                	jr	t1

1c007440 <__pi_read_fs_write>:
    return block_size;
}

static int32_t __pi_read_fs_write(pi_fs_file_t *_file, void *buffer, uint32_t size, pi_task_t *task)
{
    pi_read_fs_t *fs = (pi_read_fs_t *) _file->fs->data;
1c007440:	411c                	lw	a5,0(a0)
    pi_read_fs_file_t *file = (pi_read_fs_file_t *) _file;
    
    int real_size = size;
    unsigned int addr = file->addr + file->offset;
1c007442:	01852803          	lw	a6,24(a0)
{
1c007446:	8736                	mv	a4,a3
    pi_read_fs_t *fs = (pi_read_fs_t *) _file->fs->data;
1c007448:	4794                	lw	a3,8(a5)
    unsigned int addr = file->addr + file->offset;
1c00744a:	495c                	lw	a5,20(a0)
{
1c00744c:	88ae                	mv	a7,a1
1c00744e:	1141                	addi	sp,sp,-16
    unsigned int addr = file->addr + file->offset;
1c007450:	010785b3          	add	a1,a5,a6
    if(file->offset + size > file->fs_file.size)
1c007454:	00c52803          	lw	a6,12(a0)
{
1c007458:	c606                	sw	ra,12(sp)
    if(file->offset + size > file->fs_file.size)
1c00745a:	00c78333          	add	t1,a5,a2
1c00745e:	00687463          	bleu	t1,a6,1c007466 <__pi_read_fs_write+0x26>
    {
        real_size = file->fs_file.size - file->offset;
1c007462:	40f80633          	sub	a2,a6,a5
    }
    file->offset += real_size;
1c007466:	97b2                	add	a5,a5,a2
1c007468:	c95c                	sw	a5,20(a0)
    
    pi_flash_program_async(fs->flash, addr, (void *) buffer, real_size, task);
1c00746a:	4288                	lw	a0,0(a3)
}

static inline void pi_flash_program_async(struct pi_device *device, uint32_t pi_flash_addr, const void *data, uint32_t size, pi_task_t *task)
{
  pi_flash_api_t *api = (pi_flash_api_t *)device->api;
  api->program_async(device, pi_flash_addr, data, size, task);
1c00746c:	86b2                	mv	a3,a2
1c00746e:	8646                	mv	a2,a7
1c007470:	411c                	lw	a5,0(a0)
1c007472:	4b9c                	lw	a5,16(a5)
1c007474:	9782                	jalr	a5
    
    return 0;
}
1c007476:	40b2                	lw	ra,12(sp)
1c007478:	4501                	li	a0,0
1c00747a:	0141                	addi	sp,sp,16
1c00747c:	8082                	ret

1c00747e <__pi_read_fs_seek>:
static int32_t __pi_read_fs_seek(pi_fs_file_t *_file, unsigned int offset)
{
    pi_read_fs_file_t *file = (pi_read_fs_file_t *) _file;
    //printf("[FS] File seek (file: %p, offset: 0x%x)\n", file, offset);
    
    if(offset < file->fs_file.size)
1c00747e:	455c                	lw	a5,12(a0)
1c007480:	00f5f563          	bleu	a5,a1,1c00748a <__pi_read_fs_seek+0xc>
    {
        file->offset = offset;
1c007484:	c94c                	sw	a1,20(a0)
        return 0;
1c007486:	4501                	li	a0,0
1c007488:	8082                	ret
    }
    return -1;
1c00748a:	557d                	li	a0,-1
}
1c00748c:	8082                	ret

1c00748e <__pi_read_fs_direct_read_async>:
}

static int32_t __pi_read_fs_direct_read_async(pi_fs_file_t *_file, void *buffer, uint32_t size, pi_task_t *event)
{
    pi_read_fs_file_t *file = (pi_read_fs_file_t *) _file;
    pi_read_fs_t *fs = (pi_read_fs_t *) file->fs_file.fs->data;
1c00748e:	411c                	lw	a5,0(a0)
{
1c007490:	1141                	addi	sp,sp,-16
1c007492:	c422                	sw	s0,8(sp)
    pi_read_fs_t *fs = (pi_read_fs_t *) file->fs_file.fs->data;
1c007494:	0087a803          	lw	a6,8(a5)
{
1c007498:	8432                	mv	s0,a2
    // Mask interrupt to update file current position and get information
    //int irq = pi_irq_disable();
    
    int real_size = size;
    unsigned int addr = file->addr + file->offset;
1c00749a:	495c                	lw	a5,20(a0)
1c00749c:	4d10                	lw	a2,24(a0)
{
1c00749e:	88ae                	mv	a7,a1
1c0074a0:	8736                	mv	a4,a3
    unsigned int addr = file->addr + file->offset;
1c0074a2:	00c785b3          	add	a1,a5,a2
    if(file->offset + size > file->fs_file.size)
1c0074a6:	4550                	lw	a2,12(a0)
{
1c0074a8:	c606                	sw	ra,12(sp)
    if(file->offset + size > file->fs_file.size)
1c0074aa:	008786b3          	add	a3,a5,s0
1c0074ae:	00d67463          	bleu	a3,a2,1c0074b6 <__pi_read_fs_direct_read_async+0x28>
    {
        real_size = file->fs_file.size - file->offset;
1c0074b2:	40f60433          	sub	s0,a2,a5
    }
    file->offset += real_size;
1c0074b6:	97a2                	add	a5,a5,s0
1c0074b8:	c95c                	sw	a5,20(a0)
    
    //pi_irq_restore(irq);
    
    pi_flash_read_async(fs->flash, addr, (void *) buffer, real_size, event);
1c0074ba:	00082503          	lw	a0,0(a6)
1c0074be:	86a2                	mv	a3,s0
1c0074c0:	8646                	mv	a2,a7
1c0074c2:	3f9d                	jal	1c007438 <pi_flash_read_async>
    
    return real_size;
}
1c0074c4:	8522                	mv	a0,s0
1c0074c6:	40b2                	lw	ra,12(sp)
1c0074c8:	4422                	lw	s0,8(sp)
1c0074ca:	0141                	addi	sp,sp,16
1c0074cc:	8082                	ret

1c0074ce <__pi_read_fs_copy_async>:


static int32_t
__pi_read_fs_copy_async(pi_fs_file_t *_file, uint32_t index, void *buffer, uint32_t size, int32_t ext2loc,
                        pi_task_t *task)
{
1c0074ce:	882a                	mv	a6,a0
    pi_read_fs_file_t *file = (pi_read_fs_file_t *) _file;
    pi_read_fs_t *fs = (pi_read_fs_t *) file->fs_file.fs->data;
1c0074d0:	4108                	lw	a0,0(a0)
    return pi_flash_copy_async(fs->flash, file->addr + index, buffer, size, ext2loc, task);
1c0074d2:	01882803          	lw	a6,24(a6)
1c0074d6:	4508                	lw	a0,8(a0)
}

static inline int pi_flash_copy_async(struct pi_device *device, uint32_t pi_flash_addr, void *buffer, uint32_t size, int ext2loc, pi_task_t *task)
{
  pi_flash_api_t *api = (pi_flash_api_t *)device->api;
  return api->copy_async(device, pi_flash_addr, buffer, size, ext2loc, task);
1c0074d8:	95c2                	add	a1,a1,a6
1c0074da:	4108                	lw	a0,0(a0)
1c0074dc:	00052883          	lw	a7,0(a0)
1c0074e0:	0288a303          	lw	t1,40(a7)
1c0074e4:	8302                	jr	t1

1c0074e6 <__pi_read_fs_copy_2d_async>:
}

static int32_t
__pi_read_fs_copy_2d_async(pi_fs_file_t *_file, uint32_t index, void *buffer, uint32_t size, uint32_t stride,
                           uint32_t length, int32_t ext2loc, pi_task_t *task)
{
1c0074e6:	832a                	mv	t1,a0
    pi_read_fs_file_t *file = (pi_read_fs_file_t *) _file;
    pi_read_fs_t *fs = (pi_read_fs_t *) file->fs_file.fs->data;
1c0074e8:	4108                	lw	a0,0(a0)
    return pi_flash_copy_2d_async(fs->flash, file->addr + index, buffer, size, stride, length, ext2loc, task);
1c0074ea:	01832e03          	lw	t3,24(t1)
1c0074ee:	4508                	lw	a0,8(a0)
}

static inline int pi_flash_copy_2d_async(struct pi_device *device, uint32_t pi_flash_addr, void *buffer, uint32_t size, uint32_t stride, uint32_t length, int ext2loc, pi_task_t *task)
{
  pi_flash_api_t *api = (pi_flash_api_t *)device->api;
  return api->copy_2d_async(device, pi_flash_addr, buffer, size, stride, length, ext2loc, task);
1c0074f0:	95f2                	add	a1,a1,t3
1c0074f2:	4108                	lw	a0,0(a0)
1c0074f4:	00052303          	lw	t1,0(a0)
1c0074f8:	02c32303          	lw	t1,44(t1)
1c0074fc:	8302                	jr	t1

1c0074fe <rt_event_enqueue>:

#if defined(__OPTIMIZE__) && defined(CORE_PULP_BUILTINS) && !defined(__LLVM__)

static inline unsigned int hal_spr_read_then_clr(unsigned int reg, unsigned int val)
{
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0074fe:	300476f3          	csrrci	a3,mstatus,8

static inline void __rt_event_enqueue(rt_event_t *event)
{
  rt_event_sched_t *sched = rt_event_internal_sched();
  event->next = NULL;
  if (sched->first) {
1c007502:	01c02603          	lw	a2,28(zero) # 1c <__rt_sched>
  event->next = NULL;
1c007506:	00052023          	sw	zero,0(a0)
1c00750a:	01c00713          	li	a4,28
  if (sched->first) {
1c00750e:	c619                	beqz	a2,1c00751c <rt_event_enqueue+0x1e>
    sched->last->next = event;
1c007510:	435c                	lw	a5,4(a4)
1c007512:	c388                	sw	a0,0(a5)
  } else {
    sched->first = event;
  }
  sched->last = event;
1c007514:	c348                	sw	a0,4(a4)
  return __builtin_pulp_read_then_spr_bit_set(reg, val);
}

static inline void hal_spr_write(unsigned int reg, unsigned int val)
{
  __builtin_pulp_spr_write(reg, val);
1c007516:	30069073          	csrw	mstatus,a3

static inline void rt_event_enqueue(rt_event_t *event) {
  int irq = rt_irq_disable();
  __rt_event_enqueue(event);
  rt_irq_restore(irq);
}
1c00751a:	8082                	ret
    sched->first = event;
1c00751c:	00a02e23          	sw	a0,28(zero) # 1c <__rt_sched>
1c007520:	bfd5                	j	1c007514 <rt_event_enqueue+0x16>

1c007522 <__pi_fs_free>:
    if(fs != NULL)
1c007522:	c91d                	beqz	a0,1c007558 <__pi_fs_free+0x36>
{
1c007524:	1141                	addi	sp,sp,-16
1c007526:	c422                	sw	s0,8(sp)
1c007528:	842a                	mv	s0,a0
        if(fs->pi_fs_info) pmsis_l2_malloc_free(fs->pi_fs_info, fs->pi_fs_l2->pi_fs_size);
1c00752a:	09c52503          	lw	a0,156(a0)
{
1c00752e:	c606                	sw	ra,12(sp)
        if(fs->pi_fs_info) pmsis_l2_malloc_free(fs->pi_fs_info, fs->pi_fs_l2->pi_fs_size);
1c007530:	c511                	beqz	a0,1c00753c <__pi_fs_free+0x1a>
1c007532:	09842783          	lw	a5,152(s0)
1c007536:	438c                	lw	a1,0(a5)
1c007538:	324030ef          	jal	ra,1c00a85c <pi_l2_free>
        if(fs->pi_fs_l2) pmsis_l2_malloc_free(fs->pi_fs_l2, sizeof(pi_fs_l2_t));
1c00753c:	09842503          	lw	a0,152(s0)
1c007540:	c501                	beqz	a0,1c007548 <__pi_fs_free+0x26>
1c007542:	45a1                	li	a1,8
1c007544:	318030ef          	jal	ra,1c00a85c <pi_l2_free>
        pmsis_l2_malloc_free(fs, sizeof(pi_read_fs_t));
1c007548:	8522                	mv	a0,s0
}
1c00754a:	4422                	lw	s0,8(sp)
1c00754c:	40b2                	lw	ra,12(sp)
        pmsis_l2_malloc_free(fs, sizeof(pi_read_fs_t));
1c00754e:	1b800593          	li	a1,440
}
1c007552:	0141                	addi	sp,sp,16
        pmsis_l2_malloc_free(fs, sizeof(pi_read_fs_t));
1c007554:	3080306f          	j	1c00a85c <pi_l2_free>
1c007558:	8082                	ret

1c00755a <__pi_read_fs_unmount>:
    __pi_fs_free(fs);
1c00755a:	4508                	lw	a0,8(a0)
1c00755c:	b7d9                	j	1c007522 <__pi_fs_free>

1c00755e <__pi_read_fs_open>:
{
1c00755e:	1101                	addi	sp,sp,-32
1c007560:	ca26                	sw	s1,20(sp)
1c007562:	c452                	sw	s4,8(sp)
1c007564:	c256                	sw	s5,4(sp)
1c007566:	ce06                	sw	ra,28(sp)
1c007568:	cc22                	sw	s0,24(sp)
1c00756a:	c84a                	sw	s2,16(sp)
1c00756c:	c64e                	sw	s3,12(sp)
1c00756e:	c05a                	sw	s6,0(sp)
1c007570:	8a2a                	mv	s4,a0
1c007572:	8aae                	mv	s5,a1
    pi_read_fs_t *fs = (pi_read_fs_t *) device->data;
1c007574:	4504                	lw	s1,8(a0)
    if(flags == PI_FS_FLAGS_WRITE)
1c007576:	08163f63          	p.bneimm	a2,1,1c007614 <__pi_read_fs_open+0xb6>
        if(fs->last_created_file)
1c00757a:	12c4a783          	lw	a5,300(s1)
1c00757e:	c399                	beqz	a5,1c007584 <__pi_read_fs_open+0x26>
    return NULL;
1c007580:	4501                	li	a0,0
1c007582:	a8bd                	j	1c007600 <__pi_read_fs_open+0xa2>
        file = pmsis_l2_malloc(sizeof(pi_read_fs_file_t));
1c007584:	0c000513          	li	a0,192
1c007588:	2c6030ef          	jal	ra,1c00a84e <pi_l2_malloc>
1c00758c:	842a                	mv	s0,a0
        if(file == NULL) return NULL;
1c00758e:	d96d                	beqz	a0,1c007580 <__pi_read_fs_open+0x22>
        int str_len = strlen(file_name);
1c007590:	8556                	mv	a0,s5
1c007592:	4d1050ef          	jal	ra,1c00d262 <strlen>
        int header_size = ((str_len + 7) & ~0x7) + 12;
1c007596:	00750913          	addi	s2,a0,7
1c00759a:	c4093933          	p.bclr	s2,s2,2,0
1c00759e:	0931                	addi	s2,s2,12
        int str_len = strlen(file_name);
1c0075a0:	89aa                	mv	s3,a0
        uint8_t *header = pmsis_l2_malloc(header_size);
1c0075a2:	854a                	mv	a0,s2
1c0075a4:	2aa030ef          	jal	ra,1c00a84e <pi_l2_malloc>
        if(header == NULL)
1c0075a8:	e519                	bnez	a0,1c0075b6 <__pi_read_fs_open+0x58>
    pmsis_l2_malloc_free(file, sizeof(pi_read_fs_file_t));
1c0075aa:	0c000593          	li	a1,192
1c0075ae:	8522                	mv	a0,s0
1c0075b0:	2ac030ef          	jal	ra,1c00a85c <pi_l2_free>
1c0075b4:	b7f1                	j	1c007580 <__pi_read_fs_open+0x22>
        file->header = header;
1c0075b6:	0aa42a23          	sw	a0,180(s0)
        file->header_size = header_size;
1c0075ba:	0b242c23          	sw	s2,184(s0)
        memcpy(&file->header[12], file_name, str_len);
1c0075be:	864e                	mv	a2,s3
1c0075c0:	85d6                	mv	a1,s5
1c0075c2:	0531                	addi	a0,a0,12
1c0075c4:	4c5050ef          	jal	ra,1c00d288 <memcpy>
        *(uint32_t *) &file->header[8] = str_len;
1c0075c8:	0b442783          	lw	a5,180(s0)
1c0075cc:	0137a423          	sw	s3,8(a5)
        file->addr = fs->free_flash_area + header_size;
1c0075d0:	1284a783          	lw	a5,296(s1)
        file->fs_file.size = 0;
1c0075d4:	00042623          	sw	zero,12(s0)
        file->offset = 0;
1c0075d8:	00042a23          	sw	zero,20(s0)
        file->addr = fs->free_flash_area + header_size;
1c0075dc:	993e                	add	s2,s2,a5
        file->cache_addr = -1;
1c0075de:	57fd                	li	a5,-1
        file->addr = fs->free_flash_area + header_size;
1c0075e0:	01242c23          	sw	s2,24(s0)
        file->cache_addr = -1;
1c0075e4:	0af42823          	sw	a5,176(s0)
        fs->last_created_file = file;
1c0075e8:	1284a623          	sw	s0,300(s1)
    file->fs_file.api = (pi_fs_api_t *) device->api;
1c0075ec:	000a2783          	lw	a5,0(s4)
    file->fs_file.fs_data = &fs->fs_data;
1c0075f0:	13048493          	addi	s1,s1,304
    file->fs_file.data = file;
1c0075f4:	c400                	sw	s0,8(s0)
    file->fs_file.api = (pi_fs_api_t *) device->api;
1c0075f6:	c05c                	sw	a5,4(s0)
    file->fs_file.fs = device;
1c0075f8:	01442023          	sw	s4,0(s0)
    file->fs_file.fs_data = &fs->fs_data;
1c0075fc:	c804                	sw	s1,16(s0)
    return &file->fs_file;
1c0075fe:	8522                	mv	a0,s0
}
1c007600:	40f2                	lw	ra,28(sp)
1c007602:	4462                	lw	s0,24(sp)
1c007604:	44d2                	lw	s1,20(sp)
1c007606:	4942                	lw	s2,16(sp)
1c007608:	49b2                	lw	s3,12(sp)
1c00760a:	4a22                	lw	s4,8(sp)
1c00760c:	4a92                	lw	s5,4(sp)
1c00760e:	4b02                	lw	s6,0(sp)
1c007610:	6105                	addi	sp,sp,32
1c007612:	8082                	ret
        unsigned int *pi_fs_info = fs->pi_fs_info;
1c007614:	09c4a783          	lw	a5,156(s1)
        for (i = 0; i < nb_comps; i++)
1c007618:	4981                	li	s3,0
        pi_fs_desc_t *desc = NULL;
1c00761a:	4901                	li	s2,0
        int nb_comps = *pi_fs_info++;
1c00761c:	0007ab03          	lw	s6,0(a5)
1c007620:	00478413          	addi	s0,a5,4
        for (i = 0; i < nb_comps; i++)
1c007624:	0569c163          	blt	s3,s6,1c007666 <__pi_read_fs_open+0x108>
        if(i == nb_comps) goto error;
1c007628:	f5698ce3          	beq	s3,s6,1c007580 <__pi_read_fs_open+0x22>
        file = pmsis_l2_malloc(sizeof(pi_read_fs_file_t));
1c00762c:	0c000513          	li	a0,192
1c007630:	21e030ef          	jal	ra,1c00a84e <pi_l2_malloc>
1c007634:	842a                	mv	s0,a0
        if(file == NULL) goto error;
1c007636:	d529                	beqz	a0,1c007580 <__pi_read_fs_open+0x22>
        file->cache = pmsis_l2_malloc(READ_FS_THRESHOLD_BLOCK_FULL);
1c007638:	08800513          	li	a0,136
1c00763c:	212030ef          	jal	ra,1c00a84e <pi_l2_malloc>
1c007640:	0aa42623          	sw	a0,172(s0)
        if(file->cache == NULL) goto error1;
1c007644:	d13d                	beqz	a0,1c0075aa <__pi_read_fs_open+0x4c>
        file->fs_file.size = desc->size;
1c007646:	00492783          	lw	a5,4(s2)
        file->addr = desc->addr + fs->partition_offset;
1c00764a:	4498                	lw	a4,8(s1)
        file->header = NULL;
1c00764c:	0a042a23          	sw	zero,180(s0)
        file->fs_file.size = desc->size;
1c007650:	c45c                	sw	a5,12(s0)
        file->addr = desc->addr + fs->partition_offset;
1c007652:	00092783          	lw	a5,0(s2)
        file->offset = 0;
1c007656:	00042a23          	sw	zero,20(s0)
        file->addr = desc->addr + fs->partition_offset;
1c00765a:	97ba                	add	a5,a5,a4
1c00765c:	cc1c                	sw	a5,24(s0)
        file->cache_addr = -1;
1c00765e:	57fd                	li	a5,-1
1c007660:	0af42823          	sw	a5,176(s0)
1c007664:	b761                	j	1c0075ec <__pi_read_fs_open+0x8e>
            if(strcmp(desc->name, file_name) == 0) break;
1c007666:	85d6                	mv	a1,s5
1c007668:	00c40513          	addi	a0,s0,12
1c00766c:	3c3050ef          	jal	ra,1c00d22e <strcmp>
1c007670:	c901                	beqz	a0,1c007680 <__pi_read_fs_open+0x122>
            pi_fs_info = (unsigned int *) ((unsigned int) pi_fs_info + sizeof(pi_fs_desc_t) + desc->path_size);
1c007672:	441c                	lw	a5,8(s0)
        for (i = 0; i < nb_comps; i++)
1c007674:	8922                	mv	s2,s0
1c007676:	0985                	addi	s3,s3,1
            pi_fs_info = (unsigned int *) ((unsigned int) pi_fs_info + sizeof(pi_fs_desc_t) + desc->path_size);
1c007678:	97a2                	add	a5,a5,s0
1c00767a:	00c78413          	addi	s0,a5,12
1c00767e:	b75d                	j	1c007624 <__pi_read_fs_open+0xc6>
1c007680:	8922                	mv	s2,s0
1c007682:	b76d                	j	1c00762c <__pi_read_fs_open+0xce>

1c007684 <__pi_fs_mount_step>:
{
1c007684:	7179                	addi	sp,sp,-48
1c007686:	d226                	sw	s1,36(sp)
    switch (fs->mount_step)
1c007688:	09052483          	lw	s1,144(a0)
{
1c00768c:	d422                	sw	s0,40(sp)
1c00768e:	d606                	sw	ra,44(sp)
1c007690:	d04a                	sw	s2,32(sp)
    const pi_partition_table_t partition_table = NULL;
1c007692:	ce02                	sw	zero,28(sp)
{
1c007694:	842a                	mv	s0,a0
    switch (fs->mount_step)
1c007696:	0834a463          	p.beqimm	s1,3,1c00771e <__pi_fs_mount_step+0x9a>
1c00769a:	0c44a963          	p.beqimm	s1,4,1c00776c <__pi_fs_mount_step+0xe8>
1c00769e:	0614ba63          	p.bneimm	s1,1,1c007712 <__pi_fs_mount_step+0x8e>
            rc = pi_partition_table_load(fs->flash, &partition_table);
1c0076a2:	4108                	lw	a0,0(a0)
1c0076a4:	086c                	addi	a1,sp,28
1c0076a6:	043010ef          	jal	ra,1c008ee8 <pi_partition_table_load>
            if(rc != PI_OK) goto error;
1c0076aa:	ed09                	bnez	a0,1c0076c4 <__pi_fs_mount_step+0x40>
            readfs_partition = pi_partition_find_first(partition_table, PI_PARTITION_TYPE_DATA,
1c0076ac:	4054                	lw	a3,4(s0)
1c0076ae:	4572                	lw	a0,28(sp)
1c0076b0:	08100613          	li	a2,129
1c0076b4:	4585                	li	a1,1
1c0076b6:	037010ef          	jal	ra,1c008eec <pi_partition_find_first>
1c0076ba:	892a                	mv	s2,a0
            if(readfs_partition == NULL)
1c0076bc:	e901                	bnez	a0,1c0076cc <__pi_fs_mount_step+0x48>
                pi_partition_table_free(partition_table);
1c0076be:	4572                	lw	a0,28(sp)
1c0076c0:	027010ef          	jal	ra,1c008ee6 <pi_partition_table_free>
    fs->error = -1;
1c0076c4:	57fd                	li	a5,-1
1c0076c6:	12f42223          	sw	a5,292(s0)
1c0076ca:	a0c9                	j	1c00778c <__pi_fs_mount_step+0x108>
            fs->partition_offset = pi_partition_get_flash_offset(readfs_partition);
1c0076cc:	011010ef          	jal	ra,1c008edc <pi_partition_get_flash_offset>

/// @cond IMPLEM

static inline pi_err_t pi_partition_close(const pi_partition_t *partition)
{
    pi_l2_free((pi_partition_t *) partition, sizeof(pi_partition_t));
1c0076d0:	02800593          	li	a1,40
1c0076d4:	c408                	sw	a0,8(s0)
1c0076d6:	854a                	mv	a0,s2
1c0076d8:	184030ef          	jal	ra,1c00a85c <pi_l2_free>
            pi_partition_table_free(partition_table);
1c0076dc:	4572                	lw	a0,28(sp)
1c0076de:	009010ef          	jal	ra,1c008ee6 <pi_partition_table_free>
            fs->mount_step++;
1c0076e2:	09042783          	lw	a5,144(s0)
            pi_flash_read_async(fs->flash, fs->partition_offset, &fs->pi_fs_l2->pi_fs_size, 8,
1c0076e6:	4008                	lw	a0,0(s0)
1c0076e8:	440c                	lw	a1,8(s0)
            fs->mount_step++;
1c0076ea:	0789                	addi	a5,a5,2
1c0076ec:	08f42823          	sw	a5,144(s0)
            pi_flash_read_async(fs->flash, fs->partition_offset, &fs->pi_fs_l2->pi_fs_size, 8,
1c0076f0:	09842603          	lw	a2,152(s0)


struct pi_task *pi_task_callback(struct pi_task *task, void (*callback)(void*), void *arg)
{
  task->id = PI_TASK_CALLBACK_ID;
  task->arg[0] = (uint32_t)callback;
1c0076f4:	1c0077b7          	lui	a5,0x1c007
1c0076f8:	68478793          	addi	a5,a5,1668 # 1c007684 <__pi_fs_mount_step>
  task->id = PI_TASK_CALLBACK_ID;
1c0076fc:	02042223          	sw	zero,36(s0)
  task->arg[0] = (uint32_t)callback;
1c007700:	c81c                	sw	a5,16(s0)
  task->arg[1] = (uint32_t)arg;
1c007702:	c840                	sw	s0,20(s0)
  task->implem.keep = 1;
1c007704:	d844                	sw	s1,52(s0)

void __rt_event_sched_init();

static inline void __rt_task_init(pi_task_t *task)
{
  task->done = 0;
1c007706:	02040023          	sb	zero,32(s0)
1c00770a:	00c40713          	addi	a4,s0,12
1c00770e:	46a1                	li	a3,8
            pi_flash_read_async(fs->flash, pi_fs_offset + 8, (void *) fs->pi_fs_info, pi_fs_size,
1c007710:	3325                	jal	1c007438 <pi_flash_read_async>
}
1c007712:	50b2                	lw	ra,44(sp)
1c007714:	5422                	lw	s0,40(sp)
1c007716:	5492                	lw	s1,36(sp)
1c007718:	5902                	lw	s2,32(sp)
1c00771a:	6145                	addi	sp,sp,48
1c00771c:	8082                	ret
            int pi_fs_size = ((fs->pi_fs_l2->pi_fs_size + 7) & ~7);
1c00771e:	09852783          	lw	a5,152(a0)
            int pi_fs_offset = fs->partition_offset;
1c007722:	4504                	lw	s1,8(a0)
            int pi_fs_size = ((fs->pi_fs_l2->pi_fs_size + 7) & ~7);
1c007724:	4394                	lw	a3,0(a5)
1c007726:	069d                	addi	a3,a3,7
1c007728:	c406b6b3          	p.bclr	a3,a3,2,0
            fs->pi_fs_info = pmsis_l2_malloc(pi_fs_size);
1c00772c:	8536                	mv	a0,a3
1c00772e:	c636                	sw	a3,12(sp)
1c007730:	11e030ef          	jal	ra,1c00a84e <pi_l2_malloc>
1c007734:	08a42e23          	sw	a0,156(s0)
1c007738:	862a                	mv	a2,a0
            if(fs->pi_fs_info == NULL)
1c00773a:	46b2                	lw	a3,12(sp)
1c00773c:	d541                	beqz	a0,1c0076c4 <__pi_fs_mount_step+0x40>
            fs->mount_step++;
1c00773e:	09042783          	lw	a5,144(s0)
            pi_flash_read_async(fs->flash, pi_fs_offset + 8, (void *) fs->pi_fs_info, pi_fs_size,
1c007742:	4008                	lw	a0,0(s0)
  task->id = PI_TASK_CALLBACK_ID;
1c007744:	02042223          	sw	zero,36(s0)
            fs->mount_step++;
1c007748:	0785                	addi	a5,a5,1
1c00774a:	08f42823          	sw	a5,144(s0)
  task->arg[0] = (uint32_t)callback;
1c00774e:	1c0077b7          	lui	a5,0x1c007
1c007752:	68478793          	addi	a5,a5,1668 # 1c007684 <__pi_fs_mount_step>
1c007756:	c81c                	sw	a5,16(s0)
  task->implem.keep = 1;
1c007758:	4785                	li	a5,1
  task->arg[1] = (uint32_t)arg;
1c00775a:	c840                	sw	s0,20(s0)
  task->implem.keep = 1;
1c00775c:	d85c                	sw	a5,52(s0)
1c00775e:	02040023          	sb	zero,32(s0)
            pi_flash_read_async(fs->flash, pi_fs_offset + 8, (void *) fs->pi_fs_info, pi_fs_size,
1c007762:	00c40713          	addi	a4,s0,12
1c007766:	00848593          	addi	a1,s1,8
1c00776a:	b75d                	j	1c007710 <__pi_fs_mount_step+0x8c>
            unsigned int *pi_fs_info = fs->pi_fs_info;
1c00776c:	09c52703          	lw	a4,156(a0)
            for (i = 0; i < nb_comps; i++)
1c007770:	4681                	li	a3,0
            int nb_comps = *pi_fs_info++;
1c007772:	00470793          	addi	a5,a4,4
1c007776:	430c                	lw	a1,0(a4)
            pi_fs_desc_t *desc = NULL;
1c007778:	4701                	li	a4,0
            for (i = 0; i < nb_comps; i++)
1c00777a:	00b6cd63          	blt	a3,a1,1c007794 <__pi_fs_mount_step+0x110>
            if(desc == NULL)
1c00777e:	e315                	bnez	a4,1c0077a2 <__pi_fs_mount_step+0x11e>
                fs->free_flash_area = desc->addr + desc->size;
1c007780:	12f42423          	sw	a5,296(s0)
            fs->last_created_file = NULL;
1c007784:	12042623          	sw	zero,300(s0)
            fs->error = 0;
1c007788:	12042223          	sw	zero,292(s0)
  rt_event_enqueue(task);
1c00778c:	08c42503          	lw	a0,140(s0)
1c007790:	33bd                	jal	1c0074fe <rt_event_enqueue>
1c007792:	b741                	j	1c007712 <__pi_fs_mount_step+0x8e>
                pi_fs_info = (unsigned int *) ((unsigned int) pi_fs_info + sizeof(pi_fs_desc_t) + desc->path_size);
1c007794:	4790                	lw	a2,8(a5)
            for (i = 0; i < nb_comps; i++)
1c007796:	873e                	mv	a4,a5
1c007798:	0685                	addi	a3,a3,1
                pi_fs_info = (unsigned int *) ((unsigned int) pi_fs_info + sizeof(pi_fs_desc_t) + desc->path_size);
1c00779a:	963e                	add	a2,a2,a5
1c00779c:	00c60793          	addi	a5,a2,12
1c0077a0:	bfe9                	j	1c00777a <__pi_fs_mount_step+0xf6>
                fs->free_flash_area = desc->addr + desc->size;
1c0077a2:	431c                	lw	a5,0(a4)
1c0077a4:	4358                	lw	a4,4(a4)
1c0077a6:	97ba                	add	a5,a5,a4
1c0077a8:	bfe1                	j	1c007780 <__pi_fs_mount_step+0xfc>

1c0077aa <__pi_read_fs_close>:
    if(file->header == NULL)
1c0077aa:	0b452603          	lw	a2,180(a0)
{
1c0077ae:	1141                	addi	sp,sp,-16
1c0077b0:	c422                	sw	s0,8(sp)
1c0077b2:	c606                	sw	ra,12(sp)
1c0077b4:	842a                	mv	s0,a0
    if(file->header == NULL)
1c0077b6:	ee19                	bnez	a2,1c0077d4 <__pi_read_fs_close+0x2a>
        pmsis_l2_malloc_free(file->cache, READ_FS_THRESHOLD_BLOCK_FULL);
1c0077b8:	0ac52503          	lw	a0,172(a0)
1c0077bc:	08800593          	li	a1,136
        pi_l2_free((void *) file->header, file->header_size);
1c0077c0:	09c030ef          	jal	ra,1c00a85c <pi_l2_free>
        pi_l2_free((void *) file, sizeof(pi_read_fs_file_t));
1c0077c4:	8522                	mv	a0,s0
}
1c0077c6:	4422                	lw	s0,8(sp)
1c0077c8:	40b2                	lw	ra,12(sp)
        pi_l2_free((void *) file, sizeof(pi_read_fs_file_t));
1c0077ca:	0c000593          	li	a1,192
}
1c0077ce:	0141                	addi	sp,sp,16
        pi_l2_free((void *) file, sizeof(pi_read_fs_file_t));
1c0077d0:	08c0306f          	j	1c00a85c <pi_l2_free>
        pi_read_fs_t *fs = (pi_read_fs_t *) file->fs_file.fs->data;
1c0077d4:	411c                	lw	a5,0(a0)
        *(uint32_t *) &file->header[0] = file->addr;
1c0077d6:	4d0c                	lw	a1,24(a0)
        *(uint32_t *) &file->header[4] = file->fs_file.size;
1c0077d8:	4558                	lw	a4,12(a0)
        pi_read_fs_t *fs = (pi_read_fs_t *) file->fs_file.fs->data;
1c0077da:	479c                	lw	a5,8(a5)
  api->program(device, pi_flash_addr, data, size);
1c0077dc:	0b842683          	lw	a3,184(s0)
        *(uint32_t *) &file->header[0] = file->addr;
1c0077e0:	c20c                	sw	a1,0(a2)
        pi_flash_program(fs->flash, file->addr - file->header_size, (void *) file->header, file->header_size);
1c0077e2:	4388                	lw	a0,0(a5)
1c0077e4:	8d95                	sub	a1,a1,a3
        *(uint32_t *) &file->header[4] = file->fs_file.size;
1c0077e6:	c258                	sw	a4,4(a2)
1c0077e8:	411c                	lw	a5,0(a0)
1c0077ea:	5bdc                	lw	a5,52(a5)
1c0077ec:	9782                	jalr	a5
        pi_l2_free((void *) file->header, file->header_size);
1c0077ee:	0b842583          	lw	a1,184(s0)
1c0077f2:	0b442503          	lw	a0,180(s0)
1c0077f6:	b7e9                	j	1c0077c0 <__pi_read_fs_close+0x16>

1c0077f8 <__pi_read_fs_mount>:
{
1c0077f8:	7175                	addi	sp,sp,-144
1c0077fa:	c326                	sw	s1,132(sp)
1c0077fc:	c14a                	sw	s2,128(sp)
1c0077fe:	84aa                	mv	s1,a0
    struct pi_fs_conf *conf = (struct pi_fs_conf *) device->config;
1c007800:	00452903          	lw	s2,4(a0)
    pi_read_fs_t *fs = pmsis_l2_malloc(sizeof(pi_read_fs_t));
1c007804:	1b800513          	li	a0,440
{
1c007808:	c522                	sw	s0,136(sp)
1c00780a:	c706                	sw	ra,140(sp)
    pi_read_fs_t *fs = pmsis_l2_malloc(sizeof(pi_read_fs_t));
1c00780c:	042030ef          	jal	ra,1c00a84e <pi_l2_malloc>
1c007810:	842a                	mv	s0,a0
    if(fs == NULL) goto error;
1c007812:	e911                	bnez	a0,1c007826 <__pi_read_fs_mount+0x2e>
    __pi_fs_free(fs);
1c007814:	8522                	mv	a0,s0
1c007816:	3331                	jal	1c007522 <__pi_fs_free>
    return -1;
1c007818:	557d                	li	a0,-1
}
1c00781a:	40ba                	lw	ra,140(sp)
1c00781c:	442a                	lw	s0,136(sp)
1c00781e:	449a                	lw	s1,132(sp)
1c007820:	490a                	lw	s2,128(sp)
1c007822:	6149                	addi	sp,sp,144
1c007824:	8082                	ret
    fs->flash = conf->flash;
1c007826:	00492783          	lw	a5,4(s2)
    fs->pi_fs_l2 = NULL;
1c00782a:	08052c23          	sw	zero,152(a0)
    fs->pi_fs_info = NULL;
1c00782e:	08052e23          	sw	zero,156(a0)
    fs->flash = conf->flash;
1c007832:	c11c                	sw	a5,0(a0)
    fs->fs_data.cluster_reqs_first = NULL;
1c007834:	12052823          	sw	zero,304(a0)
    fs->pi_fs_l2 = pmsis_l2_malloc(sizeof(pi_fs_l2_t));
1c007838:	4521                	li	a0,8
1c00783a:	014030ef          	jal	ra,1c00a84e <pi_l2_malloc>
1c00783e:	08a42c23          	sw	a0,152(s0)
    if(fs->pi_fs_l2 == NULL) goto error;
1c007842:	d969                	beqz	a0,1c007814 <__pi_read_fs_mount+0x1c>
    fs->mount_step = 1;
1c007844:	4785                	li	a5,1
1c007846:	08f42823          	sw	a5,144(s0)
  task->id = PI_TASK_NONE_ID;
1c00784a:	cc3e                	sw	a5,24(sp)
  task->implem.keep = 1;
1c00784c:	d43e                	sw	a5,40(sp)
1c00784e:	00010a23          	sb	zero,20(sp)
    fs->pending_event = pi_task_block(&task);
1c007852:	00010793          	mv	a5,sp
1c007856:	08f42623          	sw	a5,140(s0)
    fs->partition_name = conf->partition_name;
1c00785a:	00892783          	lw	a5,8(s2)
  task->arg[0] = (uint32_t)0;
1c00785e:	c202                	sw	zero,4(sp)
    fs->pi_fs_info = NULL;
1c007860:	08042e23          	sw	zero,156(s0)
    fs->partition_name = conf->partition_name;
1c007864:	c05c                	sw	a5,4(s0)
    device->data = (void *) fs;
1c007866:	c480                	sw	s0,8(s1)
    __pi_fs_mount_step((void *) fs);
1c007868:	8522                	mv	a0,s0
1c00786a:	3d29                	jal	1c007684 <__pi_fs_mount_step>
  while(!task->done)
1c00786c:	01410783          	lb	a5,20(sp)
1c007870:	c791                	beqz	a5,1c00787c <__pi_read_fs_mount+0x84>
    if(fs->error)
1c007872:	12442783          	lw	a5,292(s0)
1c007876:	ffd9                	bnez	a5,1c007814 <__pi_read_fs_mount+0x1c>
    return 0;
1c007878:	4501                	li	a0,0
1c00787a:	b745                	j	1c00781a <__pi_read_fs_mount+0x22>
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00787c:	30047973          	csrrci	s2,mstatus,8
  __rt_event_execute(__rt_event_get_current_sched(), wait);
1c007880:	4585                	li	a1,1
1c007882:	01c00513          	li	a0,28
1c007886:	529020ef          	jal	ra,1c00a5ae <__rt_event_execute>
  __builtin_pulp_spr_write(reg, val);
1c00788a:	30091073          	csrw	mstatus,s2
1c00788e:	bff9                	j	1c00786c <__pi_read_fs_mount+0x74>

1c007890 <__pi_fs_read_cached>:
{
1c007890:	88ae                	mv	a7,a1
    if(addr < file->cache_addr || addr + size > file->cache_addr + READ_FS_THRESHOLD_BLOCK_FULL)
1c007892:	0b052583          	lw	a1,176(a0)
{
1c007896:	1141                	addi	sp,sp,-16
1c007898:	c226                	sw	s1,4(sp)
1c00789a:	c606                	sw	ra,12(sp)
1c00789c:	c422                	sw	s0,8(sp)
1c00789e:	84ba                	mv	s1,a4
1c0078a0:	0ac52803          	lw	a6,172(a0)
    if(addr < file->cache_addr || addr + size > file->cache_addr + READ_FS_THRESHOLD_BLOCK_FULL)
1c0078a4:	00b66f63          	bltu	a2,a1,1c0078c2 <__pi_fs_read_cached+0x32>
    if(size > READ_FS_THRESHOLD_BLOCK_FULL - (addr & 0x7)) size = READ_FS_THRESHOLD_BLOCK_FULL - (addr & 0x7);
1c0078a8:	f8363733          	p.bclr	a4,a2,28,3
1c0078ac:	08800413          	li	s0,136
1c0078b0:	8c19                	sub	s0,s0,a4
1c0078b2:	04d45433          	p.minu	s0,s0,a3
    if(addr < file->cache_addr || addr + size > file->cache_addr + READ_FS_THRESHOLD_BLOCK_FULL)
1c0078b6:	008606b3          	add	a3,a2,s0
1c0078ba:	08858713          	addi	a4,a1,136 # ffff8088 <pulp__FC+0xffff8089>
1c0078be:	02d77a63          	bleu	a3,a4,1c0078f2 <__pi_fs_read_cached+0x62>
    pi_read_fs_t *fs = (pi_read_fs_t *) file->fs_file.fs->data;
1c0078c2:	4118                	lw	a4,0(a0)
        file->cache_addr = addr & ~0x7;
1c0078c4:	c40635b3          	p.bclr	a1,a2,2,0
    pi_flash_read_async(fs->flash, addr, (void *) buffer, size, event);
1c0078c8:	08800693          	li	a3,136
    pi_read_fs_t *fs = (pi_read_fs_t *) file->fs_file.fs->data;
1c0078cc:	00872883          	lw	a7,8(a4)
        file->cache_addr = addr & ~0x7;
1c0078d0:	0ab52823          	sw	a1,176(a0)
    pi_flash_read_async(fs->flash, addr, (void *) buffer, size, event);
1c0078d4:	873e                	mv	a4,a5
1c0078d6:	0008a503          	lw	a0,0(a7)
1c0078da:	8642                	mv	a2,a6
        return 0;
1c0078dc:	4401                	li	s0,0
    pi_flash_read_async(fs->flash, addr, (void *) buffer, size, event);
1c0078de:	b5bff0ef          	jal	ra,1c007438 <pi_flash_read_async>
        *pending = 1;
1c0078e2:	4785                	li	a5,1
1c0078e4:	c09c                	sw	a5,0(s1)
}
1c0078e6:	8522                	mv	a0,s0
1c0078e8:	40b2                	lw	ra,12(sp)
1c0078ea:	4422                	lw	s0,8(sp)
1c0078ec:	4492                	lw	s1,4(sp)
1c0078ee:	0141                	addi	sp,sp,16
1c0078f0:	8082                	ret
    memcpy((void *) buffer, &file->cache[addr - file->cache_addr], size);
1c0078f2:	40b605b3          	sub	a1,a2,a1
1c0078f6:	95c2                	add	a1,a1,a6
1c0078f8:	8622                	mv	a2,s0
1c0078fa:	8546                	mv	a0,a7
1c0078fc:	18d050ef          	jal	ra,1c00d288 <memcpy>
    return __pi_fs_read_from_cache(file, buffer, addr, size);
1c007900:	b7dd                	j	1c0078e6 <__pi_fs_read_cached+0x56>

1c007902 <__pi_fs_read>:
{
1c007902:	7179                	addi	sp,sp,-48
1c007904:	d422                	sw	s0,40(sp)
1c007906:	d226                	sw	s1,36(sp)
1c007908:	d04a                	sw	s2,32(sp)
1c00790a:	ca56                	sw	s5,20(sp)
1c00790c:	c85a                	sw	s6,16(sp)
1c00790e:	d606                	sw	ra,44(sp)
1c007910:	8b3e                	mv	s6,a5
1c007912:	ce4e                	sw	s3,28(sp)
1c007914:	cc52                	sw	s4,24(sp)
1c007916:	c65e                	sw	s7,12(sp)
    int use_cache = size <= READ_FS_THRESHOLD || (addr & 0x7) != (buffer & 0x7);
1c007918:	47c1                	li	a5,16
{
1c00791a:	892e                	mv	s2,a1
1c00791c:	8432                	mv	s0,a2
1c00791e:	84b6                	mv	s1,a3
1c007920:	8aba                	mv	s5,a4
    int use_cache = size <= READ_FS_THRESHOLD || (addr & 0x7) != (buffer & 0x7);
1c007922:	06d7d063          	ble	a3,a5,1c007982 <__pi_fs_read+0x80>
1c007926:	00b647b3          	xor	a5,a2,a1
1c00792a:	f837b7b3          	p.bclr	a5,a5,28,3
1c00792e:	ebb1                	bnez	a5,1c007982 <__pi_fs_read+0x80>
    if(size <= READ_FS_THRESHOLD_BLOCK_FULL &&
1c007930:	08800793          	li	a5,136
1c007934:	06d7d763          	ble	a3,a5,1c0079a2 <__pi_fs_read+0xa0>
    pi_read_fs_t *fs = (pi_read_fs_t *) file->fs_file.fs->data;
1c007938:	411c                	lw	a5,0(a0)
1c00793a:	0087ab83          	lw	s7,8(a5)
    int prefix_size = addr & 0x7;
1c00793e:	f83437b3          	p.bclr	a5,s0,28,3
    if(prefix_size)
1c007942:	c395                	beqz	a5,1c007966 <__pi_fs_read+0x64>
        prefix_size = 4 - prefix_size;
1c007944:	4991                	li	s3,4
1c007946:	40f989b3          	sub	s3,s3,a5
        int read_size = __pi_fs_read_cached(file, buffer, addr, prefix_size, pending, event);
1c00794a:	8756                	mv	a4,s5
1c00794c:	87da                	mv	a5,s6
1c00794e:	86ce                	mv	a3,s3
1c007950:	8622                	mv	a2,s0
1c007952:	85ca                	mv	a1,s2
1c007954:	3f35                	jal	1c007890 <__pi_fs_read_cached>
        if(*pending) return read_size;
1c007956:	000aa783          	lw	a5,0(s5)
        int read_size = __pi_fs_read_cached(file, buffer, addr, prefix_size, pending, event);
1c00795a:	8a2a                	mv	s4,a0
        if(*pending) return read_size;
1c00795c:	e7bd                	bnez	a5,1c0079ca <__pi_fs_read+0xc8>
        addr += prefix_size;
1c00795e:	944e                	add	s0,s0,s3
        buffer += prefix_size;
1c007960:	994e                	add	s2,s2,s3
        size -= prefix_size;
1c007962:	413484b3          	sub	s1,s1,s3
    pi_flash_read_async(fs->flash, addr, (void *) buffer, size, event);
1c007966:	000ba503          	lw	a0,0(s7) # 10000 <__L1Cl>
    int block_size = size & ~0x7;
1c00796a:	c404ba33          	p.bclr	s4,s1,2,0
    pi_flash_read_async(fs->flash, addr, (void *) buffer, size, event);
1c00796e:	875a                	mv	a4,s6
1c007970:	86d2                	mv	a3,s4
1c007972:	864a                	mv	a2,s2
1c007974:	85a2                	mv	a1,s0
1c007976:	ac3ff0ef          	jal	ra,1c007438 <pi_flash_read_async>
    *pending = 1;
1c00797a:	4785                	li	a5,1
1c00797c:	00faa023          	sw	a5,0(s5)
    return block_size;
1c007980:	a0a9                	j	1c0079ca <__pi_fs_read+0xc8>
    if(use_cache) return __pi_fs_read_cached(file, buffer, addr, size, pending, event);
1c007982:	8622                	mv	a2,s0
}
1c007984:	5422                	lw	s0,40(sp)
1c007986:	50b2                	lw	ra,44(sp)
1c007988:	49f2                	lw	s3,28(sp)
1c00798a:	4a62                	lw	s4,24(sp)
1c00798c:	4bb2                	lw	s7,12(sp)
    if(use_cache) return __pi_fs_read_cached(file, buffer, addr, size, pending, event);
1c00798e:	87da                	mv	a5,s6
1c007990:	8756                	mv	a4,s5
}
1c007992:	4b42                	lw	s6,16(sp)
1c007994:	4ad2                	lw	s5,20(sp)
    if(use_cache) return __pi_fs_read_cached(file, buffer, addr, size, pending, event);
1c007996:	86a6                	mv	a3,s1
1c007998:	85ca                	mv	a1,s2
}
1c00799a:	5492                	lw	s1,36(sp)
1c00799c:	5902                	lw	s2,32(sp)
1c00799e:	6145                	addi	sp,sp,48
    if(use_cache) return __pi_fs_read_cached(file, buffer, addr, size, pending, event);
1c0079a0:	bdc5                	j	1c007890 <__pi_fs_read_cached>
       addr >= file->cache_addr &&
1c0079a2:	0b052583          	lw	a1,176(a0)
    if(size <= READ_FS_THRESHOLD_BLOCK_FULL &&
1c0079a6:	f8b669e3          	bltu	a2,a1,1c007938 <__pi_fs_read+0x36>
       addr + size < file->cache_addr + READ_FS_THRESHOLD_BLOCK_FULL)
1c0079aa:	00c687b3          	add	a5,a3,a2
1c0079ae:	08858713          	addi	a4,a1,136
       addr >= file->cache_addr &&
1c0079b2:	f8e7f3e3          	bleu	a4,a5,1c007938 <__pi_fs_read+0x36>
    memcpy((void *) buffer, &file->cache[addr - file->cache_addr], size);
1c0079b6:	40b60433          	sub	s0,a2,a1
1c0079ba:	0ac52583          	lw	a1,172(a0)
1c0079be:	8636                	mv	a2,a3
1c0079c0:	854a                	mv	a0,s2
1c0079c2:	95a2                	add	a1,a1,s0
1c0079c4:	0c5050ef          	jal	ra,1c00d288 <memcpy>
        return __pi_fs_read_from_cache(file, buffer, addr, size);
1c0079c8:	8a26                	mv	s4,s1
}
1c0079ca:	50b2                	lw	ra,44(sp)
1c0079cc:	5422                	lw	s0,40(sp)
1c0079ce:	8552                	mv	a0,s4
1c0079d0:	5492                	lw	s1,36(sp)
1c0079d2:	5902                	lw	s2,32(sp)
1c0079d4:	49f2                	lw	s3,28(sp)
1c0079d6:	4a62                	lw	s4,24(sp)
1c0079d8:	4ad2                	lw	s5,20(sp)
1c0079da:	4b42                	lw	s6,16(sp)
1c0079dc:	4bb2                	lw	s7,12(sp)
1c0079de:	6145                	addi	sp,sp,48
1c0079e0:	8082                	ret

1c0079e2 <__pi_read_fs_try_read>:
    if(file->pending_size == 0)
1c0079e2:	0a852683          	lw	a3,168(a0)
{
1c0079e6:	7179                	addi	sp,sp,-48
1c0079e8:	d422                	sw	s0,40(sp)
1c0079ea:	d606                	sw	ra,44(sp)
1c0079ec:	d226                	sw	s1,36(sp)
1c0079ee:	d04a                	sw	s2,32(sp)
1c0079f0:	ce4e                	sw	s3,28(sp)
    int pending = 0;
1c0079f2:	c602                	sw	zero,12(sp)
{
1c0079f4:	842a                	mv	s0,a0
    if(file->pending_size == 0)
1c0079f6:	ee99                	bnez	a3,1c007a14 <__pi_read_fs_try_read+0x32>
            file->pending_event->implem.data[0] = file->first_read_size;
1c0079f8:	501c                	lw	a5,32(s0)
1c0079fa:	0bc42703          	lw	a4,188(s0)
1c0079fe:	df98                	sw	a4,56(a5)
  rt_event_enqueue(task);
1c007a00:	5008                	lw	a0,32(s0)
1c007a02:	afdff0ef          	jal	ra,1c0074fe <rt_event_enqueue>
}
1c007a06:	50b2                	lw	ra,44(sp)
1c007a08:	5422                	lw	s0,40(sp)
1c007a0a:	5492                	lw	s1,36(sp)
1c007a0c:	5902                	lw	s2,32(sp)
1c007a0e:	49f2                	lw	s3,28(sp)
1c007a10:	6145                	addi	sp,sp,48
1c007a12:	8082                	ret
  task->arg[0] = (uint32_t)callback;
1c007a14:	1c0084b7          	lui	s1,0x1c008
1c007a18:	9e248493          	addi	s1,s1,-1566 # 1c0079e2 <__pi_read_fs_try_read>
  task->id = PI_TASK_CALLBACK_ID;
1c007a1c:	02052e23          	sw	zero,60(a0)
  task->arg[0] = (uint32_t)callback;
1c007a20:	d504                	sw	s1,40(a0)
    int size = __pi_fs_read(
1c007a22:	4d50                	lw	a2,28(a0)
1c007a24:	0a452583          	lw	a1,164(a0)
  task->arg[1] = (uint32_t)arg;
1c007a28:	d448                	sw	a0,44(s0)
            pi_task_callback(&file->step_event, __pi_read_fs_try_read, (void *) file)
1c007a2a:	02450913          	addi	s2,a0,36
  task->implem.keep = 1;
1c007a2e:	4985                	li	s3,1
    int size = __pi_fs_read(
1c007a30:	87ca                	mv	a5,s2
1c007a32:	05352623          	sw	s3,76(a0)
  task->done = 0;
1c007a36:	02050c23          	sb	zero,56(a0)
1c007a3a:	0078                	addi	a4,sp,12
1c007a3c:	35d9                	jal	1c007902 <__pi_fs_read>
    file->pending_addr += size;
1c007a3e:	4c5c                	lw	a5,28(s0)
1c007a40:	97aa                	add	a5,a5,a0
1c007a42:	cc5c                	sw	a5,28(s0)
    file->pending_buffer += size;
1c007a44:	0a442783          	lw	a5,164(s0)
1c007a48:	97aa                	add	a5,a5,a0
1c007a4a:	0af42223          	sw	a5,164(s0)
    file->pending_size -= size;
1c007a4e:	0a842783          	lw	a5,168(s0)
1c007a52:	40a78533          	sub	a0,a5,a0
    if(!pending)
1c007a56:	47b2                	lw	a5,12(sp)
    file->pending_size -= size;
1c007a58:	0aa42423          	sw	a0,168(s0)
    if(!pending)
1c007a5c:	f7cd                	bnez	a5,1c007a06 <__pi_read_fs_try_read+0x24>
        if(file->pending_size == 0)
1c007a5e:	dd49                	beqz	a0,1c0079f8 <__pi_read_fs_try_read+0x16>
  task->id = PI_TASK_CALLBACK_ID;
1c007a60:	02042e23          	sw	zero,60(s0)
  task->arg[0] = (uint32_t)callback;
1c007a64:	d404                	sw	s1,40(s0)
  task->arg[1] = (uint32_t)arg;
1c007a66:	d440                	sw	s0,44(s0)
  task->implem.keep = 1;
1c007a68:	05342623          	sw	s3,76(s0)
1c007a6c:	02040c23          	sb	zero,56(s0)
  rt_event_enqueue(task);
1c007a70:	854a                	mv	a0,s2
1c007a72:	bf41                	j	1c007a02 <__pi_read_fs_try_read+0x20>

1c007a74 <__pi_read_fs_read_async>:
    if(file->offset + size > file->fs_file.size)
1c007a74:	495c                	lw	a5,20(a0)
1c007a76:	4558                	lw	a4,12(a0)
{
1c007a78:	1101                	addi	sp,sp,-32
1c007a7a:	ce06                	sw	ra,28(sp)
    if(file->offset + size > file->fs_file.size)
1c007a7c:	00c78833          	add	a6,a5,a2
1c007a80:	01077463          	bleu	a6,a4,1c007a88 <__pi_read_fs_read_async+0x14>
        real_size = file->fs_file.size - file->offset;
1c007a84:	40f70633          	sub	a2,a4,a5
    file->first_read_size = real_size;
1c007a88:	0ac52e23          	sw	a2,188(a0)
1c007a8c:	00068a23          	sb	zero,20(a3)
    file->pending_addr = file->addr + file->offset;
1c007a90:	495c                	lw	a5,20(a0)
1c007a92:	4d18                	lw	a4,24(a0)
    file->pending_size = real_size;
1c007a94:	0ac52423          	sw	a2,168(a0)
    file->pending_event = event;
1c007a98:	d114                	sw	a3,32(a0)
    file->pending_addr = file->addr + file->offset;
1c007a9a:	973e                	add	a4,a4,a5
    file->offset += real_size;
1c007a9c:	97b2                	add	a5,a5,a2
    file->pending_buffer = (unsigned int) buffer;
1c007a9e:	0ab52223          	sw	a1,164(a0)
    file->pending_addr = file->addr + file->offset;
1c007aa2:	cd58                	sw	a4,28(a0)
    file->offset += real_size;
1c007aa4:	c95c                	sw	a5,20(a0)
    __pi_read_fs_try_read((void *) file);
1c007aa6:	c632                	sw	a2,12(sp)
1c007aa8:	3f2d                	jal	1c0079e2 <__pi_read_fs_try_read>
}
1c007aaa:	4632                	lw	a2,12(sp)
1c007aac:	40f2                	lw	ra,28(sp)
1c007aae:	8532                	mv	a0,a2
1c007ab0:	6105                	addi	sp,sp,32
1c007ab2:	8082                	ret

1c007ab4 <__pi_host_fs_mount>:
  int fd;
} pi_host_fs_file_t;

static int32_t __pi_host_fs_mount(struct pi_device *device)
{
  bsp_fs_data.cluster_reqs_first = NULL;
1c007ab4:	1c00f7b7          	lui	a5,0x1c00f
1c007ab8:	2207ae23          	sw	zero,572(a5) # 1c00f23c <bsp_fs_data>
  return 0;
}
1c007abc:	4501                	li	a0,0
1c007abe:	8082                	ret

1c007ac0 <__pi_host_fs_unmount>:

static void __pi_host_fs_unmount(struct pi_device *device)
{
}
1c007ac0:	8082                	ret

1c007ac2 <rt_event_enqueue>:
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c007ac2:	300476f3          	csrrci	a3,mstatus,8
  if (sched->first) {
1c007ac6:	01c02603          	lw	a2,28(zero) # 1c <__rt_sched>
  event->next = NULL;
1c007aca:	00052023          	sw	zero,0(a0)
1c007ace:	01c00713          	li	a4,28
  if (sched->first) {
1c007ad2:	c619                	beqz	a2,1c007ae0 <rt_event_enqueue+0x1e>
    sched->last->next = event;
1c007ad4:	435c                	lw	a5,4(a4)
1c007ad6:	c388                	sw	a0,0(a5)
  sched->last = event;
1c007ad8:	c348                	sw	a0,4(a4)
  __builtin_pulp_spr_write(reg, val);
1c007ada:	30069073          	csrw	mstatus,a3
}
1c007ade:	8082                	ret
    sched->first = event;
1c007ae0:	00a02e23          	sw	a0,28(zero) # 1c <__rt_sched>
1c007ae4:	bfd5                	j	1c007ad8 <rt_event_enqueue+0x16>

1c007ae6 <__pi_host_fs_seek>:
}

static int32_t __pi_host_fs_seek(pi_fs_file_t *arg, unsigned int offset)
{
  pi_host_fs_file_t *file = (pi_host_fs_file_t *)arg;
  return semihost_seek(file->fd, offset);
1c007ae6:	4948                	lw	a0,20(a0)
1c007ae8:	1ca0206f          	j	1c009cb2 <semihost_seek>

1c007aec <__pi_host_fs_copy_2d_async>:
  else
    return __pi_host_fs_write_async(arg, buffer, size, task);
}

static int32_t __pi_host_fs_copy_2d_async(pi_fs_file_t *file, uint32_t index, void *buffer, uint32_t size, uint32_t stride, uint32_t length, int32_t ext2loc, pi_task_t *task)
{
1c007aec:	7179                	addi	sp,sp,-48
1c007aee:	d422                	sw	s0,40(sp)
1c007af0:	d226                	sw	s1,36(sp)
1c007af2:	d04a                	sw	s2,32(sp)
1c007af4:	ce4e                	sw	s3,28(sp)
1c007af6:	cc52                	sw	s4,24(sp)
1c007af8:	ca56                	sw	s5,20(sp)
1c007afa:	c85a                	sw	s6,16(sp)
1c007afc:	c65e                	sw	s7,12(sp)
1c007afe:	c462                	sw	s8,8(sp)
1c007b00:	d606                	sw	ra,44(sp)
1c007b02:	89aa                	mv	s3,a0
1c007b04:	8a2e                	mv	s4,a1
1c007b06:	84b2                	mv	s1,a2
1c007b08:	8b36                	mv	s6,a3
1c007b0a:	8bba                	mv	s7,a4
1c007b0c:	843e                	mv	s0,a5
1c007b0e:	8c42                	mv	s8,a6
1c007b10:	8ac6                	mv	s5,a7
  unsigned int chunk;
  for (chunk=0; chunk<size; chunk+=length)
1c007b12:	4901                	li	s2,0
1c007b14:	03696163          	bltu	s2,s6,1c007b36 <__pi_host_fs_copy_2d_async+0x4a>
1c007b18:	8556                	mv	a0,s5
1c007b1a:	3765                	jal	1c007ac2 <rt_event_enqueue>

    buffer = ((char *)buffer) + length;
    index += stride;
  }
  pi_task_push(task);
  return 0;
1c007b1c:	4501                	li	a0,0

error:
  pi_task_push(task);
  return -1;
}
1c007b1e:	50b2                	lw	ra,44(sp)
1c007b20:	5422                	lw	s0,40(sp)
1c007b22:	5492                	lw	s1,36(sp)
1c007b24:	5902                	lw	s2,32(sp)
1c007b26:	49f2                	lw	s3,28(sp)
1c007b28:	4a62                	lw	s4,24(sp)
1c007b2a:	4ad2                	lw	s5,20(sp)
1c007b2c:	4b42                	lw	s6,16(sp)
1c007b2e:	4bb2                	lw	s7,12(sp)
1c007b30:	4c22                	lw	s8,8(sp)
1c007b32:	6145                	addi	sp,sp,48
1c007b34:	8082                	ret
    if (__pi_host_fs_seek(file, index))
1c007b36:	85d2                	mv	a1,s4
1c007b38:	854e                	mv	a0,s3
1c007b3a:	05645433          	p.minu	s0,s0,s6
1c007b3e:	3765                	jal	1c007ae6 <__pi_host_fs_seek>
1c007b40:	e10d                	bnez	a0,1c007b62 <__pi_host_fs_copy_2d_async+0x76>
      if (pi_fs_read(file, buffer, length) != (int)length)
1c007b42:	8622                	mv	a2,s0
1c007b44:	85a6                	mv	a1,s1
1c007b46:	854e                	mv	a0,s3
    if (ext2loc)
1c007b48:	000c0a63          	beqz	s8,1c007b5c <__pi_host_fs_copy_2d_async+0x70>
      if (pi_fs_read(file, buffer, length) != (int)length)
1c007b4c:	88fff0ef          	jal	ra,1c0073da <pi_fs_read>
1c007b50:	00851963          	bne	a0,s0,1c007b62 <__pi_host_fs_copy_2d_async+0x76>
    buffer = ((char *)buffer) + length;
1c007b54:	94a2                	add	s1,s1,s0
    index += stride;
1c007b56:	9a5e                	add	s4,s4,s7
  for (chunk=0; chunk<size; chunk+=length)
1c007b58:	9922                	add	s2,s2,s0
1c007b5a:	bf6d                	j	1c007b14 <__pi_host_fs_copy_2d_async+0x28>
      if (pi_fs_write(file, buffer, length) != (int)length)
1c007b5c:	8adff0ef          	jal	ra,1c007408 <pi_fs_write>
1c007b60:	bfc5                	j	1c007b50 <__pi_host_fs_copy_2d_async+0x64>
1c007b62:	8556                	mv	a0,s5
1c007b64:	3fb9                	jal	1c007ac2 <rt_event_enqueue>
  return -1;
1c007b66:	557d                	li	a0,-1
1c007b68:	bf5d                	j	1c007b1e <__pi_host_fs_copy_2d_async+0x32>

1c007b6a <__pi_host_fs_write_async>:
  int result = size - semihost_write(file->fd, buffer, size);
1c007b6a:	4948                	lw	a0,20(a0)
{
1c007b6c:	1101                	addi	sp,sp,-32
1c007b6e:	ce06                	sw	ra,28(sp)
1c007b70:	cc22                	sw	s0,24(sp)
1c007b72:	ca26                	sw	s1,20(sp)
  int result = size - semihost_write(file->fd, buffer, size);
1c007b74:	c636                	sw	a3,12(sp)
{
1c007b76:	84b2                	mv	s1,a2
  int result = size - semihost_write(file->fd, buffer, size);
1c007b78:	11c020ef          	jal	ra,1c009c94 <semihost_write>
1c007b7c:	46b2                	lw	a3,12(sp)
1c007b7e:	842a                	mv	s0,a0
1c007b80:	8536                	mv	a0,a3
1c007b82:	3781                	jal	1c007ac2 <rt_event_enqueue>
}
1c007b84:	40848533          	sub	a0,s1,s0
1c007b88:	40f2                	lw	ra,28(sp)
1c007b8a:	4462                	lw	s0,24(sp)
1c007b8c:	44d2                	lw	s1,20(sp)
1c007b8e:	6105                	addi	sp,sp,32
1c007b90:	8082                	ret

1c007b92 <__pi_host_fs_read_async>:
  int result = size - semihost_read(file->fd, buffer, size);
1c007b92:	4948                	lw	a0,20(a0)
{
1c007b94:	1101                	addi	sp,sp,-32
1c007b96:	ce06                	sw	ra,28(sp)
1c007b98:	cc22                	sw	s0,24(sp)
  int result = size - semihost_read(file->fd, buffer, size);
1c007b9a:	c636                	sw	a3,12(sp)
{
1c007b9c:	8432                	mv	s0,a2
  int result = size - semihost_read(file->fd, buffer, size);
1c007b9e:	0d8020ef          	jal	ra,1c009c76 <semihost_read>
  task->implem.data[0] = result;
1c007ba2:	46b2                	lw	a3,12(sp)
  int result = size - semihost_read(file->fd, buffer, size);
1c007ba4:	8c09                	sub	s0,s0,a0
  task->implem.data[0] = result;
1c007ba6:	de80                	sw	s0,56(a3)
1c007ba8:	8536                	mv	a0,a3
1c007baa:	3f21                	jal	1c007ac2 <rt_event_enqueue>
}
1c007bac:	8522                	mv	a0,s0
1c007bae:	40f2                	lw	ra,28(sp)
1c007bb0:	4462                	lw	s0,24(sp)
1c007bb2:	6105                	addi	sp,sp,32
1c007bb4:	8082                	ret

1c007bb6 <__pi_host_fs_copy_async>:
{
1c007bb6:	1101                	addi	sp,sp,-32
1c007bb8:	cc22                	sw	s0,24(sp)
1c007bba:	ca26                	sw	s1,20(sp)
  if (__pi_host_fs_seek(arg, index))
1c007bbc:	c636                	sw	a3,12(sp)
{
1c007bbe:	84b2                	mv	s1,a2
  if (__pi_host_fs_seek(arg, index))
1c007bc0:	c43a                	sw	a4,8(sp)
{
1c007bc2:	ce06                	sw	ra,28(sp)
1c007bc4:	842a                	mv	s0,a0
  if (__pi_host_fs_seek(arg, index))
1c007bc6:	c23e                	sw	a5,4(sp)
1c007bc8:	3f39                	jal	1c007ae6 <__pi_host_fs_seek>
1c007bca:	4632                	lw	a2,12(sp)
1c007bcc:	4692                	lw	a3,4(sp)
1c007bce:	4722                	lw	a4,8(sp)
1c007bd0:	ed11                	bnez	a0,1c007bec <__pi_host_fs_copy_async+0x36>
    return __pi_host_fs_read_async(arg, buffer, size, task);
1c007bd2:	85a6                	mv	a1,s1
1c007bd4:	8522                	mv	a0,s0
  if (ext2loc)
1c007bd6:	c711                	beqz	a4,1c007be2 <__pi_host_fs_copy_async+0x2c>
}
1c007bd8:	4462                	lw	s0,24(sp)
1c007bda:	40f2                	lw	ra,28(sp)
1c007bdc:	44d2                	lw	s1,20(sp)
1c007bde:	6105                	addi	sp,sp,32
    return __pi_host_fs_read_async(arg, buffer, size, task);
1c007be0:	bf4d                	j	1c007b92 <__pi_host_fs_read_async>
}
1c007be2:	4462                	lw	s0,24(sp)
1c007be4:	40f2                	lw	ra,28(sp)
1c007be6:	44d2                	lw	s1,20(sp)
1c007be8:	6105                	addi	sp,sp,32
    return __pi_host_fs_write_async(arg, buffer, size, task);
1c007bea:	b741                	j	1c007b6a <__pi_host_fs_write_async>
}
1c007bec:	40f2                	lw	ra,28(sp)
1c007bee:	4462                	lw	s0,24(sp)
1c007bf0:	44d2                	lw	s1,20(sp)
1c007bf2:	557d                	li	a0,-1
1c007bf4:	6105                	addi	sp,sp,32
1c007bf6:	8082                	ret

1c007bf8 <__pi_host_fs_direct_read_async>:
1c007bf8:	bf69                	j	1c007b92 <__pi_host_fs_read_async>

1c007bfa <__pi_host_fs_close>:
{
1c007bfa:	1141                	addi	sp,sp,-16
1c007bfc:	c422                	sw	s0,8(sp)
1c007bfe:	842a                	mv	s0,a0
  semihost_close(file->fd);
1c007c00:	4948                	lw	a0,20(a0)
{
1c007c02:	c606                	sw	ra,12(sp)
  semihost_close(file->fd);
1c007c04:	06a020ef          	jal	ra,1c009c6e <semihost_close>
  pmsis_l2_malloc_free(file, sizeof(pi_host_fs_file_t));
1c007c08:	8522                	mv	a0,s0
}
1c007c0a:	4422                	lw	s0,8(sp)
1c007c0c:	40b2                	lw	ra,12(sp)
  pmsis_l2_malloc_free(file, sizeof(pi_host_fs_file_t));
1c007c0e:	45e1                	li	a1,24
}
1c007c10:	0141                	addi	sp,sp,16
  pmsis_l2_malloc_free(file, sizeof(pi_host_fs_file_t));
1c007c12:	44b0206f          	j	1c00a85c <pi_l2_free>

1c007c16 <__pi_host_fs_open>:
{
1c007c16:	1101                	addi	sp,sp,-32
1c007c18:	ca26                	sw	s1,20(sp)
1c007c1a:	84aa                	mv	s1,a0
  pi_host_fs_file_t *file = pmsis_l2_malloc(sizeof(pi_host_fs_file_t));
1c007c1c:	4561                	li	a0,24
{
1c007c1e:	c84a                	sw	s2,16(sp)
  pi_host_fs_file_t *file = pmsis_l2_malloc(sizeof(pi_host_fs_file_t));
1c007c20:	c632                	sw	a2,12(sp)
{
1c007c22:	ce06                	sw	ra,28(sp)
1c007c24:	cc22                	sw	s0,24(sp)
1c007c26:	892e                	mv	s2,a1
  pi_host_fs_file_t *file = pmsis_l2_malloc(sizeof(pi_host_fs_file_t));
1c007c28:	427020ef          	jal	ra,1c00a84e <pi_l2_malloc>
  if (file == NULL) goto error;
1c007c2c:	4632                	lw	a2,12(sp)
1c007c2e:	e909                	bnez	a0,1c007c40 <__pi_host_fs_open+0x2a>
  return NULL;
1c007c30:	4401                	li	s0,0
}
1c007c32:	8522                	mv	a0,s0
1c007c34:	40f2                	lw	ra,28(sp)
1c007c36:	4462                	lw	s0,24(sp)
1c007c38:	44d2                	lw	s1,20(sp)
1c007c3a:	4942                	lw	s2,16(sp)
1c007c3c:	6105                	addi	sp,sp,32
1c007c3e:	8082                	ret
  file->header.fs = device;
1c007c40:	c104                	sw	s1,0(a0)
1c007c42:	842a                	mv	s0,a0
  file->fd = semihost_open(file_name, flags == PI_FS_FLAGS_WRITE ? 6 : flags == PI_FS_FLAGS_APPEND ? 8 : 0);
1c007c44:	4599                	li	a1,6
1c007c46:	00162663          	p.beqimm	a2,1,1c007c52 <__pi_host_fs_open+0x3c>
1c007c4a:	45a1                	li	a1,8
1c007c4c:	00262363          	p.beqimm	a2,2,1c007c52 <__pi_host_fs_open+0x3c>
1c007c50:	4581                	li	a1,0
1c007c52:	854a                	mv	a0,s2
1c007c54:	7ef010ef          	jal	ra,1c009c42 <semihost_open>
1c007c58:	c848                	sw	a0,20(s0)
  if (file->fd == -1)
1c007c5a:	fdf52be3          	p.beqimm	a0,-1,1c007c30 <__pi_host_fs_open+0x1a>
  file->header.api = (pi_fs_api_t *)device->api;
1c007c5e:	409c                	lw	a5,0(s1)
  file->header.data = file;
1c007c60:	c400                	sw	s0,8(s0)
  file->header.fs = device;
1c007c62:	c004                	sw	s1,0(s0)
  file->header.api = (pi_fs_api_t *)device->api;
1c007c64:	c05c                	sw	a5,4(s0)
  file->header.fs_data = &bsp_fs_data;
1c007c66:	1c00f7b7          	lui	a5,0x1c00f
1c007c6a:	23c78793          	addi	a5,a5,572 # 1c00f23c <bsp_fs_data>
1c007c6e:	c81c                	sw	a5,16(s0)
  return (pi_fs_file_t *)file;
1c007c70:	b7c9                	j	1c007c32 <__pi_host_fs_open+0x1c>

1c007c72 <pi_camera_open>:
#include "bsp/camera.h"

int32_t pi_camera_open(struct pi_device *device)
{
  struct pi_camera_conf *conf = (struct pi_camera_conf *)device->config;
  pi_camera_api_t *api = (pi_camera_api_t *)conf->api;
1c007c72:	415c                	lw	a5,4(a0)
1c007c74:	43dc                	lw	a5,4(a5)
  device->api = (struct pi_device_api *)api;
  return api->open(device);
1c007c76:	0007a303          	lw	t1,0(a5)
  device->api = (struct pi_device_api *)api;
1c007c7a:	c11c                	sw	a5,0(a0)
  return api->open(device);
1c007c7c:	8302                	jr	t1

1c007c7e <pi_camera_capture>:
}



void pi_camera_capture(struct pi_device *device, void *buffer, uint32_t size)
{
1c007c7e:	7175                	addi	sp,sp,-144
  task->id = PI_TASK_NONE_ID;
1c007c80:	4785                	li	a5,1
1c007c82:	cc3e                	sw	a5,24(sp)
  task->implem.keep = 1;
1c007c84:	d43e                	sw	a5,40(sp)
}

static inline void pi_camera_capture_async(struct pi_device *device, void *buffer, uint32_t bufferlen, pi_task_t *task)
{
  pi_camera_api_t *api = (pi_camera_api_t *)device->api;
  api->capture_async(device, buffer, bufferlen, task);
1c007c86:	411c                	lw	a5,0(a0)
  task->done = 0;
1c007c88:	00010a23          	sb	zero,20(sp)
1c007c8c:	c522                	sw	s0,136(sp)
1c007c8e:	47dc                	lw	a5,12(a5)
1c007c90:	c706                	sw	ra,140(sp)
1c007c92:	c326                	sw	s1,132(sp)
  task->arg[0] = (uint32_t)0;
1c007c94:	c202                	sw	zero,4(sp)
1c007c96:	868a                	mv	a3,sp
1c007c98:	9782                	jalr	a5
  while(!task->done)
1c007c9a:	01410783          	lb	a5,20(sp)
1c007c9e:	c791                	beqz	a5,1c007caa <pi_camera_capture+0x2c>
  pi_task_t task;
  pi_camera_capture_async(device, buffer, size, pi_task_block(&task));
  pi_task_wait_on(&task);
}
1c007ca0:	40ba                	lw	ra,140(sp)
1c007ca2:	442a                	lw	s0,136(sp)
1c007ca4:	449a                	lw	s1,132(sp)
1c007ca6:	6149                	addi	sp,sp,144
1c007ca8:	8082                	ret
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c007caa:	300474f3          	csrrci	s1,mstatus,8
  __rt_event_execute(__rt_event_get_current_sched(), wait);
1c007cae:	4585                	li	a1,1
1c007cb0:	01c00513          	li	a0,28
1c007cb4:	0fb020ef          	jal	ra,1c00a5ae <__rt_event_execute>
  __builtin_pulp_spr_write(reg, val);
1c007cb8:	30049073          	csrw	mstatus,s1
1c007cbc:	bff9                	j	1c007c9a <pi_camera_capture+0x1c>

1c007cbe <__camera_conf_init>:



void __camera_conf_init(struct pi_camera_conf *conf)
{
}
1c007cbe:	8082                	ret

1c007cc0 <__himax_reg_write>:
static void __himax_reg_write(himax_t *himax, uint16_t addr, uint8_t value)
{
  if (is_i2c_active())
  {
    himax->i2c_req.value = value;
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c007cc0:	00859793          	slli	a5,a1,0x8
1c007cc4:	81a1                	srli	a1,a1,0x8
1c007cc6:	8ddd                	or	a1,a1,a5
    himax->i2c_req.value = value;
1c007cc8:	02c50f23          	sb	a2,62(a0)
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c007ccc:	02b51e23          	sh	a1,60(a0)
    pi_i2c_write(&himax->i2c_device, (uint8_t *)&himax->i2c_req, 3, PI_I2C_XFER_STOP);
1c007cd0:	4681                	li	a3,0
1c007cd2:	03c50593          	addi	a1,a0,60
1c007cd6:	460d                	li	a2,3
1c007cd8:	03050513          	addi	a0,a0,48
1c007cdc:	5660406f          	j	1c00c242 <pi_i2c_write>

1c007ce0 <__himax_init_regs>:
}



static void __himax_init_regs(himax_t *himax)
{
1c007ce0:	1101                	addi	sp,sp,-32
1c007ce2:	cc22                	sw	s0,24(sp)
1c007ce4:	1c00f437          	lui	s0,0x1c00f
1c007ce8:	ca26                	sw	s1,20(sp)
1c007cea:	c84a                	sw	s2,16(sp)
1c007cec:	c64e                	sw	s3,12(sp)
1c007cee:	ce06                	sw	ra,28(sp)
1c007cf0:	89aa                	mv	s3,a0
1c007cf2:	a8440413          	addi	s0,s0,-1404 # 1c00ea84 <__himax_reg_init>
  int32_t i;
  for(i=0; i<(int32_t)(sizeof(__himax_reg_init)/sizeof(himax_reg_init_t)); i++)
1c007cf6:	4481                	li	s1,0
1c007cf8:	04700913          	li	s2,71
  {
    __himax_reg_write(himax, __himax_reg_init[i].addr, __himax_reg_init[i].data);
1c007cfc:	00244603          	lbu	a2,2(s0)
1c007d00:	0044558b          	p.lhu	a1,4(s0!)
1c007d04:	854e                	mv	a0,s3
  for(i=0; i<(int32_t)(sizeof(__himax_reg_init)/sizeof(himax_reg_init_t)); i++)
1c007d06:	0485                	addi	s1,s1,1
    __himax_reg_write(himax, __himax_reg_init[i].addr, __himax_reg_init[i].data);
1c007d08:	3f65                	jal	1c007cc0 <__himax_reg_write>
  for(i=0; i<(int32_t)(sizeof(__himax_reg_init)/sizeof(himax_reg_init_t)); i++)
1c007d0a:	ff2499e3          	bne	s1,s2,1c007cfc <__himax_init_regs+0x1c>
  }
}
1c007d0e:	40f2                	lw	ra,28(sp)
1c007d10:	4462                	lw	s0,24(sp)
1c007d12:	44d2                	lw	s1,20(sp)
1c007d14:	4942                	lw	s2,16(sp)
1c007d16:	49b2                	lw	s3,12(sp)
1c007d18:	6105                	addi	sp,sp,32
1c007d1a:	8082                	ret

1c007d1c <__himax_set_qqvga>:
    __himax_reg_write(himax, HIMAX_SW_RESET, HIMAX_RESET);
    pi_time_wait_us(50);
  }
}

static void __himax_set_qqvga(himax_t *himax){
1c007d1c:	1141                	addi	sp,sp,-16
  __himax_reg_write(himax, HIMAX_BINNING_MODE, 0x03);
1c007d1e:	460d                	li	a2,3
1c007d20:	39000593          	li	a1,912
static void __himax_set_qqvga(himax_t *himax){
1c007d24:	c606                	sw	ra,12(sp)
1c007d26:	c422                	sw	s0,8(sp)
1c007d28:	842a                	mv	s0,a0
  __himax_reg_write(himax, HIMAX_BINNING_MODE, 0x03);
1c007d2a:	3f59                	jal	1c007cc0 <__himax_reg_write>
  __himax_reg_write(himax, HIMAX_READOUT_X, 0x03);
1c007d2c:	8522                	mv	a0,s0
1c007d2e:	460d                	li	a2,3
1c007d30:	38300593          	li	a1,899
1c007d34:	3771                	jal	1c007cc0 <__himax_reg_write>
  __himax_reg_write(himax, HIMAX_READOUT_Y, 0x03);
1c007d36:	8522                	mv	a0,s0
}
1c007d38:	4422                	lw	s0,8(sp)
1c007d3a:	40b2                	lw	ra,12(sp)
  __himax_reg_write(himax, HIMAX_READOUT_Y, 0x03);
1c007d3c:	460d                	li	a2,3
1c007d3e:	38700593          	li	a1,903
}
1c007d42:	0141                	addi	sp,sp,16
  __himax_reg_write(himax, HIMAX_READOUT_Y, 0x03);
1c007d44:	bfb5                	j	1c007cc0 <__himax_reg_write>

1c007d46 <__himax_reg_set>:
}



int32_t __himax_reg_set(struct pi_device *device, uint32_t addr, uint8_t *value)
{
1c007d46:	1141                	addi	sp,sp,-16
1c007d48:	c606                	sw	ra,12(sp)
  himax_t *himax = (himax_t *)device->data;
  __himax_reg_write(himax, addr, *value);
1c007d4a:	4508                	lw	a0,8(a0)
1c007d4c:	00064603          	lbu	a2,0(a2)
1c007d50:	1005d5b3          	p.exthz	a1,a1
1c007d54:	37b5                	jal	1c007cc0 <__himax_reg_write>
  return 0;
}
1c007d56:	40b2                	lw	ra,12(sp)
1c007d58:	4501                	li	a0,0
1c007d5a:	0141                	addi	sp,sp,16
1c007d5c:	8082                	ret

1c007d5e <__himax_reg_get>:



int32_t __himax_reg_get(struct pi_device *device, uint32_t addr, uint8_t *value)
{
1c007d5e:	1141                	addi	sp,sp,-16
1c007d60:	c422                	sw	s0,8(sp)
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c007d62:	01000737          	lui	a4,0x1000
  himax_t *himax = (himax_t *)device->data;
1c007d66:	4500                	lw	s0,8(a0)
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c007d68:	f0070713          	addi	a4,a4,-256 # ffff00 <__L2+0xf7ff00>
1c007d6c:	00859793          	slli	a5,a1,0x8
1c007d70:	8ff9                	and	a5,a5,a4
1c007d72:	ce8595b3          	p.extractu	a1,a1,7,8
{
1c007d76:	c606                	sw	ra,12(sp)
1c007d78:	c226                	sw	s1,4(sp)
1c007d7a:	c04a                	sw	s2,0(sp)
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c007d7c:	8ddd                	or	a1,a1,a5
    pi_i2c_write(&himax->i2c_device, (uint8_t *)&himax->i2c_req, 2, PI_I2C_XFER_NO_STOP);
1c007d7e:	03040493          	addi	s1,s0,48
{
1c007d82:	8932                	mv	s2,a2
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c007d84:	02b41e23          	sh	a1,60(s0)
    pi_i2c_write(&himax->i2c_device, (uint8_t *)&himax->i2c_req, 2, PI_I2C_XFER_NO_STOP);
1c007d88:	4685                	li	a3,1
1c007d8a:	03c40593          	addi	a1,s0,60
1c007d8e:	4609                	li	a2,2
1c007d90:	8526                	mv	a0,s1
1c007d92:	4b0040ef          	jal	ra,1c00c242 <pi_i2c_write>
    pi_i2c_read(&himax->i2c_device, (uint8_t *)&himax->i2c_read_value, 1, PI_I2C_XFER_STOP);
1c007d96:	04040593          	addi	a1,s0,64
1c007d9a:	8526                	mv	a0,s1
1c007d9c:	4681                	li	a3,0
1c007d9e:	4605                	li	a2,1
1c007da0:	582040ef          	jal	ra,1c00c322 <pi_i2c_read>
    return *(volatile uint8_t *)&himax->i2c_read_value;
1c007da4:	04044783          	lbu	a5,64(s0)
  *value = __himax_reg_read(himax, addr);
  return 0;
}
1c007da8:	40b2                	lw	ra,12(sp)
1c007daa:	4422                	lw	s0,8(sp)
  *value = __himax_reg_read(himax, addr);
1c007dac:	00f90023          	sb	a5,0(s2)
}
1c007db0:	4492                	lw	s1,4(sp)
1c007db2:	4902                	lw	s2,0(sp)
1c007db4:	4501                	li	a0,0
1c007db6:	0141                	addi	sp,sp,16
1c007db8:	8082                	ret

1c007dba <__himax_capture_async>:
  pi_cpi_capture_async(&himax->cpi_device, buffer, bufferlen, task);
1c007dba:	4508                	lw	a0,8(a0)
1c007dbc:	02450513          	addi	a0,a0,36
1c007dc0:	30c0406f          	j	1c00c0cc <pi_cpi_capture_async>

1c007dc4 <__himax_standby>:
  if (himax->is_awake)
1c007dc4:	4178                	lw	a4,68(a0)
1c007dc6:	cf19                	beqz	a4,1c007de4 <__himax_standby+0x20>
{
1c007dc8:	1141                	addi	sp,sp,-16
  __himax_reg_write(himax, HIMAX_MODE_SELECT, mode);
1c007dca:	4601                	li	a2,0
1c007dcc:	10000593          	li	a1,256
{
1c007dd0:	c422                	sw	s0,8(sp)
1c007dd2:	c606                	sw	ra,12(sp)
1c007dd4:	842a                	mv	s0,a0
  __himax_reg_write(himax, HIMAX_MODE_SELECT, mode);
1c007dd6:	35ed                	jal	1c007cc0 <__himax_reg_write>
}
1c007dd8:	40b2                	lw	ra,12(sp)
    himax->is_awake = 0;
1c007dda:	04042223          	sw	zero,68(s0)
}
1c007dde:	4422                	lw	s0,8(sp)
1c007de0:	0141                	addi	sp,sp,16
1c007de2:	8082                	ret
1c007de4:	8082                	ret

1c007de6 <__himax_close>:
{
1c007de6:	1141                	addi	sp,sp,-16
1c007de8:	c422                	sw	s0,8(sp)
  himax_t *himax = (himax_t *)device->data;
1c007dea:	4500                	lw	s0,8(a0)
{
1c007dec:	c606                	sw	ra,12(sp)
  __himax_standby(himax);
1c007dee:	8522                	mv	a0,s0
1c007df0:	3fd1                	jal	1c007dc4 <__himax_standby>
  pi_cpi_close(&himax->cpi_device);
1c007df2:	02440513          	addi	a0,s0,36
1c007df6:	28e040ef          	jal	ra,1c00c084 <pi_cpi_close>
  pmsis_l2_malloc_free(himax, sizeof(himax_t));
1c007dfa:	8522                	mv	a0,s0
}
1c007dfc:	4422                	lw	s0,8(sp)
1c007dfe:	40b2                	lw	ra,12(sp)
  pmsis_l2_malloc_free(himax, sizeof(himax_t));
1c007e00:	04800593          	li	a1,72
}
1c007e04:	0141                	addi	sp,sp,16
  pmsis_l2_malloc_free(himax, sizeof(himax_t));
1c007e06:	2570206f          	j	1c00a85c <pi_l2_free>

1c007e0a <__himax_reset>:
{
1c007e0a:	1101                	addi	sp,sp,-32
1c007e0c:	cc22                	sw	s0,24(sp)
  __himax_reg_write(himax, HIMAX_SW_RESET, HIMAX_RESET);
1c007e0e:	4605                	li	a2,1
{
1c007e10:	842a                	mv	s0,a0
  __himax_reg_write(himax, HIMAX_SW_RESET, HIMAX_RESET);
1c007e12:	10300593          	li	a1,259
{
1c007e16:	ca26                	sw	s1,20(sp)
1c007e18:	c84a                	sw	s2,16(sp)
1c007e1a:	c64e                	sw	s3,12(sp)
1c007e1c:	c452                	sw	s4,8(sp)
1c007e1e:	ce06                	sw	ra,28(sp)
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c007e20:	4a05                	li	s4,1
  __himax_reg_write(himax, HIMAX_SW_RESET, HIMAX_RESET);
1c007e22:	3d79                	jal	1c007cc0 <__himax_reg_write>
    pi_i2c_write(&himax->i2c_device, (uint8_t *)&himax->i2c_req, 2, PI_I2C_XFER_NO_STOP);
1c007e24:	03040493          	addi	s1,s0,48
1c007e28:	03c40993          	addi	s3,s0,60
    pi_i2c_read(&himax->i2c_device, (uint8_t *)&himax->i2c_read_value, 1, PI_I2C_XFER_STOP);
1c007e2c:	04040913          	addi	s2,s0,64
    pi_i2c_write(&himax->i2c_device, (uint8_t *)&himax->i2c_req, 2, PI_I2C_XFER_NO_STOP);
1c007e30:	4685                	li	a3,1
1c007e32:	4609                	li	a2,2
1c007e34:	85ce                	mv	a1,s3
    himax->i2c_req.addr = ((addr >> 8) & 0xff) | ((addr & 0xff) << 8);
1c007e36:	03441e23          	sh	s4,60(s0)
    pi_i2c_write(&himax->i2c_device, (uint8_t *)&himax->i2c_req, 2, PI_I2C_XFER_NO_STOP);
1c007e3a:	8526                	mv	a0,s1
1c007e3c:	406040ef          	jal	ra,1c00c242 <pi_i2c_write>
    pi_i2c_read(&himax->i2c_device, (uint8_t *)&himax->i2c_read_value, 1, PI_I2C_XFER_STOP);
1c007e40:	4681                	li	a3,0
1c007e42:	4605                	li	a2,1
1c007e44:	85ca                	mv	a1,s2
1c007e46:	8526                	mv	a0,s1
1c007e48:	4da040ef          	jal	ra,1c00c322 <pi_i2c_read>
    return *(volatile uint8_t *)&himax->i2c_read_value;
1c007e4c:	04044783          	lbu	a5,64(s0)
1c007e50:	0ff7f793          	andi	a5,a5,255
  while (__himax_reg_read(himax, HIMAX_MODE_SELECT) != HIMAX_STANDBY)
1c007e54:	eb89                	bnez	a5,1c007e66 <__himax_reset+0x5c>
}
1c007e56:	40f2                	lw	ra,28(sp)
1c007e58:	4462                	lw	s0,24(sp)
1c007e5a:	44d2                	lw	s1,20(sp)
1c007e5c:	4942                	lw	s2,16(sp)
1c007e5e:	49b2                	lw	s3,12(sp)
1c007e60:	4a22                	lw	s4,8(sp)
1c007e62:	6105                	addi	sp,sp,32
1c007e64:	8082                	ret
    __himax_reg_write(himax, HIMAX_SW_RESET, HIMAX_RESET);
1c007e66:	8522                	mv	a0,s0
1c007e68:	4605                	li	a2,1
1c007e6a:	10300593          	li	a1,259
1c007e6e:	3d89                	jal	1c007cc0 <__himax_reg_write>
    pi_time_wait_us(50);
1c007e70:	03200513          	li	a0,50
1c007e74:	2c7020ef          	jal	ra,1c00a93a <pi_time_wait_us>
1c007e78:	bf65                	j	1c007e30 <__himax_reset+0x26>

1c007e7a <__himax_open>:
{
1c007e7a:	7179                	addi	sp,sp,-48
1c007e7c:	d226                	sw	s1,36(sp)
1c007e7e:	d04a                	sw	s2,32(sp)
  struct pi_himax_conf *conf = (struct pi_himax_conf *)device->config;
1c007e80:	4144                	lw	s1,4(a0)
{
1c007e82:	892a                	mv	s2,a0
  himax_t *himax = (himax_t *)pmsis_l2_malloc(sizeof(himax_t));
1c007e84:	04800513          	li	a0,72
{
1c007e88:	d606                	sw	ra,44(sp)
1c007e8a:	d422                	sw	s0,40(sp)
  himax_t *himax = (himax_t *)pmsis_l2_malloc(sizeof(himax_t));
1c007e8c:	1c3020ef          	jal	ra,1c00a84e <pi_l2_malloc>
  if (himax == NULL) return -1;
1c007e90:	12050f63          	beqz	a0,1c007fce <__himax_open+0x154>
  memcpy(&himax->conf, conf, sizeof(*conf));
1c007e94:	02400613          	li	a2,36
1c007e98:	85a6                	mv	a1,s1
1c007e9a:	842a                	mv	s0,a0
1c007e9c:	3ec050ef          	jal	ra,1c00d288 <memcpy>
  if (bsp_himax_open(conf))
1c007ea0:	8526                	mv	a0,s1
  device->data = (void *)himax;
1c007ea2:	00892423          	sw	s0,8(s2)
  if (bsp_himax_open(conf))
1c007ea6:	6c3010ef          	jal	ra,1c009d68 <bsp_himax_open>
1c007eaa:	10051d63          	bnez	a0,1c007fc4 <__himax_open+0x14a>
  pi_cpi_conf_init(&cpi_conf);
1c007eae:	0028                	addi	a0,sp,8
1c007eb0:	160040ef          	jal	ra,1c00c010 <pi_cpi_conf_init>
  cpi_conf.itf = conf->cpi_itf;
1c007eb4:	449c                	lw	a5,8(s1)
  pi_open_from_conf(&himax->cpi_device, &cpi_conf);
1c007eb6:	02440913          	addi	s2,s0,36
1c007eba:	854a                	mv	a0,s2
1c007ebc:	002c                	addi	a1,sp,8
  cpi_conf.itf = conf->cpi_itf;
1c007ebe:	00f10623          	sb	a5,12(sp)
  pi_open_from_conf(&himax->cpi_device, &cpi_conf);
1c007ec2:	06c020ef          	jal	ra,1c009f2e <pi_open_from_conf>
  if (pi_cpi_open(&himax->cpi_device))
1c007ec6:	854a                	mv	a0,s2
1c007ec8:	152040ef          	jal	ra,1c00c01a <pi_cpi_open>
1c007ecc:	0e051c63          	bnez	a0,1c007fc4 <__himax_open+0x14a>
  pi_i2c_conf_init(&i2c_conf);
1c007ed0:	0808                	addi	a0,sp,16
1c007ed2:	58c040ef          	jal	ra,1c00c45e <pi_i2c_conf_init>
  i2c_conf.cs = 0x48;
1c007ed6:	04800793          	li	a5,72
1c007eda:	00f11b23          	sh	a5,22(sp)
  i2c_conf.itf = conf->i2c_itf;
1c007ede:	44dc                	lw	a5,12(s1)
  pi_open_from_conf(&himax->i2c_device, &i2c_conf);
1c007ee0:	03040493          	addi	s1,s0,48
1c007ee4:	8526                	mv	a0,s1
1c007ee6:	080c                	addi	a1,sp,16
  i2c_conf.itf = conf->i2c_itf;
1c007ee8:	00f10a23          	sb	a5,20(sp)
  pi_open_from_conf(&himax->i2c_device, &i2c_conf);
1c007eec:	042020ef          	jal	ra,1c009f2e <pi_open_from_conf>
  if (pi_i2c_open(&himax->i2c_device))
1c007ef0:	8526                	mv	a0,s1
1c007ef2:	454040ef          	jal	ra,1c00c346 <pi_i2c_open>
1c007ef6:	e561                	bnez	a0,1c007fbe <__himax_open+0x144>
1c007ef8:	5450                	lw	a2,44(s0)
static inline void udma_cpi_cam_tx_cfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_TX_CFG_OFFSET, value); }

static inline uint32_t udma_cpi_cam_tx_initcfg_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_TX_INITCFG_OFFSET); }
static inline void udma_cpi_cam_tx_initcfg_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_TX_INITCFG_OFFSET, value); }

static inline uint32_t udma_cpi_cam_cfg_glob_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET); }
1c007efa:	4618                	lw	a4,8(a2)
}

static inline void pi_cpi_set_format(struct pi_device *device, pi_cpi_format_e format)
{
  rt_cpi_t *cpi = (rt_cpi_t *)device->data;
  udma_cpi_cam_cfg_glob_t reg = { .raw =  udma_cpi_cam_cfg_glob_get(cpi->base) };
1c007efc:	02072783          	lw	a5,32(a4)
  reg.format = format;
1c007f00:	4695                	li	a3,5
1c007f02:	c486a7b3          	p.insert	a5,a3,2,8
static inline void udma_cpi_cam_cfg_glob_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET, value); }
1c007f06:	02f72023          	sw	a5,32(a4)
  if(himax->conf.format>PI_CAMERA_QQVGA){
1c007f0a:	4858                	lw	a4,20(s0)
1c007f0c:	4789                	li	a5,2
1c007f0e:	0ae7f163          	bleu	a4,a5,1c007fb0 <__himax_open+0x136>
      rowlen = himax->conf.format;
1c007f12:	100757b3          	p.exthz	a5,a4

static inline void pi_cpi_set_rowlen(struct pi_device *device, uint16_t rowlen)
{
  rt_cpi_t *cpi = (rt_cpi_t *)device->data;
  /* the rowlen should be the weidth of each frame devided by the channel size in byte */
  udma_cpi_cam_cfg_size_set(cpi->base, UDMA_CPI_CAM_CFG_SIZE_ROWLEN(
1c007f16:	01c64703          	lbu	a4,28(a2)
1c007f1a:	4614                	lw	a3,8(a2)
1c007f1c:	e311                	bnez	a4,1c007f20 <__himax_open+0xa6>
1c007f1e:	4705                	li	a4,1
1c007f20:	02e7c7b3          	div	a5,a5,a4
1c007f24:	17fd                	addi	a5,a5,-1
1c007f26:	07c2                	slli	a5,a5,0x10

static inline uint32_t udma_cpi_cam_cfg_ur_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_UR_OFFSET); }
static inline void udma_cpi_cam_cfg_ur_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_UR_OFFSET, value); }

static inline uint32_t udma_cpi_cam_cfg_size_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_SIZE_OFFSET); }
static inline void udma_cpi_cam_cfg_size_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_SIZE_OFFSET, value); }
1c007f28:	02f6a623          	sw	a5,44(a3)
  if (himax->conf.roi.slice_en != 0)
1c007f2c:	02044783          	lbu	a5,32(s0)
1c007f30:	cfa9                	beqz	a5,1c007f8a <__himax_open+0x110>
    pi_cpi_set_slice(&himax->cpi_device, himax->conf.roi.x>>div,
1c007f32:	01845703          	lhu	a4,24(s0)
            himax->conf.roi.y,
1c007f36:	01a45803          	lhu	a6,26(s0)
    pi_cpi_set_slice(&himax->cpi_device, himax->conf.roi.x>>div,
1c007f3a:	01c45683          	lhu	a3,28(s0)
            himax->conf.roi.h);
1c007f3e:	01e45783          	lhu	a5,30(s0)
static inline uint32_t udma_cpi_cam_cfg_glob_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET); }
1c007f42:	4608                	lw	a0,8(a2)

static inline void pi_cpi_set_slice(struct pi_device *device, uint32_t x, uint32_t y, uint32_t w, uint32_t h)
{
  rt_cpi_t *cpi = (rt_cpi_t *)device->data;

  udma_cpi_cam_cfg_glob_t reg = { .raw =  udma_cpi_cam_cfg_glob_get(cpi->base) };
1c007f44:	02052883          	lw	a7,32(a0)
  reg.frameslice_en = w != 0;
1c007f48:	00d035b3          	snez	a1,a3
1c007f4c:	c075a8b3          	p.insert	a7,a1,0,7
static inline void udma_cpi_cam_cfg_glob_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET, value); }
1c007f50:	03152023          	sw	a7,32(a0)
  udma_cpi_cam_cfg_glob_set(cpi->base, reg.raw);

  if (w)
1c007f54:	ca9d                	beqz	a3,1c007f8a <__himax_open+0x110>
  {
    udma_cpi_cam_cfg_ll_set(cpi->base,
      UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLX(x/(cpi->datasize ? cpi->datasize : 1)) |
1c007f56:	01c64603          	lbu	a2,28(a2)
1c007f5a:	85b2                	mv	a1,a2
1c007f5c:	e211                	bnez	a2,1c007f60 <__himax_open+0xe6>
1c007f5e:	4605                	li	a2,1
1c007f60:	02c75633          	divu	a2,a4,a2
      UDMA_CPI_CAM_CFG_LL_FRAMESLICE_LLY(y)
1c007f64:	01081893          	slli	a7,a6,0x10
    udma_cpi_cam_cfg_ll_set(cpi->base,
1c007f68:	01166633          	or	a2,a2,a7
static inline void udma_cpi_cam_cfg_ll_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_LL_OFFSET, value); }
1c007f6c:	02c52223          	sw	a2,36(a0)
    );

    udma_cpi_cam_cfg_ur_set(cpi->base,
      UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URX((x + w)/(cpi->datasize ? cpi->datasize : 1) - 1) |
1c007f70:	96ba                	add	a3,a3,a4
1c007f72:	872e                	mv	a4,a1
1c007f74:	e191                	bnez	a1,1c007f78 <__himax_open+0xfe>
1c007f76:	4705                	li	a4,1
1c007f78:	02e6d733          	divu	a4,a3,a4
      UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URY(y + h - 1)
1c007f7c:	97c2                	add	a5,a5,a6
1c007f7e:	17fd                	addi	a5,a5,-1
1c007f80:	07c2                	slli	a5,a5,0x10
      UDMA_CPI_CAM_CFG_UR_FRAMESLICE_URX((x + w)/(cpi->datasize ? cpi->datasize : 1) - 1) |
1c007f82:	177d                	addi	a4,a4,-1
    udma_cpi_cam_cfg_ur_set(cpi->base,
1c007f84:	8fd9                	or	a5,a5,a4
static inline void udma_cpi_cam_cfg_ur_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_UR_OFFSET, value); }
1c007f86:	02f52423          	sw	a5,40(a0)
  __himax_reset(himax);
1c007f8a:	8522                	mv	a0,s0
  himax->is_awake = 0;
1c007f8c:	04042223          	sw	zero,68(s0)
  __himax_reset(himax);
1c007f90:	3dad                	jal	1c007e0a <__himax_reset>
  __himax_init_regs(himax);
1c007f92:	8522                	mv	a0,s0
1c007f94:	33b1                	jal	1c007ce0 <__himax_init_regs>
  if(himax->conf.format==PI_CAMERA_QQVGA){
1c007f96:	485c                	lw	a5,20(s0)
  return 0;
1c007f98:	4481                	li	s1,0
  if(himax->conf.format==PI_CAMERA_QQVGA){
1c007f9a:	0027b463          	p.bneimm	a5,2,1c007fa2 <__himax_open+0x128>
    __himax_set_qqvga(himax);
1c007f9e:	8522                	mv	a0,s0
1c007fa0:	3bb5                	jal	1c007d1c <__himax_set_qqvga>
}
1c007fa2:	50b2                	lw	ra,44(sp)
1c007fa4:	5422                	lw	s0,40(sp)
1c007fa6:	8526                	mv	a0,s1
1c007fa8:	5902                	lw	s2,32(sp)
1c007faa:	5492                	lw	s1,36(sp)
1c007fac:	6145                	addi	sp,sp,48
1c007fae:	8082                	ret
      rowlen = 160+2;
1c007fb0:	0a200793          	li	a5,162
  }else if(himax->conf.format==PI_CAMERA_QQVGA){
1c007fb4:	f62721e3          	p.beqimm	a4,2,1c007f16 <__himax_open+0x9c>
      rowlen = 320+4;
1c007fb8:	14400793          	li	a5,324
1c007fbc:	bfa9                	j	1c007f16 <__himax_open+0x9c>
  pi_cpi_close(&himax->cpi_device);
1c007fbe:	854a                	mv	a0,s2
1c007fc0:	0c4040ef          	jal	ra,1c00c084 <pi_cpi_close>
  pmsis_l2_malloc_free(himax, sizeof(himax_t));
1c007fc4:	04800593          	li	a1,72
1c007fc8:	8522                	mv	a0,s0
1c007fca:	093020ef          	jal	ra,1c00a85c <pi_l2_free>
  if (himax == NULL) return -1;
1c007fce:	54fd                	li	s1,-1
1c007fd0:	bfc9                	j	1c007fa2 <__himax_open+0x128>

1c007fd2 <__himax_reopen>:
{
1c007fd2:	7139                	addi	sp,sp,-64
1c007fd4:	da26                	sw	s1,52(sp)
1c007fd6:	d84a                	sw	s2,48(sp)
  struct pi_himax_conf *conf = (struct pi_himax_conf *)device->config;
1c007fd8:	4144                	lw	s1,4(a0)
{
1c007fda:	892a                	mv	s2,a0
  himax_t *himax = (himax_t *)pmsis_l2_malloc(sizeof(himax_t));
1c007fdc:	04800513          	li	a0,72
{
1c007fe0:	d64e                	sw	s3,44(sp)
1c007fe2:	de06                	sw	ra,60(sp)
1c007fe4:	dc22                	sw	s0,56(sp)
1c007fe6:	89ae                	mv	s3,a1
  himax_t *himax = (himax_t *)pmsis_l2_malloc(sizeof(himax_t));
1c007fe8:	067020ef          	jal	ra,1c00a84e <pi_l2_malloc>
  if (himax == NULL) return -1;
1c007fec:	c955                	beqz	a0,1c0080a0 <__himax_reopen+0xce>
  memcpy(&himax->conf, conf, sizeof(*conf));
1c007fee:	02400613          	li	a2,36
1c007ff2:	85a6                	mv	a1,s1
1c007ff4:	842a                	mv	s0,a0
1c007ff6:	292050ef          	jal	ra,1c00d288 <memcpy>
  if (bsp_himax_open(conf))
1c007ffa:	8526                	mv	a0,s1
  device->data = (void *)himax;
1c007ffc:	00892423          	sw	s0,8(s2)
  if (bsp_himax_open(conf))
1c008000:	569010ef          	jal	ra,1c009d68 <bsp_himax_open>
1c008004:	e949                	bnez	a0,1c008096 <__himax_reopen+0xc4>
  pi_cpi_conf_init(&cpi_conf);
1c008006:	0028                	addi	a0,sp,8
1c008008:	008040ef          	jal	ra,1c00c010 <pi_cpi_conf_init>
  cpi_conf.itf = conf->cpi_itf;
1c00800c:	449c                	lw	a5,8(s1)
  pi_open_from_conf(&himax->cpi_device, &cpi_conf);
1c00800e:	02440913          	addi	s2,s0,36
1c008012:	854a                	mv	a0,s2
1c008014:	002c                	addi	a1,sp,8
  cpi_conf.itf = conf->cpi_itf;
1c008016:	00f10623          	sb	a5,12(sp)
  pi_open_from_conf(&himax->cpi_device, &cpi_conf);
1c00801a:	715010ef          	jal	ra,1c009f2e <pi_open_from_conf>
  if (pi_cpi_open(&himax->cpi_device))
1c00801e:	854a                	mv	a0,s2
1c008020:	7fb030ef          	jal	ra,1c00c01a <pi_cpi_open>
1c008024:	e92d                	bnez	a0,1c008096 <__himax_reopen+0xc4>
  pi_i2c_conf_init(&i2c_conf);
1c008026:	0808                	addi	a0,sp,16
1c008028:	436040ef          	jal	ra,1c00c45e <pi_i2c_conf_init>
  i2c_conf.cs = 0x48;
1c00802c:	04800793          	li	a5,72
1c008030:	00f11b23          	sh	a5,22(sp)
  i2c_conf.itf = conf->i2c_itf;
1c008034:	44dc                	lw	a5,12(s1)
  pi_open_from_conf(&himax->i2c_device, &i2c_conf);
1c008036:	03040493          	addi	s1,s0,48
1c00803a:	8526                	mv	a0,s1
1c00803c:	080c                	addi	a1,sp,16
  i2c_conf.itf = conf->i2c_itf;
1c00803e:	00f10a23          	sb	a5,20(sp)
  pi_open_from_conf(&himax->i2c_device, &i2c_conf);
1c008042:	6ed010ef          	jal	ra,1c009f2e <pi_open_from_conf>
  if (pi_i2c_open(&himax->i2c_device))
1c008046:	8526                	mv	a0,s1
1c008048:	2fe040ef          	jal	ra,1c00c346 <pi_i2c_open>
1c00804c:	e131                	bnez	a0,1c008090 <__himax_reopen+0xbe>
1c00804e:	545c                	lw	a5,44(s0)
static inline uint32_t udma_cpi_cam_cfg_glob_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET); }
1c008050:	4798                	lw	a4,8(a5)
  udma_cpi_cam_cfg_glob_t reg = { .raw =  udma_cpi_cam_cfg_glob_get(cpi->base) };
1c008052:	02072783          	lw	a5,32(a4)
  reg.format = format;
1c008056:	4695                	li	a3,5
1c008058:	c486a7b3          	p.insert	a5,a3,2,8
static inline void udma_cpi_cam_cfg_glob_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET, value); }
1c00805c:	02f72023          	sw	a5,32(a4)
  himax->is_awake = 0;
1c008060:	04042223          	sw	zero,68(s0)
  if(opts != PI_CAMERA_OPT_NO_REG_INIT){
1c008064:	0019a763          	p.beqimm	s3,1,1c008072 <__himax_reopen+0xa0>
    __himax_reset(himax);
1c008068:	8522                	mv	a0,s0
1c00806a:	3345                	jal	1c007e0a <__himax_reset>
    __himax_init_regs(himax);
1c00806c:	8522                	mv	a0,s0
1c00806e:	c73ff0ef          	jal	ra,1c007ce0 <__himax_init_regs>
  if(himax->conf.format==PI_CAMERA_QQVGA){
1c008072:	485c                	lw	a5,20(s0)
  return 0;
1c008074:	4481                	li	s1,0
  if(himax->conf.format==PI_CAMERA_QQVGA){
1c008076:	0027b563          	p.bneimm	a5,2,1c008080 <__himax_reopen+0xae>
    __himax_set_qqvga(himax);
1c00807a:	8522                	mv	a0,s0
1c00807c:	ca1ff0ef          	jal	ra,1c007d1c <__himax_set_qqvga>
}
1c008080:	50f2                	lw	ra,60(sp)
1c008082:	5462                	lw	s0,56(sp)
1c008084:	8526                	mv	a0,s1
1c008086:	5942                	lw	s2,48(sp)
1c008088:	54d2                	lw	s1,52(sp)
1c00808a:	59b2                	lw	s3,44(sp)
1c00808c:	6121                	addi	sp,sp,64
1c00808e:	8082                	ret
  pi_cpi_close(&himax->cpi_device);
1c008090:	854a                	mv	a0,s2
1c008092:	7f3030ef          	jal	ra,1c00c084 <pi_cpi_close>
  pmsis_l2_malloc_free(himax, sizeof(himax_t));
1c008096:	04800593          	li	a1,72
1c00809a:	8522                	mv	a0,s0
1c00809c:	7c0020ef          	jal	ra,1c00a85c <pi_l2_free>
  if (himax == NULL) return -1;
1c0080a0:	54fd                	li	s1,-1
1c0080a2:	bff9                	j	1c008080 <__himax_reopen+0xae>

1c0080a4 <__himax_control>:
{
1c0080a4:	1141                	addi	sp,sp,-16
1c0080a6:	c606                	sw	ra,12(sp)
1c0080a8:	c422                	sw	s0,8(sp)
1c0080aa:	c226                	sw	s1,4(sp)
1c0080ac:	c04a                	sw	s2,0(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0080ae:	300474f3          	csrrci	s1,mstatus,8
  switch (cmd)
1c0080b2:	471d                	li	a4,7
  himax_t *himax = (himax_t *)device->data;
1c0080b4:	4500                	lw	s0,8(a0)
  switch (cmd)
1c0080b6:	00b76d63          	bltu	a4,a1,1c0080d0 <__himax_control+0x2c>
1c0080ba:	87ae                	mv	a5,a1
1c0080bc:	1c00f737          	lui	a4,0x1c00f
1c0080c0:	078a                	slli	a5,a5,0x2
1c0080c2:	a6470713          	addi	a4,a4,-1436 # 1c00ea64 <IntegerExpLUT+0x18>
1c0080c6:	20f77783          	p.lw	a5,a5(a4)
1c0080ca:	85b2                	mv	a1,a2
1c0080cc:	8782                	jr	a5
      __himax_reopen(device, open_opt);
1c0080ce:	3711                	jal	1c007fd2 <__himax_reopen>
  __builtin_pulp_spr_write(reg, val);
1c0080d0:	30049073          	csrw	mstatus,s1
}
1c0080d4:	40b2                	lw	ra,12(sp)
1c0080d6:	4422                	lw	s0,8(sp)
1c0080d8:	4492                	lw	s1,4(sp)
1c0080da:	4902                	lw	s2,0(sp)
1c0080dc:	4501                	li	a0,0
1c0080de:	0141                	addi	sp,sp,16
1c0080e0:	8082                	ret
1c0080e2:	545c                	lw	a5,44(s0)
static inline uint32_t udma_cpi_cam_cfg_glob_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET); }
1c0080e4:	4798                	lw	a4,8(a5)
  udma_cpi_cam_cfg_glob_t reg = { .raw =  udma_cpi_cam_cfg_glob_get(cpi->base) };
1c0080e6:	02072783          	lw	a5,32(a4)
  reg.en = 1;
1c0080ea:	4905                	li	s2,1
1c0080ec:	c1f927b3          	p.insert	a5,s2,0,31
static inline void udma_cpi_cam_cfg_glob_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET, value); }
1c0080f0:	02f72023          	sw	a5,32(a4)
  if (!himax->is_awake)
1c0080f4:	407c                	lw	a5,68(s0)
1c0080f6:	ffe9                	bnez	a5,1c0080d0 <__himax_control+0x2c>
  __himax_reg_write(himax, HIMAX_MODE_SELECT, mode);
1c0080f8:	4605                	li	a2,1
1c0080fa:	10000593          	li	a1,256
1c0080fe:	8522                	mv	a0,s0
1c008100:	bc1ff0ef          	jal	ra,1c007cc0 <__himax_reg_write>
    himax->is_awake = 1;
1c008104:	05242223          	sw	s2,68(s0)
1c008108:	b7e1                	j	1c0080d0 <__himax_control+0x2c>
      __himax_standby(himax);
1c00810a:	8522                	mv	a0,s0
1c00810c:	cb9ff0ef          	jal	ra,1c007dc4 <__himax_standby>
1c008110:	545c                	lw	a5,44(s0)
static inline uint32_t udma_cpi_cam_cfg_glob_get(uint32_t base) { return ARCHI_READ(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET); }
1c008112:	4798                	lw	a4,8(a5)
  udma_cpi_cam_cfg_glob_t reg = { .raw =  udma_cpi_cam_cfg_glob_get(cpi->base) };
1c008114:	02072783          	lw	a5,32(a4)
  reg.en = 0;
1c008118:	c1f027b3          	p.insert	a5,zero,0,31
static inline void udma_cpi_cam_cfg_glob_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, UDMA_CPI_CAM_CFG_GLOB_OFFSET, value); }
1c00811c:	02f72023          	sw	a5,32(a4)
1c008120:	bf45                	j	1c0080d0 <__himax_control+0x2c>
  if (!himax->is_awake)
1c008122:	407c                	lw	a5,68(s0)
1c008124:	eb89                	bnez	a5,1c008136 <__himax_control+0x92>
  __himax_reg_write(himax, HIMAX_MODE_SELECT, mode);
1c008126:	4605                	li	a2,1
1c008128:	10000593          	li	a1,256
1c00812c:	8522                	mv	a0,s0
1c00812e:	b93ff0ef          	jal	ra,1c007cc0 <__himax_reg_write>
    himax->is_awake = 1;
1c008132:	4785                	li	a5,1
1c008134:	c07c                	sw	a5,68(s0)
    pi_time_wait_us(1000000);
1c008136:	000f4537          	lui	a0,0xf4
1c00813a:	24050513          	addi	a0,a0,576 # f4240 <__L2+0x74240>
1c00813e:	7fc020ef          	jal	ra,1c00a93a <pi_time_wait_us>
    __himax_standby(himax);
1c008142:	8522                	mv	a0,s0
1c008144:	c81ff0ef          	jal	ra,1c007dc4 <__himax_standby>
1c008148:	b761                	j	1c0080d0 <__himax_control+0x2c>

1c00814a <pi_himax_conf_init>:
  .reg_set        = &__himax_reg_set,
  .reg_get        = &__himax_reg_get
};

void pi_himax_conf_init(struct pi_himax_conf *conf)
{
1c00814a:	1141                	addi	sp,sp,-16
  conf->camera.api = &himax_api;
1c00814c:	1c00f7b7          	lui	a5,0x1c00f
{
1c008150:	c422                	sw	s0,8(sp)
1c008152:	c606                	sw	ra,12(sp)
  conf->camera.api = &himax_api;
1c008154:	eb878793          	addi	a5,a5,-328 # 1c00eeb8 <himax_api>
1c008158:	c15c                	sw	a5,4(a0)
  conf->skip_pads_config = 0;
  conf->format = PI_CAMERA_QVGA; //By Default QVGA
1c00815a:	4785                	li	a5,1
  conf->skip_pads_config = 0;
1c00815c:	00050823          	sb	zero,16(a0)
  conf->format = PI_CAMERA_QVGA; //By Default QVGA
1c008160:	c95c                	sw	a5,20(a0)
  conf->roi.slice_en = 0; //Disable the ROI by default.
1c008162:	02050023          	sb	zero,32(a0)
{
1c008166:	842a                	mv	s0,a0
  bsp_himax_conf_init(conf);
1c008168:	3e7010ef          	jal	ra,1c009d4e <bsp_himax_conf_init>
  __camera_conf_init(&conf->camera);
1c00816c:	8522                	mv	a0,s0
}
1c00816e:	4422                	lw	s0,8(sp)
1c008170:	40b2                	lw	ra,12(sp)
1c008172:	0141                	addi	sp,sp,16
  __camera_conf_init(&conf->camera);
1c008174:	b4bff06f          	j	1c007cbe <__camera_conf_init>

1c008178 <__rt_event_enqueue>:
  if (sched->first) {
1c008178:	01c02683          	lw	a3,28(zero) # 1c <__rt_sched>
  event->next = NULL;
1c00817c:	00052023          	sw	zero,0(a0)
1c008180:	01c00713          	li	a4,28
  if (sched->first) {
1c008184:	c689                	beqz	a3,1c00818e <__rt_event_enqueue+0x16>
    sched->last->next = event;
1c008186:	435c                	lw	a5,4(a4)
1c008188:	c388                	sw	a0,0(a5)
  sched->last = event;
1c00818a:	c348                	sw	a0,4(a4)
}
1c00818c:	8082                	ret
    sched->first = event;
1c00818e:	00a02e23          	sw	a0,28(zero) # 1c <__rt_sched>
1c008192:	bfe5                	j	1c00818a <__rt_event_enqueue+0x12>

1c008194 <hyperflash_ioctl>:



static int32_t hyperflash_ioctl(struct pi_device *device, uint32_t cmd, void *arg)
{
  switch (cmd)
1c008194:	e589                	bnez	a1,1c00819e <hyperflash_ioctl+0xa>
  {
    case PI_FLASH_IOCTL_INFO:
    {
      struct pi_flash_info *flash_info = (struct pi_flash_info *)arg;
      flash_info->sector_size = 1<<18;
1c008196:	000407b7          	lui	a5,0x40
1c00819a:	c21c                	sw	a5,0(a2)
      // TODO find a way to know what is on the flash, as they may be a boot binary
      flash_info->flash_start = flash_info->sector_size;
1c00819c:	c25c                	sw	a5,4(a2)
    }
  }
  return 0;
}
1c00819e:	4501                	li	a0,0
1c0081a0:	8082                	ret

1c0081a2 <hyperflash_stall_task>:
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0081a2:	30047373          	csrrci	t1,mstatus,8

    restore_irq(irq);
    return 1;
  }
#else
  if (hyperflash->pending_task != NULL)
1c0081a6:	01852e03          	lw	t3,24(a0)
1c0081aa:	020e0763          	beqz	t3,1c0081d8 <hyperflash_stall_task+0x36>
  {
    task->implem.data[0] = id;
1c0081ae:	dd90                	sw	a2,56(a1)
    task->implem.data[1] = arg0;
1c0081b0:	ddd4                	sw	a3,60(a1)
    task->implem.data[2] = arg1;
1c0081b2:	c1b8                	sw	a4,64(a1)
    task->implem.data[3] = arg2;
1c0081b4:	c1fc                	sw	a5,68(a1)
    task->implem.data[4] = arg3;
1c0081b6:	0505a423          	sw	a6,72(a1)
    task->implem.data[5] = arg4;
1c0081ba:	0515a623          	sw	a7,76(a1)

    if (hyperflash->waiting_first)
1c0081be:	491c                	lw	a5,16(a0)
1c0081c0:	cb91                	beqz	a5,1c0081d4 <hyperflash_stall_task+0x32>
      hyperflash->waiting_last->implem.next = task;
1c0081c2:	495c                	lw	a5,20(a0)
1c0081c4:	cfcc                	sw	a1,28(a5)
    else
      hyperflash->waiting_first = task;

    hyperflash->waiting_last = task;
1c0081c6:	c94c                	sw	a1,20(a0)
    task->implem.next = NULL;
1c0081c8:	0005ae23          	sw	zero,28(a1)
  __builtin_pulp_spr_write(reg, val);
1c0081cc:	30031073          	csrw	mstatus,t1

    restore_irq(irq);
    return 1;
1c0081d0:	4505                	li	a0,1
1c0081d2:	8082                	ret
      hyperflash->waiting_first = task;
1c0081d4:	c90c                	sw	a1,16(a0)
1c0081d6:	bfc5                	j	1c0081c6 <hyperflash_stall_task+0x24>
  }
#endif  /* PMSIS_DRIVERS */

  hyperflash->pending_task = task;
1c0081d8:	cd0c                	sw	a1,24(a0)
1c0081da:	30031073          	csrw	mstatus,t1

  restore_irq(irq);
  return 0;
1c0081de:	4501                	li	a0,0
}
1c0081e0:	8082                	ret

1c0081e2 <hyperflash_read_2d_async>:
{
1c0081e2:	1101                	addi	sp,sp,-32
1c0081e4:	cc22                	sw	s0,24(sp)
  hyperflash_t *hyperflash = (hyperflash_t *)device->data;
1c0081e6:	4500                	lw	s0,8(a0)
{
1c0081e8:	ca26                	sw	s1,20(sp)
1c0081ea:	84ae                	mv	s1,a1
1c0081ec:	c84a                	sw	s2,16(sp)
1c0081ee:	c64e                	sw	s3,12(sp)
1c0081f0:	c452                	sw	s4,8(sp)
1c0081f2:	c256                	sw	s5,4(sp)
1c0081f4:	c05a                	sw	s6,0(sp)
1c0081f6:	8932                	mv	s2,a2
1c0081f8:	8b2a                	mv	s6,a0
1c0081fa:	89b6                	mv	s3,a3
1c0081fc:	8a3a                	mv	s4,a4
1c0081fe:	8abe                	mv	s5,a5
1c008200:	85c2                	mv	a1,a6
  if (hyperflash_stall_task(hyperflash, task, STALL_TASK_READ_2D, addr, (uint32_t)data, size, stride, length))
1c008202:	88be                	mv	a7,a5
1c008204:	883a                	mv	a6,a4
1c008206:	87b6                	mv	a5,a3
1c008208:	8732                	mv	a4,a2
1c00820a:	86a6                	mv	a3,s1
1c00820c:	4619                	li	a2,6
1c00820e:	8522                	mv	a0,s0
{
1c008210:	ce06                	sw	ra,28(sp)
  if (hyperflash_stall_task(hyperflash, task, STALL_TASK_READ_2D, addr, (uint32_t)data, size, stride, length))
1c008212:	3f41                	jal	1c0081a2 <hyperflash_stall_task>
1c008214:	e129                	bnez	a0,1c008256 <hyperflash_read_2d_async+0x74>
  task->arg[0] = (uint32_t)callback;
1c008216:	1c0087b7          	lui	a5,0x1c008
1c00821a:	45c78793          	addi	a5,a5,1116 # 1c00845c <hyperflash_handle_pending_task>
  task->done = 0;
1c00821e:	02040e23          	sb	zero,60(s0)
1c008222:	d45c                	sw	a5,44(s0)
  task->implem.keep = 1;
1c008224:	4785                	li	a5,1
  task->arg[1] = (uint32_t)arg;
1c008226:	03642823          	sw	s6,48(s0)
  task->implem.keep = 1;
1c00822a:	c83c                	sw	a5,80(s0)
  task->id = PI_TASK_CALLBACK_ID;
1c00822c:	04042023          	sw	zero,64(s0)
  pi_hyper_read_2d_async(&hyperflash->hyper_device, addr, data, size, stride, length, pi_task_callback(&hyperflash->task, hyperflash_handle_pending_task, device));
1c008230:	02840813          	addi	a6,s0,40
1c008234:	8522                	mv	a0,s0
}
1c008236:	4462                	lw	s0,24(sp)
1c008238:	40f2                	lw	ra,28(sp)
1c00823a:	4b02                	lw	s6,0(sp)
  pi_hyper_read_2d_async(&hyperflash->hyper_device, addr, data, size, stride, length, pi_task_callback(&hyperflash->task, hyperflash_handle_pending_task, device));
1c00823c:	87d6                	mv	a5,s5
1c00823e:	8752                	mv	a4,s4
}
1c008240:	4a92                	lw	s5,4(sp)
1c008242:	4a22                	lw	s4,8(sp)
  pi_hyper_read_2d_async(&hyperflash->hyper_device, addr, data, size, stride, length, pi_task_callback(&hyperflash->task, hyperflash_handle_pending_task, device));
1c008244:	86ce                	mv	a3,s3
1c008246:	864a                	mv	a2,s2
}
1c008248:	49b2                	lw	s3,12(sp)
1c00824a:	4942                	lw	s2,16(sp)
  pi_hyper_read_2d_async(&hyperflash->hyper_device, addr, data, size, stride, length, pi_task_callback(&hyperflash->task, hyperflash_handle_pending_task, device));
1c00824c:	85a6                	mv	a1,s1
}
1c00824e:	44d2                	lw	s1,20(sp)
1c008250:	6105                	addi	sp,sp,32
  pi_hyper_read_2d_async(&hyperflash->hyper_device, addr, data, size, stride, length, pi_task_callback(&hyperflash->task, hyperflash_handle_pending_task, device));
1c008252:	5530306f          	j	1c00bfa4 <pi_hyper_read_2d_async>
}
1c008256:	40f2                	lw	ra,28(sp)
1c008258:	4462                	lw	s0,24(sp)
1c00825a:	44d2                	lw	s1,20(sp)
1c00825c:	4942                	lw	s2,16(sp)
1c00825e:	49b2                	lw	s3,12(sp)
1c008260:	4a22                	lw	s4,8(sp)
1c008262:	4a92                	lw	s5,4(sp)
1c008264:	4b02                	lw	s6,0(sp)
1c008266:	6105                	addi	sp,sp,32
1c008268:	8082                	ret

1c00826a <hyperflash_copy_2d_async>:



static int hyperflash_copy_2d_async(struct pi_device *device, uint32_t flash_addr, void *buffer, uint32_t size, uint32_t stride, uint32_t length, int ext2loc, pi_task_t *task)
{
  if (!ext2loc)
1c00826a:	00080a63          	beqz	a6,1c00827e <hyperflash_copy_2d_async+0x14>
{
1c00826e:	1141                	addi	sp,sp,-16
1c008270:	8846                	mv	a6,a7
1c008272:	c606                	sw	ra,12(sp)
    return -1;

  hyperflash_read_2d_async(device, flash_addr, buffer, size, stride, length, task);
1c008274:	37bd                	jal	1c0081e2 <hyperflash_read_2d_async>

  return 0;
}
1c008276:	40b2                	lw	ra,12(sp)
  return 0;
1c008278:	4501                	li	a0,0
}
1c00827a:	0141                	addi	sp,sp,16
1c00827c:	8082                	ret
    return -1;
1c00827e:	557d                	li	a0,-1
}
1c008280:	8082                	ret

1c008282 <hyperflash_set_reg_exec>:
  hyperflash->udma_buffer[0] = value;
1c008282:	00c51623          	sh	a2,12(a0)
  pi_hyper_write(&hyperflash->hyper_device, addr, hyperflash->udma_buffer, 2);
1c008286:	4689                	li	a3,2
1c008288:	00c50613          	addi	a2,a0,12
1c00828c:	1710306f          	j	1c00bbfc <pi_hyper_write>

1c008290 <hyperflash_erase_sector_async>:
{
1c008290:	1101                	addi	sp,sp,-32
1c008292:	cc22                	sw	s0,24(sp)
  hyperflash_t *hyperflash = (hyperflash_t *)device->data;
1c008294:	4500                	lw	s0,8(a0)
{
1c008296:	c64e                	sw	s3,12(sp)
1c008298:	89ae                	mv	s3,a1
1c00829a:	c84a                	sw	s2,16(sp)
1c00829c:	85b2                	mv	a1,a2
1c00829e:	892a                	mv	s2,a0
  if (hyperflash_stall_task(hyperflash, task, STALL_TASK_ERASE_SECTOR, addr, 0, 0, 0, 0))
1c0082a0:	4881                	li	a7,0
1c0082a2:	4801                	li	a6,0
1c0082a4:	4781                	li	a5,0
1c0082a6:	4701                	li	a4,0
1c0082a8:	86ce                	mv	a3,s3
1c0082aa:	4609                	li	a2,2
1c0082ac:	8522                	mv	a0,s0
{
1c0082ae:	ce06                	sw	ra,28(sp)
1c0082b0:	ca26                	sw	s1,20(sp)
  if (hyperflash_stall_task(hyperflash, task, STALL_TASK_ERASE_SECTOR, addr, 0, 0, 0, 0))
1c0082b2:	3dc5                	jal	1c0081a2 <hyperflash_stall_task>
1c0082b4:	ed3d                	bnez	a0,1c008332 <hyperflash_erase_sector_async+0xa2>
  hyperflash_set_reg_exec(hyperflash, 0x555<<1, 0xAA);
1c0082b6:	6485                	lui	s1,0x1
1c0082b8:	aaa48593          	addi	a1,s1,-1366 # aaa <__rt_stack_size+0x2aa>
1c0082bc:	8522                	mv	a0,s0
1c0082be:	0aa00613          	li	a2,170
1c0082c2:	37c1                	jal	1c008282 <hyperflash_set_reg_exec>
  hyperflash_set_reg_exec(hyperflash, 0x2AA<<1, 0x55);
1c0082c4:	8522                	mv	a0,s0
1c0082c6:	05500613          	li	a2,85
1c0082ca:	55400593          	li	a1,1364
1c0082ce:	3f55                	jal	1c008282 <hyperflash_set_reg_exec>
  hyperflash_set_reg_exec(hyperflash, 0x555<<1, 0x80);
1c0082d0:	aaa48593          	addi	a1,s1,-1366
1c0082d4:	8522                	mv	a0,s0
1c0082d6:	08000613          	li	a2,128
1c0082da:	3765                	jal	1c008282 <hyperflash_set_reg_exec>
  hyperflash_set_reg_exec(hyperflash, 0x555<<1, 0xAA);
1c0082dc:	aaa48593          	addi	a1,s1,-1366
1c0082e0:	8522                	mv	a0,s0
1c0082e2:	0aa00613          	li	a2,170
1c0082e6:	3f71                	jal	1c008282 <hyperflash_set_reg_exec>
  hyperflash_set_reg_exec(hyperflash, 0x2AA<<1, 0x55);
1c0082e8:	8522                	mv	a0,s0
1c0082ea:	05500613          	li	a2,85
1c0082ee:	55400593          	li	a1,1364
1c0082f2:	3f41                	jal	1c008282 <hyperflash_set_reg_exec>
  hyperflash_set_reg_exec(hyperflash, addr, 0x30);
1c0082f4:	85ce                	mv	a1,s3
1c0082f6:	8522                	mv	a0,s0
1c0082f8:	03000613          	li	a2,48
1c0082fc:	3759                	jal	1c008282 <hyperflash_set_reg_exec>
  task->arg[0] = (uint32_t)callback;
1c0082fe:	1c0097b7          	lui	a5,0x1c009
1c008302:	a7678793          	addi	a5,a5,-1418 # 1c008a76 <hyperflash_check_erase>
1c008306:	02040e23          	sb	zero,60(s0)
1c00830a:	d45c                	sw	a5,44(s0)
  task->implem.keep = 1;
1c00830c:	4785                	li	a5,1
  task->arg[1] = (uint32_t)arg;
1c00830e:	03242823          	sw	s2,48(s0)
  task->id = PI_TASK_CALLBACK_ID;
1c008312:	04042023          	sw	zero,64(s0)
  task->implem.keep = 1;
1c008316:	c83c                	sw	a5,80(s0)
  pi_task_push_delayed_us(pi_task_callback(&hyperflash->task, hyperflash_check_erase, device), 10000);
1c008318:	02840513          	addi	a0,s0,40
}
1c00831c:	4462                	lw	s0,24(sp)
1c00831e:	40f2                	lw	ra,28(sp)
1c008320:	44d2                	lw	s1,20(sp)
1c008322:	4942                	lw	s2,16(sp)
1c008324:	49b2                	lw	s3,12(sp)
  pi_task_push_delayed_us(pi_task_callback(&hyperflash->task, hyperflash_check_erase, device), 10000);
1c008326:	6589                	lui	a1,0x2
1c008328:	71058593          	addi	a1,a1,1808 # 2710 <__rt_stack_size+0x1f10>
}
1c00832c:	6105                	addi	sp,sp,32
  pi_task_push_delayed_us(pi_task_callback(&hyperflash->task, hyperflash_check_erase, device), 10000);
1c00832e:	33e0206f          	j	1c00a66c <pi_task_push_delayed_us>
}
1c008332:	40f2                	lw	ra,28(sp)
1c008334:	4462                	lw	s0,24(sp)
1c008336:	44d2                	lw	s1,20(sp)
1c008338:	4942                	lw	s2,16(sp)
1c00833a:	49b2                	lw	s3,12(sp)
1c00833c:	6105                	addi	sp,sp,32
1c00833e:	8082                	ret

1c008340 <hyperflash_erase_chip_async>:
{
1c008340:	1141                	addi	sp,sp,-16
1c008342:	c422                	sw	s0,8(sp)
  hyperflash_t *hyperflash = (hyperflash_t *)device->data;
1c008344:	4500                	lw	s0,8(a0)
{
1c008346:	c04a                	sw	s2,0(sp)
  if (hyperflash_stall_task(hyperflash, task, STALL_TASK_ERASE_CHIP, 0, 0, 0, 0, 0))
1c008348:	4881                	li	a7,0
{
1c00834a:	892a                	mv	s2,a0
  if (hyperflash_stall_task(hyperflash, task, STALL_TASK_ERASE_CHIP, 0, 0, 0, 0, 0))
1c00834c:	4801                	li	a6,0
1c00834e:	4781                	li	a5,0
1c008350:	4701                	li	a4,0
1c008352:	4681                	li	a3,0
1c008354:	4605                	li	a2,1
1c008356:	8522                	mv	a0,s0
{
1c008358:	c606                	sw	ra,12(sp)
1c00835a:	c226                	sw	s1,4(sp)
  if (hyperflash_stall_task(hyperflash, task, STALL_TASK_ERASE_CHIP, 0, 0, 0, 0, 0))
1c00835c:	3599                	jal	1c0081a2 <hyperflash_stall_task>
1c00835e:	ed35                	bnez	a0,1c0083da <hyperflash_erase_chip_async+0x9a>
  hyperflash_set_reg_exec(hyperflash, 0x555<<1, 0xAA);
1c008360:	6485                	lui	s1,0x1
1c008362:	aaa48593          	addi	a1,s1,-1366 # aaa <__rt_stack_size+0x2aa>
1c008366:	8522                	mv	a0,s0
1c008368:	0aa00613          	li	a2,170
1c00836c:	3f19                	jal	1c008282 <hyperflash_set_reg_exec>
  hyperflash_set_reg_exec(hyperflash, 0x2AA<<1, 0x55);
1c00836e:	8522                	mv	a0,s0
1c008370:	05500613          	li	a2,85
1c008374:	55400593          	li	a1,1364
1c008378:	3729                	jal	1c008282 <hyperflash_set_reg_exec>
  hyperflash_set_reg_exec(hyperflash, 0x555<<1, 0x80);
1c00837a:	aaa48593          	addi	a1,s1,-1366
1c00837e:	8522                	mv	a0,s0
1c008380:	08000613          	li	a2,128
1c008384:	3dfd                	jal	1c008282 <hyperflash_set_reg_exec>
  hyperflash_set_reg_exec(hyperflash, 0x555<<1, 0xAA);
1c008386:	aaa48593          	addi	a1,s1,-1366
1c00838a:	8522                	mv	a0,s0
1c00838c:	0aa00613          	li	a2,170
1c008390:	3dcd                	jal	1c008282 <hyperflash_set_reg_exec>
  hyperflash_set_reg_exec(hyperflash, 0x2AA<<1, 0x55);
1c008392:	8522                	mv	a0,s0
1c008394:	05500613          	li	a2,85
1c008398:	55400593          	li	a1,1364
1c00839c:	35dd                	jal	1c008282 <hyperflash_set_reg_exec>
  hyperflash_set_reg_exec(hyperflash, 0x555<<1, 0x10);
1c00839e:	aaa48593          	addi	a1,s1,-1366
1c0083a2:	8522                	mv	a0,s0
1c0083a4:	4641                	li	a2,16
1c0083a6:	3df1                	jal	1c008282 <hyperflash_set_reg_exec>
  task->arg[0] = (uint32_t)callback;
1c0083a8:	1c0097b7          	lui	a5,0x1c009
1c0083ac:	a7678793          	addi	a5,a5,-1418 # 1c008a76 <hyperflash_check_erase>
1c0083b0:	02040e23          	sb	zero,60(s0)
1c0083b4:	d45c                	sw	a5,44(s0)
  task->implem.keep = 1;
1c0083b6:	4785                	li	a5,1
  task->arg[1] = (uint32_t)arg;
1c0083b8:	03242823          	sw	s2,48(s0)
  task->id = PI_TASK_CALLBACK_ID;
1c0083bc:	04042023          	sw	zero,64(s0)
  task->implem.keep = 1;
1c0083c0:	c83c                	sw	a5,80(s0)
  pi_task_push_delayed_us(pi_task_callback(&hyperflash->task, hyperflash_check_erase, device), 100000);
1c0083c2:	02840513          	addi	a0,s0,40
}
1c0083c6:	4422                	lw	s0,8(sp)
1c0083c8:	40b2                	lw	ra,12(sp)
1c0083ca:	4492                	lw	s1,4(sp)
1c0083cc:	4902                	lw	s2,0(sp)
  pi_task_push_delayed_us(pi_task_callback(&hyperflash->task, hyperflash_check_erase, device), 100000);
1c0083ce:	65e1                	lui	a1,0x18
1c0083d0:	6a058593          	addi	a1,a1,1696 # 186a0 <__L1Cl+0x86a0>
}
1c0083d4:	0141                	addi	sp,sp,16
  pi_task_push_delayed_us(pi_task_callback(&hyperflash->task, hyperflash_check_erase, device), 100000);
1c0083d6:	2960206f          	j	1c00a66c <pi_task_push_delayed_us>
}
1c0083da:	40b2                	lw	ra,12(sp)
1c0083dc:	4422                	lw	s0,8(sp)
1c0083de:	4492                	lw	s1,4(sp)
1c0083e0:	4902                	lw	s2,0(sp)
1c0083e2:	0141                	addi	sp,sp,16
1c0083e4:	8082                	ret

1c0083e6 <hyperflash_read_async>:
{
1c0083e6:	1101                	addi	sp,sp,-32
1c0083e8:	cc22                	sw	s0,24(sp)
  hyperflash_t *hyperflash = (hyperflash_t *)device->data;
1c0083ea:	4500                	lw	s0,8(a0)
{
1c0083ec:	ca26                	sw	s1,20(sp)
1c0083ee:	84ae                	mv	s1,a1
1c0083f0:	c84a                	sw	s2,16(sp)
1c0083f2:	c64e                	sw	s3,12(sp)
1c0083f4:	c452                	sw	s4,8(sp)
1c0083f6:	8932                	mv	s2,a2
1c0083f8:	8a2a                	mv	s4,a0
1c0083fa:	89b6                	mv	s3,a3
1c0083fc:	85ba                	mv	a1,a4
  if (hyperflash_stall_task(hyperflash, task, STALL_TASK_READ, addr, (uint32_t)data, size, 0, 0))
1c0083fe:	87b6                	mv	a5,a3
1c008400:	8732                	mv	a4,a2
1c008402:	4881                	li	a7,0
1c008404:	4801                	li	a6,0
1c008406:	86a6                	mv	a3,s1
1c008408:	4615                	li	a2,5
1c00840a:	8522                	mv	a0,s0
{
1c00840c:	ce06                	sw	ra,28(sp)
  if (hyperflash_stall_task(hyperflash, task, STALL_TASK_READ, addr, (uint32_t)data, size, 0, 0))
1c00840e:	d95ff0ef          	jal	ra,1c0081a2 <hyperflash_stall_task>
1c008412:	ed0d                	bnez	a0,1c00844c <hyperflash_read_async+0x66>
  task->arg[0] = (uint32_t)callback;
1c008414:	1c0087b7          	lui	a5,0x1c008
1c008418:	45c78793          	addi	a5,a5,1116 # 1c00845c <hyperflash_handle_pending_task>
1c00841c:	02040e23          	sb	zero,60(s0)
1c008420:	d45c                	sw	a5,44(s0)
  task->implem.keep = 1;
1c008422:	4785                	li	a5,1
  task->arg[1] = (uint32_t)arg;
1c008424:	03442823          	sw	s4,48(s0)
  task->id = PI_TASK_CALLBACK_ID;
1c008428:	04042023          	sw	zero,64(s0)
  task->implem.keep = 1;
1c00842c:	c83c                	sw	a5,80(s0)
  pi_hyper_read_async(&hyperflash->hyper_device, addr, data, size, pi_task_callback(&hyperflash->task, hyperflash_handle_pending_task, device));
1c00842e:	02840713          	addi	a4,s0,40
1c008432:	8522                	mv	a0,s0
}
1c008434:	4462                	lw	s0,24(sp)
1c008436:	40f2                	lw	ra,28(sp)
1c008438:	4a22                	lw	s4,8(sp)
  pi_hyper_read_async(&hyperflash->hyper_device, addr, data, size, pi_task_callback(&hyperflash->task, hyperflash_handle_pending_task, device));
1c00843a:	86ce                	mv	a3,s3
1c00843c:	864a                	mv	a2,s2
}
1c00843e:	49b2                	lw	s3,12(sp)
1c008440:	4942                	lw	s2,16(sp)
  pi_hyper_read_async(&hyperflash->hyper_device, addr, data, size, pi_task_callback(&hyperflash->task, hyperflash_handle_pending_task, device));
1c008442:	85a6                	mv	a1,s1
}
1c008444:	44d2                	lw	s1,20(sp)
1c008446:	6105                	addi	sp,sp,32
  pi_hyper_read_async(&hyperflash->hyper_device, addr, data, size, pi_task_callback(&hyperflash->task, hyperflash_handle_pending_task, device));
1c008448:	7640306f          	j	1c00bbac <pi_hyper_read_async>
}
1c00844c:	40f2                	lw	ra,28(sp)
1c00844e:	4462                	lw	s0,24(sp)
1c008450:	44d2                	lw	s1,20(sp)
1c008452:	4942                	lw	s2,16(sp)
1c008454:	49b2                	lw	s3,12(sp)
1c008456:	4a22                	lw	s4,8(sp)
1c008458:	6105                	addi	sp,sp,32
1c00845a:	8082                	ret

1c00845c <hyperflash_handle_pending_task>:
{
1c00845c:	1101                	addi	sp,sp,-32
1c00845e:	ca26                	sw	s1,20(sp)
  hyperflash_t *hyperflash = (hyperflash_t *)device->data;
1c008460:	4504                	lw	s1,8(a0)
{
1c008462:	cc22                	sw	s0,24(sp)
1c008464:	842a                	mv	s0,a0
1c008466:	ce06                	sw	ra,28(sp)
1c008468:	c84a                	sw	s2,16(sp)
1c00846a:	c64e                	sw	s3,12(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00846c:	30047973          	csrrci	s2,mstatus,8
  pi_task_enqueue(hyperflash->pending_task);
1c008470:	4c88                	lw	a0,24(s1)
1c008472:	300479f3          	csrrci	s3,mstatus,8
  __rt_event_enqueue(event);
1c008476:	d03ff0ef          	jal	ra,1c008178 <__rt_event_enqueue>
  __builtin_pulp_spr_write(reg, val);
1c00847a:	30099073          	csrw	mstatus,s3
  pi_task_t *task = hyperflash->waiting_first;
1c00847e:	4898                	lw	a4,16(s1)
  hyperflash->pending_task = NULL;
1c008480:	0004ac23          	sw	zero,24(s1)
  if (task)
1c008484:	c319                	beqz	a4,1c00848a <hyperflash_handle_pending_task+0x2e>
    hyperflash->waiting_first = task->implem.next;
1c008486:	4f5c                	lw	a5,28(a4)
1c008488:	c89c                	sw	a5,16(s1)
1c00848a:	30091073          	csrw	mstatus,s2
  if (task)
1c00848e:	c369                	beqz	a4,1c008550 <hyperflash_handle_pending_task+0xf4>
    if (task->implem.data[0] == STALL_TASK_PROGRAM)
1c008490:	5f1c                	lw	a5,56(a4)
1c008492:	ef81                	bnez	a5,1c0084aa <hyperflash_handle_pending_task+0x4e>
      hyperflash_program_async(device, task->implem.data[1], (void *)task->implem.data[2], task->implem.data[3], task);
1c008494:	8522                	mv	a0,s0
}
1c008496:	4462                	lw	s0,24(sp)
1c008498:	40f2                	lw	ra,28(sp)
1c00849a:	44d2                	lw	s1,20(sp)
1c00849c:	4942                	lw	s2,16(sp)
1c00849e:	49b2                	lw	s3,12(sp)
      hyperflash_program_async(device, task->implem.data[1], (void *)task->implem.data[2], task->implem.data[3], task);
1c0084a0:	4374                	lw	a3,68(a4)
1c0084a2:	4330                	lw	a2,64(a4)
1c0084a4:	5f4c                	lw	a1,60(a4)
}
1c0084a6:	6105                	addi	sp,sp,32
      hyperflash_program_async(device, task->implem.data[1], (void *)task->implem.data[2], task->implem.data[3], task);
1c0084a8:	ac21                	j	1c0086c0 <hyperflash_program_async>
    else if (task->implem.data[0] == STALL_TASK_ERASE_CHIP)
1c0084aa:	0017bb63          	p.bneimm	a5,1,1c0084c0 <hyperflash_handle_pending_task+0x64>
      hyperflash_erase_chip_async(device, task);
1c0084ae:	8522                	mv	a0,s0
}
1c0084b0:	4462                	lw	s0,24(sp)
1c0084b2:	40f2                	lw	ra,28(sp)
1c0084b4:	44d2                	lw	s1,20(sp)
1c0084b6:	4942                	lw	s2,16(sp)
1c0084b8:	49b2                	lw	s3,12(sp)
      hyperflash_erase_chip_async(device, task);
1c0084ba:	85ba                	mv	a1,a4
}
1c0084bc:	6105                	addi	sp,sp,32
      hyperflash_erase_chip_async(device, task);
1c0084be:	b549                	j	1c008340 <hyperflash_erase_chip_async>
    else if (task->implem.data[0] == STALL_TASK_ERASE_SECTOR)
1c0084c0:	0027bd63          	p.bneimm	a5,2,1c0084da <hyperflash_handle_pending_task+0x7e>
      hyperflash_erase_sector_async(device, task->implem.data[1], task);
1c0084c4:	8522                	mv	a0,s0
}
1c0084c6:	4462                	lw	s0,24(sp)
1c0084c8:	40f2                	lw	ra,28(sp)
1c0084ca:	44d2                	lw	s1,20(sp)
1c0084cc:	4942                	lw	s2,16(sp)
1c0084ce:	49b2                	lw	s3,12(sp)
      hyperflash_erase_sector_async(device, task->implem.data[1], task);
1c0084d0:	5f4c                	lw	a1,60(a4)
1c0084d2:	863a                	mv	a2,a4
}
1c0084d4:	6105                	addi	sp,sp,32
      hyperflash_erase_sector_async(device, task->implem.data[1], task);
1c0084d6:	dbbff06f          	j	1c008290 <hyperflash_erase_sector_async>
    else if (task->implem.data[0] == STALL_TASK_REG_SET)
1c0084da:	0037bd63          	p.bneimm	a5,3,1c0084f4 <hyperflash_handle_pending_task+0x98>
      hyperflash_reg_set_async(device, task->implem.data[1], (uint8_t *)task->implem.data[2], task);
1c0084de:	8522                	mv	a0,s0
}
1c0084e0:	4462                	lw	s0,24(sp)
1c0084e2:	40f2                	lw	ra,28(sp)
1c0084e4:	44d2                	lw	s1,20(sp)
1c0084e6:	4942                	lw	s2,16(sp)
1c0084e8:	49b2                	lw	s3,12(sp)
      hyperflash_reg_set_async(device, task->implem.data[1], (uint8_t *)task->implem.data[2], task);
1c0084ea:	4330                	lw	a2,64(a4)
1c0084ec:	5f4c                	lw	a1,60(a4)
1c0084ee:	86ba                	mv	a3,a4
}
1c0084f0:	6105                	addi	sp,sp,32
      hyperflash_reg_set_async(device, task->implem.data[1], (uint8_t *)task->implem.data[2], task);
1c0084f2:	a0e9                	j	1c0085bc <hyperflash_reg_set_async>
    else if (task->implem.data[0] == STALL_TASK_REG_GET)
1c0084f4:	0047bd63          	p.bneimm	a5,4,1c00850e <hyperflash_handle_pending_task+0xb2>
      hyperflash_reg_get_async(device, task->implem.data[1], (uint8_t *)task->implem.data[2], task);
1c0084f8:	8522                	mv	a0,s0
}
1c0084fa:	4462                	lw	s0,24(sp)
1c0084fc:	40f2                	lw	ra,28(sp)
1c0084fe:	44d2                	lw	s1,20(sp)
1c008500:	4942                	lw	s2,16(sp)
1c008502:	49b2                	lw	s3,12(sp)
      hyperflash_reg_get_async(device, task->implem.data[1], (uint8_t *)task->implem.data[2], task);
1c008504:	4330                	lw	a2,64(a4)
1c008506:	5f4c                	lw	a1,60(a4)
1c008508:	86ba                	mv	a3,a4
}
1c00850a:	6105                	addi	sp,sp,32
      hyperflash_reg_get_async(device, task->implem.data[1], (uint8_t *)task->implem.data[2], task);
1c00850c:	a889                	j	1c00855e <hyperflash_reg_get_async>
    else if (task->implem.data[0] == STALL_TASK_READ)
1c00850e:	0057bd63          	p.bneimm	a5,5,1c008528 <hyperflash_handle_pending_task+0xcc>
      hyperflash_read_async(device, task->implem.data[1], (void *)task->implem.data[2], task->implem.data[3], task);
1c008512:	8522                	mv	a0,s0
}
1c008514:	4462                	lw	s0,24(sp)
1c008516:	40f2                	lw	ra,28(sp)
1c008518:	44d2                	lw	s1,20(sp)
1c00851a:	4942                	lw	s2,16(sp)
1c00851c:	49b2                	lw	s3,12(sp)
      hyperflash_read_async(device, task->implem.data[1], (void *)task->implem.data[2], task->implem.data[3], task);
1c00851e:	4374                	lw	a3,68(a4)
1c008520:	4330                	lw	a2,64(a4)
1c008522:	5f4c                	lw	a1,60(a4)
}
1c008524:	6105                	addi	sp,sp,32
      hyperflash_read_async(device, task->implem.data[1], (void *)task->implem.data[2], task->implem.data[3], task);
1c008526:	b5c1                	j	1c0083e6 <hyperflash_read_async>
    else if (task->implem.data[0] == STALL_TASK_READ_2D)
1c008528:	0267b463          	p.bneimm	a5,6,1c008550 <hyperflash_handle_pending_task+0xf4>
      hyperflash_read_2d_async(device, task->implem.data[1], (void *)task->implem.data[2], task->implem.data[3], task->implem.data[4], task->implem.data[5], task);
1c00852c:	883a                	mv	a6,a4
1c00852e:	8522                	mv	a0,s0
}
1c008530:	4462                	lw	s0,24(sp)
      hyperflash_read_2d_async(device, task->implem.data[1], (void *)task->implem.data[2], task->implem.data[3], task->implem.data[4], task->implem.data[5], task);
1c008532:	477c                	lw	a5,76(a4)
}
1c008534:	40f2                	lw	ra,28(sp)
1c008536:	44d2                	lw	s1,20(sp)
1c008538:	4942                	lw	s2,16(sp)
1c00853a:	49b2                	lw	s3,12(sp)
      hyperflash_read_2d_async(device, task->implem.data[1], (void *)task->implem.data[2], task->implem.data[3], task->implem.data[4], task->implem.data[5], task);
1c00853c:	4738                	lw	a4,72(a4)
1c00853e:	04482683          	lw	a3,68(a6)
1c008542:	04082603          	lw	a2,64(a6)
1c008546:	03c82583          	lw	a1,60(a6)
}
1c00854a:	6105                	addi	sp,sp,32
      hyperflash_read_2d_async(device, task->implem.data[1], (void *)task->implem.data[2], task->implem.data[3], task->implem.data[4], task->implem.data[5], task);
1c00854c:	c97ff06f          	j	1c0081e2 <hyperflash_read_2d_async>
}
1c008550:	40f2                	lw	ra,28(sp)
1c008552:	4462                	lw	s0,24(sp)
1c008554:	44d2                	lw	s1,20(sp)
1c008556:	4942                	lw	s2,16(sp)
1c008558:	49b2                	lw	s3,12(sp)
1c00855a:	6105                	addi	sp,sp,32
1c00855c:	8082                	ret

1c00855e <hyperflash_reg_get_async>:
{
1c00855e:	1101                	addi	sp,sp,-32
1c008560:	cc22                	sw	s0,24(sp)
  hyperflash_t *hyperflash = (hyperflash_t *)device->data;
1c008562:	4500                	lw	s0,8(a0)
{
1c008564:	c64e                	sw	s3,12(sp)
1c008566:	89ae                	mv	s3,a1
1c008568:	ca26                	sw	s1,20(sp)
1c00856a:	c84a                	sw	s2,16(sp)
1c00856c:	84aa                	mv	s1,a0
1c00856e:	8932                	mv	s2,a2
1c008570:	85b6                	mv	a1,a3
  if (hyperflash_stall_task(hyperflash, task, STALL_TASK_REG_GET, addr, (uint32_t)value, 0, 0, 0))
1c008572:	8732                	mv	a4,a2
1c008574:	4881                	li	a7,0
1c008576:	4801                	li	a6,0
1c008578:	4781                	li	a5,0
1c00857a:	86ce                	mv	a3,s3
1c00857c:	4611                	li	a2,4
1c00857e:	8522                	mv	a0,s0
{
1c008580:	ce06                	sw	ra,28(sp)
  if (hyperflash_stall_task(hyperflash, task, STALL_TASK_REG_GET, addr, (uint32_t)value, 0, 0, 0))
1c008582:	c21ff0ef          	jal	ra,1c0081a2 <hyperflash_stall_task>
1c008586:	e505                	bnez	a0,1c0085ae <hyperflash_reg_get_async+0x50>
  pi_hyper_read(&hyperflash->hyper_device, addr, hyperflash->udma_buffer, 4);
1c008588:	8522                	mv	a0,s0
1c00858a:	00c40613          	addi	a2,s0,12
1c00858e:	85ce                	mv	a1,s3
1c008590:	4691                	li	a3,4
1c008592:	630030ef          	jal	ra,1c00bbc2 <pi_hyper_read>
  return hyperflash->udma_buffer[0];
1c008596:	00c45783          	lhu	a5,12(s0)
}
1c00859a:	4462                	lw	s0,24(sp)
1c00859c:	40f2                	lw	ra,28(sp)
  *(uint16_t *)value = hyperflash_get_reg_exec(hyperflash, addr);
1c00859e:	00f91023          	sh	a5,0(s2)
}
1c0085a2:	49b2                	lw	s3,12(sp)
1c0085a4:	4942                	lw	s2,16(sp)
  hyperflash_handle_pending_task(device);
1c0085a6:	8526                	mv	a0,s1
}
1c0085a8:	44d2                	lw	s1,20(sp)
1c0085aa:	6105                	addi	sp,sp,32
  hyperflash_handle_pending_task(device);
1c0085ac:	bd45                	j	1c00845c <hyperflash_handle_pending_task>
}
1c0085ae:	40f2                	lw	ra,28(sp)
1c0085b0:	4462                	lw	s0,24(sp)
1c0085b2:	44d2                	lw	s1,20(sp)
1c0085b4:	4942                	lw	s2,16(sp)
1c0085b6:	49b2                	lw	s3,12(sp)
1c0085b8:	6105                	addi	sp,sp,32
1c0085ba:	8082                	ret

1c0085bc <hyperflash_reg_set_async>:
{
1c0085bc:	1101                	addi	sp,sp,-32
1c0085be:	ca26                	sw	s1,20(sp)
  hyperflash_t *hyperflash = (hyperflash_t *)device->data;
1c0085c0:	4504                	lw	s1,8(a0)
{
1c0085c2:	c84a                	sw	s2,16(sp)
1c0085c4:	892e                	mv	s2,a1
1c0085c6:	cc22                	sw	s0,24(sp)
1c0085c8:	c64e                	sw	s3,12(sp)
1c0085ca:	842a                	mv	s0,a0
1c0085cc:	89b2                	mv	s3,a2
1c0085ce:	85b6                	mv	a1,a3
  if (hyperflash_stall_task(hyperflash, task, STALL_TASK_REG_SET, addr, (uint32_t)value, 0, 0, 0))
1c0085d0:	8732                	mv	a4,a2
1c0085d2:	4881                	li	a7,0
1c0085d4:	4801                	li	a6,0
1c0085d6:	4781                	li	a5,0
1c0085d8:	86ca                	mv	a3,s2
1c0085da:	460d                	li	a2,3
1c0085dc:	8526                	mv	a0,s1
{
1c0085de:	ce06                	sw	ra,28(sp)
  if (hyperflash_stall_task(hyperflash, task, STALL_TASK_REG_SET, addr, (uint32_t)value, 0, 0, 0))
1c0085e0:	bc3ff0ef          	jal	ra,1c0081a2 <hyperflash_stall_task>
1c0085e4:	ed19                	bnez	a0,1c008602 <hyperflash_reg_set_async+0x46>
  hyperflash_set_reg_exec(hyperflash, addr, *(uint16_t *)value);
1c0085e6:	0009d603          	lhu	a2,0(s3)
1c0085ea:	8526                	mv	a0,s1
1c0085ec:	85ca                	mv	a1,s2
1c0085ee:	c95ff0ef          	jal	ra,1c008282 <hyperflash_set_reg_exec>
  hyperflash_handle_pending_task(device);
1c0085f2:	8522                	mv	a0,s0
}
1c0085f4:	4462                	lw	s0,24(sp)
1c0085f6:	40f2                	lw	ra,28(sp)
1c0085f8:	44d2                	lw	s1,20(sp)
1c0085fa:	4942                	lw	s2,16(sp)
1c0085fc:	49b2                	lw	s3,12(sp)
1c0085fe:	6105                	addi	sp,sp,32
  hyperflash_handle_pending_task(device);
1c008600:	bdb1                	j	1c00845c <hyperflash_handle_pending_task>
}
1c008602:	40f2                	lw	ra,28(sp)
1c008604:	4462                	lw	s0,24(sp)
1c008606:	44d2                	lw	s1,20(sp)
1c008608:	4942                	lw	s2,16(sp)
1c00860a:	49b2                	lw	s3,12(sp)
1c00860c:	6105                	addi	sp,sp,32
1c00860e:	8082                	ret

1c008610 <hyperflash_program_resume>:
{
1c008610:	1101                	addi	sp,sp,-32
1c008612:	cc22                	sw	s0,24(sp)
  hyperflash_t *hyperflash = (hyperflash_t *)device->data;
1c008614:	4500                	lw	s0,8(a0)
{
1c008616:	ce06                	sw	ra,28(sp)
1c008618:	ca26                	sw	s1,20(sp)
  if (hyperflash->pending_size == 0)
1c00861a:	13042683          	lw	a3,304(s0)
{
1c00861e:	c84a                	sw	s2,16(sp)
  if (hyperflash->pending_size == 0)
1c008620:	e699                	bnez	a3,1c00862e <hyperflash_program_resume+0x1e>
}
1c008622:	4462                	lw	s0,24(sp)
1c008624:	40f2                	lw	ra,28(sp)
1c008626:	44d2                	lw	s1,20(sp)
1c008628:	4942                	lw	s2,16(sp)
1c00862a:	6105                	addi	sp,sp,32
    hyperflash_handle_pending_task(device);
1c00862c:	bd05                	j	1c00845c <hyperflash_handle_pending_task>
    unsigned int iter_size = 512 - (hyperflash->pending_hyper_addr & 0x1ff);
1c00862e:	12842783          	lw	a5,296(s0)
    hyperflash_set_reg_exec(hyperflash, 0x555<<1, 0xAA);
1c008632:	6905                	lui	s2,0x1
1c008634:	84aa                	mv	s1,a0
    unsigned int iter_size = 512 - (hyperflash->pending_hyper_addr & 0x1ff);
1c008636:	ec97b733          	p.bclr	a4,a5,22,9
1c00863a:	20000793          	li	a5,512
1c00863e:	8f99                	sub	a5,a5,a4
1c008640:	04f6d6b3          	p.minu	a3,a3,a5
    hyperflash_set_reg_exec(hyperflash, 0x555<<1, 0xAA);
1c008644:	aaa90593          	addi	a1,s2,-1366 # aaa <__rt_stack_size+0x2aa>
1c008648:	8522                	mv	a0,s0
1c00864a:	0aa00613          	li	a2,170
1c00864e:	c636                	sw	a3,12(sp)
1c008650:	c33ff0ef          	jal	ra,1c008282 <hyperflash_set_reg_exec>
    hyperflash_set_reg_exec(hyperflash, 0x2AA<<1, 0x55);
1c008654:	8522                	mv	a0,s0
1c008656:	05500613          	li	a2,85
1c00865a:	55400593          	li	a1,1364
1c00865e:	c25ff0ef          	jal	ra,1c008282 <hyperflash_set_reg_exec>
    hyperflash_set_reg_exec(hyperflash, 0x555<<1, 0xA0);
1c008662:	aaa90593          	addi	a1,s2,-1366
1c008666:	8522                	mv	a0,s0
1c008668:	0a000613          	li	a2,160
1c00866c:	c17ff0ef          	jal	ra,1c008282 <hyperflash_set_reg_exec>
    hyperflash->pending_hyper_addr += iter_size;
1c008670:	46b2                	lw	a3,12(sp)
    uint32_t hyper_addr = hyperflash->pending_hyper_addr;
1c008672:	12842583          	lw	a1,296(s0)
    uint32_t data = hyperflash->pending_data;
1c008676:	12c42603          	lw	a2,300(s0)
  task->done = 0;
1c00867a:	02040e23          	sb	zero,60(s0)
    hyperflash->pending_hyper_addr += iter_size;
1c00867e:	00d587b3          	add	a5,a1,a3
1c008682:	12f42423          	sw	a5,296(s0)
    hyperflash->pending_data += iter_size;
1c008686:	00d607b3          	add	a5,a2,a3
1c00868a:	12f42623          	sw	a5,300(s0)
    hyperflash->pending_size -= iter_size;
1c00868e:	13042783          	lw	a5,304(s0)
  task->arg[1] = (uint32_t)arg;
1c008692:	d804                	sw	s1,48(s0)
  task->id = PI_TASK_CALLBACK_ID;
1c008694:	04042023          	sw	zero,64(s0)
1c008698:	8f95                	sub	a5,a5,a3
1c00869a:	12f42823          	sw	a5,304(s0)
  task->arg[0] = (uint32_t)callback;
1c00869e:	1c0097b7          	lui	a5,0x1c009
1c0086a2:	ac878793          	addi	a5,a5,-1336 # 1c008ac8 <hyperflash_check_program>
1c0086a6:	d45c                	sw	a5,44(s0)
  task->implem.keep = 1;
1c0086a8:	4785                	li	a5,1
1c0086aa:	c83c                	sw	a5,80(s0)
    pi_hyper_write_async(&hyperflash->hyper_device, hyper_addr, (void *)data, iter_size, pi_task_callback(&hyperflash->task, hyperflash_check_program, device));
1c0086ac:	02840713          	addi	a4,s0,40
1c0086b0:	8522                	mv	a0,s0
}
1c0086b2:	4462                	lw	s0,24(sp)
1c0086b4:	40f2                	lw	ra,28(sp)
1c0086b6:	44d2                	lw	s1,20(sp)
1c0086b8:	4942                	lw	s2,16(sp)
1c0086ba:	6105                	addi	sp,sp,32
    pi_hyper_write_async(&hyperflash->hyper_device, hyper_addr, (void *)data, iter_size, pi_task_callback(&hyperflash->task, hyperflash_check_program, device));
1c0086bc:	5280306f          	j	1c00bbe4 <pi_hyper_write_async>

1c0086c0 <hyperflash_program_async>:
{
1c0086c0:	1101                	addi	sp,sp,-32
1c0086c2:	cc22                	sw	s0,24(sp)
  hyperflash_t *hyperflash = (hyperflash_t *)device->data;
1c0086c4:	4500                	lw	s0,8(a0)
{
1c0086c6:	c452                	sw	s4,8(sp)
1c0086c8:	8a2e                	mv	s4,a1
1c0086ca:	ca26                	sw	s1,20(sp)
1c0086cc:	c84a                	sw	s2,16(sp)
1c0086ce:	c64e                	sw	s3,12(sp)
1c0086d0:	84aa                	mv	s1,a0
1c0086d2:	89b2                	mv	s3,a2
1c0086d4:	8936                	mv	s2,a3
1c0086d6:	85ba                	mv	a1,a4
  if (hyperflash_stall_task(hyperflash, task, STALL_TASK_PROGRAM, hyper_addr, (uint32_t)data, size, 0, 0))
1c0086d8:	87b6                	mv	a5,a3
1c0086da:	8732                	mv	a4,a2
1c0086dc:	4881                	li	a7,0
1c0086de:	4801                	li	a6,0
1c0086e0:	86d2                	mv	a3,s4
1c0086e2:	4601                	li	a2,0
1c0086e4:	8522                	mv	a0,s0
{
1c0086e6:	ce06                	sw	ra,28(sp)
  if (hyperflash_stall_task(hyperflash, task, STALL_TASK_PROGRAM, hyper_addr, (uint32_t)data, size, 0, 0))
1c0086e8:	abbff0ef          	jal	ra,1c0081a2 <hyperflash_stall_task>
1c0086ec:	e105                	bnez	a0,1c00870c <hyperflash_program_async+0x4c>
  hyperflash->pending_hyper_addr = hyper_addr;
1c0086ee:	13442423          	sw	s4,296(s0)
  hyperflash->pending_data = (uint32_t)data;
1c0086f2:	13342623          	sw	s3,300(s0)
  hyperflash->pending_size = size;
1c0086f6:	13242823          	sw	s2,304(s0)
}
1c0086fa:	4462                	lw	s0,24(sp)
1c0086fc:	40f2                	lw	ra,28(sp)
1c0086fe:	4942                	lw	s2,16(sp)
1c008700:	49b2                	lw	s3,12(sp)
1c008702:	4a22                	lw	s4,8(sp)
  hyperflash_program_resume(device);
1c008704:	8526                	mv	a0,s1
}
1c008706:	44d2                	lw	s1,20(sp)
1c008708:	6105                	addi	sp,sp,32
  hyperflash_program_resume(device);
1c00870a:	b719                	j	1c008610 <hyperflash_program_resume>
}
1c00870c:	40f2                	lw	ra,28(sp)
1c00870e:	4462                	lw	s0,24(sp)
1c008710:	44d2                	lw	s1,20(sp)
1c008712:	4942                	lw	s2,16(sp)
1c008714:	49b2                	lw	s3,12(sp)
1c008716:	4a22                	lw	s4,8(sp)
1c008718:	6105                	addi	sp,sp,32
1c00871a:	8082                	ret

1c00871c <hyperflash_copy_async>:
{
1c00871c:	1141                	addi	sp,sp,-16
1c00871e:	c606                	sw	ra,12(sp)
  if (!ext2loc)
1c008720:	e719                	bnez	a4,1c00872e <hyperflash_copy_async+0x12>
    hyperflash_program_async(device, flash_addr, buffer, size, task);
1c008722:	873e                	mv	a4,a5
1c008724:	3f71                	jal	1c0086c0 <hyperflash_program_async>
}
1c008726:	40b2                	lw	ra,12(sp)
1c008728:	4501                	li	a0,0
1c00872a:	0141                	addi	sp,sp,16
1c00872c:	8082                	ret
    hyperflash_read_async(device, flash_addr, buffer, size, task);
1c00872e:	873e                	mv	a4,a5
1c008730:	cb7ff0ef          	jal	ra,1c0083e6 <hyperflash_read_async>
1c008734:	bfcd                	j	1c008726 <hyperflash_copy_async+0xa>

1c008736 <hyperflash_close>:
{
1c008736:	1141                	addi	sp,sp,-16
1c008738:	c422                	sw	s0,8(sp)
  hyperflash_t *hyperflash = (hyperflash_t *)device->data;
1c00873a:	4500                	lw	s0,8(a0)
{
1c00873c:	c606                	sw	ra,12(sp)
  pi_hyper_close(&hyperflash->hyper_device);
1c00873e:	8522                	mv	a0,s0
1c008740:	2d4030ef          	jal	ra,1c00ba14 <pi_hyper_close>
  pmsis_l2_malloc_free(hyperflash, sizeof(hyperflash_t));
1c008744:	8522                	mv	a0,s0
}
1c008746:	4422                	lw	s0,8(sp)
1c008748:	40b2                	lw	ra,12(sp)
  pmsis_l2_malloc_free(hyperflash, sizeof(hyperflash_t));
1c00874a:	13c00593          	li	a1,316
}
1c00874e:	0141                	addi	sp,sp,16
  pmsis_l2_malloc_free(hyperflash, sizeof(hyperflash_t));
1c008750:	10c0206f          	j	1c00a85c <pi_l2_free>

1c008754 <hyperflash_open>:
{
1c008754:	7179                	addi	sp,sp,-48
1c008756:	d226                	sw	s1,36(sp)
1c008758:	d04a                	sw	s2,32(sp)
1c00875a:	84aa                	mv	s1,a0
  struct pi_hyperflash_conf *conf = (struct pi_hyperflash_conf *)device->config;
1c00875c:	00452903          	lw	s2,4(a0)
  hyperflash_t *hyperflash = (hyperflash_t *)pmsis_l2_malloc(sizeof(hyperflash_t));
1c008760:	13c00513          	li	a0,316
{
1c008764:	d606                	sw	ra,44(sp)
1c008766:	d422                	sw	s0,40(sp)
  hyperflash_t *hyperflash = (hyperflash_t *)pmsis_l2_malloc(sizeof(hyperflash_t));
1c008768:	0e6020ef          	jal	ra,1c00a84e <pi_l2_malloc>
  if (hyperflash == NULL)
1c00876c:	c935                	beqz	a0,1c0087e0 <hyperflash_open+0x8c>
  device->data = (void *)hyperflash;
1c00876e:	c488                	sw	a0,8(s1)
1c008770:	842a                	mv	s0,a0
  if (bsp_hyperflash_open(conf))
1c008772:	854a                	mv	a0,s2
1c008774:	5ca010ef          	jal	ra,1c009d3e <bsp_hyperflash_open>
1c008778:	84aa                	mv	s1,a0
1c00877a:	ed21                	bnez	a0,1c0087d2 <hyperflash_open+0x7e>
  struct pi_hyper_conf hyper_conf = {0};
1c00877c:	4671                	li	a2,28
1c00877e:	4581                	li	a1,0
1c008780:	0048                	addi	a0,sp,4
1c008782:	2f7040ef          	jal	ra,1c00d278 <memset>
  pi_hyper_conf_init(&hyper_conf);
1c008786:	0048                	addi	a0,sp,4
1c008788:	11c030ef          	jal	ra,1c00b8a4 <pi_hyper_conf_init>
  hyper_conf.id = (unsigned char) conf->hyper_itf;
1c00878c:	00492783          	lw	a5,4(s2)
  pi_open_from_conf(&hyperflash->hyper_device, &hyper_conf);
1c008790:	8522                	mv	a0,s0
1c008792:	004c                	addi	a1,sp,4
  hyper_conf.id = (unsigned char) conf->hyper_itf;
1c008794:	00f10423          	sb	a5,8(sp)
  hyper_conf.cs = conf->hyper_cs;
1c008798:	00892783          	lw	a5,8(s2)
  hyper_conf.type = PI_HYPER_TYPE_FLASH;
1c00879c:	c802                	sw	zero,16(sp)
  hyper_conf.cs = conf->hyper_cs;
1c00879e:	c63e                	sw	a5,12(sp)
  hyper_conf.xip_en = conf->xip_en;
1c0087a0:	00c92783          	lw	a5,12(s2)
1c0087a4:	00f104a3          	sb	a5,9(sp)
  pi_open_from_conf(&hyperflash->hyper_device, &hyper_conf);
1c0087a8:	786010ef          	jal	ra,1c009f2e <pi_open_from_conf>
  int32_t error = pi_hyper_open(&hyperflash->hyper_device);
1c0087ac:	8522                	mv	a0,s0
1c0087ae:	106030ef          	jal	ra,1c00b8b4 <pi_hyper_open>
  if (error)
1c0087b2:	e105                	bnez	a0,1c0087d2 <hyperflash_open+0x7e>
  hyperflash->pending_task = NULL;
1c0087b4:	00042c23          	sw	zero,24(s0)
  hyperflash->waiting_first = NULL;
1c0087b8:	00042823          	sw	zero,16(s0)
  hyperflash->erase_task = NULL;
1c0087bc:	02042223          	sw	zero,36(s0)
  hyperflash->erase_waiting_first = NULL;
1c0087c0:	00042e23          	sw	zero,28(s0)
}
1c0087c4:	50b2                	lw	ra,44(sp)
1c0087c6:	5422                	lw	s0,40(sp)
1c0087c8:	8526                	mv	a0,s1
1c0087ca:	5902                	lw	s2,32(sp)
1c0087cc:	5492                	lw	s1,36(sp)
1c0087ce:	6145                	addi	sp,sp,48
1c0087d0:	8082                	ret
  pmsis_l2_malloc_free(hyperflash, sizeof(hyperflash_t));
1c0087d2:	13c00593          	li	a1,316
1c0087d6:	8522                	mv	a0,s0
1c0087d8:	084020ef          	jal	ra,1c00a85c <pi_l2_free>
  return -2;
1c0087dc:	54f9                	li	s1,-2
1c0087de:	b7dd                	j	1c0087c4 <hyperflash_open+0x70>
    return -1;
1c0087e0:	54fd                	li	s1,-1
1c0087e2:	b7cd                	j	1c0087c4 <hyperflash_open+0x70>

1c0087e4 <pi_task_wait_on.isra.3>:
static inline void pi_task_wait_on(struct pi_task *task)
1c0087e4:	1141                	addi	sp,sp,-16
1c0087e6:	c422                	sw	s0,8(sp)
1c0087e8:	c226                	sw	s1,4(sp)
1c0087ea:	c606                	sw	ra,12(sp)
1c0087ec:	c04a                	sw	s2,0(sp)
1c0087ee:	842a                	mv	s0,a0
  while(!task->done)
1c0087f0:	00040783          	lb	a5,0(s0)
1c0087f4:	c799                	beqz	a5,1c008802 <pi_task_wait_on.isra.3+0x1e>
}
1c0087f6:	40b2                	lw	ra,12(sp)
1c0087f8:	4422                	lw	s0,8(sp)
1c0087fa:	4492                	lw	s1,4(sp)
1c0087fc:	4902                	lw	s2,0(sp)
1c0087fe:	0141                	addi	sp,sp,16
1c008800:	8082                	ret
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c008802:	30047973          	csrrci	s2,mstatus,8
  __rt_event_execute(__rt_event_get_current_sched(), wait);
1c008806:	4585                	li	a1,1
1c008808:	01c00513          	li	a0,28
1c00880c:	5a3010ef          	jal	ra,1c00a5ae <__rt_event_execute>
  __builtin_pulp_spr_write(reg, val);
1c008810:	30091073          	csrw	mstatus,s2
1c008814:	bff1                	j	1c0087f0 <pi_task_wait_on.isra.3+0xc>

1c008816 <hyperflash_copy_2d>:
  pi_task_wait_on(&task);
  return 0;
}

static inline int hyperflash_copy_2d(struct pi_device *device, uint32_t pi_flash_addr, void *buffer, uint32_t size, uint32_t stride, uint32_t length, int ext2loc)
{
1c008816:	7175                	addi	sp,sp,-144
  task->id = PI_TASK_NONE_ID;
1c008818:	4885                	li	a7,1
1c00881a:	c706                	sw	ra,140(sp)
1c00881c:	cc46                	sw	a7,24(sp)
  task->arg[0] = (uint32_t)0;
1c00881e:	c202                	sw	zero,4(sp)
  task->implem.keep = 1;
1c008820:	d446                	sw	a7,40(sp)
  task->done = 0;
1c008822:	00010a23          	sb	zero,20(sp)
  if (!ext2loc)
1c008826:	00080b63          	beqz	a6,1c00883c <hyperflash_copy_2d+0x26>
  hyperflash_read_2d_async(device, flash_addr, buffer, size, stride, length, task);
1c00882a:	880a                	mv	a6,sp
1c00882c:	9b7ff0ef          	jal	ra,1c0081e2 <hyperflash_read_2d_async>
  pi_task_t task;
  pi_task_block(&task);
  if (hyperflash_copy_2d_async(device, pi_flash_addr, buffer, size, stride, length, ext2loc, &task))
    return -1;
  pi_task_wait_on(&task);
1c008830:	0848                	addi	a0,sp,20
1c008832:	3f4d                	jal	1c0087e4 <pi_task_wait_on.isra.3>
  return 0;
1c008834:	4501                	li	a0,0
}
1c008836:	40ba                	lw	ra,140(sp)
1c008838:	6149                	addi	sp,sp,144
1c00883a:	8082                	ret
    return -1;
1c00883c:	557d                	li	a0,-1
1c00883e:	bfe5                	j	1c008836 <hyperflash_copy_2d+0x20>

1c008840 <hyperflash_erase_sector>:
{
1c008840:	7175                	addi	sp,sp,-144
  task->id = PI_TASK_NONE_ID;
1c008842:	4785                	li	a5,1
  hyperflash_erase_sector_async(device, pi_flash_addr, pi_task_block(&task));
1c008844:	860a                	mv	a2,sp
{
1c008846:	c706                	sw	ra,140(sp)
1c008848:	cc3e                	sw	a5,24(sp)
  task->implem.keep = 1;
1c00884a:	d43e                	sw	a5,40(sp)
  task->arg[0] = (uint32_t)0;
1c00884c:	c202                	sw	zero,4(sp)
1c00884e:	00010a23          	sb	zero,20(sp)
  hyperflash_erase_sector_async(device, pi_flash_addr, pi_task_block(&task));
1c008852:	a3fff0ef          	jal	ra,1c008290 <hyperflash_erase_sector_async>
  pi_task_wait_on(&task);
1c008856:	0848                	addi	a0,sp,20
1c008858:	3771                	jal	1c0087e4 <pi_task_wait_on.isra.3>
}
1c00885a:	40ba                	lw	ra,140(sp)
1c00885c:	4501                	li	a0,0
1c00885e:	6149                	addi	sp,sp,144
1c008860:	8082                	ret

1c008862 <hyperflash_erase_chip>:
{
1c008862:	7175                	addi	sp,sp,-144
  task->id = PI_TASK_NONE_ID;
1c008864:	4785                	li	a5,1
  hyperflash_erase_chip_async(device, pi_task_block(&task));
1c008866:	858a                	mv	a1,sp
{
1c008868:	c706                	sw	ra,140(sp)
1c00886a:	cc3e                	sw	a5,24(sp)
  task->implem.keep = 1;
1c00886c:	d43e                	sw	a5,40(sp)
  task->arg[0] = (uint32_t)0;
1c00886e:	c202                	sw	zero,4(sp)
1c008870:	00010a23          	sb	zero,20(sp)
  hyperflash_erase_chip_async(device, pi_task_block(&task));
1c008874:	acdff0ef          	jal	ra,1c008340 <hyperflash_erase_chip_async>
  pi_task_wait_on(&task);
1c008878:	0848                	addi	a0,sp,20
1c00887a:	37ad                	jal	1c0087e4 <pi_task_wait_on.isra.3>
}
1c00887c:	40ba                	lw	ra,140(sp)
1c00887e:	4501                	li	a0,0
1c008880:	6149                	addi	sp,sp,144
1c008882:	8082                	ret

1c008884 <hyperflash_read>:
{
1c008884:	7175                	addi	sp,sp,-144
  task->id = PI_TASK_NONE_ID;
1c008886:	4785                	li	a5,1
  hyperflash_read_async(device, pi_flash_addr, data, size, pi_task_block(&task));
1c008888:	870a                	mv	a4,sp
{
1c00888a:	c706                	sw	ra,140(sp)
1c00888c:	cc3e                	sw	a5,24(sp)
  task->implem.keep = 1;
1c00888e:	d43e                	sw	a5,40(sp)
  task->arg[0] = (uint32_t)0;
1c008890:	c202                	sw	zero,4(sp)
1c008892:	00010a23          	sb	zero,20(sp)
  hyperflash_read_async(device, pi_flash_addr, data, size, pi_task_block(&task));
1c008896:	b51ff0ef          	jal	ra,1c0083e6 <hyperflash_read_async>
  pi_task_wait_on(&task);
1c00889a:	0848                	addi	a0,sp,20
1c00889c:	37a1                	jal	1c0087e4 <pi_task_wait_on.isra.3>
}
1c00889e:	40ba                	lw	ra,140(sp)
1c0088a0:	4501                	li	a0,0
1c0088a2:	6149                	addi	sp,sp,144
1c0088a4:	8082                	ret

1c0088a6 <hyperflash_reg_get>:
{
1c0088a6:	7175                	addi	sp,sp,-144
  task->id = PI_TASK_NONE_ID;
1c0088a8:	4785                	li	a5,1
  hyperflash_reg_get_async(device, pi_flash_addr, value, pi_task_block(&task));
1c0088aa:	868a                	mv	a3,sp
{
1c0088ac:	c706                	sw	ra,140(sp)
1c0088ae:	cc3e                	sw	a5,24(sp)
  task->implem.keep = 1;
1c0088b0:	d43e                	sw	a5,40(sp)
  task->arg[0] = (uint32_t)0;
1c0088b2:	c202                	sw	zero,4(sp)
1c0088b4:	00010a23          	sb	zero,20(sp)
  hyperflash_reg_get_async(device, pi_flash_addr, value, pi_task_block(&task));
1c0088b8:	ca7ff0ef          	jal	ra,1c00855e <hyperflash_reg_get_async>
  pi_task_wait_on(&task);
1c0088bc:	0848                	addi	a0,sp,20
1c0088be:	371d                	jal	1c0087e4 <pi_task_wait_on.isra.3>
}
1c0088c0:	40ba                	lw	ra,140(sp)
1c0088c2:	4501                	li	a0,0
1c0088c4:	6149                	addi	sp,sp,144
1c0088c6:	8082                	ret

1c0088c8 <hyperflash_reg_set>:
{
1c0088c8:	7175                	addi	sp,sp,-144
  task->id = PI_TASK_NONE_ID;
1c0088ca:	4785                	li	a5,1
  hyperflash_reg_set_async(device, pi_flash_addr, value, pi_task_block(&task));
1c0088cc:	868a                	mv	a3,sp
{
1c0088ce:	c706                	sw	ra,140(sp)
1c0088d0:	cc3e                	sw	a5,24(sp)
  task->implem.keep = 1;
1c0088d2:	d43e                	sw	a5,40(sp)
  task->arg[0] = (uint32_t)0;
1c0088d4:	c202                	sw	zero,4(sp)
1c0088d6:	00010a23          	sb	zero,20(sp)
  hyperflash_reg_set_async(device, pi_flash_addr, value, pi_task_block(&task));
1c0088da:	ce3ff0ef          	jal	ra,1c0085bc <hyperflash_reg_set_async>
  pi_task_wait_on(&task);
1c0088de:	0848                	addi	a0,sp,20
1c0088e0:	3711                	jal	1c0087e4 <pi_task_wait_on.isra.3>
}
1c0088e2:	40ba                	lw	ra,140(sp)
1c0088e4:	4501                	li	a0,0
1c0088e6:	6149                	addi	sp,sp,144
1c0088e8:	8082                	ret

1c0088ea <hyperflash_program>:
{
1c0088ea:	7175                	addi	sp,sp,-144
  task->id = PI_TASK_NONE_ID;
1c0088ec:	4785                	li	a5,1
  hyperflash_program_async(device, pi_flash_addr, data, size, pi_task_block(&task));
1c0088ee:	870a                	mv	a4,sp
{
1c0088f0:	c706                	sw	ra,140(sp)
1c0088f2:	cc3e                	sw	a5,24(sp)
  task->implem.keep = 1;
1c0088f4:	d43e                	sw	a5,40(sp)
  task->arg[0] = (uint32_t)0;
1c0088f6:	c202                	sw	zero,4(sp)
1c0088f8:	00010a23          	sb	zero,20(sp)
  hyperflash_program_async(device, pi_flash_addr, data, size, pi_task_block(&task));
1c0088fc:	dc5ff0ef          	jal	ra,1c0086c0 <hyperflash_program_async>
  pi_task_wait_on(&task);
1c008900:	0848                	addi	a0,sp,20
1c008902:	35cd                	jal	1c0087e4 <pi_task_wait_on.isra.3>
}
1c008904:	40ba                	lw	ra,140(sp)
1c008906:	4501                	li	a0,0
1c008908:	6149                	addi	sp,sp,144
1c00890a:	8082                	ret

1c00890c <hyperflash_copy>:
{
1c00890c:	7175                	addi	sp,sp,-144
  task->id = PI_TASK_NONE_ID;
1c00890e:	4785                	li	a5,1
1c008910:	cc3e                	sw	a5,24(sp)
  task->implem.keep = 1;
1c008912:	d43e                	sw	a5,40(sp)
  if (hyperflash_copy_async(device, pi_flash_addr, buffer, size, ext2loc, &task))
1c008914:	878a                	mv	a5,sp
{
1c008916:	c522                	sw	s0,136(sp)
1c008918:	c706                	sw	ra,140(sp)
  task->arg[0] = (uint32_t)0;
1c00891a:	c202                	sw	zero,4(sp)
1c00891c:	00010a23          	sb	zero,20(sp)
  if (hyperflash_copy_async(device, pi_flash_addr, buffer, size, ext2loc, &task))
1c008920:	dfdff0ef          	jal	ra,1c00871c <hyperflash_copy_async>
    return -1;
1c008924:	547d                	li	s0,-1
  if (hyperflash_copy_async(device, pi_flash_addr, buffer, size, ext2loc, &task))
1c008926:	e501                	bnez	a0,1c00892e <hyperflash_copy+0x22>
1c008928:	842a                	mv	s0,a0
  pi_task_wait_on(&task);
1c00892a:	0848                	addi	a0,sp,20
1c00892c:	3d65                	jal	1c0087e4 <pi_task_wait_on.isra.3>
}
1c00892e:	8522                	mv	a0,s0
1c008930:	40ba                	lw	ra,140(sp)
1c008932:	442a                	lw	s0,136(sp)
1c008934:	6149                	addi	sp,sp,144
1c008936:	8082                	ret

1c008938 <hyperflash_erase_resume>:
{
1c008938:	1101                	addi	sp,sp,-32
1c00893a:	cc22                	sw	s0,24(sp)
  hyperflash_t *hyperflash = (hyperflash_t *)device->data;
1c00893c:	4500                	lw	s0,8(a0)
{
1c00893e:	ca26                	sw	s1,20(sp)
1c008940:	c84a                	sw	s2,16(sp)
  if (hyperflash->pending_erase_size == 0)
1c008942:	13842483          	lw	s1,312(s0)
{
1c008946:	ce06                	sw	ra,28(sp)
1c008948:	c64e                	sw	s3,12(sp)
1c00894a:	892a                	mv	s2,a0
  if (hyperflash->pending_erase_size == 0)
1c00894c:	ec8d                	bnez	s1,1c008986 <hyperflash_erase_resume+0x4e>
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00894e:	300474f3          	csrrci	s1,mstatus,8
  pi_task_enqueue(hyperflash->erase_task);
1c008952:	5048                	lw	a0,36(s0)
1c008954:	300479f3          	csrrci	s3,mstatus,8
  __rt_event_enqueue(event);
1c008958:	821ff0ef          	jal	ra,1c008178 <__rt_event_enqueue>
  __builtin_pulp_spr_write(reg, val);
1c00895c:	30099073          	csrw	mstatus,s3
  pi_task_t *task = hyperflash->erase_waiting_first;
1c008960:	4c54                	lw	a3,28(s0)
  hyperflash->erase_task = NULL;
1c008962:	02042223          	sw	zero,36(s0)
  if (task)
1c008966:	c299                	beqz	a3,1c00896c <hyperflash_erase_resume+0x34>
    hyperflash->erase_waiting_first = task->implem.next;
1c008968:	4edc                	lw	a5,28(a3)
1c00896a:	cc5c                	sw	a5,28(s0)
1c00896c:	30049073          	csrw	mstatus,s1
  if (task)
1c008970:	c2b5                	beqz	a3,1c0089d4 <hyperflash_erase_resume+0x9c>
}
1c008972:	4462                	lw	s0,24(sp)
1c008974:	40f2                	lw	ra,28(sp)
1c008976:	44d2                	lw	s1,20(sp)
1c008978:	49b2                	lw	s3,12(sp)
    hyperflash_erase_async(device, task->implem.data[1], task->implem.data[2], task);
1c00897a:	42b0                	lw	a2,64(a3)
1c00897c:	5ecc                	lw	a1,60(a3)
1c00897e:	854a                	mv	a0,s2
}
1c008980:	4942                	lw	s2,16(sp)
1c008982:	6105                	addi	sp,sp,32
    hyperflash_erase_async(device, task->implem.data[1], task->implem.data[2], task);
1c008984:	a8b9                	j	1c0089e2 <hyperflash_erase_async>
    unsigned int iter_size = SECTOR_SIZE - (hyperflash->pending_erase_hyper_addr & (SECTOR_SIZE - 1));
1c008986:	13442583          	lw	a1,308(s0)
1c00898a:	000407b7          	lui	a5,0x40
  task->id = PI_TASK_CALLBACK_ID;
1c00898e:	0c042023          	sw	zero,192(s0)
1c008992:	db25b733          	p.bclr	a4,a1,13,18
1c008996:	8f99                	sub	a5,a5,a4
1c008998:	04f4d4b3          	p.minu	s1,s1,a5
  task->arg[0] = (uint32_t)callback;
1c00899c:	1c0097b7          	lui	a5,0x1c009
1c0089a0:	93878793          	addi	a5,a5,-1736 # 1c008938 <hyperflash_erase_resume>
1c0089a4:	0af42623          	sw	a5,172(s0)
  task->implem.keep = 1;
1c0089a8:	4785                	li	a5,1
1c0089aa:	0cf42823          	sw	a5,208(s0)
  task->arg[1] = (uint32_t)arg;
1c0089ae:	0aa42823          	sw	a0,176(s0)
  task->done = 0;
1c0089b2:	0a040e23          	sb	zero,188(s0)
    hyperflash_erase_sector_async(device, hyper_addr, pi_task_callback(&hyperflash->task2, hyperflash_erase_resume, device));
1c0089b6:	0a840613          	addi	a2,s0,168
1c0089ba:	8d7ff0ef          	jal	ra,1c008290 <hyperflash_erase_sector_async>
    hyperflash->pending_erase_hyper_addr += iter_size;
1c0089be:	13442783          	lw	a5,308(s0)
1c0089c2:	97a6                	add	a5,a5,s1
1c0089c4:	12f42a23          	sw	a5,308(s0)
    hyperflash->pending_erase_size -= iter_size;
1c0089c8:	13842783          	lw	a5,312(s0)
1c0089cc:	409784b3          	sub	s1,a5,s1
1c0089d0:	12942c23          	sw	s1,312(s0)
}
1c0089d4:	40f2                	lw	ra,28(sp)
1c0089d6:	4462                	lw	s0,24(sp)
1c0089d8:	44d2                	lw	s1,20(sp)
1c0089da:	4942                	lw	s2,16(sp)
1c0089dc:	49b2                	lw	s3,12(sp)
1c0089de:	6105                	addi	sp,sp,32
1c0089e0:	8082                	ret

1c0089e2 <hyperflash_erase_async>:
  hyperflash_t *hyperflash = (hyperflash_t *)device->data;
1c0089e2:	451c                	lw	a5,8(a0)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c0089e4:	30047773          	csrrci	a4,mstatus,8
  if (hyperflash->erase_task != NULL)
1c0089e8:	0247a803          	lw	a6,36(a5)
1c0089ec:	02080463          	beqz	a6,1c008a14 <hyperflash_erase_async+0x32>
    task->implem.data[0] = id;
1c0089f0:	450d                	li	a0,3
1c0089f2:	de88                	sw	a0,56(a3)
    task->implem.data[1] = arg0;
1c0089f4:	decc                	sw	a1,60(a3)
    task->implem.data[2] = arg1;
1c0089f6:	c2b0                	sw	a2,64(a3)
    task->implem.data[3] = arg2;
1c0089f8:	0406a223          	sw	zero,68(a3)
    if (hyperflash->erase_waiting_first)
1c0089fc:	4fd0                	lw	a2,28(a5)
1c0089fe:	ca09                	beqz	a2,1c008a10 <hyperflash_erase_async+0x2e>
      hyperflash->erase_waiting_last->implem.next = task;
1c008a00:	5390                	lw	a2,32(a5)
1c008a02:	ce54                	sw	a3,28(a2)
    hyperflash->erase_waiting_last = task;
1c008a04:	d394                	sw	a3,32(a5)
    task->implem.next = NULL;
1c008a06:	0006ae23          	sw	zero,28(a3)
  __builtin_pulp_spr_write(reg, val);
1c008a0a:	30071073          	csrw	mstatus,a4
}
1c008a0e:	8082                	ret
      hyperflash->erase_waiting_first = task;
1c008a10:	cfd4                	sw	a3,28(a5)
1c008a12:	bfcd                	j	1c008a04 <hyperflash_erase_async+0x22>
  hyperflash->erase_task = task;
1c008a14:	d3d4                	sw	a3,36(a5)
1c008a16:	30071073          	csrw	mstatus,a4
  hyperflash->pending_erase_hyper_addr = addr;
1c008a1a:	12b7aa23          	sw	a1,308(a5)
  hyperflash->pending_erase_size = size;
1c008a1e:	12c7ac23          	sw	a2,312(a5)
  hyperflash_erase_resume(device);
1c008a22:	bf19                	j	1c008938 <hyperflash_erase_resume>

1c008a24 <hyperflash_erase>:
{
1c008a24:	7175                	addi	sp,sp,-144
  task->id = PI_TASK_NONE_ID;
1c008a26:	4785                	li	a5,1
  hyperflash_erase_async(device, pi_flash_addr, size, &task);
1c008a28:	868a                	mv	a3,sp
{
1c008a2a:	c706                	sw	ra,140(sp)
1c008a2c:	cc3e                	sw	a5,24(sp)
  task->implem.keep = 1;
1c008a2e:	d43e                	sw	a5,40(sp)
  task->arg[0] = (uint32_t)0;
1c008a30:	c202                	sw	zero,4(sp)
1c008a32:	00010a23          	sb	zero,20(sp)
  hyperflash_erase_async(device, pi_flash_addr, size, &task);
1c008a36:	3775                	jal	1c0089e2 <hyperflash_erase_async>
  pi_task_wait_on(&task);
1c008a38:	0848                	addi	a0,sp,20
1c008a3a:	dabff0ef          	jal	ra,1c0087e4 <pi_task_wait_on.isra.3>
}
1c008a3e:	40ba                	lw	ra,140(sp)
1c008a40:	4501                	li	a0,0
1c008a42:	6149                	addi	sp,sp,144
1c008a44:	8082                	ret

1c008a46 <hyperflash_get_status_reg>:
  hyperflash_set_reg_exec(hyperflash, 0x555<<1, 0x70);
1c008a46:	6585                	lui	a1,0x1
{
1c008a48:	1141                	addi	sp,sp,-16
  hyperflash_set_reg_exec(hyperflash, 0x555<<1, 0x70);
1c008a4a:	07000613          	li	a2,112
1c008a4e:	aaa58593          	addi	a1,a1,-1366 # aaa <__rt_stack_size+0x2aa>
{
1c008a52:	c606                	sw	ra,12(sp)
1c008a54:	c422                	sw	s0,8(sp)
1c008a56:	842a                	mv	s0,a0
  hyperflash_set_reg_exec(hyperflash, 0x555<<1, 0x70);
1c008a58:	82bff0ef          	jal	ra,1c008282 <hyperflash_set_reg_exec>
  pi_hyper_read(&hyperflash->hyper_device, addr, hyperflash->udma_buffer, 4);
1c008a5c:	8522                	mv	a0,s0
1c008a5e:	00c40613          	addi	a2,s0,12
1c008a62:	4691                	li	a3,4
1c008a64:	4581                	li	a1,0
1c008a66:	15c030ef          	jal	ra,1c00bbc2 <pi_hyper_read>
}
1c008a6a:	00c45503          	lhu	a0,12(s0)
1c008a6e:	40b2                	lw	ra,12(sp)
1c008a70:	4422                	lw	s0,8(sp)
1c008a72:	0141                	addi	sp,sp,16
1c008a74:	8082                	ret

1c008a76 <hyperflash_check_erase>:
{
1c008a76:	1141                	addi	sp,sp,-16
1c008a78:	c422                	sw	s0,8(sp)
  hyperflash_t *hyperflash = (hyperflash_t *)device->data;
1c008a7a:	4500                	lw	s0,8(a0)
{
1c008a7c:	c226                	sw	s1,4(sp)
1c008a7e:	84aa                	mv	s1,a0
  uint32_t reg_status = hyperflash_get_status_reg(hyperflash);
1c008a80:	8522                	mv	a0,s0
{
1c008a82:	c606                	sw	ra,12(sp)
  uint32_t reg_status = hyperflash_get_status_reg(hyperflash);
1c008a84:	37c9                	jal	1c008a46 <hyperflash_get_status_reg>
  if (((reg_status >> 7) & 1) == 0)
1c008a86:	c0751533          	p.extractu	a0,a0,0,7
1c008a8a:	e905                	bnez	a0,1c008aba <hyperflash_check_erase+0x44>
  task->arg[0] = (uint32_t)callback;
1c008a8c:	1c0097b7          	lui	a5,0x1c009
1c008a90:	a7678793          	addi	a5,a5,-1418 # 1c008a76 <hyperflash_check_erase>
1c008a94:	02040e23          	sb	zero,60(s0)
1c008a98:	d45c                	sw	a5,44(s0)
  task->implem.keep = 1;
1c008a9a:	4785                	li	a5,1
  task->arg[1] = (uint32_t)arg;
1c008a9c:	d804                	sw	s1,48(s0)
  task->id = PI_TASK_CALLBACK_ID;
1c008a9e:	04042023          	sw	zero,64(s0)
  task->implem.keep = 1;
1c008aa2:	c83c                	sw	a5,80(s0)
    pi_task_push_delayed_us(pi_task_callback(&hyperflash->task, hyperflash_check_erase, device), 100000);
1c008aa4:	02840513          	addi	a0,s0,40
}
1c008aa8:	4422                	lw	s0,8(sp)
1c008aaa:	40b2                	lw	ra,12(sp)
1c008aac:	4492                	lw	s1,4(sp)
    pi_task_push_delayed_us(pi_task_callback(&hyperflash->task, hyperflash_check_erase, device), 100000);
1c008aae:	65e1                	lui	a1,0x18
1c008ab0:	6a058593          	addi	a1,a1,1696 # 186a0 <__L1Cl+0x86a0>
}
1c008ab4:	0141                	addi	sp,sp,16
    pi_task_push_delayed_us(pi_task_callback(&hyperflash->task, hyperflash_check_erase, device), 100000);
1c008ab6:	3b70106f          	j	1c00a66c <pi_task_push_delayed_us>
}
1c008aba:	4422                	lw	s0,8(sp)
1c008abc:	40b2                	lw	ra,12(sp)
    hyperflash_handle_pending_task(device);
1c008abe:	8526                	mv	a0,s1
}
1c008ac0:	4492                	lw	s1,4(sp)
1c008ac2:	0141                	addi	sp,sp,16
    hyperflash_handle_pending_task(device);
1c008ac4:	999ff06f          	j	1c00845c <hyperflash_handle_pending_task>

1c008ac8 <hyperflash_check_program>:
{
1c008ac8:	1141                	addi	sp,sp,-16
1c008aca:	c422                	sw	s0,8(sp)
  hyperflash_t *hyperflash = (hyperflash_t *)device->data;
1c008acc:	4500                	lw	s0,8(a0)
{
1c008ace:	c226                	sw	s1,4(sp)
1c008ad0:	84aa                	mv	s1,a0
  if (((hyperflash_get_status_reg(hyperflash) >> 7) & 1) == 0)
1c008ad2:	8522                	mv	a0,s0
{
1c008ad4:	c606                	sw	ra,12(sp)
  if (((hyperflash_get_status_reg(hyperflash) >> 7) & 1) == 0)
1c008ad6:	3f85                	jal	1c008a46 <hyperflash_get_status_reg>
1c008ad8:	08057513          	andi	a0,a0,128
1c008adc:	e51d                	bnez	a0,1c008b0a <hyperflash_check_program+0x42>
  task->arg[0] = (uint32_t)callback;
1c008ade:	1c0097b7          	lui	a5,0x1c009
1c008ae2:	ac878793          	addi	a5,a5,-1336 # 1c008ac8 <hyperflash_check_program>
1c008ae6:	02040e23          	sb	zero,60(s0)
1c008aea:	d45c                	sw	a5,44(s0)
  task->implem.keep = 1;
1c008aec:	4785                	li	a5,1
  task->arg[1] = (uint32_t)arg;
1c008aee:	d804                	sw	s1,48(s0)
  task->id = PI_TASK_CALLBACK_ID;
1c008af0:	04042023          	sw	zero,64(s0)
  task->implem.keep = 1;
1c008af4:	c83c                	sw	a5,80(s0)
    pi_task_push_delayed_us(pi_task_callback(&hyperflash->task, hyperflash_check_program, device), 250);
1c008af6:	02840513          	addi	a0,s0,40
}
1c008afa:	4422                	lw	s0,8(sp)
1c008afc:	40b2                	lw	ra,12(sp)
1c008afe:	4492                	lw	s1,4(sp)
    pi_task_push_delayed_us(pi_task_callback(&hyperflash->task, hyperflash_check_program, device), 250);
1c008b00:	0fa00593          	li	a1,250
}
1c008b04:	0141                	addi	sp,sp,16
    pi_task_push_delayed_us(pi_task_callback(&hyperflash->task, hyperflash_check_program, device), 250);
1c008b06:	3670106f          	j	1c00a66c <pi_task_push_delayed_us>
}
1c008b0a:	4422                	lw	s0,8(sp)
1c008b0c:	40b2                	lw	ra,12(sp)
    hyperflash_program_resume(device);
1c008b0e:	8526                	mv	a0,s1
}
1c008b10:	4492                	lw	s1,4(sp)
1c008b12:	0141                	addi	sp,sp,16
    hyperflash_program_resume(device);
1c008b14:	afdff06f          	j	1c008610 <hyperflash_program_resume>

1c008b18 <pi_hyperflash_conf_init>:
};



void pi_hyperflash_conf_init(struct pi_hyperflash_conf *conf)
{
1c008b18:	1141                	addi	sp,sp,-16
  conf->flash.api = &hyperflash_api;
1c008b1a:	1c00f7b7          	lui	a5,0x1c00f
{
1c008b1e:	c606                	sw	ra,12(sp)
1c008b20:	c422                	sw	s0,8(sp)
  conf->flash.api = &hyperflash_api;
1c008b22:	ed478793          	addi	a5,a5,-300 # 1c00eed4 <hyperflash_api>
1c008b26:	c11c                	sw	a5,0(a0)
{
1c008b28:	842a                	mv	s0,a0
  bsp_hyperflash_conf_init(conf);
1c008b2a:	20a010ef          	jal	ra,1c009d34 <bsp_hyperflash_conf_init>
  __flash_conf_init(&conf->flash);
1c008b2e:	8522                	mv	a0,s0
1c008b30:	821fe0ef          	jal	ra,1c007350 <__flash_conf_init>
  conf->xip_en = 0;
}
1c008b34:	40b2                	lw	ra,12(sp)
  conf->xip_en = 0;
1c008b36:	00042623          	sw	zero,12(s0)
}
1c008b3a:	4422                	lw	s0,8(sp)
1c008b3c:	0141                	addi	sp,sp,16
1c008b3e:	8082                	ret

1c008b40 <hyperram_alloc>:

int hyperram_alloc(struct pi_device *device, uint32_t *addr, uint32_t size)
{
  void *chunk;
  hyperram_t *hyperram = (hyperram_t *)device->data;
  int err = extern_alloc(&hyperram->alloc, size, &chunk);
1c008b40:	4508                	lw	a0,8(a0)
{
1c008b42:	1101                	addi	sp,sp,-32
1c008b44:	cc22                	sw	s0,24(sp)
  int err = extern_alloc(&hyperram->alloc, size, &chunk);
1c008b46:	0531                	addi	a0,a0,12
{
1c008b48:	842e                	mv	s0,a1
1c008b4a:	85b2                	mv	a1,a2
  int err = extern_alloc(&hyperram->alloc, size, &chunk);
1c008b4c:	0070                	addi	a2,sp,12
{
1c008b4e:	ce06                	sw	ra,28(sp)
  int err = extern_alloc(&hyperram->alloc, size, &chunk);
1c008b50:	244d                	jal	1c008df2 <extern_alloc>
  *addr = (uint32_t)chunk;
1c008b52:	47b2                	lw	a5,12(sp)
  return err;
}
1c008b54:	40f2                	lw	ra,28(sp)
  *addr = (uint32_t)chunk;
1c008b56:	c01c                	sw	a5,0(s0)
}
1c008b58:	4462                	lw	s0,24(sp)
1c008b5a:	6105                	addi	sp,sp,32
1c008b5c:	8082                	ret

1c008b5e <hyperram_free>:


int hyperram_free(struct pi_device *device, uint32_t addr, uint32_t size)
{
  hyperram_t *hyperram = (hyperram_t *)device->data;
  return extern_free(&hyperram->alloc, size, (void *)addr);
1c008b5e:	4508                	lw	a0,8(a0)
{
1c008b60:	87b2                	mv	a5,a2
  return extern_free(&hyperram->alloc, size, (void *)addr);
1c008b62:	862e                	mv	a2,a1
1c008b64:	0531                	addi	a0,a0,12
1c008b66:	85be                	mv	a1,a5
1c008b68:	a4e5                	j	1c008e50 <extern_free>

1c008b6a <hyperram_copy_2d_async>:
{
1c008b6a:	4508                	lw	a0,8(a0)
  if (ext2loc)
1c008b6c:	00080563          	beqz	a6,1c008b76 <hyperram_copy_2d_async+0xc>
    pi_hyper_read_2d_async(&hyperram->hyper_device, addr, data, size, stride, length, task);
1c008b70:	8846                	mv	a6,a7
1c008b72:	4320306f          	j	1c00bfa4 <pi_hyper_read_2d_async>
    pi_hyper_write_2d_async(&hyperram->hyper_device, addr, data, size, stride, length, task);
1c008b76:	8846                	mv	a6,a7
1c008b78:	4440306f          	j	1c00bfbc <pi_hyper_write_2d_async>

1c008b7c <hyperram_copy_async>:
{
1c008b7c:	4508                	lw	a0,8(a0)
  if (ext2loc)
1c008b7e:	c701                	beqz	a4,1c008b86 <hyperram_copy_async+0xa>
    pi_hyper_read_async(&hyperram->hyper_device, addr, data, size, task);
1c008b80:	873e                	mv	a4,a5
1c008b82:	02a0306f          	j	1c00bbac <pi_hyper_read_async>
    pi_hyper_write_async(&hyperram->hyper_device, addr, data, size, task);
1c008b86:	873e                	mv	a4,a5
1c008b88:	05c0306f          	j	1c00bbe4 <pi_hyper_write_async>

1c008b8c <hyperram_close>:
{
1c008b8c:	1141                	addi	sp,sp,-16
1c008b8e:	c422                	sw	s0,8(sp)
  hyperram_t *hyperram = (hyperram_t *)device->data;
1c008b90:	4500                	lw	s0,8(a0)
{
1c008b92:	c606                	sw	ra,12(sp)
  pi_hyper_close(&hyperram->hyper_device);
1c008b94:	8522                	mv	a0,s0
1c008b96:	67f020ef          	jal	ra,1c00ba14 <pi_hyper_close>
  extern_alloc_deinit(&hyperram->alloc);
1c008b9a:	00c40513          	addi	a0,s0,12
1c008b9e:	24b1                	jal	1c008dea <extern_alloc_deinit>
  pmsis_l2_malloc_free(hyperram, sizeof(hyperram_t));
1c008ba0:	8522                	mv	a0,s0
}
1c008ba2:	4422                	lw	s0,8(sp)
1c008ba4:	40b2                	lw	ra,12(sp)
  pmsis_l2_malloc_free(hyperram, sizeof(hyperram_t));
1c008ba6:	45c1                	li	a1,16
}
1c008ba8:	0141                	addi	sp,sp,16
  pmsis_l2_malloc_free(hyperram, sizeof(hyperram_t));
1c008baa:	4b30106f          	j	1c00a85c <pi_l2_free>

1c008bae <hyperram_open>:
{
1c008bae:	7139                	addi	sp,sp,-64
1c008bb0:	dc22                	sw	s0,56(sp)
1c008bb2:	d84a                	sw	s2,48(sp)
  struct pi_hyperram_conf *conf = (struct pi_hyperram_conf *)device->config;
1c008bb4:	4140                	lw	s0,4(a0)
{
1c008bb6:	892a                	mv	s2,a0
  hyperram_t *hyperram = (hyperram_t *)pmsis_l2_malloc(sizeof(hyperram_t));
1c008bb8:	4541                	li	a0,16
{
1c008bba:	de06                	sw	ra,60(sp)
1c008bbc:	da26                	sw	s1,52(sp)
1c008bbe:	d64e                	sw	s3,44(sp)
  hyperram_t *hyperram = (hyperram_t *)pmsis_l2_malloc(sizeof(hyperram_t));
1c008bc0:	48f010ef          	jal	ra,1c00a84e <pi_l2_malloc>
  if (hyperram == NULL)
1c008bc4:	c141                	beqz	a0,1c008c44 <hyperram_open+0x96>
  if (conf->reserve_addr_0)
1c008bc6:	501c                	lw	a5,32(s0)
  device->data = (void *)hyperram;
1c008bc8:	00a92423          	sw	a0,8(s2)
1c008bcc:	84aa                	mv	s1,a0
  int size = conf->ram_size;
1c008bce:	4c10                	lw	a2,24(s0)
  uint32_t start_addr = 0;
1c008bd0:	4581                	li	a1,0
  if (conf->reserve_addr_0)
1c008bd2:	c399                	beqz	a5,1c008bd8 <hyperram_open+0x2a>
    size -= 4;
1c008bd4:	1671                	addi	a2,a2,-4
    start_addr = 4;
1c008bd6:	4591                	li	a1,4
  if (extern_alloc_init(&hyperram->alloc, (void *)start_addr, size))
1c008bd8:	00c48993          	addi	s3,s1,12
1c008bdc:	854e                	mv	a0,s3
1c008bde:	2a6d                	jal	1c008d98 <extern_alloc_init>
1c008be0:	e901                	bnez	a0,1c008bf0 <hyperram_open+0x42>
  if (bsp_hyperram_open(conf))
1c008be2:	8522                	mv	a0,s0
1c008be4:	140010ef          	jal	ra,1c009d24 <bsp_hyperram_open>
1c008be8:	892a                	mv	s2,a0
1c008bea:	c909                	beqz	a0,1c008bfc <hyperram_open+0x4e>
  extern_alloc_deinit(&hyperram->alloc);
1c008bec:	854e                	mv	a0,s3
1c008bee:	2af5                	jal	1c008dea <extern_alloc_deinit>
  pmsis_l2_malloc_free(hyperram, sizeof(hyperram_t));
1c008bf0:	45c1                	li	a1,16
1c008bf2:	8526                	mv	a0,s1
1c008bf4:	469010ef          	jal	ra,1c00a85c <pi_l2_free>
  return -2;
1c008bf8:	5979                	li	s2,-2
1c008bfa:	a82d                	j	1c008c34 <hyperram_open+0x86>
  pi_hyper_conf_init(&hyper_conf);
1c008bfc:	0048                	addi	a0,sp,4
1c008bfe:	4a7020ef          	jal	ra,1c00b8a4 <pi_hyper_conf_init>
  hyper_conf.burst_length = 4000;
1c008c02:	6785                	lui	a5,0x1
1c008c04:	fa078793          	addi	a5,a5,-96 # fa0 <__rt_stack_size+0x7a0>
1c008c08:	cc3e                	sw	a5,24(sp)
  hyper_conf.id = conf->hyper_itf;
1c008c0a:	405c                	lw	a5,4(s0)
1c008c0c:	00f10423          	sb	a5,8(sp)
  hyper_conf.cs = conf->hyper_cs;
1c008c10:	441c                	lw	a5,8(s0)
1c008c12:	c63e                	sw	a5,12(sp)
  hyper_conf.type = PI_HYPER_TYPE_RAM;
1c008c14:	4785                	li	a5,1
1c008c16:	c83e                	sw	a5,16(sp)
  hyper_conf.xip_en = conf->xip_en;
1c008c18:	481c                	lw	a5,16(s0)
1c008c1a:	00f104a3          	sb	a5,9(sp)
  if (conf->baudrate)
1c008c1e:	4c5c                	lw	a5,28(s0)
1c008c20:	c391                	beqz	a5,1c008c24 <hyperram_open+0x76>
      hyper_conf.baudrate = conf->baudrate;
1c008c22:	ca3e                	sw	a5,20(sp)
  pi_open_from_conf(&hyperram->hyper_device, &hyper_conf);
1c008c24:	8526                	mv	a0,s1
1c008c26:	004c                	addi	a1,sp,4
1c008c28:	306010ef          	jal	ra,1c009f2e <pi_open_from_conf>
  int32_t error = pi_hyper_open(&hyperram->hyper_device);
1c008c2c:	8526                	mv	a0,s1
1c008c2e:	487020ef          	jal	ra,1c00b8b4 <pi_hyper_open>
  if (error)
1c008c32:	fd4d                	bnez	a0,1c008bec <hyperram_open+0x3e>
}
1c008c34:	50f2                	lw	ra,60(sp)
1c008c36:	5462                	lw	s0,56(sp)
1c008c38:	854a                	mv	a0,s2
1c008c3a:	54d2                	lw	s1,52(sp)
1c008c3c:	5942                	lw	s2,48(sp)
1c008c3e:	59b2                	lw	s3,44(sp)
1c008c40:	6121                	addi	sp,sp,64
1c008c42:	8082                	ret
      return -1;
1c008c44:	597d                	li	s2,-1
1c008c46:	b7fd                	j	1c008c34 <hyperram_open+0x86>

1c008c48 <pi_hyperram_conf_init>:
};


void pi_hyperram_conf_init(struct pi_hyperram_conf *conf)
{
  conf->ram.api = &hyperram_api;
1c008c48:	1c00f737          	lui	a4,0x1c00f
1c008c4c:	f2870713          	addi	a4,a4,-216 # 1c00ef28 <hyperram_api>
1c008c50:	c118                	sw	a4,0(a0)
  conf->baudrate = 0;
  conf->xip_en = 0;
  conf->reserve_addr_0 = 1;
1c008c52:	4705                	li	a4,1
  conf->baudrate = 0;
1c008c54:	00052e23          	sw	zero,28(a0)
  conf->xip_en = 0;
1c008c58:	00052823          	sw	zero,16(a0)
  conf->reserve_addr_0 = 1;
1c008c5c:	d118                	sw	a4,32(a0)
  bsp_hyperram_conf_init(conf);
1c008c5e:	0ae0106f          	j	1c009d0c <bsp_hyperram_conf_init>

1c008c62 <__pi_ram_cluster_req>:
}


void __pi_ram_conf_init(struct pi_ram_conf *conf)
{
}
1c008c62:	832a                	mv	t1,a0
1c008c64:	09f34783          	lbu	a5,159(t1)
1c008c68:	1c009e37          	lui	t3,0x1c009
1c008c6c:	4108                	lw	a0,0(a0)
1c008c6e:	00832583          	lw	a1,8(t1)
1c008c72:	00432603          	lw	a2,4(t1)
1c008c76:	00c32683          	lw	a3,12(t1)
1c008c7a:	09e34803          	lbu	a6,158(t1)
1c008c7e:	01830893          	addi	a7,t1,24
1c008c82:	cd2e0e13          	addi	t3,t3,-814 # 1c008cd2 <__pi_ram_cluster_req_done>
1c008c86:	c78d                	beqz	a5,1c008cb0 <__pi_ram_cluster_req+0x4e>
1c008c88:	01c32e23          	sw	t3,28(t1)
1c008c8c:	02030623          	sb	zero,44(t1)
1c008c90:	4e05                	li	t3,1
1c008c92:	01032703          	lw	a4,16(t1)
1c008c96:	01432783          	lw	a5,20(t1)
1c008c9a:	02032823          	sw	zero,48(t1)
1c008c9e:	02632023          	sw	t1,32(t1)
1c008ca2:	05c32023          	sw	t3,64(t1)
1c008ca6:	00052303          	lw	t1,0(a0)
1c008caa:	00c32303          	lw	t1,12(t1)
1c008cae:	8302                	jr	t1
1c008cb0:	4785                	li	a5,1
1c008cb2:	02030623          	sb	zero,44(t1)
1c008cb6:	04f32023          	sw	a5,64(t1)
1c008cba:	411c                	lw	a5,0(a0)
1c008cbc:	02032823          	sw	zero,48(t1)
1c008cc0:	01c32e23          	sw	t3,28(t1)
1c008cc4:	02632023          	sw	t1,32(t1)
1c008cc8:	0087a303          	lw	t1,8(a5)
1c008ccc:	8742                	mv	a4,a6
1c008cce:	87c6                	mv	a5,a7
1c008cd0:	8302                	jr	t1

1c008cd2 <__pi_ram_cluster_req_done>:
1c008cd2:	09d54783          	lbu	a5,157(a0)
1c008cd6:	4705                	li	a4,1
1c008cd8:	08e50e23          	sb	a4,156(a0)
1c008cdc:	04078793          	addi	a5,a5,64
1c008ce0:	00201737          	lui	a4,0x201
1c008ce4:	07da                	slli	a5,a5,0x16
1c008ce6:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c008cea:	0007e723          	p.sw	zero,a4(a5)
1c008cee:	8082                	ret

1c008cf0 <pi_ram_open>:
1c008cf0:	415c                	lw	a5,4(a0)
1c008cf2:	439c                	lw	a5,0(a5)
1c008cf4:	0007a303          	lw	t1,0(a5)
1c008cf8:	c11c                	sw	a5,0(a0)
1c008cfa:	8302                	jr	t1

1c008cfc <pi_cl_ram_copy>:
                 uint32_t pi_ram_addr, void *addr, uint32_t size, int ext2loc, pi_cl_ram_req_t *req)
{
    req->device = device;
    req->addr = addr;
    req->pi_ram_addr = pi_ram_addr;
    req->size = size;
1c008cfc:	c7d4                	sw	a3,12(a5)
    req->cid = pi_cluster_id();
    req->done = 0;
    req->ext2loc = ext2loc;
1c008cfe:	08e78f23          	sb	a4,158(a5)
}

static inline unsigned int cluster_id() {  int hart_id;
#if RISCV_VERSION >= 4 && !defined(RISCV_1_7)
#if PULP_CHIP_FAMILY == CHIP_GAP
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c008d02:	014026f3          	csrr	a3,uhartid
  task->arg[0] = (uint32_t)callback;
1c008d06:	1c009737          	lui	a4,0x1c009
#endif
#else
  asm("csrr %0, 0xF10" : "=r" (hart_id) : );
#endif
  // in PULP the hart id is {22'b0, cluster_id, core_id}
  return (hart_id >> 5) & 0x3f;
1c008d0a:	8695                	srai	a3,a3,0x5
1c008d0c:	c6270713          	addi	a4,a4,-926 # 1c008c62 <__pi_ram_cluster_req>
1c008d10:	f266b6b3          	p.bclr	a3,a3,25,6
1c008d14:	cfd8                	sw	a4,28(a5)
  task->implem.keep = 1;
1c008d16:	4705                	li	a4,1
    req->device = device;
1c008d18:	c388                	sw	a0,0(a5)
    req->addr = addr;
1c008d1a:	c3d0                	sw	a2,4(a5)
    req->pi_ram_addr = pi_ram_addr;
1c008d1c:	c78c                	sw	a1,8(a5)
    req->cid = pi_cluster_id();
1c008d1e:	08d78ea3          	sb	a3,157(a5)
    req->done = 0;
1c008d22:	08078e23          	sb	zero,156(a5)
    req->is_2d = 0;
1c008d26:	08078fa3          	sb	zero,159(a5)
  task->id = PI_TASK_CALLBACK_ID;
1c008d2a:	0207a823          	sw	zero,48(a5)
  task->arg[1] = (uint32_t)arg;
1c008d2e:	d39c                	sw	a5,32(a5)
  task->implem.keep = 1;
1c008d30:	c3b8                	sw	a4,64(a5)
1c008d32:	02078623          	sb	zero,44(a5)
    pi_task_callback(&req->event, __pi_ram_cluster_req, (void *) req);
    pi_cl_send_task_to_fc(&(req->event));
1c008d36:	01878513          	addi	a0,a5,24
1c008d3a:	1350106f          	j	1c00a66e <pi_cl_send_task_to_fc>

1c008d3e <pi_cl_ram_copy_2d>:
    req->device = device;
    req->addr = addr;
    req->pi_ram_addr = pi_ram_addr;
    req->size = size;
    req->stride = stride;
    req->length = length;
1c008d3e:	00f8aa23          	sw	a5,20(a7)
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c008d42:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c008d46:	8795                	srai	a5,a5,0x5
1c008d48:	f267b7b3          	p.bclr	a5,a5,25,6
    req->cid = pi_cluster_id();
1c008d4c:	08f88ea3          	sb	a5,157(a7)
    req->done = 0;
    req->ext2loc = ext2loc;
    req->is_2d = 1;
1c008d50:	4785                	li	a5,1
1c008d52:	08f88fa3          	sb	a5,159(a7)
  task->arg[0] = (uint32_t)callback;
1c008d56:	1c0097b7          	lui	a5,0x1c009
1c008d5a:	c6278793          	addi	a5,a5,-926 # 1c008c62 <__pi_ram_cluster_req>
1c008d5e:	00f8ae23          	sw	a5,28(a7)
  task->implem.keep = 1;
1c008d62:	4785                	li	a5,1
    req->device = device;
1c008d64:	00a8a023          	sw	a0,0(a7)
    req->addr = addr;
1c008d68:	00c8a223          	sw	a2,4(a7)
    req->pi_ram_addr = pi_ram_addr;
1c008d6c:	00b8a423          	sw	a1,8(a7)
    req->size = size;
1c008d70:	00d8a623          	sw	a3,12(a7)
    req->stride = stride;
1c008d74:	00e8a823          	sw	a4,16(a7)
    req->done = 0;
1c008d78:	08088e23          	sb	zero,156(a7)
    req->ext2loc = ext2loc;
1c008d7c:	09088f23          	sb	a6,158(a7)
  task->id = PI_TASK_CALLBACK_ID;
1c008d80:	0208a823          	sw	zero,48(a7)
  task->arg[1] = (uint32_t)arg;
1c008d84:	0318a023          	sw	a7,32(a7)
  task->implem.keep = 1;
1c008d88:	04f8a023          	sw	a5,64(a7)
1c008d8c:	02088623          	sb	zero,44(a7)
    pi_task_callback(&req->event, __pi_ram_cluster_req, (void *) req);
    pi_cl_send_task_to_fc(&(req->event));
1c008d90:	01888513          	addi	a0,a7,24
1c008d94:	0db0106f          	j	1c00a66e <pi_cl_send_task_to_fc>

1c008d98 <extern_alloc_init>:
  }
  printf("=============================================\n");
}

int extern_alloc_init(extern_alloc_t *a, void *addr, int size)
{
1c008d98:	1101                	addi	sp,sp,-32
1c008d9a:	ca26                	sw	s1,20(sp)
1c008d9c:	ce06                	sw	ra,28(sp)
1c008d9e:	cc22                	sw	s0,24(sp)
1c008da0:	84aa                	mv	s1,a0
  if (size)
1c008da2:	ce1d                	beqz	a2,1c008de0 <extern_alloc_init+0x48>
  return (alloc_chunk_extern_t *)pmsis_l2_malloc(sizeof(alloc_chunk_extern_t));
1c008da4:	4531                	li	a0,12
  {
    unsigned int staaddr = ALIGN_UP((int)addr, MIN_CHUNK_SIZE);
1c008da6:	00758413          	addi	s0,a1,7
  return (alloc_chunk_extern_t *)pmsis_l2_malloc(sizeof(alloc_chunk_extern_t));
1c008daa:	c62e                	sw	a1,12(sp)
1c008dac:	c432                	sw	a2,8(sp)
1c008dae:	2a1010ef          	jal	ra,1c00a84e <pi_l2_malloc>
    unsigned int staaddr = ALIGN_UP((int)addr, MIN_CHUNK_SIZE);
1c008db2:	c4043433          	p.bclr	s0,s0,2,0
    alloc_chunk_extern_t *chunk = __alloc_chunk();
    if (chunk == NULL) return -1;
1c008db6:	45b2                	lw	a1,12(sp)
1c008db8:	4622                	lw	a2,8(sp)
1c008dba:	c515                	beqz	a0,1c008de6 <extern_alloc_init+0x4e>
    size = size - (staaddr - (unsigned int)addr);
1c008dbc:	95b2                	add	a1,a1,a2
1c008dbe:	8d81                	sub	a1,a1,s0
  }
  else
  {
    a->first_free = NULL;
  }
  return 0;
1c008dc0:	4601                	li	a2,0
    if (size > 0) {
1c008dc2:	00b05963          	blez	a1,1c008dd4 <extern_alloc_init+0x3c>
      a->first_free = chunk;
1c008dc6:	c088                	sw	a0,0(s1)
      chunk->size = ALIGN_DOWN(size, MIN_CHUNK_SIZE);
1c008dc8:	c405b5b3          	p.bclr	a1,a1,2,0
1c008dcc:	c10c                	sw	a1,0(a0)
      chunk->next = NULL;
1c008dce:	00052223          	sw	zero,4(a0)
      chunk->addr = staaddr;
1c008dd2:	c500                	sw	s0,8(a0)
}
1c008dd4:	40f2                	lw	ra,28(sp)
1c008dd6:	4462                	lw	s0,24(sp)
1c008dd8:	44d2                	lw	s1,20(sp)
1c008dda:	8532                	mv	a0,a2
1c008ddc:	6105                	addi	sp,sp,32
1c008dde:	8082                	ret
    a->first_free = NULL;
1c008de0:	00052023          	sw	zero,0(a0)
1c008de4:	bfc5                	j	1c008dd4 <extern_alloc_init+0x3c>
    if (chunk == NULL) return -1;
1c008de6:	567d                	li	a2,-1
1c008de8:	b7f5                	j	1c008dd4 <extern_alloc_init+0x3c>

1c008dea <extern_alloc_deinit>:
  pmsis_l2_malloc_free((void *)pt, sizeof(alloc_chunk_extern_t));
1c008dea:	4108                	lw	a0,0(a0)
1c008dec:	45b1                	li	a1,12
1c008dee:	26f0106f          	j	1c00a85c <pi_l2_free>

1c008df2 <extern_alloc>:



int extern_alloc(extern_alloc_t *a, int size, void **chunk)
{
  alloc_chunk_extern_t *pt = a->first_free, *prev = 0;
1c008df2:	411c                	lw	a5,0(a0)

  size = ALIGN_UP(size, MIN_CHUNK_SIZE);
1c008df4:	059d                	addi	a1,a1,7
1c008df6:	c405b5b3          	p.bclr	a1,a1,2,0
  alloc_chunk_extern_t *pt = a->first_free, *prev = 0;
1c008dfa:	4681                	li	a3,0

  while (pt && (pt->size < size)) { prev = pt; pt = pt->next; }
1c008dfc:	c7b1                	beqz	a5,1c008e48 <extern_alloc+0x56>
1c008dfe:	4398                	lw	a4,0(a5)
1c008e00:	02b74863          	blt	a4,a1,1c008e30 <extern_alloc+0x3e>
{
1c008e04:	1141                	addi	sp,sp,-16
1c008e06:	c226                	sw	s1,4(sp)
1c008e08:	c606                	sw	ra,12(sp)
1c008e0a:	c422                	sw	s0,8(sp)
1c008e0c:	4784                	lw	s1,8(a5)

  if (pt) {
    if (pt->size == size) {
1c008e0e:	02b71663          	bne	a4,a1,1c008e3a <extern_alloc+0x48>
1c008e12:	43d8                	lw	a4,4(a5)
      // Special case where the whole block disappears
      // This special case is interesting to support when we allocate aligned pages, to limit fragmentation
      if (prev) prev->next = pt->next; else a->first_free = pt->next;
1c008e14:	c28d                	beqz	a3,1c008e36 <extern_alloc+0x44>
1c008e16:	c2d8                	sw	a4,4(a3)
1c008e18:	8432                	mv	s0,a2
  pmsis_l2_malloc_free((void *)pt, sizeof(alloc_chunk_extern_t));
1c008e1a:	45b1                	li	a1,12
1c008e1c:	853e                	mv	a0,a5
1c008e1e:	23f010ef          	jal	ra,1c00a85c <pi_l2_free>
      void *addr = (void *)pt->addr;
      __free_chunk(pt);
      *chunk = addr;
1c008e22:	c004                	sw	s1,0(s0)
  } else {
    //warning("Not enough memory to allocate\n");
    *chunk = (void *)0xffffffff;
    return -1;
  }
}
1c008e24:	40b2                	lw	ra,12(sp)
1c008e26:	4422                	lw	s0,8(sp)
1c008e28:	4492                	lw	s1,4(sp)
      return 0;
1c008e2a:	4501                	li	a0,0
}
1c008e2c:	0141                	addi	sp,sp,16
1c008e2e:	8082                	ret
  while (pt && (pt->size < size)) { prev = pt; pt = pt->next; }
1c008e30:	86be                	mv	a3,a5
1c008e32:	43dc                	lw	a5,4(a5)
1c008e34:	b7e1                	j	1c008dfc <extern_alloc+0xa>
      if (prev) prev->next = pt->next; else a->first_free = pt->next;
1c008e36:	c118                	sw	a4,0(a0)
1c008e38:	b7c5                	j	1c008e18 <extern_alloc+0x26>
      pt->size = pt->size - size;
1c008e3a:	40b706b3          	sub	a3,a4,a1
      void *result = (void *)((char *)pt->addr + pt->size - size);
1c008e3e:	9726                	add	a4,a4,s1
      pt->size = pt->size - size;
1c008e40:	c394                	sw	a3,0(a5)
      void *result = (void *)((char *)pt->addr + pt->size - size);
1c008e42:	8f0d                	sub	a4,a4,a1
      *chunk = result;
1c008e44:	c218                	sw	a4,0(a2)
1c008e46:	bff9                	j	1c008e24 <extern_alloc+0x32>
    *chunk = (void *)0xffffffff;
1c008e48:	57fd                	li	a5,-1
1c008e4a:	c21c                	sw	a5,0(a2)
    return -1;
1c008e4c:	557d                	li	a0,-1
}
1c008e4e:	8082                	ret

1c008e50 <extern_free>:
  return 0;
}

int __attribute__((noinline)) extern_free(extern_alloc_t *a, int size, void *addr)

{
1c008e50:	7179                	addi	sp,sp,-48
1c008e52:	d422                	sw	s0,40(sp)
  alloc_chunk_extern_t *chunk;
  alloc_chunk_extern_t *next = a->first_free, *prev = 0;
1c008e54:	4100                	lw	s0,0(a0)
  size = ALIGN_UP(size, MIN_CHUNK_SIZE);
1c008e56:	059d                	addi	a1,a1,7
{
1c008e58:	d226                	sw	s1,36(sp)
1c008e5a:	d04a                	sw	s2,32(sp)
1c008e5c:	ce4e                	sw	s3,28(sp)
1c008e5e:	d606                	sw	ra,44(sp)
1c008e60:	89aa                	mv	s3,a0
  size = ALIGN_UP(size, MIN_CHUNK_SIZE);
1c008e62:	c405b933          	p.bclr	s2,a1,2,0
  alloc_chunk_extern_t *next = a->first_free, *prev = 0;
1c008e66:	4481                	li	s1,0

  while (next && next->addr < (unsigned int)addr) {
1c008e68:	c439                	beqz	s0,1c008eb6 <extern_free+0x66>
1c008e6a:	441c                	lw	a5,8(s0)
1c008e6c:	04c7e263          	bltu	a5,a2,1c008eb0 <extern_free+0x60>
    prev = next; next = next->next; 
  }

  if (next && ((char *)addr + size) == (char *)next->addr) {
1c008e70:	01260733          	add	a4,a2,s2
1c008e74:	04f71163          	bne	a4,a5,1c008eb6 <extern_free+0x66>
    /* Coalesce with next */
    next->size = size + next->size;
1c008e78:	400c                	lw	a1,0(s0)
    next->addr = (unsigned int)addr;
1c008e7a:	c410                	sw	a2,8(s0)
    next->size = size + next->size;
1c008e7c:	992e                	add	s2,s2,a1
1c008e7e:	01242023          	sw	s2,0(s0)
    chunk->size = size;
    chunk->next = next;
    chunk->addr = (unsigned int)addr;
  }

  if (prev) {
1c008e82:	c8b1                	beqz	s1,1c008ed6 <extern_free+0x86>
    if (((char *)prev->addr + prev->size) == (char *)addr) {
1c008e84:	4094                	lw	a3,0(s1)
1c008e86:	4498                	lw	a4,8(s1)
1c008e88:	9736                	add	a4,a4,a3
1c008e8a:	04e61463          	bne	a2,a4,1c008ed2 <extern_free+0x82>
      /* Coalesce with previous */
      prev->size += chunk->size;
1c008e8e:	401c                	lw	a5,0(s0)
  pmsis_l2_malloc_free((void *)pt, sizeof(alloc_chunk_extern_t));
1c008e90:	45b1                	li	a1,12
1c008e92:	8522                	mv	a0,s0
      prev->size += chunk->size;
1c008e94:	97b6                	add	a5,a5,a3
1c008e96:	c09c                	sw	a5,0(s1)
      prev->next = chunk->next;
1c008e98:	405c                	lw	a5,4(s0)
1c008e9a:	c0dc                	sw	a5,4(s1)
  pmsis_l2_malloc_free((void *)pt, sizeof(alloc_chunk_extern_t));
1c008e9c:	1c1010ef          	jal	ra,1c00a85c <pi_l2_free>
    }
  } else {
    a->first_free = chunk;
  }

  return 0;
1c008ea0:	4501                	li	a0,0
}
1c008ea2:	50b2                	lw	ra,44(sp)
1c008ea4:	5422                	lw	s0,40(sp)
1c008ea6:	5492                	lw	s1,36(sp)
1c008ea8:	5902                	lw	s2,32(sp)
1c008eaa:	49f2                	lw	s3,28(sp)
1c008eac:	6145                	addi	sp,sp,48
1c008eae:	8082                	ret
    prev = next; next = next->next; 
1c008eb0:	84a2                	mv	s1,s0
1c008eb2:	4040                	lw	s0,4(s0)
1c008eb4:	bf55                	j	1c008e68 <extern_free+0x18>
  return (alloc_chunk_extern_t *)pmsis_l2_malloc(sizeof(alloc_chunk_extern_t));
1c008eb6:	4531                	li	a0,12
1c008eb8:	c632                	sw	a2,12(sp)
1c008eba:	195010ef          	jal	ra,1c00a84e <pi_l2_malloc>
1c008ebe:	87aa                	mv	a5,a0
    if (chunk == NULL) return -1;
1c008ec0:	4632                	lw	a2,12(sp)
1c008ec2:	557d                	li	a0,-1
1c008ec4:	dff9                	beqz	a5,1c008ea2 <extern_free+0x52>
    chunk->next = next;
1c008ec6:	c3c0                	sw	s0,4(a5)
    chunk->size = size;
1c008ec8:	0127a023          	sw	s2,0(a5)
    chunk->addr = (unsigned int)addr;
1c008ecc:	c790                	sw	a2,8(a5)
1c008ece:	843e                	mv	s0,a5
1c008ed0:	bf4d                	j	1c008e82 <extern_free+0x32>
      prev->next = chunk;
1c008ed2:	c0c0                	sw	s0,4(s1)
1c008ed4:	b7f1                	j	1c008ea0 <extern_free+0x50>
    a->first_free = chunk;
1c008ed6:	0089a023          	sw	s0,0(s3)
1c008eda:	b7d9                	j	1c008ea0 <extern_free+0x50>

1c008edc <pi_partition_get_flash_offset>:
        return 0;
}

uint32_t pi_partition_get_flash_offset(const pi_partition_t *partition)
{
    if(partition)
1c008edc:	c119                	beqz	a0,1c008ee2 <pi_partition_get_flash_offset+0x6>
        return partition->offset;
1c008ede:	4548                	lw	a0,12(a0)
1c008ee0:	8082                	ret
    else
        return UINT32_MAX;
1c008ee2:	557d                	li	a0,-1
}
1c008ee4:	8082                	ret

1c008ee6 <pi_partition_table_free>:

void pi_partition_table_free(pi_partition_table_t table)
{
    flash_partition_table_free((flash_partition_table_t *) table);
1c008ee6:	aaf1                	j	1c0090c2 <flash_partition_table_free>

1c008ee8 <pi_partition_table_load>:

pi_err_t pi_partition_table_load(pi_device_t *flash, const pi_partition_table_t *table)
{
    pi_err_t rc;
    
    rc = flash_partition_table_load(flash, (const flash_partition_table_t **) table, NULL);
1c008ee8:	4601                	li	a2,0
1c008eea:	a8d1                	j	1c008fbe <flash_partition_table_load>

1c008eec <pi_partition_find_first>:

const pi_partition_t *
pi_partition_find_first(const pi_partition_table_t table, const pi_partition_type_t type,
                        const pi_partition_subtype_t subtype,
                        const char *label)
{
1c008eec:	1141                	addi	sp,sp,-16
1c008eee:	c226                	sw	s1,4(sp)
1c008ef0:	c606                	sw	ra,12(sp)
1c008ef2:	c422                	sw	s0,8(sp)
1c008ef4:	84aa                	mv	s1,a0
    pi_partition_t *partition;
    const flash_partition_info_t *info;
    
    info = flash_partition_find_first((const flash_partition_table_t *) table, type, subtype, label);
1c008ef6:	2ac5                	jal	1c0090e6 <flash_partition_find_first>
    if(info == NULL)
1c008ef8:	c539                	beqz	a0,1c008f46 <pi_partition_find_first+0x5a>
1c008efa:	842a                	mv	s0,a0
        return NULL;
    
    partition = pi_l2_malloc(sizeof(pi_partition_t));
1c008efc:	02800513          	li	a0,40
1c008f00:	14f010ef          	jal	ra,1c00a84e <pi_l2_malloc>
    partition->type = info->type;
1c008f04:	00244783          	lbu	a5,2(s0)
    partition->subtype = info->subtype;
    partition->size = info->pos.size;
    partition->offset = info->pos.offset;
    partition->flash = ((const flash_partition_table_t *)table)->flash;
1c008f08:	4098                	lw	a4,0(s1)
    partition->type = info->type;
1c008f0a:	c15c                	sw	a5,4(a0)
    partition->subtype = info->subtype;
1c008f0c:	00344783          	lbu	a5,3(s0)
1c008f10:	c51c                	sw	a5,8(a0)
    partition->size = info->pos.size;
1c008f12:	441c                	lw	a5,8(s0)
1c008f14:	c91c                	sw	a5,16(a0)
    partition->offset = info->pos.offset;
1c008f16:	405c                	lw	a5,4(s0)
1c008f18:	c55c                	sw	a5,12(a0)
    partition->flash = ((const flash_partition_table_t *)table)->flash;
1c008f1a:	87aa                	mv	a5,a0
1c008f1c:	00e7aa2b          	p.sw	a4,20(a5!)
    memcpy(partition->label, info->label, 16);
1c008f20:	4458                	lw	a4,12(s0)
1c008f22:	c398                	sw	a4,0(a5)
1c008f24:	481c                	lw	a5,16(s0)
1c008f26:	cd1c                	sw	a5,24(a0)
1c008f28:	485c                	lw	a5,20(s0)
1c008f2a:	cd5c                	sw	a5,28(a0)
1c008f2c:	4c1c                	lw	a5,24(s0)
    partition->label[16] = 0;
1c008f2e:	02050223          	sb	zero,36(a0)
    partition->encrypted = false;
1c008f32:	020502a3          	sb	zero,37(a0)
    memcpy(partition->label, info->label, 16);
1c008f36:	d11c                	sw	a5,32(a0)
    partition->read_only = false;
1c008f38:	02050323          	sb	zero,38(a0)
    
    return (const pi_partition_t *) partition;
}
1c008f3c:	40b2                	lw	ra,12(sp)
1c008f3e:	4422                	lw	s0,8(sp)
1c008f40:	4492                	lw	s1,4(sp)
1c008f42:	0141                	addi	sp,sp,16
1c008f44:	8082                	ret
        return NULL;
1c008f46:	4501                	li	a0,0
1c008f48:	bfd5                	j	1c008f3c <pi_partition_find_first+0x50>

1c008f4a <flash_partition_table_verify>:

pi_err_t flash_partition_table_verify(const flash_partition_table_t *table)
{
    const flash_partition_info_t *part;
    const flash_partition_table_header_t *header = &table->header;
    const flash_partition_info_t *partition_table = table->partitions;
1c008f4a:	514c                	lw	a1,36(a0)
    MD5_CTX context;
    uint8_t digest[16];

    // Check magic number for each partition
    for (uint8_t num_parts = 0; num_parts < header->nbr_of_entries; num_parts++)
1c008f4c:	00754683          	lbu	a3,7(a0)
1c008f50:	4781                	li	a5,0
1c008f52:	872e                	mv	a4,a1
    {
        part = partition_table + num_parts;
        if (part->magic_bytes != PI_PARTITION_MAGIC)
1c008f54:	1ba00613          	li	a2,442
    for (uint8_t num_parts = 0; num_parts < header->nbr_of_entries; num_parts++)
1c008f58:	04f69663          	bne	a3,a5,1c008fa4 <flash_partition_table_verify+0x5a>
        {
            return PI_ERR_INVALID_STATE;
        }
    }

    if (header->crc_flags)
1c008f5c:	00854783          	lbu	a5,8(a0)
1c008f60:	cfa9                	beqz	a5,1c008fba <flash_partition_table_verify+0x70>
{
1c008f62:	7155                	addi	sp,sp,-208
1c008f64:	c5a2                	sw	s0,200(sp)
1c008f66:	842a                	mv	s0,a0
    {
        MD5_Init(&context);
1c008f68:	1028                	addi	a0,sp,40
{
1c008f6a:	c786                	sw	ra,204(sp)
        MD5_Init(&context);
1c008f6c:	c62e                	sw	a1,12(sp)
1c008f6e:	2bb000ef          	jal	ra,1c009a28 <MD5_Init>
        MD5_Update(&context, (unsigned char *) partition_table,
                   header->nbr_of_entries * sizeof(flash_partition_info_t));
1c008f72:	00744603          	lbu	a2,7(s0)
        MD5_Update(&context, (unsigned char *) partition_table,
1c008f76:	45b2                	lw	a1,12(sp)
1c008f78:	1028                	addi	a0,sp,40
1c008f7a:	0616                	slli	a2,a2,0x5
1c008f7c:	2df000ef          	jal	ra,1c009a5a <MD5_Update>
        MD5_Final(digest, &context);
1c008f80:	102c                	addi	a1,sp,40
1c008f82:	0828                	addi	a0,sp,24
1c008f84:	373000ef          	jal	ra,1c009af6 <MD5_Final>

        if (strncmp((const char *) header->md5, (const char *) digest, sizeof(digest)))
1c008f88:	4641                	li	a2,16
1c008f8a:	082c                	addi	a1,sp,24
1c008f8c:	01440513          	addi	a0,s0,20
1c008f90:	2b2040ef          	jal	ra,1c00d242 <strncmp>
        {
            return PI_ERR_INVALID_CRC;
1c008f94:	47a1                	li	a5,8
        if (strncmp((const char *) header->md5, (const char *) digest, sizeof(digest)))
1c008f96:	e111                	bnez	a0,1c008f9a <flash_partition_table_verify+0x50>
        }
    }

    return PI_OK;
1c008f98:	4781                	li	a5,0
}
1c008f9a:	40be                	lw	ra,204(sp)
1c008f9c:	442e                	lw	s0,200(sp)
1c008f9e:	853e                	mv	a0,a5
1c008fa0:	6169                	addi	sp,sp,208
1c008fa2:	8082                	ret
        if (part->magic_bytes != PI_PARTITION_MAGIC)
1c008fa4:	0207580b          	p.lhu	a6,32(a4!)
1c008fa8:	00c81663          	bne	a6,a2,1c008fb4 <flash_partition_table_verify+0x6a>
    for (uint8_t num_parts = 0; num_parts < header->nbr_of_entries; num_parts++)
1c008fac:	0785                	addi	a5,a5,1
1c008fae:	0ff7f793          	andi	a5,a5,255
1c008fb2:	b75d                	j	1c008f58 <flash_partition_table_verify+0xe>
            return PI_ERR_INVALID_STATE;
1c008fb4:	478d                	li	a5,3
}
1c008fb6:	853e                	mv	a0,a5
1c008fb8:	8082                	ret
    return PI_OK;
1c008fba:	4781                	li	a5,0
1c008fbc:	bfed                	j	1c008fb6 <flash_partition_table_verify+0x6c>

1c008fbe <flash_partition_table_load>:

pi_err_t flash_partition_table_load(pi_device_t *flash, const flash_partition_table_t **partition_table,
                                    uint8_t *nbr_of_entries)
{
1c008fbe:	1101                	addi	sp,sp,-32
1c008fc0:	ca26                	sw	s1,20(sp)
1c008fc2:	ce06                	sw	ra,28(sp)
1c008fc4:	cc22                	sw	s0,24(sp)
1c008fc6:	c84a                	sw	s2,16(sp)
1c008fc8:	c64e                	sw	s3,12(sp)
1c008fca:	c452                	sw	s4,8(sp)
1c008fcc:	c256                	sw	s5,4(sp)
    flash_partition_info_t *partitions = NULL;

    if(partition_table == NULL)
    {
        PARTITION_TRACE_ERR("Table argument is NULL");
        return PI_ERR_INVALID_ARG;
1c008fce:	4489                	li	s1,2
    if(partition_table == NULL)
1c008fd0:	c9e1                	beqz	a1,1c0090a0 <flash_partition_table_load+0xe2>
1c008fd2:	892a                	mv	s2,a0
    }

// Alloc table containing header
    table = pi_l2_malloc(sizeof(*table));
1c008fd4:	02800513          	li	a0,40
1c008fd8:	89b2                	mv	s3,a2
1c008fda:	8aae                	mv	s5,a1
1c008fdc:	073010ef          	jal	ra,1c00a84e <pi_l2_malloc>
1c008fe0:	842a                	mv	s0,a0
    if(table == NULL)
    {
        PARTITION_TRACE_ERR("Unable to allocate partition table in L2.");
        rc = PI_ERR_L2_NO_MEM;
1c008fe2:	20100493          	li	s1,513
    if(table == NULL)
1c008fe6:	cd4d                	beqz	a0,1c0090a0 <flash_partition_table_load+0xe2>
        goto mount_error;
    }

    table_offset_l2 = pi_l2_malloc(sizeof(*table_offset_l2));
1c008fe8:	4511                	li	a0,4
1c008fea:	065010ef          	jal	ra,1c00a84e <pi_l2_malloc>
1c008fee:	84aa                	mv	s1,a0
    if(table_offset_l2 == NULL)
1c008ff0:	c171                	beqz	a0,1c0090b4 <flash_partition_table_load+0xf6>
  api->read(device, pi_flash_addr, data, size);
1c008ff2:	00092783          	lw	a5,0(s2)
1c008ff6:	862a                	mv	a2,a0
1c008ff8:	4581                	li	a1,0
1c008ffa:	5b9c                	lw	a5,48(a5)
1c008ffc:	4691                	li	a3,4
1c008ffe:	854a                	mv	a0,s2
1c009000:	9782                	jalr	a5
        rc = PI_ERR_L2_NO_MEM;
        goto mount_error;
    }

    pi_flash_read(flash, 0, table_offset_l2, 4);
    if(*table_offset_l2 == 0)
1c009002:	0004aa03          	lw	s4,0(s1)

    return PI_OK;

    mount_error:
    if(table_offset_l2)
        pi_l2_free(table_offset_l2, sizeof(*table_offset_l2));
1c009006:	4591                	li	a1,4
1c009008:	8526                	mv	a0,s1
    if(*table_offset_l2 == 0)
1c00900a:	0a0a0863          	beqz	s4,1c0090ba <flash_partition_table_load+0xfc>
    pi_l2_free(table_offset_l2, sizeof(*table_offset_l2));
1c00900e:	04f010ef          	jal	ra,1c00a85c <pi_l2_free>
1c009012:	00092783          	lw	a5,0(s2)
1c009016:	02000693          	li	a3,32
1c00901a:	00440613          	addi	a2,s0,4
1c00901e:	5b9c                	lw	a5,48(a5)
1c009020:	85d2                	mv	a1,s4
1c009022:	854a                	mv	a0,s2
1c009024:	9782                	jalr	a5
    if(table->header.magic_bytes != PI_PARTITION_TABLE_HEADER_MAGIC)
1c009026:	00445703          	lhu	a4,4(s0)
1c00902a:	2ba00793          	li	a5,698
        rc = PI_ERR_NOT_FOUND;
1c00902e:	4495                	li	s1,5
    if(table->header.magic_bytes != PI_PARTITION_TABLE_HEADER_MAGIC)
1c009030:	04f71763          	bne	a4,a5,1c00907e <flash_partition_table_load+0xc0>
    if(table->header.format_version != PI_PARTITION_TABLE_FORMAT_VERSION)
1c009034:	00644783          	lbu	a5,6(s0)
        rc = PI_ERR_INVALID_VERSION;
1c009038:	44a5                	li	s1,9
    if(table->header.format_version != PI_PARTITION_TABLE_FORMAT_VERSION)
1c00903a:	0417b263          	p.bneimm	a5,1,1c00907e <flash_partition_table_load+0xc0>
    table->partitions = pi_l2_malloc(sizeof(flash_partition_info_t) * table->header.nbr_of_entries);
1c00903e:	00744503          	lbu	a0,7(s0)
1c009042:	0516                	slli	a0,a0,0x5
1c009044:	00b010ef          	jal	ra,1c00a84e <pi_l2_malloc>
1c009048:	d048                	sw	a0,36(s0)
1c00904a:	862a                	mv	a2,a0
    if(table->partitions == NULL)
1c00904c:	c525                	beqz	a0,1c0090b4 <flash_partition_table_load+0xf6>
1c00904e:	00092783          	lw	a5,0(s2)
                  sizeof(flash_partition_info_t) * table->header.nbr_of_entries);
1c009052:	00744683          	lbu	a3,7(s0)
1c009056:	020a0593          	addi	a1,s4,32
1c00905a:	5b9c                	lw	a5,48(a5)
1c00905c:	0696                	slli	a3,a3,0x5
1c00905e:	854a                	mv	a0,s2
1c009060:	9782                	jalr	a5
    if(table->header.crc_flags)
1c009062:	00844783          	lbu	a5,8(s0)
1c009066:	c395                	beqz	a5,1c00908a <flash_partition_table_load+0xcc>
        rc = flash_partition_table_verify(table);
1c009068:	8522                	mv	a0,s0
1c00906a:	ee1ff0ef          	jal	ra,1c008f4a <flash_partition_table_verify>
1c00906e:	84aa                	mv	s1,a0
        if(rc != PI_OK)
1c009070:	cd09                	beqz	a0,1c00908a <flash_partition_table_load+0xcc>
            pi_l2_free(table->partitions, sizeof(flash_partition_info_t) * table->header.nbr_of_entries);
1c009072:	00744583          	lbu	a1,7(s0)
1c009076:	5048                	lw	a0,36(s0)
1c009078:	0596                	slli	a1,a1,0x5
1c00907a:	7e2010ef          	jal	ra,1c00a85c <pi_l2_free>
    if(table)
        pi_l2_free(table, sizeof(*table));
1c00907e:	02800593          	li	a1,40
1c009082:	8522                	mv	a0,s0
1c009084:	7d8010ef          	jal	ra,1c00a85c <pi_l2_free>
1c009088:	a821                	j	1c0090a0 <flash_partition_table_load+0xe2>
    table->flash = flash;
1c00908a:	01242023          	sw	s2,0(s0)
    *partition_table = table;
1c00908e:	008aa023          	sw	s0,0(s5)
    return PI_OK;
1c009092:	4481                	li	s1,0
    if(nbr_of_entries)
1c009094:	00098663          	beqz	s3,1c0090a0 <flash_partition_table_load+0xe2>
        *nbr_of_entries = table->header.nbr_of_entries;
1c009098:	00744783          	lbu	a5,7(s0)
1c00909c:	00f98023          	sb	a5,0(s3)
    return rc;
}
1c0090a0:	40f2                	lw	ra,28(sp)
1c0090a2:	4462                	lw	s0,24(sp)
1c0090a4:	8526                	mv	a0,s1
1c0090a6:	4942                	lw	s2,16(sp)
1c0090a8:	44d2                	lw	s1,20(sp)
1c0090aa:	49b2                	lw	s3,12(sp)
1c0090ac:	4a22                	lw	s4,8(sp)
1c0090ae:	4a92                	lw	s5,4(sp)
1c0090b0:	6105                	addi	sp,sp,32
1c0090b2:	8082                	ret
        rc = PI_ERR_L2_NO_MEM;
1c0090b4:	20100493          	li	s1,513
1c0090b8:	b7d9                	j	1c00907e <flash_partition_table_load+0xc0>
        pi_l2_free(table_offset_l2, sizeof(*table_offset_l2));
1c0090ba:	7a2010ef          	jal	ra,1c00a85c <pi_l2_free>
        rc = PI_ERR_NOT_FOUND;
1c0090be:	4495                	li	s1,5
1c0090c0:	bf7d                	j	1c00907e <flash_partition_table_load+0xc0>

1c0090c2 <flash_partition_table_free>:

void flash_partition_table_free(const flash_partition_table_t *table)
{
1c0090c2:	1141                	addi	sp,sp,-16
1c0090c4:	c422                	sw	s0,8(sp)
1c0090c6:	c606                	sw	ra,12(sp)
    pi_l2_free((void *) table->partitions, sizeof(flash_partition_info_t) * table->header.nbr_of_entries);
1c0090c8:	00754583          	lbu	a1,7(a0)
{
1c0090cc:	842a                	mv	s0,a0
    pi_l2_free((void *) table->partitions, sizeof(flash_partition_info_t) * table->header.nbr_of_entries);
1c0090ce:	5148                	lw	a0,36(a0)
1c0090d0:	0596                	slli	a1,a1,0x5
1c0090d2:	78a010ef          	jal	ra,1c00a85c <pi_l2_free>
    pi_l2_free((void *) table, sizeof(flash_partition_table_t));
1c0090d6:	8522                	mv	a0,s0
}
1c0090d8:	4422                	lw	s0,8(sp)
1c0090da:	40b2                	lw	ra,12(sp)
    pi_l2_free((void *) table, sizeof(flash_partition_table_t));
1c0090dc:	02800593          	li	a1,40
}
1c0090e0:	0141                	addi	sp,sp,16
    pi_l2_free((void *) table, sizeof(flash_partition_table_t));
1c0090e2:	77a0106f          	j	1c00a85c <pi_l2_free>

1c0090e6 <flash_partition_find_first>:


const flash_partition_info_t *flash_partition_find_first(const flash_partition_table_t *table, pi_partition_type_t type,
                                                         pi_partition_subtype_t subtype, const char *label)
{
1c0090e6:	7179                	addi	sp,sp,-48
1c0090e8:	d226                	sw	s1,36(sp)
1c0090ea:	d04a                	sw	s2,32(sp)
1c0090ec:	cc52                	sw	s4,24(sp)
1c0090ee:	ca56                	sw	s5,20(sp)
1c0090f0:	d606                	sw	ra,44(sp)
1c0090f2:	d422                	sw	s0,40(sp)
1c0090f4:	ce4e                	sw	s3,28(sp)
    const flash_partition_info_t *part = NULL;

    for (uint8_t i = 0; i < table->header.nbr_of_entries; i++)
1c0090f6:	00754983          	lbu	s3,7(a0)
{
1c0090fa:	892a                	mv	s2,a0
1c0090fc:	8a2e                	mv	s4,a1
1c0090fe:	8ab2                	mv	s5,a2
    for (uint8_t i = 0; i < table->header.nbr_of_entries; i++)
1c009100:	4481                	li	s1,0
1c009102:	0ff4f793          	andi	a5,s1,255
1c009106:	0137ed63          	bltu	a5,s3,1c009120 <flash_partition_find_first+0x3a>
        if(label == NULL)
            return part;
        if(strncmp(label, (char *) &part->label, PI_PARTITION_LABEL_LENGTH) == 0)
            return part;
    }
    return NULL;
1c00910a:	4401                	li	s0,0
}
1c00910c:	8522                	mv	a0,s0
1c00910e:	50b2                	lw	ra,44(sp)
1c009110:	5422                	lw	s0,40(sp)
1c009112:	5492                	lw	s1,36(sp)
1c009114:	5902                	lw	s2,32(sp)
1c009116:	49f2                	lw	s3,28(sp)
1c009118:	4a62                	lw	s4,24(sp)
1c00911a:	4ad2                	lw	s5,20(sp)
1c00911c:	6145                	addi	sp,sp,48
1c00911e:	8082                	ret
        part = table->partitions + i;
1c009120:	02492783          	lw	a5,36(s2)
1c009124:	00549413          	slli	s0,s1,0x5
1c009128:	943e                	add	s0,s0,a5
        if(part->type != type || part->subtype != subtype)
1c00912a:	00244783          	lbu	a5,2(s0)
1c00912e:	03479063          	bne	a5,s4,1c00914e <flash_partition_find_first+0x68>
1c009132:	00344783          	lbu	a5,3(s0)
1c009136:	01579c63          	bne	a5,s5,1c00914e <flash_partition_find_first+0x68>
        if(label == NULL)
1c00913a:	dae9                	beqz	a3,1c00910c <flash_partition_find_first+0x26>
        if(strncmp(label, (char *) &part->label, PI_PARTITION_LABEL_LENGTH) == 0)
1c00913c:	8536                	mv	a0,a3
1c00913e:	4641                	li	a2,16
1c009140:	00c40593          	addi	a1,s0,12
1c009144:	c636                	sw	a3,12(sp)
1c009146:	0fc040ef          	jal	ra,1c00d242 <strncmp>
1c00914a:	46b2                	lw	a3,12(sp)
1c00914c:	d161                	beqz	a0,1c00910c <flash_partition_find_first+0x26>
1c00914e:	0485                	addi	s1,s1,1
1c009150:	bf4d                	j	1c009102 <flash_partition_find_first+0x1c>

1c009152 <body>:
/*
 * This processes one or more 64-byte data blocks, but does NOT update the bit
 * counters.  There are no alignment requirements.
 */
static const void *body(MD5_CTX *ctx, const void *data, unsigned long size)
{
1c009152:	715d                	addi	sp,sp,-80
	MD5_u32plus a, b, c, d;
	MD5_u32plus saved_a, saved_b, saved_c, saved_d;

	ptr = (const unsigned char *)data;

	a = ctx->a;
1c009154:	00852283          	lw	t0,8(a0)
1c009158:	fc060613          	addi	a2,a2,-64
{
1c00915c:	de52                	sw	s4,60(sp)
1c00915e:	dc56                	sw	s5,56(sp)
1c009160:	8219                	srli	a2,a2,0x6
	b = ctx->b;
1c009162:	00c52803          	lw	a6,12(a0)
	c = ctx->c;
1c009166:	01052a03          	lw	s4,16(a0)
	d = ctx->d;
1c00916a:	01452a83          	lw	s5,20(a0)
1c00916e:	0605                	addi	a2,a2,1
{
1c009170:	c6a2                	sw	s0,76(sp)
1c009172:	c4a6                	sw	s1,72(sp)
1c009174:	c2ca                	sw	s2,68(sp)
1c009176:	c0ce                	sw	s3,64(sp)
1c009178:	da5a                	sw	s6,52(sp)
1c00917a:	d85e                	sw	s7,48(sp)
1c00917c:	d662                	sw	s8,44(sp)
1c00917e:	d466                	sw	s9,40(sp)
1c009180:	d26a                	sw	s10,36(sp)
1c009182:	d06e                	sw	s11,32(sp)
1c009184:	87aa                	mv	a5,a0
	a = ctx->a;
1c009186:	cc16                	sw	t0,24(sp)
1c009188:	ce32                	sw	a2,28(sp)
1c00918a:	4362                	lw	t1,24(sp)
		saved_b = b;
		saved_c = c;
		saved_d = d;

/* Round 1 */
		STEP(F, a, b, c, d, SET(0), 0xd76aa478, 7)
1c00918c:	0005a983          	lw	s3,0(a1)
1c009190:	d76aa537          	lui	a0,0xd76aa
1c009194:	47850513          	addi	a0,a0,1144 # d76aa478 <pulp__FC+0xd76aa479>
1c009198:	00a30733          	add	a4,t1,a0
1c00919c:	013706b3          	add	a3,a4,s3
1c0091a0:	015a4733          	xor	a4,s4,s5
1c0091a4:	01077733          	and	a4,a4,a6
1c0091a8:	0537ac23          	sw	s3,88(a5)
1c0091ac:	01574733          	xor	a4,a4,s5
		STEP(F, d, a, b, c, SET(1), 0xe8c7b756, 12)
1c0091b0:	41d0                	lw	a2,4(a1)
		STEP(F, a, b, c, d, SET(0), 0xd76aa478, 7)
1c0091b2:	9736                	add	a4,a4,a3
1c0091b4:	e8c7b6b7          	lui	a3,0xe8c7b
1c0091b8:	4365                	li	t1,25
1c0091ba:	75668693          	addi	a3,a3,1878 # e8c7b756 <pulp__FC+0xe8c7b757>
1c0091be:	00da8e33          	add	t3,s5,a3
1c0091c2:	08675733          	p.ror	a4,a4,t1
1c0091c6:	9742                	add	a4,a4,a6
1c0091c8:	00ce06b3          	add	a3,t3,a2
		STEP(F, d, a, b, c, SET(1), 0xe8c7b756, 12)
1c0091cc:	01484e33          	xor	t3,a6,s4
1c0091d0:	cff0                	sw	a2,92(a5)
1c0091d2:	00ee7e33          	and	t3,t3,a4
		STEP(F, c, d, a, b, SET(2), 0x242070db, 17)
1c0091d6:	0085a883          	lw	a7,8(a1)
		STEP(F, d, a, b, c, SET(1), 0xe8c7b756, 12)
1c0091da:	014e4e33          	xor	t3,t3,s4
1c0091de:	24207bb7          	lui	s7,0x24207
1c0091e2:	4d51                	li	s10,20
1c0091e4:	9e36                	add	t3,t3,a3
1c0091e6:	0dbb8b93          	addi	s7,s7,219 # 242070db <__l2_end+0x81f7af3>
1c0091ea:	017a0533          	add	a0,s4,s7
1c0091ee:	09ae5e33          	p.ror	t3,t3,s10
1c0091f2:	9e3a                	add	t3,t3,a4
1c0091f4:	011506b3          	add	a3,a0,a7
		STEP(F, c, d, a, b, SET(2), 0x242070db, 17)
1c0091f8:	00e84533          	xor	a0,a6,a4
1c0091fc:	0717a023          	sw	a7,96(a5)
1c009200:	01c57533          	and	a0,a0,t3
		STEP(F, b, c, d, a, SET(3), 0xc1bdceee, 22)
1c009204:	00c5a283          	lw	t0,12(a1)
		STEP(F, c, d, a, b, SET(2), 0x242070db, 17)
1c009208:	01054533          	xor	a0,a0,a6
1c00920c:	c1bddc37          	lui	s8,0xc1bdd
1c009210:	4cbd                	li	s9,15
1c009212:	9536                	add	a0,a0,a3
1c009214:	eeec0c13          	addi	s8,s8,-274 # c1bdceee <pulp__FC+0xc1bdceef>
		STEP(F, d, a, b, c, SET(1), 0xe8c7b756, 12)
1c009218:	c432                	sw	a2,8(sp)
		STEP(F, c, d, a, b, SET(2), 0x242070db, 17)
1c00921a:	09955533          	p.ror	a0,a0,s9
1c00921e:	01880633          	add	a2,a6,s8
		STEP(F, b, c, d, a, SET(3), 0xc1bdceee, 22)
1c009222:	0657a223          	sw	t0,100(a5)
		STEP(F, c, d, a, b, SET(2), 0x242070db, 17)
1c009226:	9572                	add	a0,a0,t3
1c009228:	005606b3          	add	a3,a2,t0
		STEP(F, b, c, d, a, SET(3), 0xc1bdceee, 22)
1c00922c:	01c74633          	xor	a2,a4,t3
		STEP(F, a, b, c, d, SET(4), 0xf57c0faf, 7)
1c009230:	0105ad83          	lw	s11,16(a1)
		STEP(F, b, c, d, a, SET(3), 0xc1bdceee, 22)
1c009234:	8e69                	and	a2,a2,a0
1c009236:	8e39                	xor	a2,a2,a4
1c009238:	f57c1eb7          	lui	t4,0xf57c1
1c00923c:	4c29                	li	s8,10
1c00923e:	9636                	add	a2,a2,a3
1c009240:	fafe8e93          	addi	t4,t4,-81 # f57c0faf <pulp__FC+0xf57c0fb0>
1c009244:	01dd86b3          	add	a3,s11,t4
1c009248:	09865633          	p.ror	a2,a2,s8
1c00924c:	962a                	add	a2,a2,a0
1c00924e:	9736                	add	a4,a4,a3
		STEP(F, a, b, c, d, SET(4), 0xf57c0faf, 7)
1c009250:	00ae46b3          	xor	a3,t3,a0
1c009254:	07b7a423          	sw	s11,104(a5)
1c009258:	8ef1                	and	a3,a3,a2
		STEP(F, d, a, b, c, SET(5), 0x4787c62a, 12)
1c00925a:	49c0                	lw	s0,20(a1)
		STEP(F, a, b, c, d, SET(4), 0xf57c0faf, 7)
1c00925c:	01c6c6b3          	xor	a3,a3,t3
1c009260:	9736                	add	a4,a4,a3
1c009262:	4787c6b7          	lui	a3,0x4787c
1c009266:	62a68693          	addi	a3,a3,1578 # 4787c62a <__l2_end+0x2b86d042>
1c00926a:	00d40fb3          	add	t6,s0,a3
1c00926e:	08675733          	p.ror	a4,a4,t1
1c009272:	9732                	add	a4,a4,a2
1c009274:	9e7e                	add	t3,t3,t6
		STEP(F, d, a, b, c, SET(5), 0x4787c62a, 12)
1c009276:	00c54fb3          	xor	t6,a0,a2
1c00927a:	00efffb3          	and	t6,t6,a4
1c00927e:	d7e0                	sw	s0,108(a5)
1c009280:	00afcfb3          	xor	t6,t6,a0
1c009284:	9ff2                	add	t6,t6,t3
		STEP(F, c, d, a, b, SET(6), 0xa8304613, 17)
1c009286:	0185ae03          	lw	t3,24(a1)
1c00928a:	a8304bb7          	lui	s7,0xa8304
1c00928e:	613b8b93          	addi	s7,s7,1555 # a8304613 <pulp__FC+0xa8304614>
		STEP(F, c, d, a, b, SET(2), 0x242070db, 17)
1c009292:	c646                	sw	a7,12(sp)
		STEP(F, d, a, b, c, SET(5), 0x4787c62a, 12)
1c009294:	09afdfb3          	p.ror	t6,t6,s10
1c009298:	017e08b3          	add	a7,t3,s7
		STEP(F, c, d, a, b, SET(6), 0xa8304613, 17)
1c00929c:	07c7a823          	sw	t3,112(a5)
		STEP(F, d, a, b, c, SET(5), 0x4787c62a, 12)
1c0092a0:	9fba                	add	t6,t6,a4
1c0092a2:	9546                	add	a0,a0,a7
		STEP(F, c, d, a, b, SET(6), 0xa8304613, 17)
1c0092a4:	00e648b3          	xor	a7,a2,a4
		STEP(F, b, c, d, a, SET(7), 0xfd469501, 22)
1c0092a8:	01c5a903          	lw	s2,28(a1)
		STEP(F, c, d, a, b, SET(6), 0xa8304613, 17)
1c0092ac:	01f8f8b3          	and	a7,a7,t6
		STEP(F, a, b, c, d, SET(4), 0xf57c0faf, 7)
1c0092b0:	c86e                	sw	s11,16(sp)
		STEP(F, c, d, a, b, SET(6), 0xa8304613, 17)
1c0092b2:	00c8c8b3          	xor	a7,a7,a2
1c0092b6:	fd469db7          	lui	s11,0xfd469
1c0092ba:	98aa                	add	a7,a7,a0
1c0092bc:	501d8d93          	addi	s11,s11,1281 # fd469501 <pulp__FC+0xfd469502>
1c0092c0:	01b906b3          	add	a3,s2,s11
1c0092c4:	0998d8b3          	p.ror	a7,a7,s9
		STEP(F, b, c, d, a, SET(7), 0xfd469501, 22)
1c0092c8:	0727aa23          	sw	s2,116(a5)
		STEP(F, c, d, a, b, SET(6), 0xa8304613, 17)
1c0092cc:	98fe                	add	a7,a7,t6
1c0092ce:	9636                	add	a2,a2,a3
		STEP(F, b, c, d, a, SET(7), 0xfd469501, 22)
1c0092d0:	01f746b3          	xor	a3,a4,t6
		STEP(F, a, b, c, d, SET(8), 0x698098d8, 7)
1c0092d4:	0205af03          	lw	t5,32(a1)
		STEP(F, b, c, d, a, SET(7), 0xfd469501, 22)
1c0092d8:	0116f6b3          	and	a3,a3,a7
1c0092dc:	8eb9                	xor	a3,a3,a4
1c0092de:	6980aeb7          	lui	t4,0x6980a
1c0092e2:	9636                	add	a2,a2,a3
1c0092e4:	8d8e8e93          	addi	t4,t4,-1832 # 698098d8 <__l2_end+0x4d7fa2f0>
1c0092e8:	01df06b3          	add	a3,t5,t4
1c0092ec:	09865633          	p.ror	a2,a2,s8
1c0092f0:	9646                	add	a2,a2,a7
1c0092f2:	9736                	add	a4,a4,a3
		STEP(F, a, b, c, d, SET(8), 0x698098d8, 7)
1c0092f4:	011fc6b3          	xor	a3,t6,a7
1c0092f8:	07e7ac23          	sw	t5,120(a5)
1c0092fc:	8ef1                	and	a3,a3,a2
		STEP(F, d, a, b, c, SET(9), 0x8b44f7af, 12)
1c0092fe:	51c8                	lw	a0,36(a1)
		STEP(F, a, b, c, d, SET(8), 0x698098d8, 7)
1c009300:	01f6c6b3          	xor	a3,a3,t6
1c009304:	96ba                	add	a3,a3,a4
1c009306:	8b44f737          	lui	a4,0x8b44f
1c00930a:	7af70713          	addi	a4,a4,1967 # 8b44f7af <pulp__FC+0x8b44f7b0>
1c00930e:	00e504b3          	add	s1,a0,a4
1c009312:	0866d6b3          	p.ror	a3,a3,t1
1c009316:	96b2                	add	a3,a3,a2
1c009318:	9fa6                	add	t6,t6,s1
		STEP(F, d, a, b, c, SET(9), 0x8b44f7af, 12)
1c00931a:	00c8c4b3          	xor	s1,a7,a2
1c00931e:	8cf5                	and	s1,s1,a3
1c009320:	dfe8                	sw	a0,124(a5)
1c009322:	0114c4b3          	xor	s1,s1,a7
1c009326:	94fe                	add	s1,s1,t6
		STEP(F, c, d, a, b, SET(10), 0xffff5bb1, 17)
1c009328:	0285af83          	lw	t6,40(a1)
1c00932c:	7bd9                	lui	s7,0xffff6
1c00932e:	bb1b8b93          	addi	s7,s7,-1103 # ffff5bb1 <pulp__FC+0xffff5bb2>
1c009332:	017f8eb3          	add	t4,t6,s7
		STEP(F, d, a, b, c, SET(9), 0x8b44f7af, 12)
1c009336:	09a4d4b3          	p.ror	s1,s1,s10
1c00933a:	94b6                	add	s1,s1,a3
1c00933c:	98f6                	add	a7,a7,t4
		STEP(F, c, d, a, b, SET(10), 0xffff5bb1, 17)
1c00933e:	00d64eb3          	xor	t4,a2,a3
1c009342:	009efeb3          	and	t4,t4,s1
1c009346:	09f7a023          	sw	t6,128(a5)
1c00934a:	00ceceb3          	xor	t4,t4,a2
1c00934e:	9ec6                	add	t4,t4,a7
		STEP(F, b, c, d, a, SET(11), 0x895cd7be, 22)
1c009350:	02c5a883          	lw	a7,44(a1)
1c009354:	895cddb7          	lui	s11,0x895cd
1c009358:	7bed8d93          	addi	s11,s11,1982 # 895cd7be <pulp__FC+0x895cd7bf>
		STEP(F, d, a, b, c, SET(9), 0x8b44f7af, 12)
1c00935c:	ca2a                	sw	a0,20(sp)
		STEP(F, c, d, a, b, SET(10), 0xffff5bb1, 17)
1c00935e:	099edeb3          	p.ror	t4,t4,s9
1c009362:	01b88533          	add	a0,a7,s11
1c009366:	9ea6                	add	t4,t4,s1
		STEP(F, b, c, d, a, SET(11), 0x895cd7be, 22)
1c009368:	0917a223          	sw	a7,132(a5)
1c00936c:	962a                	add	a2,a2,a0
1c00936e:	0096c533          	xor	a0,a3,s1
		STEP(F, a, b, c, d, SET(12), 0x6b901122, 7)
1c009372:	0305a383          	lw	t2,48(a1)
		STEP(F, b, c, d, a, SET(11), 0x895cd7be, 22)
1c009376:	01d57533          	and	a0,a0,t4
1c00937a:	8d35                	xor	a0,a0,a3
1c00937c:	6b901737          	lui	a4,0x6b901
1c009380:	9532                	add	a0,a0,a2
1c009382:	12270713          	addi	a4,a4,290 # 6b901122 <__l2_end+0x4f8f1b3a>
1c009386:	00e38633          	add	a2,t2,a4
1c00938a:	09855533          	p.ror	a0,a0,s8
1c00938e:	9576                	add	a0,a0,t4
1c009390:	96b2                	add	a3,a3,a2
		STEP(F, a, b, c, d, SET(12), 0x6b901122, 7)
1c009392:	01d4c633          	xor	a2,s1,t4
1c009396:	8e69                	and	a2,a2,a0
1c009398:	8e25                	xor	a2,a2,s1
1c00939a:	0877a423          	sw	t2,136(a5)
1c00939e:	96b2                	add	a3,a3,a2
1c0093a0:	0866d6b3          	p.ror	a3,a3,t1
		STEP(F, d, a, b, c, SET(13), 0xfd987193, 12)
1c0093a4:	0345a303          	lw	t1,52(a1)
1c0093a8:	fd987db7          	lui	s11,0xfd987
1c0093ac:	193d8d93          	addi	s11,s11,403 # fd987193 <pulp__FC+0xfd987194>
1c0093b0:	01b30bb3          	add	s7,t1,s11
		STEP(F, a, b, c, d, SET(12), 0x6b901122, 7)
1c0093b4:	00d50733          	add	a4,a0,a3
1c0093b8:	94de                	add	s1,s1,s7
		STEP(F, d, a, b, c, SET(13), 0xfd987193, 12)
1c0093ba:	00aecbb3          	xor	s7,t4,a0
1c0093be:	00ebfbb3          	and	s7,s7,a4
1c0093c2:	01dbcbb3          	xor	s7,s7,t4
1c0093c6:	94de                	add	s1,s1,s7
1c0093c8:	0867a623          	sw	t1,140(a5)
1c0093cc:	09a4dbb3          	p.ror	s7,s1,s10
		STEP(F, c, d, a, b, SET(14), 0xa679438e, 17)
1c0093d0:	5d84                	lw	s1,56(a1)
1c0093d2:	a6794637          	lui	a2,0xa6794
1c0093d6:	38e60613          	addi	a2,a2,910 # a679438e <pulp__FC+0xa679438f>
1c0093da:	00c48b33          	add	s6,s1,a2
		STEP(F, d, a, b, c, SET(13), 0xfd987193, 12)
1c0093de:	9bba                	add	s7,s7,a4
1c0093e0:	9eda                	add	t4,t4,s6
		STEP(F, c, d, a, b, SET(14), 0xa679438e, 17)
1c0093e2:	00e54b33          	xor	s6,a0,a4
1c0093e6:	017b7b33          	and	s6,s6,s7
1c0093ea:	00ab4b33          	xor	s6,s6,a0
1c0093ee:	0897a823          	sw	s1,144(a5)
1c0093f2:	9eda                	add	t4,t4,s6
1c0093f4:	099edb33          	p.ror	s6,t4,s9
		STEP(F, b, c, d, a, SET(15), 0x49b40821, 22)
1c0093f8:	03c5ae83          	lw	t4,60(a1)
1c0093fc:	49b416b7          	lui	a3,0x49b41
1c009400:	82168693          	addi	a3,a3,-2015 # 49b40821 <__l2_end+0x2db31239>
1c009404:	00de8633          	add	a2,t4,a3
		STEP(F, c, d, a, b, SET(14), 0xa679438e, 17)
1c009408:	9b5e                	add	s6,s6,s7
1c00940a:	9532                	add	a0,a0,a2
		STEP(F, b, c, d, a, SET(15), 0x49b40821, 22)
1c00940c:	01774633          	xor	a2,a4,s7
1c009410:	01667633          	and	a2,a2,s6
1c009414:	8e39                	xor	a2,a2,a4
1c009416:	9532                	add	a0,a0,a2
1c009418:	09855633          	p.ror	a2,a0,s8
1c00941c:	4c22                	lw	s8,8(sp)
1c00941e:	f61e2d37          	lui	s10,0xf61e2
1c009422:	562d0d13          	addi	s10,s10,1378 # f61e2562 <pulp__FC+0xf61e2563>
1c009426:	965a                	add	a2,a2,s6
1c009428:	01ac06b3          	add	a3,s8,s10
1c00942c:	9736                	add	a4,a4,a3

/* Round 2 */
		STEP(G, a, b, c, d, GET(1), 0xf61e2562, 5)
1c00942e:	00cb46b3          	xor	a3,s6,a2
1c009432:	0176f6b3          	and	a3,a3,s7
1c009436:	0166c6b3          	xor	a3,a3,s6
1c00943a:	4ded                	li	s11,27
1c00943c:	96ba                	add	a3,a3,a4
1c00943e:	c040b537          	lui	a0,0xc040b
1c009442:	09b6d6b3          	p.ror	a3,a3,s11
1c009446:	34050513          	addi	a0,a0,832 # c040b340 <pulp__FC+0xc040b341>
1c00944a:	96b2                	add	a3,a3,a2
1c00944c:	00ae0733          	add	a4,t3,a0
1c009450:	9bba                	add	s7,s7,a4
		STEP(G, d, a, b, c, GET(6), 0xc040b340, 9)
1c009452:	00d64733          	xor	a4,a2,a3
1c009456:	01677733          	and	a4,a4,s6
1c00945a:	8f31                	xor	a4,a4,a2
1c00945c:	4d5d                	li	s10,23
1c00945e:	975e                	add	a4,a4,s7
1c009460:	265e6bb7          	lui	s7,0x265e6
1c009464:	09a75733          	p.ror	a4,a4,s10
1c009468:	a51b8b93          	addi	s7,s7,-1455 # 265e5a51 <__l2_end+0xa5d6469>
1c00946c:	9736                	add	a4,a4,a3
1c00946e:	01788533          	add	a0,a7,s7
1c009472:	955a                	add	a0,a0,s6
		STEP(G, c, d, a, b, GET(11), 0x265e5a51, 14)
1c009474:	00e6cb33          	xor	s6,a3,a4
1c009478:	00cb7b33          	and	s6,s6,a2
1c00947c:	00db4b33          	xor	s6,s6,a3
1c009480:	4cc9                	li	s9,18
1c009482:	9b2a                	add	s6,s6,a0
1c009484:	e9b6cc37          	lui	s8,0xe9b6c
1c009488:	099b5b33          	p.ror	s6,s6,s9
1c00948c:	7aac0c13          	addi	s8,s8,1962 # e9b6c7aa <pulp__FC+0xe9b6c7ab>
1c009490:	9b3a                	add	s6,s6,a4
1c009492:	01898533          	add	a0,s3,s8
1c009496:	962a                	add	a2,a2,a0
		STEP(G, b, c, d, a, GET(0), 0xe9b6c7aa, 20)
1c009498:	01674533          	xor	a0,a4,s6
1c00949c:	8d75                	and	a0,a0,a3
1c00949e:	8d39                	xor	a0,a0,a4
1c0094a0:	4c31                	li	s8,12
1c0094a2:	9532                	add	a0,a0,a2
1c0094a4:	d62f1bb7          	lui	s7,0xd62f1
1c0094a8:	09855533          	p.ror	a0,a0,s8
1c0094ac:	05db8b93          	addi	s7,s7,93 # d62f105d <pulp__FC+0xd62f105e>
1c0094b0:	955a                	add	a0,a0,s6
1c0094b2:	01740633          	add	a2,s0,s7
1c0094b6:	96b2                	add	a3,a3,a2
		STEP(G, a, b, c, d, GET(5), 0xd62f105d, 5)
1c0094b8:	00ab4633          	xor	a2,s6,a0
1c0094bc:	8e79                	and	a2,a2,a4
1c0094be:	01664633          	xor	a2,a2,s6
1c0094c2:	96b2                	add	a3,a3,a2
1c0094c4:	02441bb7          	lui	s7,0x2441
1c0094c8:	09b6d6b3          	p.ror	a3,a3,s11
1c0094cc:	453b8b93          	addi	s7,s7,1107 # 2441453 <__L2+0x23c1453>
1c0094d0:	96aa                	add	a3,a3,a0
1c0094d2:	017f8633          	add	a2,t6,s7
1c0094d6:	9732                	add	a4,a4,a2
		STEP(G, d, a, b, c, GET(10), 0x02441453, 9)
1c0094d8:	00d54633          	xor	a2,a0,a3
1c0094dc:	01667633          	and	a2,a2,s6
1c0094e0:	8e29                	xor	a2,a2,a0
1c0094e2:	9732                	add	a4,a4,a2
1c0094e4:	d8a1ebb7          	lui	s7,0xd8a1e
1c0094e8:	09a75733          	p.ror	a4,a4,s10
1c0094ec:	681b8b93          	addi	s7,s7,1665 # d8a1e681 <pulp__FC+0xd8a1e682>
1c0094f0:	9736                	add	a4,a4,a3
1c0094f2:	017e8633          	add	a2,t4,s7
1c0094f6:	9b32                	add	s6,s6,a2
		STEP(G, c, d, a, b, GET(15), 0xd8a1e681, 14)
1c0094f8:	00e6c633          	xor	a2,a3,a4
1c0094fc:	8e69                	and	a2,a2,a0
1c0094fe:	8e35                	xor	a2,a2,a3
1c009500:	4bc2                	lw	s7,16(sp)
1c009502:	9b32                	add	s6,s6,a2
1c009504:	e7d40637          	lui	a2,0xe7d40
1c009508:	099b5b33          	p.ror	s6,s6,s9
1c00950c:	bc860613          	addi	a2,a2,-1080 # e7d3fbc8 <pulp__FC+0xe7d3fbc9>
1c009510:	9b3a                	add	s6,s6,a4
1c009512:	965e                	add	a2,a2,s7
1c009514:	9532                	add	a0,a0,a2
		STEP(G, b, c, d, a, GET(4), 0xe7d3fbc8, 20)
1c009516:	01674633          	xor	a2,a4,s6
1c00951a:	8e75                	and	a2,a2,a3
1c00951c:	8e39                	xor	a2,a2,a4
1c00951e:	9532                	add	a0,a0,a2
1c009520:	4652                	lw	a2,20(sp)
1c009522:	21e1dbb7          	lui	s7,0x21e1d
1c009526:	09855533          	p.ror	a0,a0,s8
1c00952a:	de6b8b93          	addi	s7,s7,-538 # 21e1cde6 <__l2_end+0x5e0d7fe>
1c00952e:	955a                	add	a0,a0,s6
1c009530:	9bb2                	add	s7,s7,a2
1c009532:	96de                	add	a3,a3,s7
		STEP(G, a, b, c, d, GET(9), 0x21e1cde6, 5)
1c009534:	00ab4bb3          	xor	s7,s6,a0
1c009538:	00ebfbb3          	and	s7,s7,a4
1c00953c:	016bcbb3          	xor	s7,s7,s6
1c009540:	9bb6                	add	s7,s7,a3
1c009542:	c3370637          	lui	a2,0xc3370
1c009546:	09bbdbb3          	p.ror	s7,s7,s11
1c00954a:	7d660613          	addi	a2,a2,2006 # c33707d6 <pulp__FC+0xc33707d7>
1c00954e:	9baa                	add	s7,s7,a0
1c009550:	9626                	add	a2,a2,s1
1c009552:	9732                	add	a4,a4,a2
		STEP(G, d, a, b, c, GET(14), 0xc33707d6, 9)
1c009554:	01754633          	xor	a2,a0,s7
1c009558:	01667633          	and	a2,a2,s6
1c00955c:	8e29                	xor	a2,a2,a0
1c00955e:	963a                	add	a2,a2,a4
1c009560:	f4d51737          	lui	a4,0xf4d51
1c009564:	09a65633          	p.ror	a2,a2,s10
1c009568:	d8770713          	addi	a4,a4,-633 # f4d50d87 <pulp__FC+0xf4d50d88>
1c00956c:	965e                	add	a2,a2,s7
1c00956e:	9716                	add	a4,a4,t0
1c009570:	9b3a                	add	s6,s6,a4
		STEP(G, c, d, a, b, GET(3), 0xf4d50d87, 14)
1c009572:	00cbc733          	xor	a4,s7,a2
1c009576:	8f69                	and	a4,a4,a0
1c009578:	01774733          	xor	a4,a4,s7
1c00957c:	9b3a                	add	s6,s6,a4
1c00957e:	455a1737          	lui	a4,0x455a1
1c009582:	099b5b33          	p.ror	s6,s6,s9
1c009586:	4ed70713          	addi	a4,a4,1261 # 455a14ed <__l2_end+0x29591f05>
1c00958a:	9b32                	add	s6,s6,a2
1c00958c:	977a                	add	a4,a4,t5
1c00958e:	953a                	add	a0,a0,a4
		STEP(G, b, c, d, a, GET(8), 0x455a14ed, 20)
1c009590:	01664733          	xor	a4,a2,s6
1c009594:	01777733          	and	a4,a4,s7
1c009598:	8f31                	xor	a4,a4,a2
1c00959a:	953a                	add	a0,a0,a4
1c00959c:	a9e3f6b7          	lui	a3,0xa9e3f
1c0095a0:	09855533          	p.ror	a0,a0,s8
1c0095a4:	90568693          	addi	a3,a3,-1787 # a9e3e905 <pulp__FC+0xa9e3e906>
1c0095a8:	955a                	add	a0,a0,s6
1c0095aa:	969a                	add	a3,a3,t1
1c0095ac:	9bb6                	add	s7,s7,a3
		STEP(G, a, b, c, d, GET(13), 0xa9e3e905, 5)
1c0095ae:	00ab46b3          	xor	a3,s6,a0
1c0095b2:	8ef1                	and	a3,a3,a2
1c0095b4:	0166c6b3          	xor	a3,a3,s6
1c0095b8:	9bb6                	add	s7,s7,a3
1c0095ba:	09bbd6b3          	p.ror	a3,s7,s11
1c0095be:	4bb2                	lw	s7,12(sp)
1c0095c0:	fcefa737          	lui	a4,0xfcefa
1c0095c4:	3f870713          	addi	a4,a4,1016 # fcefa3f8 <pulp__FC+0xfcefa3f9>
1c0095c8:	96aa                	add	a3,a3,a0
1c0095ca:	975e                	add	a4,a4,s7
1c0095cc:	963a                	add	a2,a2,a4
		STEP(G, d, a, b, c, GET(2), 0xfcefa3f8, 9)
1c0095ce:	00d54733          	xor	a4,a0,a3
1c0095d2:	01677733          	and	a4,a4,s6
1c0095d6:	8f29                	xor	a4,a4,a0
1c0095d8:	963a                	add	a2,a2,a4
1c0095da:	09a65733          	p.ror	a4,a2,s10
1c0095de:	676f0637          	lui	a2,0x676f0
1c0095e2:	2d960613          	addi	a2,a2,729 # 676f02d9 <__l2_end+0x4b6e0cf1>
1c0095e6:	9736                	add	a4,a4,a3
1c0095e8:	964a                	add	a2,a2,s2
1c0095ea:	9b32                	add	s6,s6,a2
		STEP(G, c, d, a, b, GET(7), 0x676f02d9, 14)
1c0095ec:	00e6c633          	xor	a2,a3,a4
1c0095f0:	8e69                	and	a2,a2,a0
1c0095f2:	8e35                	xor	a2,a2,a3
1c0095f4:	9b32                	add	s6,s6,a2
1c0095f6:	8d2a5637          	lui	a2,0x8d2a5
1c0095fa:	099b5b33          	p.ror	s6,s6,s9
1c0095fe:	c8a60613          	addi	a2,a2,-886 # 8d2a4c8a <pulp__FC+0x8d2a4c8b>
1c009602:	9b3a                	add	s6,s6,a4
1c009604:	961e                	add	a2,a2,t2
1c009606:	9532                	add	a0,a0,a2
		STEP(G, b, c, d, a, GET(12), 0x8d2a4c8a, 20)
1c009608:	01674633          	xor	a2,a4,s6
1c00960c:	8e75                	and	a2,a2,a3
1c00960e:	8e39                	xor	a2,a2,a4
1c009610:	9532                	add	a0,a0,a2
1c009612:	09855533          	p.ror	a0,a0,s8
1c009616:	fffa4637          	lui	a2,0xfffa4
1c00961a:	955a                	add	a0,a0,s6
1c00961c:	94260613          	addi	a2,a2,-1726 # fffa3942 <pulp__FC+0xfffa3943>

/* Round 3 */
		STEP(H, a, b, c, d, GET(5), 0xfffa3942, 4)
1c009620:	00ab4bb3          	xor	s7,s6,a0
1c009624:	9622                	add	a2,a2,s0
1c009626:	96b2                	add	a3,a3,a2
1c009628:	00ebc633          	xor	a2,s7,a4
1c00962c:	4cf1                	li	s9,28
1c00962e:	96b2                	add	a3,a3,a2
1c009630:	8771f637          	lui	a2,0x8771f
1c009634:	0996d6b3          	p.ror	a3,a3,s9
1c009638:	68160613          	addi	a2,a2,1665 # 8771f681 <pulp__FC+0x8771f682>
1c00963c:	96aa                	add	a3,a3,a0
1c00963e:	967a                	add	a2,a2,t5
1c009640:	9732                	add	a4,a4,a2
		STEP(H2, d, a, b, c, GET(8), 0x8771f681, 11)
1c009642:	00dbc633          	xor	a2,s7,a3
1c009646:	4c55                	li	s8,21
1c009648:	963a                	add	a2,a2,a4
1c00964a:	09865633          	p.ror	a2,a2,s8
1c00964e:	6d9d6737          	lui	a4,0x6d9d6
1c009652:	9636                	add	a2,a2,a3
1c009654:	12270713          	addi	a4,a4,290 # 6d9d6122 <__l2_end+0x519c6b3a>
		STEP(H, c, d, a, b, GET(11), 0x6d9d6122, 16)
1c009658:	00c6cd33          	xor	s10,a3,a2
1c00965c:	9746                	add	a4,a4,a7
1c00965e:	975a                	add	a4,a4,s6
1c009660:	00ad4b33          	xor	s6,s10,a0
1c009664:	4bc1                	li	s7,16
1c009666:	975a                	add	a4,a4,s6
1c009668:	fde54b37          	lui	s6,0xfde54
1c00966c:	09775733          	p.ror	a4,a4,s7
1c009670:	80cb0b13          	addi	s6,s6,-2036 # fde5380c <pulp__FC+0xfde5380d>
1c009674:	9732                	add	a4,a4,a2
1c009676:	9b26                	add	s6,s6,s1
		STEP(H2, b, c, d, a, GET(14), 0xfde5380c, 23)
1c009678:	00ed4d33          	xor	s10,s10,a4
1c00967c:	955a                	add	a0,a0,s6
1c00967e:	956a                	add	a0,a0,s10
1c009680:	4b25                	li	s6,9
1c009682:	09655533          	p.ror	a0,a0,s6
1c009686:	953a                	add	a0,a0,a4
		STEP(H, a, b, c, d, GET(1), 0xa4beea44, 4)
1c009688:	00a74d33          	xor	s10,a4,a0
1c00968c:	4da2                	lw	s11,8(sp)
1c00968e:	c06a                	sw	s10,0(sp)
1c009690:	a4befd37          	lui	s10,0xa4bef
1c009694:	a44d0d13          	addi	s10,s10,-1468 # a4beea44 <pulp__FC+0xa4beea45>
1c009698:	9dea                	add	s11,s11,s10
1c00969a:	96ee                	add	a3,a3,s11
1c00969c:	4d82                	lw	s11,0(sp)
		STEP(F, b, c, d, a, SET(15), 0x49b40821, 22)
1c00969e:	09d7aa23          	sw	t4,148(a5)
		a += saved_a;
		b += saved_b;
		c += saved_c;
		d += saved_d;

		ptr += 64;
1c0096a2:	04058593          	addi	a1,a1,64
		STEP(H, a, b, c, d, GET(1), 0xa4beea44, 4)
1c0096a6:	00cdcd33          	xor	s10,s11,a2
1c0096aa:	96ea                	add	a3,a3,s10
1c0096ac:	4d42                	lw	s10,16(sp)
1c0096ae:	4bdeddb7          	lui	s11,0x4bded
1c0096b2:	fa9d8d93          	addi	s11,s11,-87 # 4bdecfa9 <__l2_end+0x2fddd9c1>
1c0096b6:	9d6e                	add	s10,s10,s11
1c0096b8:	966a                	add	a2,a2,s10
		STEP(H2, d, a, b, c, GET(4), 0x4bdecfa9, 11)
1c0096ba:	4d02                	lw	s10,0(sp)
		STEP(H, a, b, c, d, GET(1), 0xa4beea44, 4)
1c0096bc:	0996d6b3          	p.ror	a3,a3,s9
1c0096c0:	96aa                	add	a3,a3,a0
		STEP(H2, d, a, b, c, GET(4), 0x4bdecfa9, 11)
1c0096c2:	00dd4db3          	xor	s11,s10,a3
1c0096c6:	966e                	add	a2,a2,s11
1c0096c8:	09865633          	p.ror	a2,a2,s8
1c0096cc:	f6bb5db7          	lui	s11,0xf6bb5
1c0096d0:	9636                	add	a2,a2,a3
1c0096d2:	b60d8d93          	addi	s11,s11,-1184 # f6bb4b60 <pulp__FC+0xf6bb4b61>
		STEP(H, c, d, a, b, GET(7), 0xf6bb4b60, 16)
1c0096d6:	00c6cd33          	xor	s10,a3,a2
1c0096da:	9dca                	add	s11,s11,s2
1c0096dc:	976e                	add	a4,a4,s11
1c0096de:	00ad4db3          	xor	s11,s10,a0
1c0096e2:	976e                	add	a4,a4,s11
1c0096e4:	bebfcdb7          	lui	s11,0xbebfc
1c0096e8:	09775733          	p.ror	a4,a4,s7
1c0096ec:	c70d8d93          	addi	s11,s11,-912 # bebfbc70 <pulp__FC+0xbebfbc71>
1c0096f0:	9732                	add	a4,a4,a2
1c0096f2:	9dfe                	add	s11,s11,t6
		STEP(H2, b, c, d, a, GET(10), 0xbebfbc70, 23)
1c0096f4:	00ed4d33          	xor	s10,s10,a4
1c0096f8:	956e                	add	a0,a0,s11
1c0096fa:	956a                	add	a0,a0,s10
1c0096fc:	09655533          	p.ror	a0,a0,s6
1c009700:	289b8d37          	lui	s10,0x289b8
1c009704:	953a                	add	a0,a0,a4
1c009706:	ec6d0d13          	addi	s10,s10,-314 # 289b7ec6 <__l2_end+0xc9a88de>
		STEP(H, a, b, c, d, GET(13), 0x289b7ec6, 4)
1c00970a:	00a74db3          	xor	s11,a4,a0
1c00970e:	9d1a                	add	s10,s10,t1
1c009710:	96ea                	add	a3,a3,s10
1c009712:	00cdcd33          	xor	s10,s11,a2
1c009716:	9d36                	add	s10,s10,a3
1c009718:	eaa126b7          	lui	a3,0xeaa12
1c00971c:	099d5d33          	p.ror	s10,s10,s9
1c009720:	7fa68693          	addi	a3,a3,2042 # eaa127fa <pulp__FC+0xeaa127fb>
1c009724:	9d2a                	add	s10,s10,a0
1c009726:	96ce                	add	a3,a3,s3
		STEP(H2, d, a, b, c, GET(0), 0xeaa127fa, 11)
1c009728:	01adcdb3          	xor	s11,s11,s10
1c00972c:	9636                	add	a2,a2,a3
1c00972e:	966e                	add	a2,a2,s11
1c009730:	09865633          	p.ror	a2,a2,s8
1c009734:	d4ef3db7          	lui	s11,0xd4ef3
1c009738:	966a                	add	a2,a2,s10
1c00973a:	085d8d93          	addi	s11,s11,133 # d4ef3085 <pulp__FC+0xd4ef3086>
		STEP(H, c, d, a, b, GET(3), 0xd4ef3085, 16)
1c00973e:	00cd46b3          	xor	a3,s10,a2
1c009742:	9d96                	add	s11,s11,t0
1c009744:	976e                	add	a4,a4,s11
1c009746:	00a6cdb3          	xor	s11,a3,a0
1c00974a:	9dba                	add	s11,s11,a4
1c00974c:	04882737          	lui	a4,0x4882
1c009750:	097dddb3          	p.ror	s11,s11,s7
1c009754:	d0570713          	addi	a4,a4,-763 # 4881d05 <__L2+0x4801d05>
1c009758:	9db2                	add	s11,s11,a2
1c00975a:	9772                	add	a4,a4,t3
1c00975c:	953a                	add	a0,a0,a4
		STEP(H2, b, c, d, a, GET(6), 0x04881d05, 23)
1c00975e:	01b6c6b3          	xor	a3,a3,s11
1c009762:	96aa                	add	a3,a3,a0
1c009764:	0966d6b3          	p.ror	a3,a3,s6
1c009768:	96ee                	add	a3,a3,s11
		STEP(H, a, b, c, d, GET(9), 0xd9d4d039, 4)
1c00976a:	00ddc533          	xor	a0,s11,a3
1c00976e:	4752                	lw	a4,20(sp)
1c009770:	c02a                	sw	a0,0(sp)
1c009772:	d9d4d537          	lui	a0,0xd9d4d
1c009776:	03950513          	addi	a0,a0,57 # d9d4d039 <pulp__FC+0xd9d4d03a>
1c00977a:	972a                	add	a4,a4,a0
1c00977c:	9d3a                	add	s10,s10,a4
1c00977e:	4702                	lw	a4,0(sp)
1c009780:	00c74533          	xor	a0,a4,a2
1c009784:	9d2a                	add	s10,s10,a0
1c009786:	e6dba537          	lui	a0,0xe6dba
1c00978a:	099d5cb3          	p.ror	s9,s10,s9
1c00978e:	9e550513          	addi	a0,a0,-1563 # e6db99e5 <pulp__FC+0xe6db99e6>
1c009792:	9cb6                	add	s9,s9,a3
1c009794:	951e                	add	a0,a0,t2
		STEP(H2, d, a, b, c, GET(12), 0xe6db99e5, 11)
1c009796:	01974733          	xor	a4,a4,s9
1c00979a:	962a                	add	a2,a2,a0
1c00979c:	963a                	add	a2,a2,a4
1c00979e:	09865c33          	p.ror	s8,a2,s8
1c0097a2:	1fa28737          	lui	a4,0x1fa28
1c0097a6:	9c66                	add	s8,s8,s9
1c0097a8:	cf870713          	addi	a4,a4,-776 # 1fa27cf8 <__l2_end+0x3a18710>
		STEP(H, c, d, a, b, GET(15), 0x1fa27cf8, 16)
1c0097ac:	018ccd33          	xor	s10,s9,s8
1c0097b0:	9776                	add	a4,a4,t4
1c0097b2:	9dba                	add	s11,s11,a4
1c0097b4:	00dd4733          	xor	a4,s10,a3
1c0097b8:	9dba                	add	s11,s11,a4
1c0097ba:	097ddbb3          	p.ror	s7,s11,s7
1c0097be:	4db2                	lw	s11,12(sp)
1c0097c0:	c4ac5737          	lui	a4,0xc4ac5
1c0097c4:	66570713          	addi	a4,a4,1637 # c4ac5665 <pulp__FC+0xc4ac5666>
1c0097c8:	9be2                	add	s7,s7,s8
1c0097ca:	976e                	add	a4,a4,s11
		STEP(H2, b, c, d, a, GET(2), 0xc4ac5665, 23)
1c0097cc:	017d4d33          	xor	s10,s10,s7
1c0097d0:	96ba                	add	a3,a3,a4
1c0097d2:	f4292737          	lui	a4,0xf4292
1c0097d6:	96ea                	add	a3,a3,s10
1c0097d8:	24470713          	addi	a4,a4,580 # f4292244 <pulp__FC+0xf4292245>
1c0097dc:	0966db33          	p.ror	s6,a3,s6
1c0097e0:	99ba                	add	s3,s3,a4
1c0097e2:	9b5e                	add	s6,s6,s7
1c0097e4:	99e6                	add	s3,s3,s9
		STEP(I, a, b, c, d, GET(0), 0xf4292244, 6)
1c0097e6:	fffc4c93          	not	s9,s8
1c0097ea:	016cecb3          	or	s9,s9,s6
1c0097ee:	017cccb3          	xor	s9,s9,s7
1c0097f2:	432b0737          	lui	a4,0x432b0
1c0097f6:	4669                	li	a2,26
1c0097f8:	f9770713          	addi	a4,a4,-105 # 432aff97 <__l2_end+0x272a09af>
1c0097fc:	9cce                	add	s9,s9,s3
1c0097fe:	08ccdcb3          	p.ror	s9,s9,a2
1c009802:	993a                	add	s2,s2,a4
1c009804:	9cda                	add	s9,s9,s6
1c009806:	9962                	add	s2,s2,s8
		STEP(I, d, a, b, c, GET(7), 0x432aff97, 10)
1c009808:	fffbcc13          	not	s8,s7
1c00980c:	019c6c33          	or	s8,s8,s9
1c009810:	016c4c33          	xor	s8,s8,s6
1c009814:	ab942737          	lui	a4,0xab942
1c009818:	4559                	li	a0,22
1c00981a:	9c4a                	add	s8,s8,s2
1c00981c:	3a770713          	addi	a4,a4,935 # ab9423a7 <pulp__FC+0xab9423a8>
1c009820:	08ac5c33          	p.ror	s8,s8,a0
1c009824:	94ba                	add	s1,s1,a4
1c009826:	9c66                	add	s8,s8,s9
1c009828:	94de                	add	s1,s1,s7
		STEP(I, c, d, a, b, GET(14), 0xab9423a7, 15)
1c00982a:	fffb4b93          	not	s7,s6
1c00982e:	018bebb3          	or	s7,s7,s8
1c009832:	019bcbb3          	xor	s7,s7,s9
1c009836:	fc93a737          	lui	a4,0xfc93a
1c00983a:	4945                	li	s2,17
1c00983c:	9ba6                	add	s7,s7,s1
1c00983e:	03970713          	addi	a4,a4,57 # fc93a039 <pulp__FC+0xfc93a03a>
1c009842:	9722                	add	a4,a4,s0
1c009844:	092bdbb3          	p.ror	s7,s7,s2
1c009848:	9be2                	add	s7,s7,s8
1c00984a:	9b3a                	add	s6,s6,a4
		STEP(I, b, c, d, a, GET(5), 0xfc93a039, 21)
1c00984c:	fffcc713          	not	a4,s9
1c009850:	01776733          	or	a4,a4,s7
1c009854:	01874733          	xor	a4,a4,s8
1c009858:	46ad                	li	a3,11
1c00985a:	975a                	add	a4,a4,s6
1c00985c:	08d75733          	p.ror	a4,a4,a3
1c009860:	655b6437          	lui	s0,0x655b6
1c009864:	975e                	add	a4,a4,s7
1c009866:	9c340413          	addi	s0,s0,-1597 # 655b59c3 <__l2_end+0x495a63db>
		STEP(I, a, b, c, d, GET(12), 0x655b59c3, 6)
1c00986a:	fffc4493          	not	s1,s8
1c00986e:	93a2                	add	t2,t2,s0
1c009870:	8cd9                	or	s1,s1,a4
1c009872:	9c9e                	add	s9,s9,t2
1c009874:	0174c4b3          	xor	s1,s1,s7
1c009878:	9ca6                	add	s9,s9,s1
1c00987a:	08ccdcb3          	p.ror	s9,s9,a2
1c00987e:	8f0cd3b7          	lui	t2,0x8f0cd
1c009882:	9cba                	add	s9,s9,a4
1c009884:	c9238393          	addi	t2,t2,-878 # 8f0ccc92 <pulp__FC+0x8f0ccc93>
		STEP(I, d, a, b, c, GET(3), 0x8f0ccc92, 10)
1c009888:	fffbc413          	not	s0,s7
1c00988c:	929e                	add	t0,t0,t2
1c00988e:	01946433          	or	s0,s0,s9
1c009892:	9c16                	add	s8,s8,t0
1c009894:	8c39                	xor	s0,s0,a4
1c009896:	9c22                	add	s8,s8,s0
1c009898:	08ac5c33          	p.ror	s8,s8,a0
1c00989c:	ffeff2b7          	lui	t0,0xffeff
1c0098a0:	9c66                	add	s8,s8,s9
1c0098a2:	47d28293          	addi	t0,t0,1149 # ffeff47d <pulp__FC+0xffeff47e>
		STEP(I, c, d, a, b, GET(10), 0xffeff47d, 15)
1c0098a6:	fff74393          	not	t2,a4
1c0098aa:	9f96                	add	t6,t6,t0
1c0098ac:	0183e3b3          	or	t2,t2,s8
1c0098b0:	9bfe                	add	s7,s7,t6
1c0098b2:	0193c3b3          	xor	t2,t2,s9
1c0098b6:	42a2                	lw	t0,8(sp)
1c0098b8:	9b9e                	add	s7,s7,t2
1c0098ba:	85846fb7          	lui	t6,0x85846
1c0098be:	092bdbb3          	p.ror	s7,s7,s2
1c0098c2:	dd1f8f93          	addi	t6,t6,-559 # 85845dd1 <pulp__FC+0x85845dd2>
1c0098c6:	9be2                	add	s7,s7,s8
1c0098c8:	9f96                	add	t6,t6,t0
		STEP(I, b, c, d, a, GET(1), 0x85845dd1, 21)
1c0098ca:	fffcc293          	not	t0,s9
1c0098ce:	0172e2b3          	or	t0,t0,s7
1c0098d2:	0182c2b3          	xor	t0,t0,s8
1c0098d6:	977e                	add	a4,a4,t6
1c0098d8:	9716                	add	a4,a4,t0
1c0098da:	08d75733          	p.ror	a4,a4,a3
1c0098de:	6fa88fb7          	lui	t6,0x6fa88
1c0098e2:	975e                	add	a4,a4,s7
1c0098e4:	e4ff8f93          	addi	t6,t6,-433 # 6fa87e4f <__l2_end+0x53a78867>
		STEP(I, a, b, c, d, GET(8), 0x6fa87e4f, 6)
1c0098e8:	fffc4293          	not	t0,s8
1c0098ec:	9f7e                	add	t5,t5,t6
1c0098ee:	00e2e2b3          	or	t0,t0,a4
1c0098f2:	9cfa                	add	s9,s9,t5
1c0098f4:	0172c2b3          	xor	t0,t0,s7
1c0098f8:	9c96                	add	s9,s9,t0
1c0098fa:	08ccdcb3          	p.ror	s9,s9,a2
1c0098fe:	fe2cef37          	lui	t5,0xfe2ce
1c009902:	9cba                	add	s9,s9,a4
1c009904:	6e0f0f13          	addi	t5,t5,1760 # fe2ce6e0 <pulp__FC+0xfe2ce6e1>
		STEP(I, d, a, b, c, GET(15), 0xfe2ce6e0, 10)
1c009908:	fffbcf93          	not	t6,s7
1c00990c:	9efa                	add	t4,t4,t5
1c00990e:	019fefb3          	or	t6,t6,s9
1c009912:	9c76                	add	s8,s8,t4
1c009914:	00efcfb3          	xor	t6,t6,a4
1c009918:	9c7e                	add	s8,s8,t6
1c00991a:	08ac5c33          	p.ror	s8,s8,a0
1c00991e:	a3014eb7          	lui	t4,0xa3014
1c009922:	9c66                	add	s8,s8,s9
1c009924:	314e8e93          	addi	t4,t4,788 # a3014314 <pulp__FC+0xa3014315>
		STEP(I, c, d, a, b, GET(6), 0xa3014314, 15)
1c009928:	fff74f13          	not	t5,a4
1c00992c:	9e76                	add	t3,t3,t4
1c00992e:	018f6f33          	or	t5,t5,s8
1c009932:	9bf2                	add	s7,s7,t3
1c009934:	019f4f33          	xor	t5,t5,s9
1c009938:	9bfa                	add	s7,s7,t5
1c00993a:	092bdbb3          	p.ror	s7,s7,s2
1c00993e:	4e081e37          	lui	t3,0x4e081
1c009942:	9be2                	add	s7,s7,s8
1c009944:	1a1e0e13          	addi	t3,t3,417 # 4e0811a1 <__l2_end+0x32071bb9>
		STEP(I, b, c, d, a, GET(13), 0x4e0811a1, 21)
1c009948:	fffcce93          	not	t4,s9
1c00994c:	9372                	add	t1,t1,t3
1c00994e:	017eeeb3          	or	t4,t4,s7
1c009952:	018eceb3          	xor	t4,t4,s8
1c009956:	971a                	add	a4,a4,t1
1c009958:	9776                	add	a4,a4,t4
1c00995a:	4d42                	lw	s10,16(sp)
1c00995c:	08d75733          	p.ror	a4,a4,a3
1c009960:	f7538337          	lui	t1,0xf7538
1c009964:	975e                	add	a4,a4,s7
		STEP(I, a, b, c, d, GET(4), 0xf7537e82, 6)
1c009966:	fffc4e13          	not	t3,s8
1c00996a:	e8230313          	addi	t1,t1,-382 # f7537e82 <pulp__FC+0xf7537e83>
1c00996e:	936a                	add	t1,t1,s10
1c009970:	00ee6e33          	or	t3,t3,a4
1c009974:	017e4e33          	xor	t3,t3,s7
1c009978:	9c9a                	add	s9,s9,t1
1c00997a:	9cf2                	add	s9,s9,t3
1c00997c:	08ccd633          	p.ror	a2,s9,a2
1c009980:	bd3af337          	lui	t1,0xbd3af
1c009984:	963a                	add	a2,a2,a4
1c009986:	23530313          	addi	t1,t1,565 # bd3af235 <pulp__FC+0xbd3af236>
		STEP(I, d, a, b, c, GET(11), 0xbd3af235, 10)
1c00998a:	fffbce13          	not	t3,s7
1c00998e:	989a                	add	a7,a7,t1
1c009990:	00ce6e33          	or	t3,t3,a2
1c009994:	00ee4e33          	xor	t3,t3,a4
1c009998:	9c46                	add	s8,s8,a7
1c00999a:	9c72                	add	s8,s8,t3
1c00999c:	08ac5533          	p.ror	a0,s8,a0
1c0099a0:	2ad7d8b7          	lui	a7,0x2ad7d
1c0099a4:	9532                	add	a0,a0,a2
		STEP(I, c, d, a, b, GET(2), 0x2ad7d2bb, 15)
1c0099a6:	fff74313          	not	t1,a4
1c0099aa:	2bb88893          	addi	a7,a7,699 # 2ad7d2bb <__l2_end+0xed6dcd3>
1c0099ae:	98ee                	add	a7,a7,s11
1c0099b0:	00a36333          	or	t1,t1,a0
1c0099b4:	9bc6                	add	s7,s7,a7
1c0099b6:	00c34333          	xor	t1,t1,a2
1c0099ba:	9b9a                	add	s7,s7,t1
1c0099bc:	4dd2                	lw	s11,20(sp)
1c0099be:	092bd933          	p.ror	s2,s7,s2
1c0099c2:	eb86d8b7          	lui	a7,0xeb86d
1c0099c6:	992a                	add	s2,s2,a0
1c0099c8:	39188893          	addi	a7,a7,913 # eb86d391 <pulp__FC+0xeb86d392>
		STEP(I, b, c, d, a, GET(9), 0xeb86d391, 21)
1c0099cc:	fff64313          	not	t1,a2
		a += saved_a;
1c0099d0:	4e62                	lw	t3,24(sp)
	} while (size -= 64);
1c0099d2:	4ef2                	lw	t4,28(sp)
1c0099d4:	98ee                	add	a7,a7,s11
		STEP(I, b, c, d, a, GET(9), 0xeb86d391, 21)
1c0099d6:	01236333          	or	t1,t1,s2
1c0099da:	9746                	add	a4,a4,a7
1c0099dc:	00a34333          	xor	t1,t1,a0
1c0099e0:	971a                	add	a4,a4,t1
1c0099e2:	08d75733          	p.ror	a4,a4,a3
		a += saved_a;
1c0099e6:	9e32                	add	t3,t3,a2
	} while (size -= 64);
1c0099e8:	1efd                	addi	t4,t4,-1
		STEP(I, b, c, d, a, GET(9), 0xeb86d391, 21)
1c0099ea:	974a                	add	a4,a4,s2
		a += saved_a;
1c0099ec:	cc72                	sw	t3,24(sp)
	} while (size -= 64);
1c0099ee:	ce76                	sw	t4,28(sp)
		b += saved_b;
1c0099f0:	983a                	add	a6,a6,a4
		c += saved_c;
1c0099f2:	9a4a                	add	s4,s4,s2
		d += saved_d;
1c0099f4:	9aaa                	add	s5,s5,a0
	} while (size -= 64);
1c0099f6:	f80e9a63          	bnez	t4,1c00918a <body+0x38>
	ctx->b = b;
	ctx->c = c;
	ctx->d = d;

	return ptr;
}
1c0099fa:	4436                	lw	s0,76(sp)
	ctx->c = c;
1c0099fc:	0147a823          	sw	s4,16(a5)
	ctx->d = d;
1c009a00:	0157aa23          	sw	s5,20(a5)
	ctx->a = a;
1c009a04:	01c7a423          	sw	t3,8(a5)
	ctx->b = b;
1c009a08:	0107a623          	sw	a6,12(a5)
}
1c009a0c:	44a6                	lw	s1,72(sp)
1c009a0e:	4916                	lw	s2,68(sp)
1c009a10:	4986                	lw	s3,64(sp)
1c009a12:	5a72                	lw	s4,60(sp)
1c009a14:	5ae2                	lw	s5,56(sp)
1c009a16:	5b52                	lw	s6,52(sp)
1c009a18:	5bc2                	lw	s7,48(sp)
1c009a1a:	5c32                	lw	s8,44(sp)
1c009a1c:	5ca2                	lw	s9,40(sp)
1c009a1e:	5d12                	lw	s10,36(sp)
1c009a20:	5d82                	lw	s11,32(sp)
1c009a22:	852e                	mv	a0,a1
1c009a24:	6161                	addi	sp,sp,80
1c009a26:	8082                	ret

1c009a28 <MD5_Init>:

void MD5_Init(MD5_CTX *ctx)
{
	ctx->a = 0x67452301;
1c009a28:	674527b7          	lui	a5,0x67452
1c009a2c:	30178793          	addi	a5,a5,769 # 67452301 <__l2_end+0x4b442d19>
1c009a30:	c51c                	sw	a5,8(a0)
	ctx->b = 0xefcdab89;
1c009a32:	efcdb7b7          	lui	a5,0xefcdb
1c009a36:	b8978793          	addi	a5,a5,-1143 # efcdab89 <pulp__FC+0xefcdab8a>
1c009a3a:	c55c                	sw	a5,12(a0)
	ctx->c = 0x98badcfe;
1c009a3c:	98bae7b7          	lui	a5,0x98bae
1c009a40:	cfe78793          	addi	a5,a5,-770 # 98badcfe <pulp__FC+0x98badcff>
1c009a44:	c91c                	sw	a5,16(a0)
	ctx->d = 0x10325476;
1c009a46:	103257b7          	lui	a5,0x10325
1c009a4a:	47678793          	addi	a5,a5,1142 # 10325476 <__l1_end+0x325432>
1c009a4e:	c95c                	sw	a5,20(a0)

	ctx->lo = 0;
1c009a50:	00052023          	sw	zero,0(a0)
	ctx->hi = 0;
1c009a54:	00052223          	sw	zero,4(a0)
}
1c009a58:	8082                	ret

1c009a5a <MD5_Update>:

void MD5_Update(MD5_CTX *ctx, const void *data, unsigned long size)
{
1c009a5a:	1101                	addi	sp,sp,-32
1c009a5c:	cc22                	sw	s0,24(sp)
1c009a5e:	842a                	mv	s0,a0
	MD5_u32plus saved_lo;
	unsigned long used, available;

	saved_lo = ctx->lo;
1c009a60:	4108                	lw	a0,0(a0)
{
1c009a62:	ca26                	sw	s1,20(sp)
1c009a64:	c84a                	sw	s2,16(sp)
	if ((ctx->lo = (saved_lo + size) & 0x1fffffff) < saved_lo)
1c009a66:	00c507b3          	add	a5,a0,a2
{
1c009a6a:	ce06                	sw	ra,28(sp)
1c009a6c:	c64e                	sw	s3,12(sp)
	if ((ctx->lo = (saved_lo + size) & 0x1fffffff) < saved_lo)
1c009a6e:	c5d7b7b3          	p.bclr	a5,a5,2,29
1c009a72:	c01c                	sw	a5,0(s0)
{
1c009a74:	892e                	mv	s2,a1
1c009a76:	84b2                	mv	s1,a2
	if ((ctx->lo = (saved_lo + size) & 0x1fffffff) < saved_lo)
1c009a78:	00a7f563          	bleu	a0,a5,1c009a82 <MD5_Update+0x28>
		ctx->hi++;
1c009a7c:	405c                	lw	a5,4(s0)
1c009a7e:	0785                	addi	a5,a5,1
1c009a80:	c05c                	sw	a5,4(s0)
	ctx->hi += size >> 29;
1c009a82:	4058                	lw	a4,4(s0)
1c009a84:	01d4d793          	srli	a5,s1,0x1d

	used = saved_lo & 0x3f;
1c009a88:	f2653533          	p.bclr	a0,a0,25,6
	ctx->hi += size >> 29;
1c009a8c:	97ba                	add	a5,a5,a4
1c009a8e:	c05c                	sw	a5,4(s0)

	if (used) {
1c009a90:	c129                	beqz	a0,1c009ad2 <MD5_Update+0x78>
		available = 64 - used;
1c009a92:	04000993          	li	s3,64
1c009a96:	40a989b3          	sub	s3,s3,a0
1c009a9a:	0561                	addi	a0,a0,24
1c009a9c:	9522                	add	a0,a0,s0

		if (size < available) {
1c009a9e:	0134fc63          	bleu	s3,s1,1c009ab6 <MD5_Update+0x5c>
			memcpy(&ctx->buffer[used], data, size);
1c009aa2:	8626                	mv	a2,s1
1c009aa4:	85ca                	mv	a1,s2
		data = body(ctx, data, size & ~(unsigned long)0x3f);
		size &= 0x3f;
	}

	memcpy(ctx->buffer, data, size);
}
1c009aa6:	4462                	lw	s0,24(sp)
1c009aa8:	40f2                	lw	ra,28(sp)
1c009aaa:	44d2                	lw	s1,20(sp)
1c009aac:	4942                	lw	s2,16(sp)
1c009aae:	49b2                	lw	s3,12(sp)
1c009ab0:	6105                	addi	sp,sp,32
	memcpy(ctx->buffer, data, size);
1c009ab2:	7d60306f          	j	1c00d288 <memcpy>
		memcpy(&ctx->buffer[used], data, available);
1c009ab6:	85ca                	mv	a1,s2
1c009ab8:	864e                	mv	a2,s3
1c009aba:	7ce030ef          	jal	ra,1c00d288 <memcpy>
		body(ctx, ctx->buffer, 64);
1c009abe:	04000613          	li	a2,64
1c009ac2:	01840593          	addi	a1,s0,24
1c009ac6:	8522                	mv	a0,s0
		data = (const unsigned char *)data + available;
1c009ac8:	994e                	add	s2,s2,s3
		size -= available;
1c009aca:	413484b3          	sub	s1,s1,s3
		body(ctx, ctx->buffer, 64);
1c009ace:	e84ff0ef          	jal	ra,1c009152 <body>
	if (size >= 64) {
1c009ad2:	03f00793          	li	a5,63
1c009ad6:	0097fb63          	bleu	s1,a5,1c009aec <MD5_Update+0x92>
		data = body(ctx, data, size & ~(unsigned long)0x3f);
1c009ada:	ca04b633          	p.bclr	a2,s1,5,0
1c009ade:	85ca                	mv	a1,s2
1c009ae0:	8522                	mv	a0,s0
1c009ae2:	e70ff0ef          	jal	ra,1c009152 <body>
1c009ae6:	892a                	mv	s2,a0
		size &= 0x3f;
1c009ae8:	f264b4b3          	p.bclr	s1,s1,25,6
	memcpy(ctx->buffer, data, size);
1c009aec:	8626                	mv	a2,s1
1c009aee:	85ca                	mv	a1,s2
1c009af0:	01840513          	addi	a0,s0,24
1c009af4:	bf4d                	j	1c009aa6 <MD5_Update+0x4c>

1c009af6 <MD5_Final>:
	(dst)[1] = (unsigned char)((src) >> 8); \
	(dst)[2] = (unsigned char)((src) >> 16); \
	(dst)[3] = (unsigned char)((src) >> 24);

void MD5_Final(unsigned char *result, MD5_CTX *ctx)
{
1c009af6:	1141                	addi	sp,sp,-16
1c009af8:	c226                	sw	s1,4(sp)
1c009afa:	84aa                	mv	s1,a0
	unsigned long used, available;

	used = ctx->lo & 0x3f;
1c009afc:	4188                	lw	a0,0(a1)
{
1c009afe:	c422                	sw	s0,8(sp)
1c009b00:	c04a                	sw	s2,0(sp)
	used = ctx->lo & 0x3f;
1c009b02:	f2653533          	p.bclr	a0,a0,25,6

	ctx->buffer[used++] = 0x80;
1c009b06:	00a58733          	add	a4,a1,a0
{
1c009b0a:	c606                	sw	ra,12(sp)
	ctx->buffer[used++] = 0x80;
1c009b0c:	00150793          	addi	a5,a0,1
1c009b10:	f8000693          	li	a3,-128

	available = 64 - used;
1c009b14:	04000613          	li	a2,64
	ctx->buffer[used++] = 0x80;
1c009b18:	00d70c23          	sb	a3,24(a4)
	available = 64 - used;
1c009b1c:	8e1d                	sub	a2,a2,a5

	if (available < 8) {
1c009b1e:	471d                	li	a4,7
{
1c009b20:	842e                	mv	s0,a1
1c009b22:	01858913          	addi	s2,a1,24
	if (available < 8) {
1c009b26:	02c76063          	bltu	a4,a2,1c009b46 <MD5_Final+0x50>
		memset(&ctx->buffer[used], 0, available);
1c009b2a:	0565                	addi	a0,a0,25
1c009b2c:	4581                	li	a1,0
1c009b2e:	9522                	add	a0,a0,s0
1c009b30:	748030ef          	jal	ra,1c00d278 <memset>
		body(ctx, ctx->buffer, 64);
1c009b34:	04000613          	li	a2,64
1c009b38:	85ca                	mv	a1,s2
1c009b3a:	8522                	mv	a0,s0
1c009b3c:	e16ff0ef          	jal	ra,1c009152 <body>
		used = 0;
		available = 64;
1c009b40:	04000613          	li	a2,64
		used = 0;
1c009b44:	4781                	li	a5,0
	}

	memset(&ctx->buffer[used], 0, available - 8);
1c009b46:	01878513          	addi	a0,a5,24
1c009b4a:	1661                	addi	a2,a2,-8
1c009b4c:	4581                	li	a1,0
1c009b4e:	9522                	add	a0,a0,s0
1c009b50:	728030ef          	jal	ra,1c00d278 <memset>

	ctx->lo <<= 3;
1c009b54:	401c                	lw	a5,0(s0)
	OUT(&ctx->buffer[56], ctx->lo)
	OUT(&ctx->buffer[60], ctx->hi)

	body(ctx, ctx->buffer, 64);
1c009b56:	85ca                	mv	a1,s2
1c009b58:	04000613          	li	a2,64
	ctx->lo <<= 3;
1c009b5c:	078e                	slli	a5,a5,0x3
	OUT(&ctx->buffer[56], ctx->lo)
1c009b5e:	873e                	mv	a4,a5
1c009b60:	04e40823          	sb	a4,80(s0)
1c009b64:	0087d713          	srli	a4,a5,0x8
	ctx->lo <<= 3;
1c009b68:	c01c                	sw	a5,0(s0)
	OUT(&ctx->buffer[56], ctx->lo)
1c009b6a:	04e408a3          	sb	a4,81(s0)
1c009b6e:	0107d713          	srli	a4,a5,0x10
1c009b72:	83e1                	srli	a5,a5,0x18
1c009b74:	04f409a3          	sb	a5,83(s0)
	OUT(&ctx->buffer[60], ctx->hi)
1c009b78:	405c                	lw	a5,4(s0)
	OUT(&ctx->buffer[56], ctx->lo)
1c009b7a:	04e40923          	sb	a4,82(s0)
	OUT(&ctx->buffer[60], ctx->hi)
1c009b7e:	873e                	mv	a4,a5
1c009b80:	04e40a23          	sb	a4,84(s0)
1c009b84:	0087d713          	srli	a4,a5,0x8
1c009b88:	04e40aa3          	sb	a4,85(s0)
1c009b8c:	0107d713          	srli	a4,a5,0x10
1c009b90:	83e1                	srli	a5,a5,0x18
1c009b92:	04f40ba3          	sb	a5,87(s0)
1c009b96:	04e40b23          	sb	a4,86(s0)
	body(ctx, ctx->buffer, 64);
1c009b9a:	8522                	mv	a0,s0
1c009b9c:	db6ff0ef          	jal	ra,1c009152 <body>

	OUT(&result[0], ctx->a)
1c009ba0:	441c                	lw	a5,8(s0)
	OUT(&result[4], ctx->b)
	OUT(&result[8], ctx->c)
	OUT(&result[12], ctx->d)

	memset(ctx, 0, sizeof(*ctx));
1c009ba2:	8522                	mv	a0,s0
1c009ba4:	09800613          	li	a2,152
	OUT(&result[0], ctx->a)
1c009ba8:	00f48023          	sb	a5,0(s1)
1c009bac:	441c                	lw	a5,8(s0)
	memset(ctx, 0, sizeof(*ctx));
1c009bae:	4581                	li	a1,0
	OUT(&result[0], ctx->a)
1c009bb0:	83a1                	srli	a5,a5,0x8
1c009bb2:	00f480a3          	sb	a5,1(s1)
1c009bb6:	00a45783          	lhu	a5,10(s0)
1c009bba:	00f48123          	sb	a5,2(s1)
1c009bbe:	00b44783          	lbu	a5,11(s0)
1c009bc2:	00f481a3          	sb	a5,3(s1)
	OUT(&result[4], ctx->b)
1c009bc6:	445c                	lw	a5,12(s0)
1c009bc8:	00f48223          	sb	a5,4(s1)
1c009bcc:	445c                	lw	a5,12(s0)
1c009bce:	83a1                	srli	a5,a5,0x8
1c009bd0:	00f482a3          	sb	a5,5(s1)
1c009bd4:	00e45783          	lhu	a5,14(s0)
1c009bd8:	00f48323          	sb	a5,6(s1)
1c009bdc:	00f44783          	lbu	a5,15(s0)
1c009be0:	00f483a3          	sb	a5,7(s1)
	OUT(&result[8], ctx->c)
1c009be4:	481c                	lw	a5,16(s0)
1c009be6:	00f48423          	sb	a5,8(s1)
1c009bea:	481c                	lw	a5,16(s0)
1c009bec:	83a1                	srli	a5,a5,0x8
1c009bee:	00f484a3          	sb	a5,9(s1)
1c009bf2:	01245783          	lhu	a5,18(s0)
1c009bf6:	00f48523          	sb	a5,10(s1)
1c009bfa:	01344783          	lbu	a5,19(s0)
1c009bfe:	00f485a3          	sb	a5,11(s1)
	OUT(&result[12], ctx->d)
1c009c02:	485c                	lw	a5,20(s0)
1c009c04:	00f48623          	sb	a5,12(s1)
1c009c08:	485c                	lw	a5,20(s0)
1c009c0a:	83a1                	srli	a5,a5,0x8
1c009c0c:	00f486a3          	sb	a5,13(s1)
1c009c10:	01645783          	lhu	a5,22(s0)
1c009c14:	00f48723          	sb	a5,14(s1)
1c009c18:	01744783          	lbu	a5,23(s0)
1c009c1c:	00f487a3          	sb	a5,15(s1)
}
1c009c20:	40b2                	lw	ra,12(sp)
1c009c22:	4422                	lw	s0,8(sp)
1c009c24:	4492                	lw	s1,4(sp)
1c009c26:	4902                	lw	s2,0(sp)
1c009c28:	0141                	addi	sp,sp,16
	memset(ctx, 0, sizeof(*ctx));
1c009c2a:	64e0306f          	j	1c00d278 <memset>

1c009c2e <__internal_semihost>:
    return __internal_semihost(SEMIHOSTING_SYS_SEEK, (long) args);
}

int semihost_flen(int fd)
{
    return __internal_semihost(SEMIHOSTING_SYS_FLEN, (long) fd);
1c009c2e:	01f01013          	slli	zero,zero,0x1f
1c009c32:	00100073          	ebreak
1c009c36:	40705013          	srai	zero,zero,0x7
1c009c3a:	8082                	ret

1c009c3c <semihost_write0>:
1c009c3c:	85aa                	mv	a1,a0
1c009c3e:	4511                	li	a0,4
1c009c40:	b7fd                	j	1c009c2e <__internal_semihost>

1c009c42 <semihost_open>:
1c009c42:	7139                	addi	sp,sp,-64
1c009c44:	de06                	sw	ra,60(sp)
1c009c46:	dc22                	sw	s0,56(sp)
1c009c48:	c62e                	sw	a1,12(sp)
1c009c4a:	842a                	mv	s0,a0
1c009c4c:	616030ef          	jal	ra,1c00d262 <strlen>
1c009c50:	45b2                	lw	a1,12(sp)
1c009c52:	083c                	addi	a5,sp,24
1c009c54:	c380                	sw	s0,0(a5)
1c009c56:	087c                	addi	a5,sp,28
1c009c58:	c38c                	sw	a1,0(a5)
1c009c5a:	101c                	addi	a5,sp,32
1c009c5c:	c388                	sw	a0,0(a5)
1c009c5e:	082c                	addi	a1,sp,24
1c009c60:	4505                	li	a0,1
1c009c62:	fcdff0ef          	jal	ra,1c009c2e <__internal_semihost>
1c009c66:	50f2                	lw	ra,60(sp)
1c009c68:	5462                	lw	s0,56(sp)
1c009c6a:	6121                	addi	sp,sp,64
1c009c6c:	8082                	ret

1c009c6e <semihost_close>:
1c009c6e:	85aa                	mv	a1,a0
1c009c70:	4509                	li	a0,2
1c009c72:	fbdff06f          	j	1c009c2e <__internal_semihost>

1c009c76 <semihost_read>:
1c009c76:	7179                	addi	sp,sp,-48
1c009c78:	d606                	sw	ra,44(sp)
1c009c7a:	003c                	addi	a5,sp,8
1c009c7c:	c388                	sw	a0,0(a5)
1c009c7e:	007c                	addi	a5,sp,12
1c009c80:	c38c                	sw	a1,0(a5)
1c009c82:	4519                	li	a0,6
1c009c84:	081c                	addi	a5,sp,16
1c009c86:	002c                	addi	a1,sp,8
1c009c88:	c390                	sw	a2,0(a5)
1c009c8a:	fa5ff0ef          	jal	ra,1c009c2e <__internal_semihost>
1c009c8e:	50b2                	lw	ra,44(sp)
1c009c90:	6145                	addi	sp,sp,48
1c009c92:	8082                	ret

1c009c94 <semihost_write>:
1c009c94:	7179                	addi	sp,sp,-48
1c009c96:	d606                	sw	ra,44(sp)
1c009c98:	003c                	addi	a5,sp,8
1c009c9a:	c388                	sw	a0,0(a5)
1c009c9c:	007c                	addi	a5,sp,12
1c009c9e:	c38c                	sw	a1,0(a5)
1c009ca0:	4515                	li	a0,5
1c009ca2:	081c                	addi	a5,sp,16
1c009ca4:	002c                	addi	a1,sp,8
1c009ca6:	c390                	sw	a2,0(a5)
1c009ca8:	f87ff0ef          	jal	ra,1c009c2e <__internal_semihost>
1c009cac:	50b2                	lw	ra,44(sp)
1c009cae:	6145                	addi	sp,sp,48
1c009cb0:	8082                	ret

1c009cb2 <semihost_seek>:
1c009cb2:	1101                	addi	sp,sp,-32
1c009cb4:	c42a                	sw	a0,8(sp)
1c009cb6:	c62e                	sw	a1,12(sp)
1c009cb8:	4529                	li	a0,10
1c009cba:	002c                	addi	a1,sp,8
1c009cbc:	ce06                	sw	ra,28(sp)
1c009cbe:	f71ff0ef          	jal	ra,1c009c2e <__internal_semihost>
1c009cc2:	40f2                	lw	ra,28(sp)
1c009cc4:	6105                	addi	sp,sp,32
1c009cc6:	8082                	ret

1c009cc8 <semihost_exit>:
}

int semihost_exit(int code)
{
    return __internal_semihost(SEMIHOSTING_SYS_EXIT, (long) code);
1c009cc8:	85aa                	mv	a1,a0
1c009cca:	4561                	li	a0,24
1c009ccc:	f63ff06f          	j	1c009c2e <__internal_semihost>

1c009cd0 <__bsp_init_pads>:
  conf->ram_start = CONFIG_SPIRAM_START;
  conf->ram_size = CONFIG_SPIRAM_SIZE;
  conf->skip_pads_config = 0;
  conf->spi_itf = CONFIG_SPIRAM_SPI_ITF;
  conf->spi_cs = CONFIG_SPIRAM_SPI_CS;
}
1c009cd0:	1c00f7b7          	lui	a5,0x1c00f
1c009cd4:	51878793          	addi	a5,a5,1304 # 1c00f518 <__bsp_init_pads_done>
1c009cd8:	4398                	lw	a4,0(a5)
1c009cda:	eb05                	bnez	a4,1c009d0a <__bsp_init_pads+0x3a>
1c009cdc:	1101                	addi	sp,sp,-32
1c009cde:	ce06                	sw	ra,28(sp)
1c009ce0:	4705                	li	a4,1
1c009ce2:	c398                	sw	a4,0(a5)
1c009ce4:	000557b7          	lui	a5,0x55
1c009ce8:	50078793          	addi	a5,a5,1280 # 55500 <__L1Cl+0x45500>
1c009cec:	c03e                	sw	a5,0(sp)
1c009cee:	0f0007b7          	lui	a5,0xf000
1c009cf2:	c23e                	sw	a5,4(sp)
1c009cf4:	004007b7          	lui	a5,0x400
1c009cf8:	17fd                	addi	a5,a5,-1
1c009cfa:	850a                	mv	a0,sp
1c009cfc:	c43e                	sw	a5,8(sp)
1c009cfe:	c602                	sw	zero,12(sp)
1c009d00:	2c5010ef          	jal	ra,1c00b7c4 <pi_pad_init>
1c009d04:	40f2                	lw	ra,28(sp)
1c009d06:	6105                	addi	sp,sp,32
1c009d08:	8082                	ret
1c009d0a:	8082                	ret

1c009d0c <bsp_hyperram_conf_init>:
1c009d0c:	008007b7          	lui	a5,0x800
1c009d10:	00052a23          	sw	zero,20(a0)
1c009d14:	cd1c                	sw	a5,24(a0)
1c009d16:	00050623          	sb	zero,12(a0)
1c009d1a:	00052223          	sw	zero,4(a0)
1c009d1e:	00052423          	sw	zero,8(a0)
1c009d22:	8082                	ret

1c009d24 <bsp_hyperram_open>:
1c009d24:	1141                	addi	sp,sp,-16
1c009d26:	c606                	sw	ra,12(sp)
1c009d28:	fa9ff0ef          	jal	ra,1c009cd0 <__bsp_init_pads>
1c009d2c:	40b2                	lw	ra,12(sp)
1c009d2e:	4501                	li	a0,0
1c009d30:	0141                	addi	sp,sp,16
1c009d32:	8082                	ret

1c009d34 <bsp_hyperflash_conf_init>:
1c009d34:	4785                	li	a5,1
1c009d36:	00052223          	sw	zero,4(a0)
1c009d3a:	c51c                	sw	a5,8(a0)
1c009d3c:	8082                	ret

1c009d3e <bsp_hyperflash_open>:
1c009d3e:	1141                	addi	sp,sp,-16
1c009d40:	c606                	sw	ra,12(sp)
1c009d42:	f8fff0ef          	jal	ra,1c009cd0 <__bsp_init_pads>
1c009d46:	40b2                	lw	ra,12(sp)
1c009d48:	4501                	li	a0,0
1c009d4a:	0141                	addi	sp,sp,16
1c009d4c:	8082                	ret

1c009d4e <bsp_himax_conf_init>:
  return 0;
}


void bsp_himax_conf_init(struct pi_himax_conf *conf)
{
1c009d4e:	1101                	addi	sp,sp,-32
1c009d50:	ce06                	sw	ra,28(sp)
  __bsp_init_pads();
1c009d52:	c62a                	sw	a0,12(sp)
1c009d54:	f7dff0ef          	jal	ra,1c009cd0 <__bsp_init_pads>
  conf->i2c_itf = CONFIG_HIMAX_I2C_ITF;
1c009d58:	4532                	lw	a0,12(sp)
  conf->cpi_itf = CONFIG_HIMAX_CPI_ITF;
}
1c009d5a:	40f2                	lw	ra,28(sp)
  conf->i2c_itf = CONFIG_HIMAX_I2C_ITF;
1c009d5c:	00052623          	sw	zero,12(a0)
  conf->cpi_itf = CONFIG_HIMAX_CPI_ITF;
1c009d60:	00052423          	sw	zero,8(a0)
}
1c009d64:	6105                	addi	sp,sp,32
1c009d66:	8082                	ret

1c009d68 <bsp_himax_open>:

int bsp_himax_open(struct pi_himax_conf *conf)
{
1c009d68:	1141                	addi	sp,sp,-16
1c009d6a:	c606                	sw	ra,12(sp)
  __bsp_init_pads();
1c009d6c:	f65ff0ef          	jal	ra,1c009cd0 <__bsp_init_pads>
  return 0;
}
1c009d70:	40b2                	lw	ra,12(sp)
1c009d72:	4501                	li	a0,0
1c009d74:	0141                	addi	sp,sp,16
1c009d76:	8082                	ret

1c009d78 <cluster_start>:
  This is useful when the mask must be updated before waiting for a specific event without modifying the other events (this saves a few instructions)
  \param evtMask Bit mask used to update the event mask. There is 1 bit per event, 1 means the corresponding bit is set in the event mask.
  */
static inline void eu_evt_maskSet(unsigned int evtMask)
{
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c009d78:	002047b7          	lui	a5,0x204
1c009d7c:	00070737          	lui	a4,0x70
1c009d80:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
  IP_WRITE_PTR(base, EU_DISPATCH_FIFO_ACCESS, value);
}

static inline void eu_dispatch_team_config(unsigned value)
{
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG, value);
1c009d84:	0ff00713          	li	a4,255
1c009d88:	002046b7          	lui	a3,0x204
1c009d8c:	08e6a223          	sw	a4,132(a3) # 204084 <__L2+0x184084>
  IP_WRITE(barAddr, EU_HW_BARR_TRIGGER_MASK, coreMask);
1c009d90:	20078793          	addi	a5,a5,512
1c009d94:	00e7a023          	sw	a4,0(a5)
  IP_WRITE(barAddr, EU_HW_BARR_TARGET_MASK, targetMask);
1c009d98:	00e7a623          	sw	a4,12(a5)
    __rt_team_config(rt_nb_active_pe());
  }

#endif

}
1c009d9c:	8082                	ret

1c009d9e <__rt_init>:
{
1c009d9e:	1101                	addi	sp,sp,-32
static inline void hal_pmu_bypass_set(unsigned int Value) {
  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET, Value);
}

static inline unsigned int hal_pmu_bypass_get() {
  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET);
1c009da0:	1a104737          	lui	a4,0x1a104
1c009da4:	ce06                	sw	ra,28(sp)
1c009da6:	cc22                	sw	s0,24(sp)
1c009da8:	ca26                	sw	s1,20(sp)
1c009daa:	07072783          	lw	a5,112(a4) # 1a104070 <__l1_end+0xa10402c>
  hal_pmu_bypass_set (ARCHI_REG_FIELD_SET (hal_pmu_bypass_get (), 1, 11, 1) );
1c009dae:	c0b7c7b3          	p.bset	a5,a5,0,11
  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET, Value);
1c009db2:	06f72823          	sw	a5,112(a4)
  __rt_bridge_set_available();
1c009db6:	2b49                	jal	1c00a348 <__rt_bridge_set_available>
  cpu_stack_check_enable((int)__rt_fc_stack, (int)__rt_fc_stack + __rt_fc_stack_size);
1c009db8:	1b0007b7          	lui	a5,0x1b000
1c009dbc:	3e878793          	addi	a5,a5,1000 # 1b0003e8 <__rt_fc_stack>
 * Stack checking
 */

static inline void cpu_stack_check_enable(unsigned int base, unsigned int end)
{
  asm volatile ("csrwi 0x7D0, 0" :: );
1c009dc0:	7d005073          	csrwi	0x7d0,0
  asm volatile ("csrw  0x7D1, %0" :: "r" (base));
1c009dc4:	7d179073          	csrw	0x7d1,a5
1c009dc8:	1c00f737          	lui	a4,0x1c00f
1c009dcc:	04c72703          	lw	a4,76(a4) # 1c00f04c <__rt_fc_stack_size>
1c009dd0:	97ba                	add	a5,a5,a4
  asm volatile ("csrw  0x7D2, %0" :: "r" (end));
1c009dd2:	7d279073          	csrw	0x7d2,a5
  asm volatile ("csrwi 0x7D0, 1" :: );
1c009dd6:	7d00d073          	csrwi	0x7d0,1
  __rt_irq_init();
1c009dda:	2add                	jal	1c009fd0 <__rt_irq_init>

#include "archi/pulp.h"
#include "archi/soc_eu/soc_eu_v1.h"

static inline void soc_eu_eventMask_set(unsigned int reg, unsigned int value) {
  ARCHI_WRITE(ARCHI_SOC_EU_ADDR, reg, value);
1c009ddc:	54fd                	li	s1,-1
1c009dde:	1a1067b7          	lui	a5,0x1a106
1c009de2:	0097a223          	sw	s1,4(a5) # 1a106004 <__l1_end+0xa105fc0>
1c009de6:	0097a423          	sw	s1,8(a5)
  rt_irq_set_handler(ARCHI_FC_EVT_SOC_EVT, __rt_fc_socevents_handler);
1c009dea:	1c0005b7          	lui	a1,0x1c000
1c009dee:	44c58593          	addi	a1,a1,1100 # 1c00044c <__rt_fc_socevents_handler>
1c009df2:	456d                	li	a0,27
1c009df4:	2a3d                	jal	1c009f32 <rt_irq_set_handler>
  ARCHI_WRITE(base, EU_CORE_MASK_IRQ_OR, irqMask);
1c009df6:	080007b7          	lui	a5,0x8000
1c009dfa:	00204737          	lui	a4,0x204
1c009dfe:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c009e02:	00f72423          	sw	a5,8(a4)
  __rt_pmu_init();
1c009e06:	29a010ef          	jal	ra,1c00b0a0 <__rt_pmu_init>
  __rt_freq_init();
1c009e0a:	6e5000ef          	jal	ra,1c00acee <__rt_freq_init>
1c009e0e:	002017b7          	lui	a5,0x201
1c009e12:	40078793          	addi	a5,a5,1024 # 201400 <__L2+0x181400>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_ICACHE_CTRL_OFFSET, 0xFFFFFFFF);
}

static inline void icache_enable(unsigned int base)
{
  pulp_write32(base, 0xFFFFFFFF);
1c009e16:	c384                	sw	s1,0(a5)
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c009e18:	01402473          	csrr	s0,uhartid
1c009e1c:	1c00e4b7          	lui	s1,0x1c00e
  return (hart_id >> 5) & 0x3f;
1c009e20:	8415                	srai	s0,s0,0x5
  __rt_utils_init();
1c009e22:	24ed                	jal	1c00a10c <__rt_utils_init>
1c009e24:	f2643433          	p.bclr	s0,s0,25,6
  __rt_allocs_init();
1c009e28:	1af000ef          	jal	ra,1c00a7d6 <__rt_allocs_init>
1c009e2c:	69448493          	addi	s1,s1,1684 # 1c00e694 <ctor_list+0x4>
  __rt_event_sched_init();
1c009e30:	029000ef          	jal	ra,1c00a658 <__rt_event_sched_init>
  __rt_padframe_init();
1c009e34:	3f5020ef          	jal	ra,1c00ca28 <__rt_padframe_init>
  for(fpp = ctor_list+1;  *fpp != 0;  ++fpp) {
1c009e38:	0044a78b          	p.lw	a5,4(s1!)
1c009e3c:	ebad                	bnez	a5,1c009eae <__rt_init+0x110>
  return __builtin_pulp_read_then_spr_bit_set(reg, val);
1c009e3e:	300467f3          	csrrsi	a5,mstatus,8
  if (__rt_cbsys_exec(RT_CBSYS_START)) goto error;
1c009e42:	4501                	li	a0,0
1c009e44:	2c61                	jal	1c00a0dc <__rt_cbsys_exec>
1c009e46:	e539                	bnez	a0,1c009e94 <__rt_init+0xf6>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c009e48:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c009e4c:	8795                	srai	a5,a5,0x5
1c009e4e:	f267b7b3          	p.bclr	a5,a5,25,6
        exit(retval);
      }
    }
    else
      return cluster_master_start(NULL);
  } else if (!rt_is_fc()) {
1c009e52:	02000713          	li	a4,32
1c009e56:	0ae78363          	beq	a5,a4,1c009efc <__rt_init+0x15e>
    rt_cluster_mount(1, cid, 0, NULL);
1c009e5a:	4681                	li	a3,0
1c009e5c:	4601                	li	a2,0
1c009e5e:	4581                	li	a1,0
1c009e60:	4505                	li	a0,1
  if (rt_cluster_id() != cid)
1c009e62:	cba1                	beqz	a5,1c009eb2 <__rt_init+0x114>
    rt_cluster_mount(1, cid, 0, NULL);
1c009e64:	78c010ef          	jal	ra,1c00b5f0 <rt_cluster_mount>
    void *stacks = rt_alloc(RT_ALLOC_CL_DATA+cid, 0x800*rt_nb_active_pe());
1c009e68:	6591                	lui	a1,0x4
1c009e6a:	4509                	li	a0,2
1c009e6c:	0bf000ef          	jal	ra,1c00a72a <rt_alloc>
1c009e70:	872a                	mv	a4,a0
    if (stacks == NULL) return -1;
1c009e72:	c10d                	beqz	a0,1c009e94 <__rt_init+0xf6>
    if (rt_cluster_call(NULL, cid, cluster_start, NULL, stacks, 0x800, 0x800, rt_nb_active_pe(), event)) return -1;
1c009e74:	6805                	lui	a6,0x1
1c009e76:	80080813          	addi	a6,a6,-2048 # 800 <__rt_stack_size>
1c009e7a:	1c00a637          	lui	a2,0x1c00a
1c009e7e:	c002                	sw	zero,0(sp)
1c009e80:	48a1                	li	a7,8
1c009e82:	87c2                	mv	a5,a6
1c009e84:	4681                	li	a3,0
1c009e86:	d7860613          	addi	a2,a2,-648 # 1c009d78 <cluster_start>
1c009e8a:	4581                	li	a1,0
1c009e8c:	4501                	li	a0,0
1c009e8e:	6d2010ef          	jal	ra,1c00b560 <rt_cluster_call>
1c009e92:	c52d                	beqz	a0,1c009efc <__rt_init+0x15e>
  rt_fatal("There was an error during runtime initialization\n");
1c009e94:	1c00f537          	lui	a0,0x1c00f
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c009e98:	01402673          	csrr	a2,uhartid
1c009e9c:	85a2                	mv	a1,s0
1c009e9e:	f4563633          	p.bclr	a2,a2,26,5
1c009ea2:	ba050513          	addi	a0,a0,-1120 # 1c00eba0 <__himax_reg_init+0x11c>
1c009ea6:	70e030ef          	jal	ra,1c00d5b4 <printf>
1c009eaa:	68e030ef          	jal	ra,1c00d538 <abort>
    (**fpp)();
1c009eae:	9782                	jalr	a5
1c009eb0:	b761                	j	1c009e38 <__rt_init+0x9a>
    rt_cluster_mount(1, cid, 0, NULL);
1c009eb2:	73e010ef          	jal	ra,1c00b5f0 <rt_cluster_mount>
    void *stacks = rt_alloc(RT_ALLOC_CL_DATA+cid, 0x800*(rt_nb_active_pe()-1));
1c009eb6:	6591                	lui	a1,0x4
1c009eb8:	80058593          	addi	a1,a1,-2048 # 3800 <__rt_stack_size+0x3000>
1c009ebc:	4509                	li	a0,2
1c009ebe:	06d000ef          	jal	ra,1c00a72a <rt_alloc>
    if (stacks == NULL) return -1;
1c009ec2:	d969                	beqz	a0,1c009e94 <__rt_init+0xf6>
  IP_WRITE(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG, value);
1c009ec4:	00204737          	lui	a4,0x204
1c009ec8:	0ff00793          	li	a5,255
1c009ecc:	08f72223          	sw	a5,132(a4) # 204084 <__L2+0x184084>
    eu_dispatch_push((unsigned int)__rt_set_slave_stack | 1);
1c009ed0:	1c00e7b7          	lui	a5,0x1c00e
1c009ed4:	5d878793          	addi	a5,a5,1496 # 1c00e5d8 <__rt_set_slave_stack>
1c009ed8:	c007c7b3          	p.bset	a5,a5,0,0
  IP_WRITE_PTR(ARCHI_EU_DEMUX_ADDR, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS, value);
1c009edc:	08f72023          	sw	a5,128(a4)
1c009ee0:	6785                	lui	a5,0x1
1c009ee2:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c009ee6:	08f72023          	sw	a5,128(a4)
1c009eea:	08a72023          	sw	a0,128(a4)
}
1c009eee:	4462                	lw	s0,24(sp)
1c009ef0:	40f2                	lw	ra,28(sp)
1c009ef2:	44d2                	lw	s1,20(sp)
    cluster_start(NULL);
1c009ef4:	4501                	li	a0,0
}
1c009ef6:	6105                	addi	sp,sp,32
    cluster_start(NULL);
1c009ef8:	e81ff06f          	j	1c009d78 <cluster_start>
}
1c009efc:	40f2                	lw	ra,28(sp)
1c009efe:	4462                	lw	s0,24(sp)
1c009f00:	44d2                	lw	s1,20(sp)
1c009f02:	6105                	addi	sp,sp,32
1c009f04:	8082                	ret

1c009f06 <__rt_deinit>:
{
1c009f06:	1141                	addi	sp,sp,-16
1c009f08:	c606                	sw	ra,12(sp)
1c009f0a:	c422                	sw	s0,8(sp)
}

static inline void cpu_stack_check_disable()
{
  asm volatile ("csrwi 0x7D0, 0" :: );
1c009f0c:	7d005073          	csrwi	0x7d0,0
  __rt_cbsys_exec(RT_CBSYS_STOP);
1c009f10:	4505                	li	a0,1
1c009f12:	1c00e437          	lui	s0,0x1c00e
1c009f16:	22d9                	jal	1c00a0dc <__rt_cbsys_exec>
1c009f18:	6e440413          	addi	s0,s0,1764 # 1c00e6e4 <dtor_list+0x4>
  for(fpp = dtor_list + 1;  *fpp != 0;  ++fpp) (**fpp)();
1c009f1c:	0044278b          	p.lw	a5,4(s0!)
1c009f20:	e789                	bnez	a5,1c009f2a <__rt_deinit+0x24>
}
1c009f22:	40b2                	lw	ra,12(sp)
1c009f24:	4422                	lw	s0,8(sp)
1c009f26:	0141                	addi	sp,sp,16
1c009f28:	8082                	ret
  for(fpp = dtor_list + 1;  *fpp != 0;  ++fpp) (**fpp)();
1c009f2a:	9782                	jalr	a5
1c009f2c:	bfc5                	j	1c009f1c <__rt_deinit+0x16>

1c009f2e <pi_open_from_conf>:
#endif


void pi_open_from_conf(struct pi_device *device, void *conf)
{
  device->config = conf;
1c009f2e:	c14c                	sw	a1,4(a0)
}
1c009f30:	8082                	ret

1c009f32 <rt_irq_set_handler>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c009f32:	014027f3          	csrr	a5,uhartid
  return hal_spr_read(0x305) & ~1;
#else
#if defined(APB_SOC_VERSION) && APB_SOC_VERSION == 1
  return ARCHI_L2_ADDR;
#else
  if (rt_is_fc()) {
1c009f36:	02000713          	li	a4,32
  return (hart_id >> 5) & 0x3f;
1c009f3a:	ca5797b3          	p.extractu	a5,a5,5,5
1c009f3e:	02e79c63          	bne	a5,a4,1c009f76 <rt_irq_set_handler+0x44>
#if defined(ARCHI_CORE_HAS_SECURITY) && !defined(ARCHI_CORE_HAS_1_10)
    return __builtin_pulp_spr_read(SR_MTVEC);
1c009f42:	30502773          	csrr	a4,mtvec
  irq -= 16;
#endif

  unsigned int base = __rt_get_fc_vector_base();

  unsigned int jmpAddr = base + 0x4 * irq;
1c009f46:	050a                	slli	a0,a0,0x2
  unsigned int S = ((unsigned int) ItHandler - (ItBaseAddr+ItIndex*4));
1c009f48:	8d89                	sub	a1,a1,a0
1c009f4a:	8d99                	sub	a1,a1,a4
  R = __BITINSERT(R, __BITEXTRACT(S,  1, 20),  1, 31);
1c009f4c:	c14586b3          	p.extract	a3,a1,0,20
1c009f50:	06f00793          	li	a5,111
1c009f54:	c1f6a7b3          	p.insert	a5,a3,0,31
  R = __BITINSERT(R, __BITEXTRACT(S, 10,  1), 10, 21);
1c009f58:	d21586b3          	p.extract	a3,a1,9,1
1c009f5c:	d356a7b3          	p.insert	a5,a3,9,21
  R = __BITINSERT(R, __BITEXTRACT(S,  1, 11),  1, 20);
1c009f60:	c0b586b3          	p.extract	a3,a1,0,11
1c009f64:	c146a7b3          	p.insert	a5,a3,0,20
  R = __BITINSERT(R, __BITEXTRACT(S,  8, 12),  8, 12);
1c009f68:	cec585b3          	p.extract	a1,a1,7,12
1c009f6c:	cec5a7b3          	p.insert	a5,a1,7,12

  *(volatile unsigned int *)jmpAddr = __rt_get_itvec(base, irq, (unsigned int)handler);
1c009f70:	00f56723          	p.sw	a5,a4(a0)

#if defined(PLP_FC_HAS_ICACHE)
  flush_all_icache_banks_common(plp_icache_fc_base());
#endif

}
1c009f74:	8082                	ret
static inline void plp_ctrl_core_bootaddr_set_remote(int cid, int core, unsigned int bootAddr) {
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + 0x40 + core*4, bootAddr);
}

static inline unsigned int plp_ctrl_bootaddr_get() {
  return pulp_read32(ARCHI_CLUSTER_CTRL_ADDR + 0x40);
1c009f76:	002007b7          	lui	a5,0x200
1c009f7a:	43b8                	lw	a4,64(a5)
1c009f7c:	b7e9                	j	1c009f46 <rt_irq_set_handler+0x14>

1c009f7e <illegal_insn_handler_c>:
#include <stdlib.h>

void __attribute__((weak)) illegal_insn_handler_c()
{

}
1c009f7e:	8082                	ret

1c009f80 <__rt_handle_illegal_instr>:


extern RT_FC_GLOBAL_DATA unsigned int __rt_debug_config;
extern RT_FC_GLOBAL_DATA unsigned int __rt_debug_config_trace;

static inline unsigned int rt_debug_config() { return __rt_debug_config; }
1c009f80:	1b0017b7          	lui	a5,0x1b001

static inline unsigned int rt_debug_config_trace() { return __rt_debug_config_trace; }

static inline int rt_debug_config_warnings() {
  return ARCHI_REG_FIELD_GET(rt_debug_config(), RT_DEBUG_WARNING_BIT, 1);
1c009f84:	bec7a703          	lw	a4,-1044(a5) # 1b000bec <__rt_debug_config>

void __rt_handle_illegal_instr()
{
1c009f88:	1141                	addi	sp,sp,-16
1c009f8a:	c422                	sw	s0,8(sp)
1c009f8c:	c606                	sw	ra,12(sp)
1c009f8e:	fc173733          	p.bclr	a4,a4,30,1
1c009f92:	843e                	mv	s0,a5
#ifdef __riscv__
  unsigned int mepc = hal_mepc_read();
  rt_warning("Reached illegal instruction (PC: 0x%x, opcode: 0x%x\n", mepc, *(int *)mepc);
1c009f94:	c315                	beqz	a4,1c009fb8 <__rt_handle_illegal_instr+0x38>
1c009f96:	341026f3          	csrr	a3,mepc
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c009f9a:	01402673          	csrr	a2,uhartid
1c009f9e:	1c00f537          	lui	a0,0x1c00f
1c009fa2:	4298                	lw	a4,0(a3)
  return (hart_id >> 5) & 0x3f;
1c009fa4:	40565593          	srai	a1,a2,0x5
1c009fa8:	f265b5b3          	p.bclr	a1,a1,25,6
1c009fac:	f4563633          	p.bclr	a2,a2,26,5
1c009fb0:	bf850513          	addi	a0,a0,-1032 # 1c00ebf8 <__himax_reg_init+0x174>
1c009fb4:	600030ef          	jal	ra,1c00d5b4 <printf>
}

static inline int rt_debug_config_werror() {
  return ARCHI_REG_FIELD_GET(rt_debug_config(), RT_DEBUG_WERROR_BIT, 1);
1c009fb8:	bec42783          	lw	a5,-1044(s0)
1c009fbc:	c01797b3          	p.extractu	a5,a5,0,1
1c009fc0:	c399                	beqz	a5,1c009fc6 <__rt_handle_illegal_instr+0x46>
1c009fc2:	576030ef          	jal	ra,1c00d538 <abort>
  illegal_insn_handler_c();
#endif
}
1c009fc6:	4422                	lw	s0,8(sp)
1c009fc8:	40b2                	lw	ra,12(sp)
1c009fca:	0141                	addi	sp,sp,16
  illegal_insn_handler_c();
1c009fcc:	fb3ff06f          	j	1c009f7e <illegal_insn_handler_c>

1c009fd0 <__rt_irq_init>:
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_IRQ_AND, irqMask);
1c009fd0:	57fd                	li	a5,-1
1c009fd2:	00204737          	lui	a4,0x204
1c009fd6:	00f72823          	sw	a5,16(a4) # 204010 <__L2+0x184010>
  else eu_irq_maskClr(mask);
#elif defined(ITC_VERSION)
  hal_itc_enable_clr(mask);
#elif defined(EU_VERSION)
  eu_irq_maskClr(mask);
  if (hal_is_fc()) eu_evt_maskClr(mask);
1c009fda:	02000713          	li	a4,32
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c009fde:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c009fe2:	ca5797b3          	p.extractu	a5,a5,5,5
1c009fe6:	00e79763          	bne	a5,a4,1c009ff4 <__rt_irq_init+0x24>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c009fea:	57fd                	li	a5,-1
1c009fec:	00204737          	lui	a4,0x204
1c009ff0:	00f72223          	sw	a5,4(a4) # 204004 <__L2+0x184004>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c009ff4:	014027f3          	csrr	a5,uhartid
#if defined(ARCHI_CORE_RISCV_ITC)
  hal_spr_write(0x305, base);
#else
#if defined(APB_SOC_VERSION) && APB_SOC_VERSION == 1
#else
  if (rt_is_fc()) {
1c009ff8:	02000713          	li	a4,32
  return (hart_id >> 5) & 0x3f;
1c009ffc:	ca5797b3          	p.extractu	a5,a5,5,5
1c00a000:	00e79963          	bne	a5,a4,1c00a012 <__rt_irq_init+0x42>
#if defined(ARCHI_CORE_HAS_SECURITY)
    __builtin_pulp_spr_write(SR_MTVEC, base);
1c00a004:	1c0007b7          	lui	a5,0x1c000
1c00a008:	00078793          	mv	a5,a5
1c00a00c:	30579073          	csrw	mtvec,a5
1c00a010:	8082                	ret
  pulp_write32(ARCHI_CLUSTER_CTRL_ADDR + 0x40, bootAddr);
1c00a012:	1c0007b7          	lui	a5,0x1c000
1c00a016:	00200737          	lui	a4,0x200
1c00a01a:	00078793          	mv	a5,a5
1c00a01e:	c33c                	sw	a5,64(a4)
  rt_irq_mask_clr(-1);

  // As the FC code may not be at the beginning of the L2, set the
  // vector base to get proper interrupt handlers
  __rt_set_fc_vector_base((int)rt_irq_vector_base());
}
1c00a020:	8082                	ret

1c00a022 <__rt_fc_cluster_lock_req>:
      rt_free(RT_ALLOC_FC_RET_DATA, (void *)cbsys, sizeof(rt_cbsys_t));     
      return;
    }

    prev = cbsys;
    cbsys = cbsys->next;
1c00a022:	300476f3          	csrrci	a3,mstatus,8
1c00a026:	08a54703          	lbu	a4,138(a0)
1c00a02a:	411c                	lw	a5,0(a0)
1c00a02c:	c321                	beqz	a4,1c00a06c <__rt_fc_cluster_lock_req+0x4a>
1c00a02e:	4398                	lw	a4,0(a5)
1c00a030:	cf09                	beqz	a4,1c00a04a <__rt_fc_cluster_lock_req+0x28>
1c00a032:	43d8                	lw	a4,4(a5)
1c00a034:	cb09                	beqz	a4,1c00a046 <__rt_fc_cluster_lock_req+0x24>
1c00a036:	4798                	lw	a4,8(a5)
1c00a038:	c348                	sw	a0,4(a4)
1c00a03a:	c788                	sw	a0,8(a5)
1c00a03c:	00052223          	sw	zero,4(a0)
1c00a040:	30069073          	csrw	mstatus,a3
1c00a044:	8082                	ret
1c00a046:	c3c8                	sw	a0,4(a5)
1c00a048:	bfcd                	j	1c00a03a <__rt_fc_cluster_lock_req+0x18>
1c00a04a:	4705                	li	a4,1
1c00a04c:	08e50423          	sb	a4,136(a0)
1c00a050:	4705                	li	a4,1
1c00a052:	c398                	sw	a4,0(a5)
1c00a054:	08954783          	lbu	a5,137(a0)
1c00a058:	00201737          	lui	a4,0x201
1c00a05c:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c00a060:	04078793          	addi	a5,a5,64 # 1c000040 <__irq_vector_base+0x40>
1c00a064:	07da                	slli	a5,a5,0x16
1c00a066:	0007e723          	p.sw	zero,a4(a5)
1c00a06a:	bfd9                	j	1c00a040 <__rt_fc_cluster_lock_req+0x1e>
1c00a06c:	43d8                	lw	a4,4(a5)
1c00a06e:	e719                	bnez	a4,1c00a07c <__rt_fc_cluster_lock_req+0x5a>
1c00a070:	0007a023          	sw	zero,0(a5)
1c00a074:	4785                	li	a5,1
1c00a076:	08f50423          	sb	a5,136(a0)
1c00a07a:	bfe9                	j	1c00a054 <__rt_fc_cluster_lock_req+0x32>
1c00a07c:	4350                	lw	a2,4(a4)
1c00a07e:	c3d0                	sw	a2,4(a5)
1c00a080:	4785                	li	a5,1
1c00a082:	08f70423          	sb	a5,136(a4)
1c00a086:	08974783          	lbu	a5,137(a4)
1c00a08a:	00201737          	lui	a4,0x201
1c00a08e:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c00a092:	04078793          	addi	a5,a5,64
1c00a096:	07da                	slli	a5,a5,0x16
1c00a098:	0007e723          	p.sw	zero,a4(a5)
1c00a09c:	bfe1                	j	1c00a074 <__rt_fc_cluster_lock_req+0x52>

1c00a09e <__rt_cbsys_add>:
  }
}

int __rt_cbsys_add(__rt_cbsys_e cbsys_id, int (*cb)(void *), void *cb_arg)
{
1c00a09e:	1101                	addi	sp,sp,-32
1c00a0a0:	cc22                	sw	s0,24(sp)
1c00a0a2:	ca26                	sw	s1,20(sp)
1c00a0a4:	842a                	mv	s0,a0
1c00a0a6:	84ae                	mv	s1,a1
  rt_cbsys_t *cbsys = (rt_cbsys_t *)rt_alloc(RT_ALLOC_FC_RET_DATA, sizeof(rt_cbsys_t));
1c00a0a8:	4501                	li	a0,0
1c00a0aa:	45b1                	li	a1,12
1c00a0ac:	c632                	sw	a2,12(sp)
{
1c00a0ae:	ce06                	sw	ra,28(sp)
  rt_cbsys_t *cbsys = (rt_cbsys_t *)rt_alloc(RT_ALLOC_FC_RET_DATA, sizeof(rt_cbsys_t));
1c00a0b0:	2dad                	jal	1c00a72a <rt_alloc>
  if (cbsys == NULL) return -1;
1c00a0b2:	4632                	lw	a2,12(sp)
1c00a0b4:	c115                	beqz	a0,1c00a0d8 <__rt_cbsys_add+0x3a>

  cbsys->callback = cb;
  cbsys->arg = cb_arg;
  cbsys->next = cbsys_first[cbsys_id];
1c00a0b6:	1b0017b7          	lui	a5,0x1b001
1c00a0ba:	040a                	slli	s0,s0,0x2
1c00a0bc:	bf078793          	addi	a5,a5,-1040 # 1b000bf0 <cbsys_first>
1c00a0c0:	97a2                	add	a5,a5,s0
1c00a0c2:	4398                	lw	a4,0(a5)
  cbsys->callback = cb;
1c00a0c4:	c104                	sw	s1,0(a0)
  cbsys->arg = cb_arg;
1c00a0c6:	c150                	sw	a2,4(a0)
  cbsys->next = cbsys_first[cbsys_id];
1c00a0c8:	c518                	sw	a4,8(a0)
  cbsys_first[cbsys_id] = cbsys;
1c00a0ca:	c388                	sw	a0,0(a5)

  return 0;
1c00a0cc:	4501                	li	a0,0
}
1c00a0ce:	40f2                	lw	ra,28(sp)
1c00a0d0:	4462                	lw	s0,24(sp)
1c00a0d2:	44d2                	lw	s1,20(sp)
1c00a0d4:	6105                	addi	sp,sp,32
1c00a0d6:	8082                	ret
  if (cbsys == NULL) return -1;
1c00a0d8:	557d                	li	a0,-1
1c00a0da:	bfd5                	j	1c00a0ce <__rt_cbsys_add+0x30>

1c00a0dc <__rt_cbsys_exec>:


int __rt_cbsys_exec(__rt_cbsys_e cbsys_id)
{
1c00a0dc:	1141                	addi	sp,sp,-16
1c00a0de:	c422                	sw	s0,8(sp)
  rt_cbsys_t *cbsys = cbsys_first[cbsys_id];
1c00a0e0:	1b001437          	lui	s0,0x1b001
1c00a0e4:	050a                	slli	a0,a0,0x2
1c00a0e6:	bf040413          	addi	s0,s0,-1040 # 1b000bf0 <cbsys_first>
1c00a0ea:	20a47403          	p.lw	s0,a0(s0)
{
1c00a0ee:	c606                	sw	ra,12(sp)
  while (cbsys)
1c00a0f0:	e411                	bnez	s0,1c00a0fc <__rt_cbsys_exec+0x20>
  {
    if (cbsys->callback(cbsys->arg)) return -1;
    cbsys = cbsys->next;
  }

  return 0;
1c00a0f2:	4501                	li	a0,0
}
1c00a0f4:	40b2                	lw	ra,12(sp)
1c00a0f6:	4422                	lw	s0,8(sp)
1c00a0f8:	0141                	addi	sp,sp,16
1c00a0fa:	8082                	ret
    if (cbsys->callback(cbsys->arg)) return -1;
1c00a0fc:	401c                	lw	a5,0(s0)
1c00a0fe:	4048                	lw	a0,4(s0)
1c00a100:	9782                	jalr	a5
1c00a102:	e119                	bnez	a0,1c00a108 <__rt_cbsys_exec+0x2c>
    cbsys = cbsys->next;
1c00a104:	4400                	lw	s0,8(s0)
1c00a106:	b7ed                	j	1c00a0f0 <__rt_cbsys_exec+0x14>
    if (cbsys->callback(cbsys->arg)) return -1;
1c00a108:	557d                	li	a0,-1
1c00a10a:	b7ed                	j	1c00a0f4 <__rt_cbsys_exec+0x18>

1c00a10c <__rt_utils_init>:

RT_FC_BOOT_CODE void __rt_utils_init()
{
  for (int i=0; i<RT_CBSYS_NB; i++)
  {
    cbsys_first[i] = NULL;
1c00a10c:	1b0017b7          	lui	a5,0x1b001
1c00a110:	bf078793          	addi	a5,a5,-1040 # 1b000bf0 <cbsys_first>
1c00a114:	0007a023          	sw	zero,0(a5)
1c00a118:	0007a223          	sw	zero,4(a5)
1c00a11c:	0007a423          	sw	zero,8(a5)
1c00a120:	0007a623          	sw	zero,12(a5)
1c00a124:	0007a823          	sw	zero,16(a5)
1c00a128:	0007aa23          	sw	zero,20(a5)
  }
}
1c00a12c:	8082                	ret

1c00a12e <__rt_fc_lock>:

void __rt_fc_lock(rt_fc_lock_t *lock)
{
1c00a12e:	1141                	addi	sp,sp,-16
1c00a130:	c422                	sw	s0,8(sp)
1c00a132:	842a                	mv	s0,a0
1c00a134:	c606                	sw	ra,12(sp)
1c00a136:	c226                	sw	s1,4(sp)
1c00a138:	c04a                	sw	s2,0(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00a13a:	300474f3          	csrrci	s1,mstatus,8
#if defined(ARCHI_HAS_FC)
  int irq = rt_irq_disable();
  while(lock->locked)
1c00a13e:	401c                	lw	a5,0(s0)
1c00a140:	eb99                	bnez	a5,1c00a156 <__rt_fc_lock+0x28>
  {
    //lock->fc_wait = __rt_thread_current;
    __rt_event_execute(rt_event_internal_sched(), 1);
  }
  lock->locked = 1;
1c00a142:	4785                	li	a5,1
1c00a144:	c01c                	sw	a5,0(s0)
  __builtin_pulp_spr_write(reg, val);
1c00a146:	30049073          	csrw	mstatus,s1
  while (rt_tas_lock_32((uint32_t)&lock->lock) == -1)
  {

  }
#endif
}
1c00a14a:	40b2                	lw	ra,12(sp)
1c00a14c:	4422                	lw	s0,8(sp)
1c00a14e:	4492                	lw	s1,4(sp)
1c00a150:	4902                	lw	s2,0(sp)
1c00a152:	0141                	addi	sp,sp,16
1c00a154:	8082                	ret
    __rt_event_execute(rt_event_internal_sched(), 1);
1c00a156:	4585                	li	a1,1
1c00a158:	01c00513          	li	a0,28
1c00a15c:	2989                	jal	1c00a5ae <__rt_event_execute>
1c00a15e:	b7c5                	j	1c00a13e <__rt_fc_lock+0x10>

1c00a160 <__rt_fc_unlock>:
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00a160:	300476f3          	csrrci	a3,mstatus,8

static int __rt_fc_unlock_to_cluster(rt_fc_lock_t *lock)
{
#if defined(ARCHI_HAS_CLUSTER)
  if (lock->waiting) {
1c00a164:	415c                	lw	a5,4(a0)
1c00a166:	e791                	bnez	a5,1c00a172 <__rt_fc_unlock+0x12>
{
#if defined(ARCHI_HAS_FC)
  int irq = rt_irq_disable();
  if (!__rt_fc_unlock_to_cluster(lock))
  {
    lock->locked = 0;    
1c00a168:	00052023          	sw	zero,0(a0)
  __builtin_pulp_spr_write(reg, val);
1c00a16c:	30069073          	csrw	mstatus,a3
  }
  rt_irq_restore(irq);
#else
  rt_tas_unlock_32((uint32_t)&lock->lock, 0);
#endif
}
1c00a170:	8082                	ret
    lock->waiting = req->next;
1c00a172:	43d8                	lw	a4,4(a5)
1c00a174:	c158                	sw	a4,4(a0)
    req->done = 1;
1c00a176:	4705                	li	a4,1
1c00a178:	08e78423          	sb	a4,136(a5)
    __rt_cluster_notif_req_done(req->cid);
1c00a17c:	0897c783          	lbu	a5,137(a5)
  pulp_write32(evtAddr, coreSet);
1c00a180:	00201737          	lui	a4,0x201
1c00a184:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
  return ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cluster) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
1c00a188:	04078793          	addi	a5,a5,64
1c00a18c:	07da                	slli	a5,a5,0x16
  pulp_write32(evtAddr, coreSet);
1c00a18e:	0007e723          	p.sw	zero,a4(a5)
1c00a192:	bfe9                	j	1c00a16c <__rt_fc_unlock+0xc>

1c00a194 <__rt_fc_cluster_lock>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00a194:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c00a198:	8795                	srai	a5,a5,0x5
1c00a19a:	f267b7b3          	p.bclr	a5,a5,25,6
#if defined(ARCHI_HAS_FC)

void __rt_fc_cluster_lock(rt_fc_lock_t *lock, rt_fc_lock_req_t *req)
{
  req->lock = lock;
  req->cid = rt_cluster_id();
1c00a19e:	08f584a3          	sb	a5,137(a1)
  req->done = 0;
  req->req_lock = 1;
1c00a1a2:	4785                	li	a5,1
1c00a1a4:	08f58523          	sb	a5,138(a1)
  event->arg[0] = (uintptr_t)callback;
1c00a1a8:	1c00a7b7          	lui	a5,0x1c00a
1c00a1ac:	02278793          	addi	a5,a5,34 # 1c00a022 <__rt_fc_cluster_lock_req>
  req->lock = lock;
1c00a1b0:	c188                	sw	a0,0(a1)
  req->done = 0;
1c00a1b2:	08058423          	sb	zero,136(a1)
  event->implem.pending = 0;
1c00a1b6:	0205a623          	sw	zero,44(a1)
  event->implem.keep = 0;
1c00a1ba:	0205a823          	sw	zero,48(a1)
  event->arg[0] = (uintptr_t)callback;
1c00a1be:	c5dc                	sw	a5,12(a1)
  event->arg[1] = (uintptr_t)arg;
1c00a1c0:	c98c                	sw	a1,16(a1)
  __rt_init_event(&req->event, __rt_cluster_sched_get(), __rt_fc_cluster_lock_req, (void *)req);
1c00a1c2:	05a1                	addi	a1,a1,8

// This function will push an event from cluster to FC and the event callback
// will be executed directly from within the interrupt handler
static inline void __rt_cluster_push_fc_irq_event(rt_event_t *event)
{
  __rt_cluster_push_fc_event((rt_event_t *)(((unsigned int)event) | 0x1));
1c00a1c4:	c005c533          	p.bset	a0,a1,0,0
1c00a1c8:	2b00106f          	j	1c00b478 <__rt_cluster_push_fc_event>

1c00a1cc <__rt_fc_cluster_unlock>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00a1cc:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c00a1d0:	8795                	srai	a5,a5,0x5
1c00a1d2:	f267b7b3          	p.bclr	a5,a5,25,6
}

void __rt_fc_cluster_unlock(rt_fc_lock_t *lock, rt_fc_lock_req_t *req)
{
  req->lock = lock;
  req->cid = rt_cluster_id();
1c00a1d6:	08f584a3          	sb	a5,137(a1)
  event->arg[0] = (uintptr_t)callback;
1c00a1da:	1c00a7b7          	lui	a5,0x1c00a
1c00a1de:	02278793          	addi	a5,a5,34 # 1c00a022 <__rt_fc_cluster_lock_req>
  req->lock = lock;
1c00a1e2:	c188                	sw	a0,0(a1)
  req->done = 0;
1c00a1e4:	08058423          	sb	zero,136(a1)
  req->req_lock = 0;
1c00a1e8:	08058523          	sb	zero,138(a1)
  event->implem.pending = 0;
1c00a1ec:	0205a623          	sw	zero,44(a1)
  event->implem.keep = 0;
1c00a1f0:	0205a823          	sw	zero,48(a1)
  event->arg[0] = (uintptr_t)callback;
1c00a1f4:	c5dc                	sw	a5,12(a1)
  event->arg[1] = (uintptr_t)arg;
1c00a1f6:	c98c                	sw	a1,16(a1)
  __rt_init_event(&req->event, __rt_cluster_sched_get(), __rt_fc_cluster_lock_req, (void *)req);
1c00a1f8:	05a1                	addi	a1,a1,8
1c00a1fa:	c005c533          	p.bset	a0,a1,0,0
1c00a1fe:	27a0106f          	j	1c00b478 <__rt_cluster_push_fc_event>

1c00a202 <__rt_event_enqueue>:

    __rt_wait_event_check(event, call_event);
  }

  rt_irq_restore(irq);
}
1c00a202:	01c02683          	lw	a3,28(zero) # 1c <__rt_sched>
1c00a206:	00052023          	sw	zero,0(a0)
1c00a20a:	01c00713          	li	a4,28
1c00a20e:	c689                	beqz	a3,1c00a218 <__rt_event_enqueue+0x16>
1c00a210:	435c                	lw	a5,4(a4)
1c00a212:	c388                	sw	a0,0(a5)
1c00a214:	c348                	sw	a0,4(a4)
1c00a216:	8082                	ret
1c00a218:	00a02e23          	sw	a0,28(zero) # 1c <__rt_sched>
1c00a21c:	bfe5                	j	1c00a214 <__rt_event_enqueue+0x12>

1c00a21e <__rt_bridge_check_bridge_req.part.5>:
1c00a21e:	1c00f737          	lui	a4,0x1c00f
1c00a222:	f8870793          	addi	a5,a4,-120 # 1c00ef88 <__hal_debug_struct>
1c00a226:	0a47a783          	lw	a5,164(a5)
1c00a22a:	f8870713          	addi	a4,a4,-120
1c00a22e:	c789                	beqz	a5,1c00a238 <__rt_bridge_check_bridge_req.part.5+0x1a>
1c00a230:	4f94                	lw	a3,24(a5)
1c00a232:	e681                	bnez	a3,1c00a23a <__rt_bridge_check_bridge_req.part.5+0x1c>
1c00a234:	0af72623          	sw	a5,172(a4)
1c00a238:	8082                	ret
1c00a23a:	479c                	lw	a5,8(a5)
1c00a23c:	bfcd                	j	1c00a22e <__rt_bridge_check_bridge_req.part.5+0x10>

1c00a23e <__rt_bridge_wait>:
1c00a23e:	014027f3          	csrr	a5,uhartid
1c00a242:	02000713          	li	a4,32
1c00a246:	ca5797b3          	p.extractu	a5,a5,5,5
1c00a24a:	02e79c63          	bne	a5,a4,1c00a282 <__rt_bridge_wait+0x44>
1c00a24e:	1141                	addi	sp,sp,-16
1c00a250:	c422                	sw	s0,8(sp)
1c00a252:	1a106437          	lui	s0,0x1a106
1c00a256:	c606                	sw	ra,12(sp)
1c00a258:	00442783          	lw	a5,4(s0) # 1a106004 <__l1_end+0xa105fc0>
1c00a25c:	c187b7b3          	p.bclr	a5,a5,0,24
1c00a260:	00f42223          	sw	a5,4(s0)
1c00a264:	4585                	li	a1,1
1c00a266:	03800513          	li	a0,56
1c00a26a:	187000ef          	jal	ra,1c00abf0 <__rt_periph_wait_event>
1c00a26e:	00442783          	lw	a5,4(s0)
1c00a272:	c187c7b3          	p.bset	a5,a5,0,24
1c00a276:	00f42223          	sw	a5,4(s0)
1c00a27a:	40b2                	lw	ra,12(sp)
1c00a27c:	4422                	lw	s0,8(sp)
1c00a27e:	0141                	addi	sp,sp,16
1c00a280:	8082                	ret
1c00a282:	8082                	ret

1c00a284 <__rt_bridge_handle_notif>:
1c00a284:	1141                	addi	sp,sp,-16
1c00a286:	c422                	sw	s0,8(sp)
1c00a288:	1c00f437          	lui	s0,0x1c00f
1c00a28c:	f8840793          	addi	a5,s0,-120 # 1c00ef88 <__hal_debug_struct>
1c00a290:	0a47a783          	lw	a5,164(a5)
1c00a294:	c606                	sw	ra,12(sp)
1c00a296:	c226                	sw	s1,4(sp)
1c00a298:	c04a                	sw	s2,0(sp)
1c00a29a:	f8840413          	addi	s0,s0,-120
1c00a29e:	c399                	beqz	a5,1c00a2a4 <__rt_bridge_handle_notif+0x20>
1c00a2a0:	4bd8                	lw	a4,20(a5)
1c00a2a2:	e31d                	bnez	a4,1c00a2c8 <__rt_bridge_handle_notif+0x44>
1c00a2a4:	0b442783          	lw	a5,180(s0)
1c00a2a8:	c791                	beqz	a5,1c00a2b4 <__rt_bridge_handle_notif+0x30>
1c00a2aa:	43a8                	lw	a0,64(a5)
1c00a2ac:	0a042a23          	sw	zero,180(s0)
1c00a2b0:	f53ff0ef          	jal	ra,1c00a202 <__rt_event_enqueue>
1c00a2b4:	0ac42783          	lw	a5,172(s0)
1c00a2b8:	ef85                	bnez	a5,1c00a2f0 <__rt_bridge_handle_notif+0x6c>
1c00a2ba:	4422                	lw	s0,8(sp)
1c00a2bc:	40b2                	lw	ra,12(sp)
1c00a2be:	4492                	lw	s1,4(sp)
1c00a2c0:	4902                	lw	s2,0(sp)
1c00a2c2:	0141                	addi	sp,sp,16
1c00a2c4:	f5bff06f          	j	1c00a21e <__rt_bridge_check_bridge_req.part.5>
1c00a2c8:	4784                	lw	s1,8(a5)
1c00a2ca:	4fd8                	lw	a4,28(a5)
1c00a2cc:	0a942223          	sw	s1,164(s0)
1c00a2d0:	cb01                	beqz	a4,1c00a2e0 <__rt_bridge_handle_notif+0x5c>
1c00a2d2:	0b042703          	lw	a4,176(s0)
1c00a2d6:	c798                	sw	a4,8(a5)
1c00a2d8:	0af42823          	sw	a5,176(s0)
1c00a2dc:	87a6                	mv	a5,s1
1c00a2de:	b7c1                	j	1c00a29e <__rt_bridge_handle_notif+0x1a>
1c00a2e0:	43a8                	lw	a0,64(a5)
1c00a2e2:	30047973          	csrrci	s2,mstatus,8
1c00a2e6:	f1dff0ef          	jal	ra,1c00a202 <__rt_event_enqueue>
1c00a2ea:	30091073          	csrw	mstatus,s2
1c00a2ee:	b7fd                	j	1c00a2dc <__rt_bridge_handle_notif+0x58>
1c00a2f0:	40b2                	lw	ra,12(sp)
1c00a2f2:	4422                	lw	s0,8(sp)
1c00a2f4:	4492                	lw	s1,4(sp)
1c00a2f6:	4902                	lw	s2,0(sp)
1c00a2f8:	0141                	addi	sp,sp,16
1c00a2fa:	8082                	ret

1c00a2fc <__rt_bridge_check_connection>:
1c00a2fc:	1c00f6b7          	lui	a3,0x1c00f
1c00a300:	f8868693          	addi	a3,a3,-120 # 1c00ef88 <__hal_debug_struct>
1c00a304:	469c                	lw	a5,8(a3)
1c00a306:	e3a1                	bnez	a5,1c00a346 <__rt_bridge_check_connection+0x4a>
1c00a308:	1a1047b7          	lui	a5,0x1a104
1c00a30c:	07478793          	addi	a5,a5,116 # 1a104074 <__l1_end+0xa104030>
1c00a310:	4398                	lw	a4,0(a5)
1c00a312:	8325                	srli	a4,a4,0x9
1c00a314:	f8373733          	p.bclr	a4,a4,28,3
1c00a318:	02773763          	p.bneimm	a4,7,1c00a346 <__rt_bridge_check_connection+0x4a>
1c00a31c:	1141                	addi	sp,sp,-16
1c00a31e:	c422                	sw	s0,8(sp)
1c00a320:	c606                	sw	ra,12(sp)
1c00a322:	4705                	li	a4,1
1c00a324:	c698                	sw	a4,8(a3)
1c00a326:	4709                	li	a4,2
1c00a328:	c398                	sw	a4,0(a5)
1c00a32a:	843e                	mv	s0,a5
1c00a32c:	401c                	lw	a5,0(s0)
1c00a32e:	83a5                	srli	a5,a5,0x9
1c00a330:	f837b7b3          	p.bclr	a5,a5,28,3
1c00a334:	0077a663          	p.beqimm	a5,7,1c00a340 <__rt_bridge_check_connection+0x44>
1c00a338:	40b2                	lw	ra,12(sp)
1c00a33a:	4422                	lw	s0,8(sp)
1c00a33c:	0141                	addi	sp,sp,16
1c00a33e:	8082                	ret
1c00a340:	effff0ef          	jal	ra,1c00a23e <__rt_bridge_wait>
1c00a344:	b7e5                	j	1c00a32c <__rt_bridge_check_connection+0x30>
1c00a346:	8082                	ret

1c00a348 <__rt_bridge_set_available>:
1c00a348:	1c00f7b7          	lui	a5,0x1c00f
1c00a34c:	f8878793          	addi	a5,a5,-120 # 1c00ef88 <__hal_debug_struct>
1c00a350:	4798                	lw	a4,8(a5)
1c00a352:	1a1047b7          	lui	a5,0x1a104
1c00a356:	07478793          	addi	a5,a5,116 # 1a104074 <__l1_end+0xa104030>
1c00a35a:	e701                	bnez	a4,1c00a362 <__rt_bridge_set_available+0x1a>
1c00a35c:	4721                	li	a4,8
1c00a35e:	c398                	sw	a4,0(a5)
1c00a360:	8082                	ret
1c00a362:	4709                	li	a4,2
1c00a364:	bfed                	j	1c00a35e <__rt_bridge_set_available+0x16>

1c00a366 <__rt_bridge_send_notif>:
1c00a366:	1141                	addi	sp,sp,-16
1c00a368:	c606                	sw	ra,12(sp)
1c00a36a:	f93ff0ef          	jal	ra,1c00a2fc <__rt_bridge_check_connection>
1c00a36e:	1c00f7b7          	lui	a5,0x1c00f
1c00a372:	f8878793          	addi	a5,a5,-120 # 1c00ef88 <__hal_debug_struct>
1c00a376:	479c                	lw	a5,8(a5)
1c00a378:	c789                	beqz	a5,1c00a382 <__rt_bridge_send_notif+0x1c>
1c00a37a:	1a1047b7          	lui	a5,0x1a104
1c00a37e:	4719                	li	a4,6
1c00a380:	dbf8                	sw	a4,116(a5)
1c00a382:	40b2                	lw	ra,12(sp)
1c00a384:	0141                	addi	sp,sp,16
1c00a386:	8082                	ret

1c00a388 <__rt_bridge_clear_notif>:
  #endif
  }
}

void __rt_bridge_clear_notif()
{
1c00a388:	1141                	addi	sp,sp,-16
1c00a38a:	c606                	sw	ra,12(sp)
  hal_debug_struct_t *debug_struct = hal_debug_struct_get();

  __rt_bridge_check_connection();
1c00a38c:	f71ff0ef          	jal	ra,1c00a2fc <__rt_bridge_check_connection>

  if (debug_struct->bridge.connected)
1c00a390:	1c00f7b7          	lui	a5,0x1c00f
1c00a394:	f8878793          	addi	a5,a5,-120 # 1c00ef88 <__hal_debug_struct>
1c00a398:	479c                	lw	a5,8(a5)
1c00a39a:	c789                	beqz	a5,1c00a3a4 <__rt_bridge_clear_notif+0x1c>
  {
    __rt_bridge_set_available();
  }
}
1c00a39c:	40b2                	lw	ra,12(sp)
1c00a39e:	0141                	addi	sp,sp,16
    __rt_bridge_set_available();
1c00a3a0:	fa9ff06f          	j	1c00a348 <__rt_bridge_set_available>
}
1c00a3a4:	40b2                	lw	ra,12(sp)
1c00a3a6:	0141                	addi	sp,sp,16
1c00a3a8:	8082                	ret

1c00a3aa <__rt_bridge_printf_flush>:
{
1c00a3aa:	1141                	addi	sp,sp,-16
1c00a3ac:	c422                	sw	s0,8(sp)
1c00a3ae:	c606                	sw	ra,12(sp)
  if (debug_struct->bridge.connected)
1c00a3b0:	1c00f437          	lui	s0,0x1c00f
  __rt_bridge_check_connection();
1c00a3b4:	f49ff0ef          	jal	ra,1c00a2fc <__rt_bridge_check_connection>
  if (debug_struct->bridge.connected)
1c00a3b8:	f8840793          	addi	a5,s0,-120 # 1c00ef88 <__hal_debug_struct>
1c00a3bc:	479c                	lw	a5,8(a5)
1c00a3be:	c39d                	beqz	a5,1c00a3e4 <__rt_bridge_printf_flush+0x3a>
1c00a3c0:	f8840413          	addi	s0,s0,-120
  return *(volatile uint32_t *)&debug_struct->putc_current == 0;
}

static inline int hal_debug_is_busy(hal_debug_struct_t *debug_struct)
{
  return *(volatile uint32_t *)&debug_struct->pending_putchar;
1c00a3c4:	485c                	lw	a5,20(s0)
    if (hal_debug_is_busy(hal_debug_struct_get()) || !hal_debug_is_empty(hal_debug_struct_get()))
1c00a3c6:	e399                	bnez	a5,1c00a3cc <__rt_bridge_printf_flush+0x22>
  return *(volatile uint32_t *)&debug_struct->putc_current == 0;
1c00a3c8:	4c1c                	lw	a5,24(s0)
1c00a3ca:	cf89                	beqz	a5,1c00a3e4 <__rt_bridge_printf_flush+0x3a>
      __rt_bridge_send_notif();
1c00a3cc:	f9bff0ef          	jal	ra,1c00a366 <__rt_bridge_send_notif>
  return *(volatile uint32_t *)&debug_struct->pending_putchar;
1c00a3d0:	485c                	lw	a5,20(s0)
      while(hal_debug_is_busy(hal_debug_struct_get()))
1c00a3d2:	e791                	bnez	a5,1c00a3de <__rt_bridge_printf_flush+0x34>
}
1c00a3d4:	4422                	lw	s0,8(sp)
1c00a3d6:	40b2                	lw	ra,12(sp)
1c00a3d8:	0141                	addi	sp,sp,16
      __rt_bridge_clear_notif();
1c00a3da:	fafff06f          	j	1c00a388 <__rt_bridge_clear_notif>
        __rt_bridge_wait();
1c00a3de:	e61ff0ef          	jal	ra,1c00a23e <__rt_bridge_wait>
1c00a3e2:	b7fd                	j	1c00a3d0 <__rt_bridge_printf_flush+0x26>
}
1c00a3e4:	40b2                	lw	ra,12(sp)
1c00a3e6:	4422                	lw	s0,8(sp)
1c00a3e8:	0141                	addi	sp,sp,16
1c00a3ea:	8082                	ret

1c00a3ec <__rt_bridge_req_shutdown>:
{
1c00a3ec:	1141                	addi	sp,sp,-16
1c00a3ee:	c606                	sw	ra,12(sp)
1c00a3f0:	c422                	sw	s0,8(sp)
  __rt_bridge_check_connection();
1c00a3f2:	f0bff0ef          	jal	ra,1c00a2fc <__rt_bridge_check_connection>
  if (debug_struct->bridge.connected)
1c00a3f6:	1c00f7b7          	lui	a5,0x1c00f
1c00a3fa:	f8878793          	addi	a5,a5,-120 # 1c00ef88 <__hal_debug_struct>
1c00a3fe:	479c                	lw	a5,8(a5)
1c00a400:	c7a9                	beqz	a5,1c00a44a <__rt_bridge_req_shutdown+0x5e>




static inline unsigned int apb_soc_jtag_reg_read() {
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET);
1c00a402:	1a104437          	lui	s0,0x1a104
    __rt_bridge_printf_flush();
1c00a406:	fa5ff0ef          	jal	ra,1c00a3aa <__rt_bridge_printf_flush>
1c00a40a:	07440413          	addi	s0,s0,116 # 1a104074 <__l1_end+0xa104030>
1c00a40e:	401c                	lw	a5,0(s0)
    while((apb_soc_jtag_reg_ext(apb_soc_jtag_reg_read()) >> 1) == 7)
1c00a410:	83a5                	srli	a5,a5,0x9
1c00a412:	f837b7b3          	p.bclr	a5,a5,28,3
1c00a416:	0277ae63          	p.beqimm	a5,7,1c00a452 <__rt_bridge_req_shutdown+0x66>
}

static inline void apb_soc_jtag_reg_write(unsigned int value) {
  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET, value);
1c00a41a:	4791                	li	a5,4
1c00a41c:	c01c                	sw	a5,0(s0)
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET);
1c00a41e:	1a104437          	lui	s0,0x1a104
1c00a422:	07440413          	addi	s0,s0,116 # 1a104074 <__l1_end+0xa104030>
1c00a426:	401c                	lw	a5,0(s0)
    while((apb_soc_jtag_reg_ext(apb_soc_jtag_reg_read()) >> 1) != 7)
1c00a428:	83a5                	srli	a5,a5,0x9
1c00a42a:	f837b7b3          	p.bclr	a5,a5,28,3
1c00a42e:	0277b563          	p.bneimm	a5,7,1c00a458 <__rt_bridge_req_shutdown+0x6c>
  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET, value);
1c00a432:	00042023          	sw	zero,0(s0)
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_JTAGREG_OFFSET);
1c00a436:	1a104437          	lui	s0,0x1a104
1c00a43a:	07440413          	addi	s0,s0,116 # 1a104074 <__l1_end+0xa104030>
1c00a43e:	401c                	lw	a5,0(s0)
    while((apb_soc_jtag_reg_ext(apb_soc_jtag_reg_read()) >> 1) == 7)
1c00a440:	83a5                	srli	a5,a5,0x9
1c00a442:	f837b7b3          	p.bclr	a5,a5,28,3
1c00a446:	0077ac63          	p.beqimm	a5,7,1c00a45e <__rt_bridge_req_shutdown+0x72>
}
1c00a44a:	40b2                	lw	ra,12(sp)
1c00a44c:	4422                	lw	s0,8(sp)
1c00a44e:	0141                	addi	sp,sp,16
1c00a450:	8082                	ret
      __rt_bridge_wait();
1c00a452:	dedff0ef          	jal	ra,1c00a23e <__rt_bridge_wait>
1c00a456:	bf65                	j	1c00a40e <__rt_bridge_req_shutdown+0x22>
      __rt_bridge_wait();
1c00a458:	de7ff0ef          	jal	ra,1c00a23e <__rt_bridge_wait>
1c00a45c:	b7e9                	j	1c00a426 <__rt_bridge_req_shutdown+0x3a>
      __rt_bridge_wait();
1c00a45e:	de1ff0ef          	jal	ra,1c00a23e <__rt_bridge_wait>
1c00a462:	bff1                	j	1c00a43e <__rt_bridge_req_shutdown+0x52>

1c00a464 <__rt_bridge_init>:

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_bridge_init()
{
  hal_bridge_t *bridge = hal_bridge_get();
  
  bridge->first_req = 0;
1c00a464:	1c00f7b7          	lui	a5,0x1c00f
  bridge->notif_req_addr = ARCHI_FC_ITC_ADDR + ITC_STATUS_SET_OFFSET;
  bridge->notif_req_value = 1<<RT_BRIDGE_ENQUEUE_EVENT;
#else
#if defined(EU_VERSION) && EU_VERSION >= 3
#if defined(ARCHI_HAS_FC)
  bridge->notif_req_addr = ARCHI_FC_GLOBAL_ADDR + ARCHI_FC_PERIPHERALS_OFFSET + ARCHI_FC_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_BRIDGE_ENQUEUE_EVENT << 2);
1c00a468:	1b201737          	lui	a4,0x1b201
  bridge->first_req = 0;
1c00a46c:	f8878793          	addi	a5,a5,-120 # 1c00ef88 <__hal_debug_struct>
  bridge->notif_req_addr = ARCHI_FC_GLOBAL_ADDR + ARCHI_FC_PERIPHERALS_OFFSET + ARCHI_FC_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_BRIDGE_ENQUEUE_EVENT << 2);
1c00a470:	e1070713          	addi	a4,a4,-496 # 1b200e10 <__fc_tcdm_end+0x1ff9f0>
1c00a474:	0ae7ac23          	sw	a4,184(a5)
  bridge->notif_req_value = 1;
1c00a478:	4705                	li	a4,1
  bridge->first_req = 0;
1c00a47a:	0a07a223          	sw	zero,164(a5)
  bridge->first_bridge_req = 0;
1c00a47e:	0a07a623          	sw	zero,172(a5)
  bridge->target_req = 0;
1c00a482:	0a07aa23          	sw	zero,180(a5)
  bridge->notif_req_value = 1;
1c00a486:	0ae7ae23          	sw	a4,188(a5)
#endif
#endif
#endif

  __rt_bridge_eeprom_handle = NULL;
1c00a48a:	00400793          	li	a5,4
1c00a48e:	0007a823          	sw	zero,16(a5)
  __rt_bridge_flash_handle = NULL;
1c00a492:	0007a023          	sw	zero,0(a5)
}
1c00a496:	8082                	ret

1c00a498 <__rt_event_init>:
{
  __rt_event_execute(sched, 0);
  rt_wait_for_interrupt();
  rt_irq_enable();
  rt_irq_disable();
}
1c00a498:	1141                	addi	sp,sp,-16
1c00a49a:	c422                	sw	s0,8(sp)
1c00a49c:	c606                	sw	ra,12(sp)
1c00a49e:	842a                	mv	s0,a0
1c00a4a0:	02052223          	sw	zero,36(a0)
1c00a4a4:	02052423          	sw	zero,40(a0)
1c00a4a8:	45c1                	li	a1,16
1c00a4aa:	4501                	li	a0,0
1c00a4ac:	2cbd                	jal	1c00a72a <rt_alloc>
1c00a4ae:	dc68                	sw	a0,124(s0)
1c00a4b0:	02042a23          	sw	zero,52(s0)
1c00a4b4:	00042223          	sw	zero,4(s0)
1c00a4b8:	40b2                	lw	ra,12(sp)
1c00a4ba:	4422                	lw	s0,8(sp)
1c00a4bc:	0141                	addi	sp,sp,16
1c00a4be:	8082                	ret

1c00a4c0 <__rt_wait_event_prepare_blocking>:
1c00a4c0:	01800793          	li	a5,24
1c00a4c4:	4388                	lw	a0,0(a5)
1c00a4c6:	4118                	lw	a4,0(a0)
1c00a4c8:	02052423          	sw	zero,40(a0)
1c00a4cc:	00052223          	sw	zero,4(a0)
1c00a4d0:	c398                	sw	a4,0(a5)
1c00a4d2:	4785                	li	a5,1
1c00a4d4:	d15c                	sw	a5,36(a0)
1c00a4d6:	8082                	ret

1c00a4d8 <rt_event_alloc>:
1c00a4d8:	1101                	addi	sp,sp,-32
1c00a4da:	c64e                	sw	s3,12(sp)
1c00a4dc:	89ae                	mv	s3,a1
1c00a4de:	ce06                	sw	ra,28(sp)
1c00a4e0:	cc22                	sw	s0,24(sp)
1c00a4e2:	ca26                	sw	s1,20(sp)
1c00a4e4:	c84a                	sw	s2,16(sp)
1c00a4e6:	c452                	sw	s4,8(sp)
1c00a4e8:	c256                	sw	s5,4(sp)
1c00a4ea:	30047a73          	csrrci	s4,mstatus,8
1c00a4ee:	014027f3          	csrr	a5,uhartid
1c00a4f2:	8795                	srai	a5,a5,0x5
1c00a4f4:	f267b7b3          	p.bclr	a5,a5,25,6
1c00a4f8:	02000713          	li	a4,32
1c00a4fc:	00278513          	addi	a0,a5,2
1c00a500:	00e79363          	bne	a5,a4,1c00a506 <rt_event_alloc+0x2e>
1c00a504:	4505                	li	a0,1
1c00a506:	00799593          	slli	a1,s3,0x7
1c00a50a:	2405                	jal	1c00a72a <rt_alloc>
1c00a50c:	842a                	mv	s0,a0
1c00a50e:	557d                	li	a0,-1
1c00a510:	c819                	beqz	s0,1c00a526 <rt_event_alloc+0x4e>
1c00a512:	01800493          	li	s1,24
1c00a516:	4901                	li	s2,0
1c00a518:	00448a93          	addi	s5,s1,4
1c00a51c:	01394e63          	blt	s2,s3,1c00a538 <rt_event_alloc+0x60>
1c00a520:	300a1073          	csrw	mstatus,s4
1c00a524:	4501                	li	a0,0
1c00a526:	40f2                	lw	ra,28(sp)
1c00a528:	4462                	lw	s0,24(sp)
1c00a52a:	44d2                	lw	s1,20(sp)
1c00a52c:	4942                	lw	s2,16(sp)
1c00a52e:	49b2                	lw	s3,12(sp)
1c00a530:	4a22                	lw	s4,8(sp)
1c00a532:	4a92                	lw	s5,4(sp)
1c00a534:	6105                	addi	sp,sp,32
1c00a536:	8082                	ret
1c00a538:	8522                	mv	a0,s0
1c00a53a:	85d6                	mv	a1,s5
1c00a53c:	f5dff0ef          	jal	ra,1c00a498 <__rt_event_init>
1c00a540:	409c                	lw	a5,0(s1)
1c00a542:	0905                	addi	s2,s2,1
1c00a544:	c01c                	sw	a5,0(s0)
1c00a546:	c080                	sw	s0,0(s1)
1c00a548:	08040413          	addi	s0,s0,128
1c00a54c:	bfc1                	j	1c00a51c <rt_event_alloc+0x44>

1c00a54e <rt_event_get>:
1c00a54e:	30047773          	csrrci	a4,mstatus,8
1c00a552:	01800793          	li	a5,24
1c00a556:	4388                	lw	a0,0(a5)
1c00a558:	c509                	beqz	a0,1c00a562 <rt_event_get+0x14>
1c00a55a:	4114                	lw	a3,0(a0)
1c00a55c:	c14c                	sw	a1,4(a0)
1c00a55e:	c510                	sw	a2,8(a0)
1c00a560:	c394                	sw	a3,0(a5)
1c00a562:	30071073          	csrw	mstatus,a4
1c00a566:	8082                	ret

1c00a568 <rt_event_get_blocking>:
1c00a568:	30047773          	csrrci	a4,mstatus,8
1c00a56c:	01800793          	li	a5,24
1c00a570:	4388                	lw	a0,0(a5)
1c00a572:	c909                	beqz	a0,1c00a584 <rt_event_get_blocking+0x1c>
1c00a574:	4114                	lw	a3,0(a0)
1c00a576:	00052223          	sw	zero,4(a0)
1c00a57a:	00052423          	sw	zero,8(a0)
1c00a57e:	c394                	sw	a3,0(a5)
1c00a580:	4785                	li	a5,1
1c00a582:	d15c                	sw	a5,36(a0)
1c00a584:	30071073          	csrw	mstatus,a4
1c00a588:	8082                	ret

1c00a58a <rt_event_push>:
1c00a58a:	30047773          	csrrci	a4,mstatus,8
1c00a58e:	01800693          	li	a3,24
1c00a592:	42d4                	lw	a3,4(a3)
1c00a594:	00052023          	sw	zero,0(a0)
1c00a598:	01800793          	li	a5,24
1c00a59c:	e691                	bnez	a3,1c00a5a8 <rt_event_push+0x1e>
1c00a59e:	c3c8                	sw	a0,4(a5)
1c00a5a0:	c788                	sw	a0,8(a5)
1c00a5a2:	30071073          	csrw	mstatus,a4
1c00a5a6:	8082                	ret
1c00a5a8:	4794                	lw	a3,8(a5)
1c00a5aa:	c288                	sw	a0,0(a3)
1c00a5ac:	bfd5                	j	1c00a5a0 <rt_event_push+0x16>

1c00a5ae <__rt_event_execute>:
1c00a5ae:	1141                	addi	sp,sp,-16
1c00a5b0:	c422                	sw	s0,8(sp)
1c00a5b2:	01800793          	li	a5,24
1c00a5b6:	43dc                	lw	a5,4(a5)
1c00a5b8:	c606                	sw	ra,12(sp)
1c00a5ba:	c226                	sw	s1,4(sp)
1c00a5bc:	01800413          	li	s0,24
1c00a5c0:	ef81                	bnez	a5,1c00a5d8 <__rt_event_execute+0x2a>
1c00a5c2:	c1b9                	beqz	a1,1c00a608 <__rt_event_execute+0x5a>
1c00a5c4:	002047b7          	lui	a5,0x204
1c00a5c8:	0387e703          	p.elw	a4,56(a5) # 204038 <__L2+0x184038>
1c00a5cc:	300467f3          	csrrsi	a5,mstatus,8
1c00a5d0:	300477f3          	csrrci	a5,mstatus,8
1c00a5d4:	405c                	lw	a5,4(s0)
1c00a5d6:	cb8d                	beqz	a5,1c00a608 <__rt_event_execute+0x5a>
1c00a5d8:	4485                	li	s1,1
1c00a5da:	4398                	lw	a4,0(a5)
1c00a5dc:	5794                	lw	a3,40(a5)
1c00a5de:	00978a23          	sb	s1,20(a5)
1c00a5e2:	c058                	sw	a4,4(s0)
1c00a5e4:	4788                	lw	a0,8(a5)
1c00a5e6:	43d8                	lw	a4,4(a5)
1c00a5e8:	e691                	bnez	a3,1c00a5f4 <__rt_event_execute+0x46>
1c00a5ea:	53d4                	lw	a3,36(a5)
1c00a5ec:	e681                	bnez	a3,1c00a5f4 <__rt_event_execute+0x46>
1c00a5ee:	4014                	lw	a3,0(s0)
1c00a5f0:	c394                	sw	a3,0(a5)
1c00a5f2:	c01c                	sw	a5,0(s0)
1c00a5f4:	0207a223          	sw	zero,36(a5)
1c00a5f8:	c711                	beqz	a4,1c00a604 <__rt_event_execute+0x56>
1c00a5fa:	300467f3          	csrrsi	a5,mstatus,8
1c00a5fe:	9702                	jalr	a4
1c00a600:	300477f3          	csrrci	a5,mstatus,8
1c00a604:	405c                	lw	a5,4(s0)
1c00a606:	fbf1                	bnez	a5,1c00a5da <__rt_event_execute+0x2c>
1c00a608:	40b2                	lw	ra,12(sp)
1c00a60a:	4422                	lw	s0,8(sp)
1c00a60c:	4492                	lw	s1,4(sp)
1c00a60e:	0141                	addi	sp,sp,16
1c00a610:	8082                	ret

1c00a612 <__rt_wait_event>:
  } while(event);

}

void __rt_wait_event(rt_event_t *event)
{
1c00a612:	1141                	addi	sp,sp,-16
1c00a614:	c422                	sw	s0,8(sp)
1c00a616:	c606                	sw	ra,12(sp)
1c00a618:	842a                	mv	s0,a0
  while (event->implem.pending || event->implem.saved_pending) {
1c00a61a:	505c                	lw	a5,36(s0)
1c00a61c:	ef81                	bnez	a5,1c00a634 <__rt_wait_event+0x22>
1c00a61e:	585c                	lw	a5,52(s0)
1c00a620:	eb91                	bnez	a5,1c00a634 <__rt_wait_event+0x22>
    __rt_event_execute(NULL, 1);
  }

  event->next = __rt_first_free;
1c00a622:	01800793          	li	a5,24
1c00a626:	4398                	lw	a4,0(a5)
  __rt_first_free = event;
}
1c00a628:	40b2                	lw	ra,12(sp)
  event->next = __rt_first_free;
1c00a62a:	c018                	sw	a4,0(s0)
  __rt_first_free = event;
1c00a62c:	c380                	sw	s0,0(a5)
}
1c00a62e:	4422                	lw	s0,8(sp)
1c00a630:	0141                	addi	sp,sp,16
1c00a632:	8082                	ret
    __rt_event_execute(NULL, 1);
1c00a634:	4585                	li	a1,1
1c00a636:	4501                	li	a0,0
1c00a638:	f77ff0ef          	jal	ra,1c00a5ae <__rt_event_execute>
1c00a63c:	bff9                	j	1c00a61a <__rt_wait_event+0x8>

1c00a63e <rt_event_wait>:

void rt_event_wait(rt_event_t *event)
{
1c00a63e:	1141                	addi	sp,sp,-16
1c00a640:	c606                	sw	ra,12(sp)
1c00a642:	c422                	sw	s0,8(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00a644:	30047473          	csrrci	s0,mstatus,8
  int irq = rt_irq_disable();
__rt_wait_event(event);
1c00a648:	fcbff0ef          	jal	ra,1c00a612 <__rt_wait_event>
  __builtin_pulp_spr_write(reg, val);
1c00a64c:	30041073          	csrw	mstatus,s0
  rt_irq_restore(irq);
}
1c00a650:	40b2                	lw	ra,12(sp)
1c00a652:	4422                	lw	s0,8(sp)
1c00a654:	0141                	addi	sp,sp,16
1c00a656:	8082                	ret

1c00a658 <__rt_event_sched_init>:

void __rt_event_sched_init()
{
  __rt_first_free = NULL;
1c00a658:	01800513          	li	a0,24
1c00a65c:	00052023          	sw	zero,0(a0)
  sched->first = NULL;
1c00a660:	00052223          	sw	zero,4(a0)
  rt_event_sched_init(&__rt_sched);
  // Push one event ot the runtime scheduler as some runtime services need
  // one event.
  rt_event_alloc(&__rt_sched, 1);
1c00a664:	4585                	li	a1,1
1c00a666:	0511                	addi	a0,a0,4
1c00a668:	e71ff06f          	j	1c00a4d8 <rt_event_alloc>

1c00a66c <pi_task_push_delayed_us>:
}

void pi_task_push_delayed_us(pi_task_t *task, uint32_t delay)
{
  rt_event_push_delayed(task, delay);
1c00a66c:	ac05                	j	1c00a89c <rt_event_push_delayed>

1c00a66e <pi_cl_send_task_to_fc>:
}

static inline void __rt_task_init_from_cluster(pi_task_t *task)
{
  task->implem.keep = 1;
1c00a66e:	4785                	li	a5,1
1c00a670:	d51c                	sw	a5,40(a0)
#ifdef ARCHI_HAS_CLUSTER

void pi_cl_send_task_to_fc(pi_task_t *task)
{
  __rt_task_init_from_cluster(task);
  __rt_cluster_push_fc_event(task);
1c00a672:	6070006f          	j	1c00b478 <__rt_cluster_push_fc_event>

1c00a676 <rt_user_alloc_init>:


void rt_free(rt_alloc_e flags, void *_chunk, int size)
{
#if defined(ARCHI_HAS_L1)
  if (flags >= RT_ALLOC_CL_DATA) return rt_user_free(rt_alloc_l1(flags - RT_ALLOC_CL_DATA), _chunk, size);
1c00a676:	00758793          	addi	a5,a1,7
1c00a67a:	c407b7b3          	p.bclr	a5,a5,2,0
1c00a67e:	40b785b3          	sub	a1,a5,a1
1c00a682:	c11c                	sw	a5,0(a0)
1c00a684:	8e0d                	sub	a2,a2,a1
1c00a686:	00c05763          	blez	a2,1c00a694 <rt_user_alloc_init+0x1e>
1c00a68a:	c4063633          	p.bclr	a2,a2,2,0
1c00a68e:	c390                	sw	a2,0(a5)
1c00a690:	0007a223          	sw	zero,4(a5)
1c00a694:	8082                	ret

1c00a696 <rt_user_alloc>:
1c00a696:	411c                	lw	a5,0(a0)
1c00a698:	059d                	addi	a1,a1,7
1c00a69a:	c405b5b3          	p.bclr	a1,a1,2,0
1c00a69e:	4701                	li	a4,0
1c00a6a0:	cb89                	beqz	a5,1c00a6b2 <rt_user_alloc+0x1c>
1c00a6a2:	4394                	lw	a3,0(a5)
1c00a6a4:	43d0                	lw	a2,4(a5)
1c00a6a6:	00b6c863          	blt	a3,a1,1c00a6b6 <rt_user_alloc+0x20>
1c00a6aa:	00b69b63          	bne	a3,a1,1c00a6c0 <rt_user_alloc+0x2a>
1c00a6ae:	c719                	beqz	a4,1c00a6bc <rt_user_alloc+0x26>
1c00a6b0:	c350                	sw	a2,4(a4)
1c00a6b2:	853e                	mv	a0,a5
1c00a6b4:	8082                	ret
1c00a6b6:	873e                	mv	a4,a5
1c00a6b8:	87b2                	mv	a5,a2
1c00a6ba:	b7dd                	j	1c00a6a0 <rt_user_alloc+0xa>
1c00a6bc:	c110                	sw	a2,0(a0)
1c00a6be:	bfd5                	j	1c00a6b2 <rt_user_alloc+0x1c>
1c00a6c0:	00b78833          	add	a6,a5,a1
1c00a6c4:	40b685b3          	sub	a1,a3,a1
1c00a6c8:	00b82023          	sw	a1,0(a6)
1c00a6cc:	00c82223          	sw	a2,4(a6)
1c00a6d0:	c701                	beqz	a4,1c00a6d8 <rt_user_alloc+0x42>
1c00a6d2:	01072223          	sw	a6,4(a4)
1c00a6d6:	bff1                	j	1c00a6b2 <rt_user_alloc+0x1c>
1c00a6d8:	01052023          	sw	a6,0(a0)
1c00a6dc:	bfd9                	j	1c00a6b2 <rt_user_alloc+0x1c>

1c00a6de <rt_user_free>:
1c00a6de:	411c                	lw	a5,0(a0)
1c00a6e0:	061d                	addi	a2,a2,7
1c00a6e2:	c4063633          	p.bclr	a2,a2,2,0
1c00a6e6:	4701                	li	a4,0
1c00a6e8:	c399                	beqz	a5,1c00a6ee <rt_user_free+0x10>
1c00a6ea:	02b7e763          	bltu	a5,a1,1c00a718 <rt_user_free+0x3a>
1c00a6ee:	00c586b3          	add	a3,a1,a2
1c00a6f2:	02d79663          	bne	a5,a3,1c00a71e <rt_user_free+0x40>
1c00a6f6:	4394                	lw	a3,0(a5)
1c00a6f8:	43dc                	lw	a5,4(a5)
1c00a6fa:	9636                	add	a2,a2,a3
1c00a6fc:	c190                	sw	a2,0(a1)
1c00a6fe:	c1dc                	sw	a5,4(a1)
1c00a700:	c31d                	beqz	a4,1c00a726 <rt_user_free+0x48>
1c00a702:	4314                	lw	a3,0(a4)
1c00a704:	00d707b3          	add	a5,a4,a3
1c00a708:	00f59d63          	bne	a1,a5,1c00a722 <rt_user_free+0x44>
1c00a70c:	419c                	lw	a5,0(a1)
1c00a70e:	97b6                	add	a5,a5,a3
1c00a710:	c31c                	sw	a5,0(a4)
1c00a712:	41dc                	lw	a5,4(a1)
1c00a714:	c35c                	sw	a5,4(a4)
1c00a716:	8082                	ret
1c00a718:	873e                	mv	a4,a5
1c00a71a:	43dc                	lw	a5,4(a5)
1c00a71c:	b7f1                	j	1c00a6e8 <rt_user_free+0xa>
1c00a71e:	c190                	sw	a2,0(a1)
1c00a720:	bff9                	j	1c00a6fe <rt_user_free+0x20>
1c00a722:	c34c                	sw	a1,4(a4)
1c00a724:	8082                	ret
1c00a726:	c10c                	sw	a1,0(a0)
1c00a728:	8082                	ret

1c00a72a <rt_alloc>:
1c00a72a:	4785                	li	a5,1
1c00a72c:	00a7fb63          	bleu	a0,a5,1c00a742 <rt_alloc+0x18>
1c00a730:	1c00f7b7          	lui	a5,0x1c00f
1c00a734:	5607a783          	lw	a5,1376(a5) # 1c00f560 <__rt_alloc_l1>
1c00a738:	1579                	addi	a0,a0,-2
1c00a73a:	050a                	slli	a0,a0,0x2
1c00a73c:	953e                	add	a0,a0,a5
1c00a73e:	f59ff06f          	j	1c00a696 <rt_user_alloc>
1c00a742:	00153763          	p.bneimm	a0,1,1c00a750 <rt_alloc+0x26>
1c00a746:	1c00f537          	lui	a0,0x1c00f
1c00a74a:	56850513          	addi	a0,a0,1384 # 1c00f568 <__rt_alloc_fc_tcdm>
1c00a74e:	bfc5                	j	1c00a73e <rt_alloc+0x14>
1c00a750:	1c00f537          	lui	a0,0x1c00f
1c00a754:	56450513          	addi	a0,a0,1380 # 1c00f564 <__rt_alloc_l2>
1c00a758:	b7dd                	j	1c00a73e <rt_alloc+0x14>

1c00a75a <rt_free>:
1c00a75a:	4785                	li	a5,1
1c00a75c:	00a7fb63          	bleu	a0,a5,1c00a772 <rt_free+0x18>
1c00a760:	1c00f7b7          	lui	a5,0x1c00f
1c00a764:	5607a783          	lw	a5,1376(a5) # 1c00f560 <__rt_alloc_l1>
1c00a768:	1579                	addi	a0,a0,-2
1c00a76a:	050a                	slli	a0,a0,0x2
1c00a76c:	953e                	add	a0,a0,a5
1c00a76e:	f71ff06f          	j	1c00a6de <rt_user_free>
1c00a772:	c511                	beqz	a0,1c00a77e <rt_free+0x24>
1c00a774:	1c00f537          	lui	a0,0x1c00f
1c00a778:	56850513          	addi	a0,a0,1384 # 1c00f568 <__rt_alloc_fc_tcdm>
1c00a77c:	bfcd                	j	1c00a76e <rt_free+0x14>
1c00a77e:	1c00f537          	lui	a0,0x1c00f
1c00a782:	56450513          	addi	a0,a0,1380 # 1c00f564 <__rt_alloc_l2>
1c00a786:	b7e5                	j	1c00a76e <rt_free+0x14>

1c00a788 <__rt_alloc_init_l1>:
1c00a788:	1c00f7b7          	lui	a5,0x1c00f
1c00a78c:	5607a703          	lw	a4,1376(a5) # 1c00f560 <__rt_alloc_l1>
1c00a790:	100007b7          	lui	a5,0x10000
1c00a794:	01651593          	slli	a1,a0,0x16
1c00a798:	6641                	lui	a2,0x10
1c00a79a:	050a                	slli	a0,a0,0x2
1c00a79c:	04478793          	addi	a5,a5,68 # 10000044 <__l1_end>
1c00a7a0:	fbc60613          	addi	a2,a2,-68 # ffbc <__l1_heap_size>
1c00a7a4:	95be                	add	a1,a1,a5
1c00a7a6:	953a                	add	a0,a0,a4
1c00a7a8:	ecfff06f          	j	1c00a676 <rt_user_alloc_init>

1c00a7ac <__rt_alloc_init_l1_for_fc>:
1c00a7ac:	100005b7          	lui	a1,0x10000
1c00a7b0:	01651793          	slli	a5,a0,0x16
1c00a7b4:	04458593          	addi	a1,a1,68 # 10000044 <__l1_end>
1c00a7b8:	00b78733          	add	a4,a5,a1
1c00a7bc:	050a                	slli	a0,a0,0x2
1c00a7be:	0791                	addi	a5,a5,4
1c00a7c0:	6641                	lui	a2,0x10
1c00a7c2:	1c00f6b7          	lui	a3,0x1c00f
1c00a7c6:	fb860613          	addi	a2,a2,-72 # ffb8 <__rt_stack_size+0xf7b8>
1c00a7ca:	95be                	add	a1,a1,a5
1c00a7cc:	953a                	add	a0,a0,a4
1c00a7ce:	56e6a023          	sw	a4,1376(a3) # 1c00f560 <__rt_alloc_l1>
1c00a7d2:	ea5ff06f          	j	1c00a676 <rt_user_alloc_init>

1c00a7d6 <__rt_allocs_init>:
1c00a7d6:	1c00f5b7          	lui	a1,0x1c00f
1c00a7da:	5e858793          	addi	a5,a1,1512 # 1c00f5e8 <__l2_end>
1c00a7de:	1c080637          	lui	a2,0x1c080
1c00a7e2:	1c00f537          	lui	a0,0x1c00f
1c00a7e6:	1141                	addi	sp,sp,-16
1c00a7e8:	8e1d                	sub	a2,a2,a5
1c00a7ea:	5e858593          	addi	a1,a1,1512
1c00a7ee:	56450513          	addi	a0,a0,1380 # 1c00f564 <__rt_alloc_l2>
1c00a7f2:	c606                	sw	ra,12(sp)
1c00a7f4:	c422                	sw	s0,8(sp)
1c00a7f6:	e81ff0ef          	jal	ra,1c00a676 <rt_user_alloc_init>
1c00a7fa:	1b0015b7          	lui	a1,0x1b001
1c00a7fe:	42058793          	addi	a5,a1,1056 # 1b001420 <__fc_tcdm_end>
1c00a802:	1b004637          	lui	a2,0x1b004
1c00a806:	1c00f437          	lui	s0,0x1c00f
1c00a80a:	8e1d                	sub	a2,a2,a5
1c00a80c:	42058593          	addi	a1,a1,1056
1c00a810:	56840513          	addi	a0,s0,1384 # 1c00f568 <__rt_alloc_fc_tcdm>
1c00a814:	e63ff0ef          	jal	ra,1c00a676 <rt_user_alloc_init>
1c00a818:	014027f3          	csrr	a5,uhartid
1c00a81c:	ca5797b3          	p.extractu	a5,a5,5,5
1c00a820:	e799                	bnez	a5,1c00a82e <__rt_allocs_init+0x58>
1c00a822:	4422                	lw	s0,8(sp)
1c00a824:	40b2                	lw	ra,12(sp)
1c00a826:	4501                	li	a0,0
1c00a828:	0141                	addi	sp,sp,16
1c00a82a:	f83ff06f          	j	1c00a7ac <__rt_alloc_init_l1_for_fc>
1c00a82e:	56840513          	addi	a0,s0,1384
1c00a832:	4591                	li	a1,4
1c00a834:	e63ff0ef          	jal	ra,1c00a696 <rt_user_alloc>
1c00a838:	40b2                	lw	ra,12(sp)
1c00a83a:	4422                	lw	s0,8(sp)
1c00a83c:	1c00f7b7          	lui	a5,0x1c00f
1c00a840:	56a7a023          	sw	a0,1376(a5) # 1c00f560 <__rt_alloc_l1>
1c00a844:	0141                	addi	sp,sp,16
1c00a846:	8082                	ret

1c00a848 <pi_cl_l1_malloc>:
1c00a848:	4509                	li	a0,2
1c00a84a:	ee1ff06f          	j	1c00a72a <rt_alloc>

1c00a84e <pi_l2_malloc>:
    return rt_user_alloc(rt_alloc_l2(), size);
1c00a84e:	85aa                	mv	a1,a0
1c00a850:	1c00f537          	lui	a0,0x1c00f
1c00a854:	56450513          	addi	a0,a0,1380 # 1c00f564 <__rt_alloc_l2>
1c00a858:	e3fff06f          	j	1c00a696 <rt_user_alloc>

1c00a85c <pi_l2_free>:
    if (base < (unsigned int)rt_l2_priv0_base() + rt_l2_priv0_size()) a = &__rt_alloc_l2[0];
    else if (base < (unsigned int)rt_l2_priv1_base() + rt_l2_priv1_size()) a = &__rt_alloc_l2[1];
    else a = &__rt_alloc_l2[2];
    rt_user_free(a, _chunk, size);
#else
    rt_user_free(rt_alloc_l2(), _chunk, size);
1c00a85c:	862e                	mv	a2,a1
1c00a85e:	85aa                	mv	a1,a0
1c00a860:	1c00f537          	lui	a0,0x1c00f
1c00a864:	56450513          	addi	a0,a0,1380 # 1c00f564 <__rt_alloc_l2>
1c00a868:	e77ff06f          	j	1c00a6de <rt_user_free>

1c00a86c <__rt_time_poweroff>:
  {
    timer->current_time += timer->period;
    __rt_event_set_pending(timer->event);
    rt_event_push_delayed(timer->event, timer->current_time - rt_time_get_us());
  }
}
1c00a86c:	002007b7          	lui	a5,0x200
1c00a870:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c00a874:	0087a783          	lw	a5,8(a5)
1c00a878:	1c00f737          	lui	a4,0x1c00f
1c00a87c:	50f72e23          	sw	a5,1308(a4) # 1c00f51c <timer_count>
1c00a880:	4501                	li	a0,0
1c00a882:	8082                	ret

1c00a884 <__rt_time_poweron>:
1c00a884:	1c00f7b7          	lui	a5,0x1c00f
1c00a888:	51c7a703          	lw	a4,1308(a5) # 1c00f51c <timer_count>
1c00a88c:	002007b7          	lui	a5,0x200
1c00a890:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c00a894:	00e7a423          	sw	a4,8(a5)
1c00a898:	4501                	li	a0,0
1c00a89a:	8082                	ret

1c00a89c <rt_event_push_delayed>:
1c00a89c:	30047373          	csrrci	t1,mstatus,8
1c00a8a0:	1c00f637          	lui	a2,0x1c00f
1c00a8a4:	56c62703          	lw	a4,1388(a2) # 1c00f56c <first_delayed>
1c00a8a8:	002007b7          	lui	a5,0x200
1c00a8ac:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c00a8b0:	0087a783          	lw	a5,8(a5)
1c00a8b4:	46f9                	li	a3,30
1c00a8b6:	0405e5b3          	p.max	a1,a1,zero
1c00a8ba:	02d5c5b3          	div	a1,a1,a3
1c00a8be:	800006b7          	lui	a3,0x80000
1c00a8c2:	fff6c693          	not	a3,a3
1c00a8c6:	00d7f833          	and	a6,a5,a3
1c00a8ca:	0585                	addi	a1,a1,1
1c00a8cc:	97ae                	add	a5,a5,a1
1c00a8ce:	dd1c                	sw	a5,56(a0)
1c00a8d0:	982e                	add	a6,a6,a1
1c00a8d2:	4781                	li	a5,0
1c00a8d4:	c719                	beqz	a4,1c00a8e2 <rt_event_push_delayed+0x46>
1c00a8d6:	03872883          	lw	a7,56(a4)
1c00a8da:	00d8f8b3          	and	a7,a7,a3
1c00a8de:	0108e863          	bltu	a7,a6,1c00a8ee <rt_event_push_delayed+0x52>
1c00a8e2:	cb89                	beqz	a5,1c00a8f4 <rt_event_push_delayed+0x58>
1c00a8e4:	cfc8                	sw	a0,28(a5)
1c00a8e6:	cd58                	sw	a4,28(a0)
1c00a8e8:	30031073          	csrw	mstatus,t1
1c00a8ec:	8082                	ret
1c00a8ee:	87ba                	mv	a5,a4
1c00a8f0:	4f58                	lw	a4,28(a4)
1c00a8f2:	b7cd                	j	1c00a8d4 <rt_event_push_delayed+0x38>
1c00a8f4:	002007b7          	lui	a5,0x200
1c00a8f8:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c00a8fc:	56a62623          	sw	a0,1388(a2)
1c00a900:	cd58                	sw	a4,28(a0)
1c00a902:	0087a703          	lw	a4,8(a5)
1c00a906:	95ba                	add	a1,a1,a4
1c00a908:	00b7a823          	sw	a1,16(a5)
1c00a90c:	08500713          	li	a4,133
1c00a910:	00e7a023          	sw	a4,0(a5)
1c00a914:	bfd1                	j	1c00a8e8 <rt_event_push_delayed+0x4c>

1c00a916 <rt_time_wait_us>:
{
1c00a916:	1101                	addi	sp,sp,-32
1c00a918:	85aa                	mv	a1,a0
  rt_event_t *event = rt_event_get_blocking(NULL);
1c00a91a:	4501                	li	a0,0
{
1c00a91c:	ce06                	sw	ra,28(sp)
1c00a91e:	cc22                	sw	s0,24(sp)
  rt_event_t *event = rt_event_get_blocking(NULL);
1c00a920:	c62e                	sw	a1,12(sp)
1c00a922:	c47ff0ef          	jal	ra,1c00a568 <rt_event_get_blocking>
  rt_event_push_delayed(event, time_us);
1c00a926:	45b2                	lw	a1,12(sp)
  rt_event_t *event = rt_event_get_blocking(NULL);
1c00a928:	842a                	mv	s0,a0
  rt_event_push_delayed(event, time_us);
1c00a92a:	f73ff0ef          	jal	ra,1c00a89c <rt_event_push_delayed>
  rt_event_wait(event);
1c00a92e:	8522                	mv	a0,s0
}
1c00a930:	4462                	lw	s0,24(sp)
1c00a932:	40f2                	lw	ra,28(sp)
1c00a934:	6105                	addi	sp,sp,32
  rt_event_wait(event);
1c00a936:	d09ff06f          	j	1c00a63e <rt_event_wait>

1c00a93a <pi_time_wait_us>:
  rt_time_wait_us(time_us);
1c00a93a:	fddff06f          	j	1c00a916 <rt_time_wait_us>

1c00a93e <__rt_time_init>:
  first_delayed = NULL;
1c00a93e:	1c00f7b7          	lui	a5,0x1c00f
1c00a942:	5607a623          	sw	zero,1388(a5) # 1c00f56c <first_delayed>
static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }
1c00a946:	002007b7          	lui	a5,0x200
{
1c00a94a:	1141                	addi	sp,sp,-16
1c00a94c:	08300713          	li	a4,131
1c00a950:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
1c00a954:	c606                	sw	ra,12(sp)
1c00a956:	c422                	sw	s0,8(sp)
1c00a958:	00e7a023          	sw	a4,0(a5)
  rt_irq_set_handler(ARCHI_FC_EVT_TIMER0_HI, __rt_timer_handler);
1c00a95c:	1c00b5b7          	lui	a1,0x1c00b
1c00a960:	9ca58593          	addi	a1,a1,-1590 # 1c00a9ca <__rt_timer_handler>
1c00a964:	452d                	li	a0,11
1c00a966:	dccff0ef          	jal	ra,1c009f32 <rt_irq_set_handler>
  ARCHI_WRITE(base, EU_CORE_MASK_IRQ_OR, irqMask);
1c00a96a:	6785                	lui	a5,0x1
1c00a96c:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c00a970:	00204737          	lui	a4,0x204
1c00a974:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c00a978:	00f72423          	sw	a5,8(a4)
  err |= __rt_cbsys_add(RT_CBSYS_POWEROFF, __rt_time_poweroff, NULL);
1c00a97c:	1c00b5b7          	lui	a1,0x1c00b
1c00a980:	4601                	li	a2,0
1c00a982:	86c58593          	addi	a1,a1,-1940 # 1c00a86c <__rt_time_poweroff>
1c00a986:	4509                	li	a0,2
1c00a988:	f16ff0ef          	jal	ra,1c00a09e <__rt_cbsys_add>
  err |= __rt_cbsys_add(RT_CBSYS_POWERON, __rt_time_poweron, NULL);
1c00a98c:	1c00b5b7          	lui	a1,0x1c00b
  err |= __rt_cbsys_add(RT_CBSYS_POWEROFF, __rt_time_poweroff, NULL);
1c00a990:	842a                	mv	s0,a0
  err |= __rt_cbsys_add(RT_CBSYS_POWERON, __rt_time_poweron, NULL);
1c00a992:	4601                	li	a2,0
1c00a994:	88458593          	addi	a1,a1,-1916 # 1c00a884 <__rt_time_poweron>
1c00a998:	450d                	li	a0,3
1c00a99a:	f04ff0ef          	jal	ra,1c00a09e <__rt_cbsys_add>
1c00a99e:	8d41                	or	a0,a0,s0
  if (err) rt_fatal("Unable to initialize time driver\n");
1c00a9a0:	c10d                	beqz	a0,1c00a9c2 <__rt_time_init+0x84>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00a9a2:	01402673          	csrr	a2,uhartid
1c00a9a6:	1c00f537          	lui	a0,0x1c00f
  return (hart_id >> 5) & 0x3f;
1c00a9aa:	40565593          	srai	a1,a2,0x5
1c00a9ae:	f265b5b3          	p.bclr	a1,a1,25,6
1c00a9b2:	f4563633          	p.bclr	a2,a2,26,5
1c00a9b6:	c5450513          	addi	a0,a0,-940 # 1c00ec54 <__himax_reg_init+0x1d0>
1c00a9ba:	3fb020ef          	jal	ra,1c00d5b4 <printf>
1c00a9be:	37b020ef          	jal	ra,1c00d538 <abort>
}
1c00a9c2:	40b2                	lw	ra,12(sp)
1c00a9c4:	4422                	lw	s0,8(sp)
1c00a9c6:	0141                	addi	sp,sp,16
1c00a9c8:	8082                	ret

1c00a9ca <__rt_timer_handler>:
#if defined(__LLVM__)
void __rt_timer_handler()
#else
void __attribute__((interrupt)) __rt_timer_handler()
#endif
{
1c00a9ca:	7179                	addi	sp,sp,-48
1c00a9cc:	d032                	sw	a2,32(sp)
  rt_event_t *event = first_delayed;
1c00a9ce:	1c00f637          	lui	a2,0x1c00f
{
1c00a9d2:	ca3e                	sw	a5,20(sp)
  rt_event_t *event = first_delayed;
1c00a9d4:	56c62783          	lw	a5,1388(a2) # 1c00f56c <first_delayed>
{
1c00a9d8:	ce36                	sw	a3,28(sp)
static inline uint32_t timer_cnt_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CNT_LO_OFFSET); }
1c00a9da:	002006b7          	lui	a3,0x200
1c00a9de:	40468693          	addi	a3,a3,1028 # 200404 <__L2+0x180404>
1c00a9e2:	d61a                	sw	t1,44(sp)
1c00a9e4:	d42a                	sw	a0,40(sp)
1c00a9e6:	d22e                	sw	a1,36(sp)
1c00a9e8:	cc3a                	sw	a4,24(sp)
1c00a9ea:	c842                	sw	a6,16(sp)
1c00a9ec:	c646                	sw	a7,12(sp)
1c00a9ee:	c472                	sw	t3,8(sp)
1c00a9f0:	c276                	sw	t4,4(sp)
1c00a9f2:	0086a683          	lw	a3,8(a3)
1c00a9f6:	01c00593          	li	a1,28
1c00a9fa:	01c02503          	lw	a0,28(zero) # 1c <__rt_sched>
1c00a9fe:	41cc                	lw	a1,4(a1)

  uint32_t current_time = timer_count_get(timer_base_fc(0, 1));

  // First dequeue and push to their scheduler all events with the same number of
  // ticks as they were waiting for the same time.
  while (event && (current_time - event->implem.time) < 0x7fffffff)
1c00aa00:	80000337          	lui	t1,0x80000
1c00aa04:	4801                	li	a6,0
1c00aa06:	4881                	li	a7,0
1c00aa08:	01c00e93          	li	t4,28
1c00aa0c:	ffe34313          	xori	t1,t1,-2
1c00aa10:	e7ad                	bnez	a5,1c00aa7a <__rt_timer_handler+0xb0>
1c00aa12:	00088463          	beqz	a7,1c00aa1a <__rt_timer_handler+0x50>
1c00aa16:	00a02e23          	sw	a0,28(zero) # 1c <__rt_sched>
1c00aa1a:	00080463          	beqz	a6,1c00aa22 <__rt_timer_handler+0x58>
1c00aa1e:	00bea223          	sw	a1,4(t4)
static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }
1c00aa22:	002007b7          	lui	a5,0x200
1c00aa26:	08100713          	li	a4,129
1c00aa2a:	40478793          	addi	a5,a5,1028 # 200404 <__L2+0x180404>
    event = next;
  }

  // Update the wait list with the next waiting event which has a different number
  // of ticks
  first_delayed = event;
1c00aa2e:	56062623          	sw	zero,1388(a2)
1c00aa32:	00e7a023          	sw	a4,0(a5)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_BUFFER_CLEAR, evtMask);
1c00aa36:	6785                	lui	a5,0x1
1c00aa38:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c00aa3c:	00204737          	lui	a4,0x204
1c00aa40:	02f72423          	sw	a5,40(a4) # 204028 <__L2+0x184028>
    rt_irq_clr(1 << ARCHI_FC_EVT_TIMER0_HI);
#else
    rt_irq_clr(1 << ARCHI_EVT_TIMER0_HI);
#endif
  }
}
1c00aa44:	5332                	lw	t1,44(sp)
1c00aa46:	5522                	lw	a0,40(sp)
1c00aa48:	5592                	lw	a1,36(sp)
1c00aa4a:	5602                	lw	a2,32(sp)
1c00aa4c:	46f2                	lw	a3,28(sp)
1c00aa4e:	4762                	lw	a4,24(sp)
1c00aa50:	47d2                	lw	a5,20(sp)
1c00aa52:	4842                	lw	a6,16(sp)
1c00aa54:	48b2                	lw	a7,12(sp)
1c00aa56:	4e22                	lw	t3,8(sp)
1c00aa58:	4e92                	lw	t4,4(sp)
1c00aa5a:	6145                	addi	sp,sp,48
1c00aa5c:	30200073          	mret
  event->next = NULL;
1c00aa60:	0007a023          	sw	zero,0(a5)
    rt_event_t *next = event->implem.next;
1c00aa64:	01c7ae03          	lw	t3,28(a5)
  if (sched->first == NULL) {
1c00aa68:	c511                	beqz	a0,1c00aa74 <__rt_timer_handler+0xaa>
    sched->last->next = event;
1c00aa6a:	c19c                	sw	a5,0(a1)
    event = next;
1c00aa6c:	85be                	mv	a1,a5
1c00aa6e:	4805                	li	a6,1
1c00aa70:	87f2                	mv	a5,t3
1c00aa72:	bf79                	j	1c00aa10 <__rt_timer_handler+0x46>
  if (sched->first == NULL) {
1c00aa74:	853e                	mv	a0,a5
1c00aa76:	4885                	li	a7,1
1c00aa78:	bfd5                	j	1c00aa6c <__rt_timer_handler+0xa2>
  while (event && (current_time - event->implem.time) < 0x7fffffff)
1c00aa7a:	0387ae03          	lw	t3,56(a5)
1c00aa7e:	41c68e33          	sub	t3,a3,t3
1c00aa82:	fdc37fe3          	bleu	t3,t1,1c00aa60 <__rt_timer_handler+0x96>
1c00aa86:	00088463          	beqz	a7,1c00aa8e <__rt_timer_handler+0xc4>
1c00aa8a:	00a02e23          	sw	a0,28(zero) # 1c <__rt_sched>
1c00aa8e:	00080463          	beqz	a6,1c00aa96 <__rt_timer_handler+0xcc>
1c00aa92:	00bea223          	sw	a1,4(t4)
static inline uint32_t timer_cnt_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CNT_LO_OFFSET); }
1c00aa96:	00200737          	lui	a4,0x200
1c00aa9a:	40470713          	addi	a4,a4,1028 # 200404 <__L2+0x180404>
  first_delayed = event;
1c00aa9e:	56f62623          	sw	a5,1388(a2)
1c00aaa2:	00872603          	lw	a2,8(a4)
      first_delayed->implem.time - current_time
1c00aaa6:	5f9c                	lw	a5,56(a5)
1c00aaa8:	40d786b3          	sub	a3,a5,a3
1c00aaac:	96b2                	add	a3,a3,a2

static inline uint32_t timer_cnt_hi_get(uint32_t base) { return ARCHI_READ(base, TIMER_CNT_HI_OFFSET); }
static inline void timer_cnt_hi_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CNT_HI_OFFSET, value); }

static inline uint32_t timer_cmp_lo_get(uint32_t base) { return ARCHI_READ(base, TIMER_CMP_LO_OFFSET); }
static inline void timer_cmp_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CMP_LO_OFFSET, value); }
1c00aaae:	00d72823          	sw	a3,16(a4)
static inline void timer_cfg_lo_set(uint32_t base, uint32_t value) { ARCHI_WRITE(base, TIMER_CFG_LO_OFFSET, value); }
1c00aab2:	08500793          	li	a5,133
1c00aab6:	00f72023          	sw	a5,0(a4)
}
1c00aaba:	b769                	j	1c00aa44 <__rt_timer_handler+0x7a>

1c00aabc <rt_periph_copy>:
  }

  __rt_socevents_status[index] &= ~(1<<event);

  rt_irq_restore(irq);
}
1c00aabc:	7179                	addi	sp,sp,-48
1c00aabe:	d422                	sw	s0,40(sp)
1c00aac0:	842a                	mv	s0,a0
1c00aac2:	d606                	sw	ra,44(sp)
1c00aac4:	d226                	sw	s1,36(sp)
1c00aac6:	d04a                	sw	s2,32(sp)
1c00aac8:	30047973          	csrrci	s2,mstatus,8
1c00aacc:	4015d493          	srai	s1,a1,0x1
1c00aad0:	1a102537          	lui	a0,0x1a102
1c00aad4:	049e                	slli	s1,s1,0x7
1c00aad6:	94aa                	add	s1,s1,a0
1c00aad8:	00459513          	slli	a0,a1,0x4
1c00aadc:	8941                	andi	a0,a0,16
1c00aade:	94aa                	add	s1,s1,a0
1c00aae0:	853e                	mv	a0,a5
1c00aae2:	ef89                	bnez	a5,1c00aafc <rt_periph_copy+0x40>
1c00aae4:	ce2e                	sw	a1,28(sp)
1c00aae6:	cc32                	sw	a2,24(sp)
1c00aae8:	ca36                	sw	a3,20(sp)
1c00aaea:	c83a                	sw	a4,16(sp)
1c00aaec:	c63e                	sw	a5,12(sp)
1c00aaee:	9d3ff0ef          	jal	ra,1c00a4c0 <__rt_wait_event_prepare_blocking>
1c00aaf2:	47b2                	lw	a5,12(sp)
1c00aaf4:	4742                	lw	a4,16(sp)
1c00aaf6:	46d2                	lw	a3,20(sp)
1c00aaf8:	4662                	lw	a2,24(sp)
1c00aafa:	45f2                	lw	a1,28(sp)
1c00aafc:	e419                	bnez	s0,1c00ab0a <rt_periph_copy+0x4e>
1c00aafe:	03850413          	addi	s0,a0,56 # 1a102038 <__l1_end+0xa101ff4>
1c00ab02:	04052223          	sw	zero,68(a0)
1c00ab06:	04052a23          	sw	zero,84(a0)
1c00ab0a:	00c42803          	lw	a6,12(s0)
1c00ab0e:	c054                	sw	a3,4(s0)
1c00ab10:	cc08                	sw	a0,24(s0)
1c00ab12:	f6483833          	p.bclr	a6,a6,27,4
1c00ab16:	4891                	li	a7,4
1c00ab18:	c0474733          	p.bset	a4,a4,0,4
1c00ab1c:	0908e163          	bltu	a7,a6,1c00ab9e <rt_periph_copy+0xe2>
1c00ab20:	03000893          	li	a7,48
1c00ab24:	0596                	slli	a1,a1,0x5
1c00ab26:	98ae                	add	a7,a7,a1
1c00ab28:	0008a303          	lw	t1,0(a7)
1c00ab2c:	00042a23          	sw	zero,20(s0)
1c00ab30:	03000813          	li	a6,48
1c00ab34:	02031b63          	bnez	t1,1c00ab6a <rt_periph_copy+0xae>
1c00ab38:	0088a023          	sw	s0,0(a7)
1c00ab3c:	00b808b3          	add	a7,a6,a1
1c00ab40:	0088a303          	lw	t1,8(a7)
1c00ab44:	0088a223          	sw	s0,4(a7)
1c00ab48:	02031663          	bnez	t1,1c00ab74 <rt_periph_copy+0xb8>
1c00ab4c:	00848893          	addi	a7,s1,8
1c00ab50:	0008a883          	lw	a7,0(a7)
1c00ab54:	0208f893          	andi	a7,a7,32
1c00ab58:	00089e63          	bnez	a7,1c00ab74 <rt_periph_copy+0xb8>
1c00ab5c:	00c4a023          	sw	a2,0(s1)
1c00ab60:	00d4a223          	sw	a3,4(s1)
1c00ab64:	00e4a423          	sw	a4,8(s1)
1c00ab68:	a005                	j	1c00ab88 <rt_periph_copy+0xcc>
1c00ab6a:	0048a883          	lw	a7,4(a7)
1c00ab6e:	0088aa23          	sw	s0,20(a7)
1c00ab72:	b7e9                	j	1c00ab3c <rt_periph_copy+0x80>
1c00ab74:	00042823          	sw	zero,16(s0)
1c00ab78:	c010                	sw	a2,0(s0)
1c00ab7a:	c054                	sw	a3,4(s0)
1c00ab7c:	c418                	sw	a4,8(s0)
1c00ab7e:	00031563          	bnez	t1,1c00ab88 <rt_periph_copy+0xcc>
1c00ab82:	982e                	add	a6,a6,a1
1c00ab84:	00882423          	sw	s0,8(a6)
1c00ab88:	e399                	bnez	a5,1c00ab8e <rt_periph_copy+0xd2>
1c00ab8a:	a89ff0ef          	jal	ra,1c00a612 <__rt_wait_event>
1c00ab8e:	30091073          	csrw	mstatus,s2
1c00ab92:	50b2                	lw	ra,44(sp)
1c00ab94:	5422                	lw	s0,40(sp)
1c00ab96:	5492                	lw	s1,36(sp)
1c00ab98:	5902                	lw	s2,32(sp)
1c00ab9a:	6145                	addi	sp,sp,48
1c00ab9c:	8082                	ret
1c00ab9e:	fe6835e3          	p.bneimm	a6,6,1c00ab88 <rt_periph_copy+0xcc>
1c00aba2:	03000893          	li	a7,48
1c00aba6:	0596                	slli	a1,a1,0x5
1c00aba8:	98ae                	add	a7,a7,a1
1c00abaa:	0008a303          	lw	t1,0(a7)
1c00abae:	00042a23          	sw	zero,20(s0)
1c00abb2:	03000813          	li	a6,48
1c00abb6:	00031f63          	bnez	t1,1c00abd4 <rt_periph_copy+0x118>
1c00abba:	0088a023          	sw	s0,0(a7)
1c00abbe:	95c2                	add	a1,a1,a6
1c00abc0:	c1c0                	sw	s0,4(a1)
1c00abc2:	00031e63          	bnez	t1,1c00abde <rt_periph_copy+0x122>
1c00abc6:	02442803          	lw	a6,36(s0)
1c00abca:	1a1025b7          	lui	a1,0x1a102
1c00abce:	1b05a023          	sw	a6,416(a1) # 1a1021a0 <__l1_end+0xa10215c>
1c00abd2:	b769                	j	1c00ab5c <rt_periph_copy+0xa0>
1c00abd4:	0048a883          	lw	a7,4(a7)
1c00abd8:	0088aa23          	sw	s0,20(a7)
1c00abdc:	b7cd                	j	1c00abbe <rt_periph_copy+0x102>
1c00abde:	c418                	sw	a4,8(s0)
1c00abe0:	4598                	lw	a4,8(a1)
1c00abe2:	c010                	sw	a2,0(s0)
1c00abe4:	c054                	sw	a3,4(s0)
1c00abe6:	00042823          	sw	zero,16(s0)
1c00abea:	ff59                	bnez	a4,1c00ab88 <rt_periph_copy+0xcc>
1c00abec:	c580                	sw	s0,8(a1)
1c00abee:	bf69                	j	1c00ab88 <rt_periph_copy+0xcc>

1c00abf0 <__rt_periph_wait_event>:
1c00abf0:	30047673          	csrrci	a2,mstatus,8
1c00abf4:	477d                	li	a4,31
1c00abf6:	4781                	li	a5,0
1c00abf8:	00a75463          	ble	a0,a4,1c00ac00 <__rt_periph_wait_event+0x10>
1c00abfc:	1501                	addi	a0,a0,-32
1c00abfe:	4785                	li	a5,1
1c00ac00:	00279713          	slli	a4,a5,0x2
1c00ac04:	4685                	li	a3,1
1c00ac06:	03000793          	li	a5,48
1c00ac0a:	00a696b3          	sll	a3,a3,a0
1c00ac0e:	97ba                	add	a5,a5,a4
1c00ac10:	00204837          	lui	a6,0x204
1c00ac14:	2807a703          	lw	a4,640(a5)
1c00ac18:	8f75                	and	a4,a4,a3
1c00ac1a:	cf19                	beqz	a4,1c00ac38 <__rt_periph_wait_event+0x48>
1c00ac1c:	c999                	beqz	a1,1c00ac32 <__rt_periph_wait_event+0x42>
1c00ac1e:	2807a683          	lw	a3,640(a5)
1c00ac22:	4705                	li	a4,1
1c00ac24:	00a71533          	sll	a0,a4,a0
1c00ac28:	fff54513          	not	a0,a0
1c00ac2c:	8d75                	and	a0,a0,a3
1c00ac2e:	28a7a023          	sw	a0,640(a5)
1c00ac32:	30061073          	csrw	mstatus,a2
1c00ac36:	8082                	ret
1c00ac38:	03886703          	p.elw	a4,56(a6) # 204038 <__L2+0x184038>
1c00ac3c:	30046773          	csrrsi	a4,mstatus,8
1c00ac40:	30047773          	csrrci	a4,mstatus,8
1c00ac44:	bfc1                	j	1c00ac14 <__rt_periph_wait_event+0x24>

1c00ac46 <__rt_periph_init>:
  for (unsigned int i=0; i<ARCHI_NB_PERIPH*2; i++) {
    rt_periph_channel_t *channel = &periph_channels[i];
    channel->first = NULL;
    channel->firstToEnqueue = NULL;
    channel->base = hal_udma_channel_base(i);
    channel->callback = udma_event_handler;
1c00ac46:	1c000537          	lui	a0,0x1c000
1c00ac4a:	03000693          	li	a3,48
  for (unsigned int i=0; i<ARCHI_NB_PERIPH*2; i++) {
1c00ac4e:	4601                	li	a2,0
1c00ac50:	03000713          	li	a4,48
static inline unsigned int hal_udma_periph_base(int id) {
  return ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_PERIPH_OFFSET(id);
}

static inline __attribute__((always_inline)) unsigned int hal_udma_channel_base(int id) {
  return ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_PERIPH_OFFSET(id>>1) + UDMA_CHANNEL_OFFSET(id&1);
1c00ac54:	1a1028b7          	lui	a7,0x1a102
    channel->callback = udma_event_handler;
1c00ac58:	30c50513          	addi	a0,a0,780 # 1c00030c <udma_event_handler>
1c00ac5c:	014950fb          	lp.setupi	x1,20,1c00ac80 <__rt_periph_init+0x3a>
1c00ac60:	40165793          	srai	a5,a2,0x1
1c00ac64:	00461813          	slli	a6,a2,0x4
1c00ac68:	079e                	slli	a5,a5,0x7
1c00ac6a:	97c6                	add	a5,a5,a7
1c00ac6c:	01087813          	andi	a6,a6,16
1c00ac70:	97c2                	add	a5,a5,a6
    channel->first = NULL;
1c00ac72:	0006a023          	sw	zero,0(a3)
    channel->firstToEnqueue = NULL;
1c00ac76:	0006a423          	sw	zero,8(a3)
    channel->base = hal_udma_channel_base(i);
1c00ac7a:	c6dc                	sw	a5,12(a3)
    channel->callback = udma_event_handler;
1c00ac7c:	cec8                	sw	a0,28(a3)
  for (unsigned int i=0; i<ARCHI_NB_PERIPH*2; i++) {
1c00ac7e:	0605                	addi	a2,a2,1
1c00ac80:	02068693          	addi	a3,a3,32
  }
  
  for (int i=0; i<ARCHI_SOC_EVENT_UDMA_NB_EXTRA_EVT; i++)
  {
    __rt_udma_extra_callback[i] = __rt_soc_evt_no_udma;
1c00ac84:	1c0006b7          	lui	a3,0x1c000
1c00ac88:	28870613          	addi	a2,a4,648
1c00ac8c:	4b668693          	addi	a3,a3,1206 # 1c0004b6 <__rt_soc_evt_no_udma>
1c00ac90:	00a250fb          	lp.setupi	x1,10,1c00ac98 <__rt_periph_init+0x52>
1c00ac94:	00d6222b          	p.sw	a3,4(a2!)
1c00ac98:	0001                	nop
  }

  __rt_socevents_status[0] = 0;
1c00ac9a:	28072023          	sw	zero,640(a4)
  __rt_socevents_status[1] = 0;
1c00ac9e:	28072223          	sw	zero,644(a4)
}
1c00aca2:	8082                	ret

1c00aca4 <rt_freq_set_and_get>:
void rt_freq_wait_convergence(int fll)
{
}

int rt_freq_set_and_get(rt_freq_domain_e domain, unsigned int freq, unsigned int *out_freq)
{
1c00aca4:	1141                	addi	sp,sp,-16
1c00aca6:	c226                	sw	s1,4(sp)
1c00aca8:	84ae                	mv	s1,a1
1c00acaa:	c606                	sw	ra,12(sp)
1c00acac:	c422                	sw	s0,8(sp)
1c00acae:	c04a                	sw	s2,0(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00acb0:	30047973          	csrrci	s2,mstatus,8
  __asm__ __volatile__ ("" : : : "memory");
1c00acb4:	1c00f437          	lui	s0,0x1c00f
  int irq = rt_irq_disable();
  int err = 0;

  rt_trace(RT_TRACE_FREQ, "Setting domain frequency (domain: %d, freq: %d)\n", domain, freq);

  if (domain == RT_FREQ_DOMAIN_CL)
1c00acb8:	00153f63          	p.bneimm	a0,1,1c00acd6 <rt_freq_set_and_get+0x32>
  {
    // On cluster side, this is straight forward as the fll is not shared
    __rt_fll_set_freq(__RT_FLL_CL, freq);
    __rt_freq_domains[RT_FREQ_DOMAIN_CL] = freq;
1c00acbc:	57040413          	addi	s0,s0,1392 # 1c00f570 <__rt_freq_domains>
    __rt_fll_set_freq(__RT_FLL_CL, freq);
1c00acc0:	294d                	jal	1c00b172 <__rt_fll_set_freq>
    __rt_freq_domains[RT_FREQ_DOMAIN_CL] = freq;
1c00acc2:	c044                	sw	s1,4(s0)
  __builtin_pulp_spr_write(reg, val);
1c00acc4:	30091073          	csrw	mstatus,s2
  }

  rt_irq_restore(irq);

  return err;
}
1c00acc8:	40b2                	lw	ra,12(sp)
1c00acca:	4422                	lw	s0,8(sp)
1c00accc:	4492                	lw	s1,4(sp)
1c00acce:	4902                	lw	s2,0(sp)
1c00acd0:	4501                	li	a0,0
1c00acd2:	0141                	addi	sp,sp,16
1c00acd4:	8082                	ret
    __rt_cbsys_exec(RT_CBSYS_PERIPH_SETFREQ_BEFORE);
1c00acd6:	4511                	li	a0,4
1c00acd8:	c04ff0ef          	jal	ra,1c00a0dc <__rt_cbsys_exec>
    __rt_fll_set_freq(0, freq);
1c00acdc:	85a6                	mv	a1,s1
1c00acde:	4501                	li	a0,0
1c00ace0:	2949                	jal	1c00b172 <__rt_fll_set_freq>
    __rt_cbsys_exec(RT_CBSYS_PERIPH_SETFREQ_AFTER);
1c00ace2:	4515                	li	a0,5
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = freq;
1c00ace4:	56942823          	sw	s1,1392(s0)
    __rt_cbsys_exec(RT_CBSYS_PERIPH_SETFREQ_AFTER);
1c00ace8:	bf4ff0ef          	jal	ra,1c00a0dc <__rt_cbsys_exec>
1c00acec:	bfe1                	j	1c00acc4 <rt_freq_set_and_get+0x20>

1c00acee <__rt_freq_init>:

void __rt_freq_init()
{
1c00acee:	1141                	addi	sp,sp,-16
1c00acf0:	c422                	sw	s0,8(sp)
1c00acf2:	c606                	sw	ra,12(sp)

  __rt_flls_constructor();
1c00acf4:	29b5                	jal	1c00b170 <__rt_flls_constructor>
  return __rt_platform;
1c00acf6:	1c00f7b7          	lui	a5,0x1c00f

  // On all chips only FLL 0 is initialized here as it is shared between periph and soc
  // while FLL 1 is used for cluster only and thus is initialized when the cluster is set on.
  if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c00acfa:	0587a783          	lw	a5,88(a5) # 1c00f058 <__rt_platform>
1c00acfe:	1c00f437          	lui	s0,0x1c00f
1c00ad02:	0017ae63          	p.beqimm	a5,1,1c00ad1e <__rt_freq_init+0x30>
  {
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = __rt_fll_init(__RT_FLL_FC);
1c00ad06:	4501                	li	a0,0
1c00ad08:	2991                	jal	1c00b15c <__rt_fll_init>
1c00ad0a:	56a42823          	sw	a0,1392(s0) # 1c00f570 <__rt_freq_domains>
  }
  else
  {
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = 40000000;
  }
  __rt_freq_domains[RT_FREQ_DOMAIN_CL] = 0;
1c00ad0e:	57040413          	addi	s0,s0,1392
1c00ad12:	00042223          	sw	zero,4(s0)

}
1c00ad16:	40b2                	lw	ra,12(sp)
1c00ad18:	4422                	lw	s0,8(sp)
1c00ad1a:	0141                	addi	sp,sp,16
1c00ad1c:	8082                	ret
    __rt_freq_domains[RT_FREQ_DOMAIN_FC] = 40000000;
1c00ad1e:	026267b7          	lui	a5,0x2626
1c00ad22:	a0078793          	addi	a5,a5,-1536 # 2625a00 <__L2+0x25a5a00>
1c00ad26:	56f42823          	sw	a5,1392(s0)
1c00ad2a:	b7d5                	j	1c00ad0e <__rt_freq_init+0x20>

1c00ad2c <SetFllMultDivFactors>:
  if (PMURetentionState.Fields.BootType != COLD_BOOT && PMURetentionState.Fields.ClusterWakeUpState) {
          // ChangePowerSystemState(POWER_SYSTEM_STATE(PMURetentionState.Fields.WakeupState, PMURetentionState.Fields.ClusterWakeUpState), 0);
    __rt_pmu_cluster_power_up(NULL, NULL);
    if (PMU_ClusterIsRunning() && PMURetentionState.Fields.FllClusterRetention) InitOneFll(FLL_CLUSTER, 1);
  }
}
1c00ad2c:	100517b3          	p.fl1	a5,a0
1c00ad30:	4769                	li	a4,26
1c00ad32:	8f1d                	sub	a4,a4,a5
1c00ad34:	4785                	li	a5,1
1c00ad36:	04f76733          	p.max	a4,a4,a5
1c00ad3a:	47a1                	li	a5,8
1c00ad3c:	04f74733          	p.min	a4,a4,a5
1c00ad40:	fff70693          	addi	a3,a4,-1
1c00ad44:	00f55793          	srli	a5,a0,0xf
1c00ad48:	00d797b3          	sll	a5,a5,a3
1c00ad4c:	c19c                	sw	a5,0(a1)
1c00ad4e:	07be                	slli	a5,a5,0xf
1c00ad50:	c218                	sw	a4,0(a2)
1c00ad52:	00d7d533          	srl	a0,a5,a3
1c00ad56:	8082                	ret

1c00ad58 <soc_eu_fcEventMask_setEvent>:
1c00ad58:	47fd                	li	a5,31
1c00ad5a:	4721                	li	a4,8
1c00ad5c:	00f50463          	beq	a0,a5,1c00ad64 <soc_eu_fcEventMask_setEvent+0xc>
1c00ad60:	1501                	addi	a0,a0,-32
1c00ad62:	4711                	li	a4,4
1c00ad64:	1a1066b7          	lui	a3,0x1a106
1c00ad68:	20e6f603          	p.lw	a2,a4(a3)
1c00ad6c:	4785                	li	a5,1
1c00ad6e:	00a79533          	sll	a0,a5,a0
1c00ad72:	fff54513          	not	a0,a0
1c00ad76:	8d71                	and	a0,a0,a2
1c00ad78:	00a6e723          	p.sw	a0,a4(a3)
1c00ad7c:	8082                	ret

1c00ad7e <__rt_pmu_cluster_power_down>:
1c00ad7e:	1c00f7b7          	lui	a5,0x1c00f
1c00ad82:	0587a783          	lw	a5,88(a5) # 1c00f058 <__rt_platform>
1c00ad86:	0817a363          	p.beqimm	a5,1,1c00ae0c <__rt_pmu_cluster_power_down+0x8e>
1c00ad8a:	1141                	addi	sp,sp,-16
1c00ad8c:	1a1046b7          	lui	a3,0x1a104
1c00ad90:	c606                	sw	ra,12(sp)
1c00ad92:	c422                	sw	s0,8(sp)
1c00ad94:	c226                	sw	s1,4(sp)
1c00ad96:	c04a                	sw	s2,0(sp)
1c00ad98:	0706a683          	lw	a3,112(a3) # 1a104070 <__l1_end+0xa10402c>
1c00ad9c:	1c00f737          	lui	a4,0x1c00f
1c00ada0:	07070713          	addi	a4,a4,112 # 1c00f070 <SystemStateToSCUFastSeq>
1c00ada4:	00874783          	lbu	a5,8(a4)
1c00ada8:	8436                	mv	s0,a3
1c00adaa:	c0079933          	p.extractu	s2,a5,0,0
1c00adae:	04193963          	p.bneimm	s2,1,1c00ae00 <__rt_pmu_cluster_power_down+0x82>
1c00adb2:	01069613          	slli	a2,a3,0x10
1c00adb6:	04064563          	bltz	a2,1c00ae00 <__rt_pmu_cluster_power_down+0x82>
1c00adba:	c007b7b3          	p.bclr	a5,a5,0,0
1c00adbe:	c0a92433          	p.insert	s0,s2,0,10
1c00adc2:	1a1044b7          	lui	s1,0x1a104
1c00adc6:	00f70423          	sb	a5,8(a4)
1c00adca:	0684a823          	sw	s0,112(s1) # 1a104070 <__l1_end+0xa10402c>
1c00adce:	4585                	li	a1,1
1c00add0:	02300513          	li	a0,35
1c00add4:	e1dff0ef          	jal	ra,1c00abf0 <__rt_periph_wait_event>
1c00add8:	4785                	li	a5,1
1c00adda:	00f4a623          	sw	a5,12(s1)
1c00adde:	c0302433          	p.insert	s0,zero,0,3
1c00ade2:	0684a823          	sw	s0,112(s1)
1c00ade6:	c0d92433          	p.insert	s0,s2,0,13
1c00adea:	0684a823          	sw	s0,112(s1)
1c00adee:	4422                	lw	s0,8(sp)
1c00adf0:	40b2                	lw	ra,12(sp)
1c00adf2:	4492                	lw	s1,4(sp)
1c00adf4:	4902                	lw	s2,0(sp)
1c00adf6:	4585                	li	a1,1
1c00adf8:	457d                	li	a0,31
1c00adfa:	0141                	addi	sp,sp,16
1c00adfc:	df5ff06f          	j	1c00abf0 <__rt_periph_wait_event>
1c00ae00:	40b2                	lw	ra,12(sp)
1c00ae02:	4422                	lw	s0,8(sp)
1c00ae04:	4492                	lw	s1,4(sp)
1c00ae06:	4902                	lw	s2,0(sp)
1c00ae08:	0141                	addi	sp,sp,16
1c00ae0a:	8082                	ret
1c00ae0c:	8082                	ret

1c00ae0e <SetFllFrequency>:
1c00ae0e:	7179                	addi	sp,sp,-48
1c00ae10:	d422                	sw	s0,40(sp)
1c00ae12:	d226                	sw	s1,36(sp)
1c00ae14:	1c00f437          	lui	s0,0x1c00f
1c00ae18:	84aa                	mv	s1,a0
1c00ae1a:	d606                	sw	ra,44(sp)
1c00ae1c:	852e                	mv	a0,a1
1c00ae1e:	07040413          	addi	s0,s0,112 # 1c00f070 <SystemStateToSCUFastSeq>
1c00ae22:	0014be63          	p.bneimm	s1,1,1c00ae3e <SetFllFrequency+0x30>
1c00ae26:	00844783          	lbu	a5,8(s0)
1c00ae2a:	c0079733          	p.extractu	a4,a5,0,0
1c00ae2e:	08172763          	p.beqimm	a4,1,1c00aebc <SetFllFrequency+0xae>
1c00ae32:	4501                	li	a0,0
1c00ae34:	50b2                	lw	ra,44(sp)
1c00ae36:	5422                	lw	s0,40(sp)
1c00ae38:	5492                	lw	s1,36(sp)
1c00ae3a:	6145                	addi	sp,sp,48
1c00ae3c:	8082                	ret
1c00ae3e:	ce2d                	beqz	a2,1c00aeb8 <SetFllFrequency+0xaa>
1c00ae40:	00844783          	lbu	a5,8(s0)
1c00ae44:	03200713          	li	a4,50
1c00ae48:	c21797b3          	p.extractu	a5,a5,1,1
1c00ae4c:	97a2                	add	a5,a5,s0
1c00ae4e:	00a7c783          	lbu	a5,10(a5)
1c00ae52:	00e787db          	p.mac	a5,a5,a4,zero
1c00ae56:	22678793          	addi	a5,a5,550
1c00ae5a:	ecad                	bnez	s1,1c00aed4 <SetFllFrequency+0xc6>
1c00ae5c:	0007a6b7          	lui	a3,0x7a
1c00ae60:	eb237737          	lui	a4,0xeb237
1c00ae64:	12068693          	addi	a3,a3,288 # 7a120 <__L1Cl+0x6a120>
1c00ae68:	c8070713          	addi	a4,a4,-896 # eb236c80 <pulp__FC+0xeb236c81>
1c00ae6c:	42d78733          	p.mac	a4,a5,a3
1c00ae70:	fcb761e3          	bltu	a4,a1,1c00ae32 <SetFllFrequency+0x24>
1c00ae74:	c62a                	sw	a0,12(sp)
1c00ae76:	d76ff0ef          	jal	ra,1c00a3ec <__rt_bridge_req_shutdown>
1c00ae7a:	4532                	lw	a0,12(sp)
1c00ae7c:	0870                	addi	a2,sp,28
1c00ae7e:	082c                	addi	a1,sp,24
1c00ae80:	eadff0ef          	jal	ra,1c00ad2c <SetFllMultDivFactors>
1c00ae84:	4762                	lw	a4,24(sp)
1c00ae86:	800007b7          	lui	a5,0x80000
1c00ae8a:	1a1006b7          	lui	a3,0x1a100
1c00ae8e:	de0727b3          	p.insert	a5,a4,15,0
1c00ae92:	4772                	lw	a4,28(sp)
1c00ae94:	c7a727b3          	p.insert	a5,a4,3,26
1c00ae98:	00449713          	slli	a4,s1,0x4
1c00ae9c:	0711                	addi	a4,a4,4
1c00ae9e:	00f6e723          	p.sw	a5,a4(a3)
1c00aea2:	00249793          	slli	a5,s1,0x2
1c00aea6:	943e                	add	s0,s0,a5
1c00aea8:	d008                	sw	a0,32(s0)
1c00aeaa:	c808                	sw	a0,16(s0)
1c00aeac:	f4c1                	bnez	s1,1c00ae34 <SetFllFrequency+0x26>
1c00aeae:	c62a                	sw	a0,12(sp)
1c00aeb0:	c98ff0ef          	jal	ra,1c00a348 <__rt_bridge_set_available>
1c00aeb4:	4532                	lw	a0,12(sp)
1c00aeb6:	bfbd                	j	1c00ae34 <SetFllFrequency+0x26>
1c00aeb8:	f0f1                	bnez	s1,1c00ae7c <SetFllFrequency+0x6e>
1c00aeba:	bf6d                	j	1c00ae74 <SetFllFrequency+0x66>
1c00aebc:	d261                	beqz	a2,1c00ae7c <SetFllFrequency+0x6e>
1c00aebe:	c21797b3          	p.extractu	a5,a5,1,1
1c00aec2:	97a2                	add	a5,a5,s0
1c00aec4:	00a7c783          	lbu	a5,10(a5) # 8000000a <pulp__FC+0x8000000b>
1c00aec8:	03200713          	li	a4,50
1c00aecc:	00e787db          	p.mac	a5,a5,a4,zero
1c00aed0:	22678793          	addi	a5,a5,550
1c00aed4:	0006b6b7          	lui	a3,0x6b
1c00aed8:	eaf5a737          	lui	a4,0xeaf5a
1c00aedc:	6c068693          	addi	a3,a3,1728 # 6b6c0 <__L1Cl+0x5b6c0>
1c00aee0:	5c070713          	addi	a4,a4,1472 # eaf5a5c0 <pulp__FC+0xeaf5a5c1>
1c00aee4:	42d78733          	p.mac	a4,a5,a3
1c00aee8:	f8a77ae3          	bleu	a0,a4,1c00ae7c <SetFllFrequency+0x6e>
1c00aeec:	b799                	j	1c00ae32 <SetFllFrequency+0x24>

1c00aeee <InitOneFll>:
1c00aeee:	7179                	addi	sp,sp,-48
1c00aef0:	00451713          	slli	a4,a0,0x4
1c00aef4:	ce4e                	sw	s3,28(sp)
1c00aef6:	1a1007b7          	lui	a5,0x1a100
1c00aefa:	00470993          	addi	s3,a4,4
1c00aefe:	d606                	sw	ra,44(sp)
1c00af00:	d422                	sw	s0,40(sp)
1c00af02:	d226                	sw	s1,36(sp)
1c00af04:	d04a                	sw	s2,32(sp)
1c00af06:	2137f783          	p.lw	a5,s3(a5)
1c00af0a:	1c00f437          	lui	s0,0x1c00f
1c00af0e:	07040413          	addi	s0,s0,112 # 1c00f070 <SystemStateToSCUFastSeq>
1c00af12:	00251913          	slli	s2,a0,0x2
1c00af16:	c585                	beqz	a1,1c00af3e <InitOneFll+0x50>
1c00af18:	c7a79733          	p.extractu	a4,a5,3,26
1c00af1c:	1007d7b3          	p.exthz	a5,a5
1c00af20:	07be                	slli	a5,a5,0xf
1c00af22:	c701                	beqz	a4,1c00af2a <InitOneFll+0x3c>
1c00af24:	177d                	addi	a4,a4,-1
1c00af26:	00e7d7b3          	srl	a5,a5,a4
1c00af2a:	944a                	add	s0,s0,s2
1c00af2c:	d01c                	sw	a5,32(s0)
1c00af2e:	c81c                	sw	a5,16(s0)
1c00af30:	50b2                	lw	ra,44(sp)
1c00af32:	5422                	lw	s0,40(sp)
1c00af34:	5492                	lw	s1,36(sp)
1c00af36:	5902                	lw	s2,32(sp)
1c00af38:	49f2                	lw	s3,28(sp)
1c00af3a:	6145                	addi	sp,sp,48
1c00af3c:	8082                	ret
1c00af3e:	0007d363          	bgez	a5,1c00af44 <InitOneFll+0x56>
1c00af42:	c105                	beqz	a0,1c00af62 <InitOneFll+0x74>
1c00af44:	810047b7          	lui	a5,0x81004
1c00af48:	1a1006b7          	lui	a3,0x1a100
1c00af4c:	00870613          	addi	a2,a4,8
1c00af50:	10778793          	addi	a5,a5,263 # 81004107 <pulp__FC+0x81004108>
1c00af54:	00f6e623          	p.sw	a5,a2(a3)
1c00af58:	014c04b7          	lui	s1,0x14c0
1c00af5c:	0731                	addi	a4,a4,12
1c00af5e:	0096e723          	p.sw	s1,a4(a3)
1c00af62:	02faf537          	lui	a0,0x2faf
1c00af66:	0070                	addi	a2,sp,12
1c00af68:	002c                	addi	a1,sp,8
1c00af6a:	08050513          	addi	a0,a0,128 # 2faf080 <__L2+0x2f2f080>
1c00af6e:	dbfff0ef          	jal	ra,1c00ad2c <SetFllMultDivFactors>
1c00af72:	47a2                	lw	a5,8(sp)
1c00af74:	c00004b7          	lui	s1,0xc0000
1c00af78:	de07a4b3          	p.insert	s1,a5,15,0
1c00af7c:	47b2                	lw	a5,12(sp)
1c00af7e:	c7a7a4b3          	p.insert	s1,a5,3,26
1c00af82:	1a1007b7          	lui	a5,0x1a100
1c00af86:	0097e9a3          	p.sw	s1,s3(a5)
1c00af8a:	944a                	add	s0,s0,s2
1c00af8c:	d008                	sw	a0,32(s0)
1c00af8e:	c808                	sw	a0,16(s0)
1c00af90:	b745                	j	1c00af30 <InitOneFll+0x42>

1c00af92 <__rt_pmu_cluster_power_up>:
1c00af92:	1141                	addi	sp,sp,-16
1c00af94:	c226                	sw	s1,4(sp)
1c00af96:	1c00f4b7          	lui	s1,0x1c00f
1c00af9a:	c606                	sw	ra,12(sp)
1c00af9c:	c422                	sw	s0,8(sp)
1c00af9e:	c04a                	sw	s2,0(sp)
1c00afa0:	07048793          	addi	a5,s1,112 # 1c00f070 <SystemStateToSCUFastSeq>
1c00afa4:	0087c783          	lbu	a5,8(a5) # 1a100008 <__l1_end+0xa0fffc4>
1c00afa8:	4501                	li	a0,0
1c00afaa:	c00797b3          	p.extractu	a5,a5,0,0
1c00afae:	e785                	bnez	a5,1c00afd6 <__rt_pmu_cluster_power_up+0x44>
1c00afb0:	1c00f7b7          	lui	a5,0x1c00f
1c00afb4:	0587a783          	lw	a5,88(a5) # 1c00f058 <__rt_platform>
1c00afb8:	07048493          	addi	s1,s1,112
1c00afbc:	0217b363          	p.bneimm	a5,1,1c00afe2 <__rt_pmu_cluster_power_up+0x50>
1c00afc0:	1a1047b7          	lui	a5,0x1a104
1c00afc4:	0007a623          	sw	zero,12(a5) # 1a10400c <__l1_end+0xa103fc8>
1c00afc8:	0084c783          	lbu	a5,8(s1)
1c00afcc:	4505                	li	a0,1
1c00afce:	c007c7b3          	p.bset	a5,a5,0,0
1c00afd2:	00f48423          	sb	a5,8(s1)
1c00afd6:	40b2                	lw	ra,12(sp)
1c00afd8:	4422                	lw	s0,8(sp)
1c00afda:	4492                	lw	s1,4(sp)
1c00afdc:	4902                	lw	s2,0(sp)
1c00afde:	0141                	addi	sp,sp,16
1c00afe0:	8082                	ret
1c00afe2:	1a104437          	lui	s0,0x1a104
1c00afe6:	07042403          	lw	s0,112(s0) # 1a104070 <__l1_end+0xa10402c>
1c00afea:	c0a417b3          	p.extractu	a5,s0,0,10
1c00afee:	ef89                	bnez	a5,1c00b008 <__rt_pmu_cluster_power_up+0x76>
1c00aff0:	4785                	li	a5,1
1c00aff2:	c0a7a433          	p.insert	s0,a5,0,10
1c00aff6:	1a1047b7          	lui	a5,0x1a104
1c00affa:	0687a823          	sw	s0,112(a5) # 1a104070 <__l1_end+0xa10402c>
1c00affe:	4585                	li	a1,1
1c00b000:	02300513          	li	a0,35
1c00b004:	bedff0ef          	jal	ra,1c00abf0 <__rt_periph_wait_event>
1c00b008:	4785                	li	a5,1
1c00b00a:	c037a433          	p.insert	s0,a5,0,3
1c00b00e:	1a104937          	lui	s2,0x1a104
1c00b012:	06892823          	sw	s0,112(s2) # 1a104070 <__l1_end+0xa10402c>
1c00b016:	4585                	li	a1,1
1c00b018:	457d                	li	a0,31
1c00b01a:	bd7ff0ef          	jal	ra,1c00abf0 <__rt_periph_wait_event>
1c00b01e:	00092623          	sw	zero,12(s2)
1c00b022:	c0d02433          	p.insert	s0,zero,0,13
1c00b026:	06892823          	sw	s0,112(s2)
1c00b02a:	c0a02433          	p.insert	s0,zero,0,10
1c00b02e:	06892823          	sw	s0,112(s2)
1c00b032:	4585                	li	a1,1
1c00b034:	02300513          	li	a0,35
1c00b038:	bb9ff0ef          	jal	ra,1c00abf0 <__rt_periph_wait_event>
1c00b03c:	01c4c783          	lbu	a5,28(s1)
1c00b040:	0207f793          	andi	a5,a5,32
1c00b044:	e789                	bnez	a5,1c00b04e <__rt_pmu_cluster_power_up+0xbc>
1c00b046:	4581                	li	a1,0
1c00b048:	4505                	li	a0,1
1c00b04a:	ea5ff0ef          	jal	ra,1c00aeee <InitOneFll>
1c00b04e:	c0e44433          	p.bset	s0,s0,0,14
1c00b052:	1a1047b7          	lui	a5,0x1a104
1c00b056:	0687a823          	sw	s0,112(a5) # 1a104070 <__l1_end+0xa10402c>
1c00b05a:	b7bd                	j	1c00afc8 <__rt_pmu_cluster_power_up+0x36>

1c00b05c <InitFlls>:

  }
}

void  __attribute__ ((noinline)) InitFlls()
{
1c00b05c:	1141                	addi	sp,sp,-16
1c00b05e:	c422                	sw	s0,8(sp)
  __rt_bridge_req_shutdown();

  InitOneFll(FLL_SOC, PMURetentionState.Fields.FllSoCRetention);
1c00b060:	1c00f437          	lui	s0,0x1c00f
{
1c00b064:	c606                	sw	ra,12(sp)
  InitOneFll(FLL_SOC, PMURetentionState.Fields.FllSoCRetention);
1c00b066:	07040413          	addi	s0,s0,112 # 1c00f070 <SystemStateToSCUFastSeq>
  __rt_bridge_req_shutdown();
1c00b06a:	b82ff0ef          	jal	ra,1c00a3ec <__rt_bridge_req_shutdown>
  InitOneFll(FLL_SOC, PMURetentionState.Fields.FllSoCRetention);
1c00b06e:	01c44583          	lbu	a1,28(s0)
1c00b072:	4501                	li	a0,0
1c00b074:	c04595b3          	p.extractu	a1,a1,0,4
1c00b078:	e77ff0ef          	jal	ra,1c00aeee <InitOneFll>
#define PMU_ERROR_CLUSTER_STATE_CHANGE_FAILED   (0x1<<4)

extern void 		   InitPMUDriver();

static inline int 	   PMU_ClusterIsDown()    { return (CLUSTER_STATE(PMUState.State)==CLUSTER_OFF);}
static inline int 	   PMU_ClusterIsRunning() { return (CLUSTER_STATE(PMUState.State)==CLUSTER_ON);}
1c00b07c:	00844783          	lbu	a5,8(s0)
1c00b080:	c00797b3          	p.extractu	a5,a5,0,0
  if (PMU_ClusterIsRunning()) InitOneFll(FLL_CLUSTER, PMURetentionState.Fields.FllClusterRetention);
1c00b084:	0017b963          	p.bneimm	a5,1,1c00b096 <InitFlls+0x3a>
1c00b088:	01c44583          	lbu	a1,28(s0)
1c00b08c:	4505                	li	a0,1
1c00b08e:	c05595b3          	p.extractu	a1,a1,0,5
1c00b092:	e5dff0ef          	jal	ra,1c00aeee <InitOneFll>

#ifdef __RT_USE_BRIDGE
  __rt_bridge_set_available();
#endif
}
1c00b096:	4422                	lw	s0,8(sp)
1c00b098:	40b2                	lw	ra,12(sp)
1c00b09a:	0141                	addi	sp,sp,16
  __rt_bridge_set_available();
1c00b09c:	aacff06f          	j	1c00a348 <__rt_bridge_set_available>

1c00b0a0 <__rt_pmu_init>:
1c00b0a0:	1c00f7b7          	lui	a5,0x1c00f
  if (rt_platform() == ARCHI_PLATFORM_FPGA) {
1c00b0a4:	0587a783          	lw	a5,88(a5) # 1c00f058 <__rt_platform>
1c00b0a8:	0a17a963          	p.beqimm	a5,1,1c00b15a <__rt_pmu_init+0xba>
{
1c00b0ac:	1141                	addi	sp,sp,-16
  __rt_wakeup_use_fast = 0;
1c00b0ae:	1c00f7b7          	lui	a5,0x1c00f
  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, PMU_DCDC_CONFIG_OFFSET);
1c00b0b2:	1a104637          	lui	a2,0x1a104
{
1c00b0b6:	c606                	sw	ra,12(sp)
  __rt_wakeup_use_fast = 0;
1c00b0b8:	5607ac23          	sw	zero,1400(a5) # 1c00f578 <__rt_wakeup_use_fast>
1c00b0bc:	10062703          	lw	a4,256(a2) # 1a104100 <__l1_end+0xa1040bc>
  return IP_READ(ARCHI_APB_SOC_CTRL_ADDR, PMU_RETENTION_CONFIG_OFFSET);
1c00b0c0:	10462683          	lw	a3,260(a2)
  PMURetentionState.Raw = GetRetentiveState();
1c00b0c4:	1c00f7b7          	lui	a5,0x1c00f
1c00b0c8:	07078793          	addi	a5,a5,112 # 1c00f070 <SystemStateToSCUFastSeq>
1c00b0cc:	cfd4                	sw	a3,28(a5)
  PMUState.State = RetPMUStateToPMUState[PMURetentionState.Fields.WakeupState];
1c00b0ce:	c2e696b3          	p.extractu	a3,a3,1,14
1c00b0d2:	96be                	add	a3,a3,a5
1c00b0d4:	0286c683          	lbu	a3,40(a3) # 1a100028 <__l1_end+0xa0fffe4>
  PMUState.DCDC_Settings[REGU_OFF] = 0;
1c00b0d8:	000786a3          	sb	zero,13(a5)
  PMUState.State = RetPMUStateToPMUState[PMURetentionState.Fields.WakeupState];
1c00b0dc:	00d78423          	sb	a3,8(a5)
  PMUState.DCDC_Settings[REGU_NV]  = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Nominal*8);
1c00b0e0:	c80716b3          	p.extractu	a3,a4,4,0
1c00b0e4:	00d78523          	sb	a3,10(a5)
  PMUState.DCDC_Settings[REGU_LV]  = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Low*8);
1c00b0e8:	c90716b3          	p.extractu	a3,a4,4,16
  PMUState.DCDC_Settings[REGU_RET] = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Retentive*8);
1c00b0ec:	c9871733          	p.extractu	a4,a4,4,24
  PMUState.DCDC_Settings[REGU_LV]  = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Low*8);
1c00b0f0:	00d785a3          	sb	a3,11(a5)
  PMUState.DCDC_Settings[REGU_RET] = __builtin_bitextractu(DCDCValue, DCDC_RANGE, DCDC_Retentive*8);
1c00b0f4:	00e78623          	sb	a4,12(a5)
  Bypass.Raw = GetPMUBypass();
1c00b0f8:	07062783          	lw	a5,112(a2)
  Bypass.Fields.Bypass = 1;
1c00b0fc:	4705                	li	a4,1
1c00b0fe:	c00727b3          	p.insert	a5,a4,0,0
  Bypass.Fields.BypassClock = 1;
1c00b102:	c09727b3          	p.insert	a5,a4,0,9
  IP_WRITE(ARCHI_APB_SOC_CTRL_ADDR, APB_SOC_CL_BYPASS_OFFSET, Value);
1c00b106:	06f62823          	sw	a5,112(a2)
  InitFlls();
1c00b10a:	f53ff0ef          	jal	ra,1c00b05c <InitFlls>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_CLUSTER_ON_OFF);
1c00b10e:	457d                	li	a0,31
1c00b110:	c49ff0ef          	jal	ra,1c00ad58 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_MSP);
1c00b114:	02000513          	li	a0,32
1c00b118:	c41ff0ef          	jal	ra,1c00ad58 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_ICU_MODE_CHANGED);
1c00b11c:	02100513          	li	a0,33
1c00b120:	c39ff0ef          	jal	ra,1c00ad58 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_ICU_OK);
1c00b124:	02200513          	li	a0,34
1c00b128:	c31ff0ef          	jal	ra,1c00ad58 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_ICU_DELAYED);
1c00b12c:	02300513          	li	a0,35
1c00b130:	c29ff0ef          	jal	ra,1c00ad58 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_PICL_OK);
1c00b134:	02400513          	li	a0,36
1c00b138:	c21ff0ef          	jal	ra,1c00ad58 <soc_eu_fcEventMask_setEvent>
  soc_eu_fcEventMask_setEvent(ARCHI_SOC_EVENT_SCU_OK);
1c00b13c:	02500513          	li	a0,37
1c00b140:	c19ff0ef          	jal	ra,1c00ad58 <soc_eu_fcEventMask_setEvent>
  PMU_Write(DLC_IMR, 0x7);
1c00b144:	1a1077b7          	lui	a5,0x1a107
1c00b148:	471d                	li	a4,7
1c00b14a:	00e7a623          	sw	a4,12(a5) # 1a10700c <__l1_end+0xa106fc8>
  PMU_Write(DLC_IFR, (MAESTRO_EVENT_PICL_OK|MAESTRO_EVENT_SCU_OK));
1c00b14e:	4761                	li	a4,24
1c00b150:	00e7a823          	sw	a4,16(a5)
}
1c00b154:	40b2                	lw	ra,12(sp)
1c00b156:	0141                	addi	sp,sp,16
1c00b158:	8082                	ret
1c00b15a:	8082                	ret

1c00b15c <__rt_fll_init>:


unsigned int __rt_fll_init(int fll)
{
  return FllsFrequency[fll];
1c00b15c:	00251793          	slli	a5,a0,0x2
1c00b160:	1c00f537          	lui	a0,0x1c00f
1c00b164:	07050513          	addi	a0,a0,112 # 1c00f070 <SystemStateToSCUFastSeq>
1c00b168:	953e                	add	a0,a0,a5
}
1c00b16a:	5108                	lw	a0,32(a0)
1c00b16c:	8082                	ret

1c00b16e <__rt_fll_deinit>:

void __rt_fll_deinit(int fll)
{
}
1c00b16e:	8082                	ret

1c00b170 <__rt_flls_constructor>:

void __rt_flls_constructor()
{
}
1c00b170:	8082                	ret

1c00b172 <__rt_fll_set_freq>:

unsigned int __rt_fll_set_freq(int fll, unsigned int frequency)
{
  return SetFllFrequency(fll, frequency, 0);
1c00b172:	4601                	li	a2,0
1c00b174:	c9bff06f          	j	1c00ae0e <SetFllFrequency>

1c00b178 <__rt_init_cluster_data>:
{
#if defined(EU_VERSION) && EU_VERSION >= 3
  eu_evt_maskSet((1<<PULP_DISPATCH_EVENT) | (1<<PULP_HW_BAR_EVENT) | (1<<PULP_MUTEX_EVENT));
  rt_team_fork(rt_nb_pe(), cluster_pe_start, NULL);
#endif
}
1c00b178:	04050713          	addi	a4,a0,64
1c00b17c:	00400793          	li	a5,4
1c00b180:	01671613          	slli	a2,a4,0x16
1c00b184:	e6c7b7b3          	p.bclr	a5,a5,19,12
1c00b188:	1c00f6b7          	lui	a3,0x1c00f
1c00b18c:	97b2                	add	a5,a5,a2
1c00b18e:	5a868693          	addi	a3,a3,1448 # 1c00f5a8 <_bss_end>
1c00b192:	04000713          	li	a4,64
1c00b196:	8f95                	sub	a5,a5,a3
1c00b198:	00f685b3          	add	a1,a3,a5
1c00b19c:	02e04963          	bgtz	a4,1c00b1ce <__rt_init_cluster_data+0x56>
1c00b1a0:	1c00f7b7          	lui	a5,0x1c00f
1c00b1a4:	02800713          	li	a4,40
1c00b1a8:	58078793          	addi	a5,a5,1408 # 1c00f580 <__rt_fc_cluster_data>
1c00b1ac:	42e507b3          	p.mac	a5,a0,a4
1c00b1b0:	00201737          	lui	a4,0x201
1c00b1b4:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c00b1b8:	9732                	add	a4,a4,a2
1c00b1ba:	cb98                	sw	a4,16(a5)
1c00b1bc:	00400713          	li	a4,4
1c00b1c0:	e6c73733          	p.bclr	a4,a4,19,12
1c00b1c4:	9732                	add	a4,a4,a2
1c00b1c6:	0007a423          	sw	zero,8(a5)
1c00b1ca:	cbd8                	sw	a4,20(a5)
1c00b1cc:	8082                	ret
1c00b1ce:	0046a80b          	p.lw	a6,4(a3!)
1c00b1d2:	1771                	addi	a4,a4,-4
1c00b1d4:	0105a023          	sw	a6,0(a1)
1c00b1d8:	b7c1                	j	1c00b198 <__rt_init_cluster_data+0x20>

1c00b1da <__rt_cluster_init>:
1c00b1da:	1c00f537          	lui	a0,0x1c00f
1c00b1de:	1141                	addi	sp,sp,-16
1c00b1e0:	02800613          	li	a2,40
1c00b1e4:	4581                	li	a1,0
1c00b1e6:	58050513          	addi	a0,a0,1408 # 1c00f580 <__rt_fc_cluster_data>
1c00b1ea:	c606                	sw	ra,12(sp)
1c00b1ec:	08c020ef          	jal	ra,1c00d278 <memset>
1c00b1f0:	1c00e5b7          	lui	a1,0x1c00e
1c00b1f4:	5fc58593          	addi	a1,a1,1532 # 1c00e5fc <__rt_dma_2d>
1c00b1f8:	4525                	li	a0,9
1c00b1fa:	d39fe0ef          	jal	ra,1c009f32 <rt_irq_set_handler>
1c00b1fe:	1c0005b7          	lui	a1,0x1c000
1c00b202:	1cc58593          	addi	a1,a1,460 # 1c0001cc <__rt_remote_enqueue_event>
1c00b206:	4505                	li	a0,1
1c00b208:	d2bfe0ef          	jal	ra,1c009f32 <rt_irq_set_handler>
1c00b20c:	4789                	li	a5,2
1c00b20e:	00204737          	lui	a4,0x204
1c00b212:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
1c00b216:	00f72423          	sw	a5,8(a4)
1c00b21a:	1c0005b7          	lui	a1,0x1c000
1c00b21e:	19458593          	addi	a1,a1,404 # 1c000194 <__rt_bridge_enqueue_event>
1c00b222:	4511                	li	a0,4
1c00b224:	d0ffe0ef          	jal	ra,1c009f32 <rt_irq_set_handler>
1c00b228:	47c1                	li	a5,16
1c00b22a:	00204737          	lui	a4,0x204
1c00b22e:	00f72a23          	sw	a5,20(a4) # 204014 <__L2+0x184014>
1c00b232:	00f72423          	sw	a5,8(a4)
1c00b236:	40b2                	lw	ra,12(sp)
1c00b238:	4501                	li	a0,0
1c00b23a:	0141                	addi	sp,sp,16
1c00b23c:	8082                	ret

1c00b23e <__rt_cluster_mount_step>:
{
1c00b23e:	7179                	addi	sp,sp,-48
1c00b240:	ce4e                	sw	s3,28(sp)
1c00b242:	cc52                	sw	s4,24(sp)
      plp_ctrl_core_bootaddr_set_remote(cid, i, ((int)_start) & 0xffffff00);
1c00b244:	1c000a37          	lui	s4,0x1c000
  return (void *)(ARCHI_CLUSTER_GLOBAL_ADDR(cid) + ((int)data & 0xFFF));
1c00b248:	00400993          	li	s3,4
1c00b24c:	080a0a13          	addi	s4,s4,128 # 1c000080 <_start>
{
1c00b250:	d422                	sw	s0,40(sp)
1c00b252:	d606                	sw	ra,44(sp)
1c00b254:	d226                	sw	s1,36(sp)
1c00b256:	d04a                	sw	s2,32(sp)
1c00b258:	ca56                	sw	s5,20(sp)
1c00b25a:	842a                	mv	s0,a0
1c00b25c:	e6c9b9b3          	p.bclr	s3,s3,19,12
      plp_ctrl_core_bootaddr_set_remote(cid, i, ((int)_start) & 0xffffff00);
1c00b260:	ce0a3a33          	p.bclr	s4,s4,7,0
    switch (cluster->state)
1c00b264:	4c5c                	lw	a5,28(s0)
1c00b266:	0217ad63          	p.beqimm	a5,1,1c00b2a0 <__rt_cluster_mount_step+0x62>
1c00b26a:	0c27a663          	p.beqimm	a5,2,1c00b336 <__rt_cluster_mount_step+0xf8>
1c00b26e:	e3e1                	bnez	a5,1c00b32e <__rt_cluster_mount_step+0xf0>
  int cid = cluster->cid;
1c00b270:	5018                	lw	a4,32(s0)
  cluster->powered_up = 0;
1c00b272:	00042c23          	sw	zero,24(s0)
  if (cid == 0)
1c00b276:	eb01                	bnez	a4,1c00b286 <__rt_cluster_mount_step+0x48>
    cluster->powered_up = __rt_pmu_cluster_power_up(cluster->mount_event, &pending);
1c00b278:	5048                	lw	a0,36(s0)
1c00b27a:	006c                	addi	a1,sp,12
    int pending = 0;
1c00b27c:	c602                	sw	zero,12(sp)
    cluster->powered_up = __rt_pmu_cluster_power_up(cluster->mount_event, &pending);
1c00b27e:	d15ff0ef          	jal	ra,1c00af92 <__rt_pmu_cluster_power_up>
    return pending;
1c00b282:	47b2                	lw	a5,12(sp)
    cluster->powered_up = __rt_pmu_cluster_power_up(cluster->mount_event, &pending);
1c00b284:	cc08                	sw	a0,24(s0)
    cluster->state++;
1c00b286:	4c58                	lw	a4,28(s0)
1c00b288:	0705                	addi	a4,a4,1
1c00b28a:	cc58                	sw	a4,28(s0)
  while(!end)
1c00b28c:	dfe1                	beqz	a5,1c00b264 <__rt_cluster_mount_step+0x26>
}
1c00b28e:	50b2                	lw	ra,44(sp)
1c00b290:	5422                	lw	s0,40(sp)
1c00b292:	5492                	lw	s1,36(sp)
1c00b294:	5902                	lw	s2,32(sp)
1c00b296:	49f2                	lw	s3,28(sp)
1c00b298:	4a62                	lw	s4,24(sp)
1c00b29a:	4ad2                	lw	s5,20(sp)
1c00b29c:	6145                	addi	sp,sp,48
1c00b29e:	8082                	ret
1c00b2a0:	02042a83          	lw	s5,32(s0)
1c00b2a4:	040a8493          	addi	s1,s5,64
1c00b2a8:	04da                	slli	s1,s1,0x16
1c00b2aa:	009987b3          	add	a5,s3,s1
  pool->first_call_fc_for_cl = NULL;
1c00b2ae:	0007a023          	sw	zero,0(a5)
  pool->first_call_fc = NULL;
1c00b2b2:	0007a223          	sw	zero,4(a5)
  pool->last_call_fc = NULL;
1c00b2b6:	0007a423          	sw	zero,8(a5)
  __rt_cluster_fc_task_lock = 0;
1c00b2ba:	100007b7          	lui	a5,0x10000
1c00b2be:	0407a023          	sw	zero,64(a5) # 10000040 <__rt_cluster_fc_task_lock>
  return __rt_platform;
1c00b2c2:	1c00f7b7          	lui	a5,0x1c00f
    if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c00b2c6:	0587a783          	lw	a5,88(a5) # 1c00f058 <__rt_platform>
1c00b2ca:	0017af63          	p.beqimm	a5,1,1c00b2e8 <__rt_cluster_mount_step+0xaa>
      int init_freq = __rt_fll_init(__RT_FLL_CL);
1c00b2ce:	4505                	li	a0,1
1c00b2d0:	e8dff0ef          	jal	ra,1c00b15c <__rt_fll_init>

  #if defined(FLL_VERSION)

  static inline int rt_freq_get(rt_freq_domain_e domain)
  {
    return __rt_freq_domains[domain];
1c00b2d4:	1c00f7b7          	lui	a5,0x1c00f
1c00b2d8:	57078793          	addi	a5,a5,1392 # 1c00f570 <__rt_freq_domains>
1c00b2dc:	43cc                	lw	a1,4(a5)
      if (freq)
1c00b2de:	c9b1                	beqz	a1,1c00b332 <__rt_cluster_mount_step+0xf4>
    return rt_freq_set_and_get(domain, freq, NULL);
1c00b2e0:	4601                	li	a2,0
1c00b2e2:	4505                	li	a0,1
1c00b2e4:	9c1ff0ef          	jal	ra,1c00aca4 <rt_freq_set_and_get>
    IP_WRITE(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid), ARCHI_CLUSTER_CTRL_CLUSTER_CLK_GATE, 1);
1c00b2e8:	00200937          	lui	s2,0x200
1c00b2ec:	01248733          	add	a4,s1,s2
1c00b2f0:	4785                	li	a5,1
1c00b2f2:	02f72023          	sw	a5,32(a4)
    __rt_init_cluster_data(cid);
1c00b2f6:	8556                	mv	a0,s5
1c00b2f8:	e81ff0ef          	jal	ra,1c00b178 <__rt_init_cluster_data>
    __rt_alloc_init_l1(cid);
1c00b2fc:	8556                	mv	a0,s5
1c00b2fe:	c8aff0ef          	jal	ra,1c00a788 <__rt_alloc_init_l1>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_ICACHE_CTRL_OFFSET, 0xFFFFFFFF);
1c00b302:	002017b7          	lui	a5,0x201
1c00b306:	40078793          	addi	a5,a5,1024 # 201400 <__L2+0x181400>
1c00b30a:	577d                	li	a4,-1
1c00b30c:	04090913          	addi	s2,s2,64 # 200040 <__L2+0x180040>
1c00b310:	00e4e7a3          	p.sw	a4,a5(s1)
1c00b314:	9926                	add	s2,s2,s1
1c00b316:	008250fb          	lp.setupi	x1,8,1c00b31e <__rt_cluster_mount_step+0xe0>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + 0x40 + core*4, bootAddr);
1c00b31a:	0149222b          	p.sw	s4,4(s2!)
1c00b31e:	0001                	nop
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + EOC_FETCH_OFFSET, mask);
1c00b320:	002007b7          	lui	a5,0x200
1c00b324:	07a1                	addi	a5,a5,8
1c00b326:	0ff00713          	li	a4,255
1c00b32a:	00e4e7a3          	p.sw	a4,a5(s1)
    switch (cluster->state)
1c00b32e:	4781                	li	a5,0
1c00b330:	bf99                	j	1c00b286 <__rt_cluster_mount_step+0x48>
    __rt_freq_domains[domain] = freq;
1c00b332:	c3c8                	sw	a0,4(a5)
1c00b334:	bf55                	j	1c00b2e8 <__rt_cluster_mount_step+0xaa>
        __rt_event_restore(cluster->mount_event);
1c00b336:	505c                	lw	a5,36(s0)
  event->implem.pending = event->implem.saved_pending;
1c00b338:	5bd8                	lw	a4,52(a5)
1c00b33a:	d3d8                	sw	a4,36(a5)
  event->arg[0] = (uintptr_t)event->implem.saved_callback;
1c00b33c:	57d8                	lw	a4,44(a5)
1c00b33e:	c3d8                	sw	a4,4(a5)
  event->arg[1] = (uintptr_t)event->implem.saved_arg;
1c00b340:	5b98                	lw	a4,48(a5)
1c00b342:	c798                	sw	a4,8(a5)
  event->implem.saved_pending = 0;
1c00b344:	0207aa23          	sw	zero,52(a5) # 200034 <__L2+0x180034>
        __rt_event_enqueue(cluster->mount_event);
1c00b348:	505c                	lw	a5,36(s0)
  if (sched->first) {
1c00b34a:	01c02603          	lw	a2,28(zero) # 1c <__rt_sched>
1c00b34e:	01c00693          	li	a3,28
  event->next = NULL;
1c00b352:	0007a023          	sw	zero,0(a5)
  if (sched->first) {
1c00b356:	c611                	beqz	a2,1c00b362 <__rt_cluster_mount_step+0x124>
    sched->last->next = event;
1c00b358:	42d8                	lw	a4,4(a3)
1c00b35a:	c31c                	sw	a5,0(a4)
  sched->last = event;
1c00b35c:	c2dc                	sw	a5,4(a3)
        end = 1;
1c00b35e:	4785                	li	a5,1
1c00b360:	b71d                	j	1c00b286 <__rt_cluster_mount_step+0x48>
    sched->first = event;
1c00b362:	00f02e23          	sw	a5,28(zero) # 1c <__rt_sched>
1c00b366:	bfdd                	j	1c00b35c <__rt_cluster_mount_step+0x11e>

1c00b368 <pi_cluster_conf_init>:
  conf->id = 0;
1c00b368:	00052223          	sw	zero,4(a0)
}
1c00b36c:	8082                	ret

1c00b36e <pi_cluster_open>:
{
1c00b36e:	1101                	addi	sp,sp,-32
1c00b370:	ce06                	sw	ra,28(sp)
1c00b372:	cc22                	sw	s0,24(sp)
1c00b374:	ca26                	sw	s1,20(sp)
1c00b376:	c84a                	sw	s2,16(sp)
1c00b378:	c64e                	sw	s3,12(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00b37a:	30047973          	csrrci	s2,mstatus,8
  struct pi_cluster_conf *conf = (struct pi_cluster_conf *)cluster_dev->config;
1c00b37e:	00452983          	lw	s3,4(a0)
  cluster_dev->data = (void *)&__rt_fc_cluster_data[cid];
1c00b382:	1c00f4b7          	lui	s1,0x1c00f
1c00b386:	02800793          	li	a5,40
  int cid = conf->id;
1c00b38a:	0049a703          	lw	a4,4(s3)
  cluster_dev->data = (void *)&__rt_fc_cluster_data[cid];
1c00b38e:	58048493          	addi	s1,s1,1408 # 1c00f580 <__rt_fc_cluster_data>
1c00b392:	42f704b3          	p.mac	s1,a4,a5
1c00b396:	c504                	sw	s1,8(a0)
  rt_event_t *event = __rt_wait_event_prepare_blocking();
1c00b398:	928ff0ef          	jal	ra,1c00a4c0 <__rt_wait_event_prepare_blocking>
  if (rt_is_fc() || (cid && !rt_has_fc()))
1c00b39c:	02000713          	li	a4,32
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00b3a0:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c00b3a4:	ca5797b3          	p.extractu	a5,a5,5,5
  rt_event_t *event = __rt_wait_event_prepare_blocking();
1c00b3a8:	842a                	mv	s0,a0
  if (rt_is_fc() || (cid && !rt_has_fc()))
1c00b3aa:	04e79563          	bne	a5,a4,1c00b3f4 <pi_cluster_open+0x86>
  event->implem.saved_pending = event->implem.pending;
1c00b3ae:	515c                	lw	a5,36(a0)
    cluster->state = RT_CLUSTER_MOUNT_START;
1c00b3b0:	0004ae23          	sw	zero,28(s1)
    cluster->mount_event = event;
1c00b3b4:	d0c8                	sw	a0,36(s1)
1c00b3b6:	d95c                	sw	a5,52(a0)
  event->implem.saved_callback = (void (*)(void *))event->arg[0];
1c00b3b8:	415c                	lw	a5,4(a0)
  event->implem.keep = 0;
1c00b3ba:	02052423          	sw	zero,40(a0)
  event->implem.saved_callback = (void (*)(void *))event->arg[0];
1c00b3be:	d55c                	sw	a5,44(a0)
  event->implem.saved_arg = (void *)event->arg[1];
1c00b3c0:	451c                	lw	a5,8(a0)
  event->arg[1] = (uintptr_t)arg;
1c00b3c2:	c504                	sw	s1,8(a0)
  event->implem.saved_arg = (void *)event->arg[1];
1c00b3c4:	d91c                	sw	a5,48(a0)
  event->arg[0] = (uintptr_t)callback;
1c00b3c6:	1c00b7b7          	lui	a5,0x1c00b
1c00b3ca:	23e78793          	addi	a5,a5,574 # 1c00b23e <__rt_cluster_mount_step>
1c00b3ce:	c15c                	sw	a5,4(a0)
  event->implem.pending = 1;  
1c00b3d0:	4785                	li	a5,1
1c00b3d2:	d15c                	sw	a5,36(a0)
    __rt_cluster_mount_step((void *)cluster);
1c00b3d4:	8526                	mv	a0,s1
1c00b3d6:	e69ff0ef          	jal	ra,1c00b23e <__rt_cluster_mount_step>
  __rt_wait_event(event);
1c00b3da:	8522                	mv	a0,s0
1c00b3dc:	a36ff0ef          	jal	ra,1c00a612 <__rt_wait_event>
  __builtin_pulp_spr_write(reg, val);
1c00b3e0:	30091073          	csrw	mstatus,s2
}
1c00b3e4:	40f2                	lw	ra,28(sp)
1c00b3e6:	4462                	lw	s0,24(sp)
1c00b3e8:	44d2                	lw	s1,20(sp)
1c00b3ea:	4942                	lw	s2,16(sp)
1c00b3ec:	49b2                	lw	s3,12(sp)
1c00b3ee:	4501                	li	a0,0
1c00b3f0:	6105                	addi	sp,sp,32
1c00b3f2:	8082                	ret
  if (__rt_cluster_mount(&__rt_fc_cluster_data[cid], conf->id, 0, event))
1c00b3f4:	0049a483          	lw	s1,4(s3)
    __rt_init_cluster_data(cid);
1c00b3f8:	8526                	mv	a0,s1
1c00b3fa:	d7fff0ef          	jal	ra,1c00b178 <__rt_init_cluster_data>
1c00b3fe:	04048513          	addi	a0,s1,64
1c00b402:	002017b7          	lui	a5,0x201
1c00b406:	055a                	slli	a0,a0,0x16
1c00b408:	40078793          	addi	a5,a5,1024 # 201400 <__L2+0x181400>
1c00b40c:	577d                	li	a4,-1
1c00b40e:	00e567a3          	p.sw	a4,a5(a0)
1c00b412:	002007b7          	lui	a5,0x200
      plp_ctrl_core_bootaddr_set_remote(cid, i, ((int)_start) & 0xffffff00);
1c00b416:	1c000737          	lui	a4,0x1c000
1c00b41a:	04478793          	addi	a5,a5,68 # 200044 <__L2+0x180044>
1c00b41e:	08070713          	addi	a4,a4,128 # 1c000080 <_start>
1c00b422:	97aa                	add	a5,a5,a0
1c00b424:	ce073733          	p.bclr	a4,a4,7,0
1c00b428:	007250fb          	lp.setupi	x1,7,1c00b430 <pi_cluster_open+0xc2>
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + 0x40 + core*4, bootAddr);
1c00b42c:	00e7a22b          	p.sw	a4,4(a5!)
1c00b430:	0001                	nop
  pulp_write32(ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cid) + ARCHI_CLUSTER_CTRL_OFFSET + EOC_FETCH_OFFSET, mask);
1c00b432:	002007b7          	lui	a5,0x200
1c00b436:	07a1                	addi	a5,a5,8
1c00b438:	577d                	li	a4,-1
1c00b43a:	00e567a3          	p.sw	a4,a5(a0)
    rt_event_push(event);
1c00b43e:	8522                	mv	a0,s0
1c00b440:	94aff0ef          	jal	ra,1c00a58a <rt_event_push>
1c00b444:	bf59                	j	1c00b3da <pi_cluster_open+0x6c>

1c00b446 <pi_cluster_close>:
  __rt_cluster_unmount(data->cid, 0, NULL);
1c00b446:	451c                	lw	a5,8(a0)
{
1c00b448:	1101                	addi	sp,sp,-32
1c00b44a:	cc22                	sw	s0,24(sp)
  __rt_cluster_unmount(data->cid, 0, NULL);
1c00b44c:	5380                	lw	s0,32(a5)
1c00b44e:	1c00f7b7          	lui	a5,0x1c00f
    if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c00b452:	0587a783          	lw	a5,88(a5) # 1c00f058 <__rt_platform>
{
1c00b456:	ce06                	sw	ra,28(sp)
    if (rt_platform() != ARCHI_PLATFORM_FPGA)
1c00b458:	0017a563          	p.beqimm	a5,1,1c00b462 <pi_cluster_close+0x1c>
      __rt_fll_deinit(__RT_FLL_CL);
1c00b45c:	4505                	li	a0,1
1c00b45e:	d11ff0ef          	jal	ra,1c00b16e <__rt_fll_deinit>
    int pending = 0;
1c00b462:	c602                	sw	zero,12(sp)
  if (cid == 0) __rt_pmu_cluster_power_down(event, &pending);
1c00b464:	e409                	bnez	s0,1c00b46e <pi_cluster_close+0x28>
1c00b466:	006c                	addi	a1,sp,12
1c00b468:	4501                	li	a0,0
1c00b46a:	915ff0ef          	jal	ra,1c00ad7e <__rt_pmu_cluster_power_down>
}
1c00b46e:	40f2                	lw	ra,28(sp)
1c00b470:	4462                	lw	s0,24(sp)
1c00b472:	4501                	li	a0,0
1c00b474:	6105                	addi	sp,sp,32
1c00b476:	8082                	ret

1c00b478 <__rt_cluster_push_fc_event>:
  while (rt_tas_lock_32((int)&__rt_cluster_fc_task_lock) == -1)
1c00b478:	100006b7          	lui	a3,0x10000
1c00b47c:	04068693          	addi	a3,a3,64 # 10000040 <__rt_cluster_fc_task_lock>
  return addr | (1<<ARCHI_L1_TAS_BIT);
1c00b480:	c146c5b3          	p.bset	a1,a3,0,20
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c00b484:	4709                	li	a4,2
1c00b486:	002047b7          	lui	a5,0x204
  signed int result = *(volatile signed int *)__rt_tas_addr(addr);
1c00b48a:	4190                	lw	a2,0(a1)
1c00b48c:	05f62063          	p.beqimm	a2,-1,1c00b4cc <__rt_cluster_push_fc_event+0x54>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00b490:	01402773          	csrr	a4,uhartid
  while(data->events != NULL)
1c00b494:	1c00f7b7          	lui	a5,0x1c00f
  return (hart_id >> 5) & 0x3f;
1c00b498:	8715                	srai	a4,a4,0x5
1c00b49a:	f2673733          	p.bclr	a4,a4,25,6
1c00b49e:	02800613          	li	a2,40
1c00b4a2:	58078793          	addi	a5,a5,1408 # 1c00f580 <__rt_fc_cluster_data>
1c00b4a6:	42c707b3          	p.mac	a5,a4,a2
1c00b4aa:	4609                	li	a2,2
1c00b4ac:	00204737          	lui	a4,0x204
1c00b4b0:	43cc                	lw	a1,4(a5)
1c00b4b2:	e585                	bnez	a1,1c00b4da <__rt_cluster_push_fc_event+0x62>
  data->events = event;
1c00b4b4:	c3c8                	sw	a0,4(a5)
  pulp_write32(evtAddr, coreSet);
1c00b4b6:	1b2017b7          	lui	a5,0x1b201
1c00b4ba:	e007a223          	sw	zero,-508(a5) # 1b200e04 <__fc_tcdm_end+0x1ff9e4>
  *(volatile signed int *)addr = value;
1c00b4be:	0006a023          	sw	zero,0(a3)
1c00b4c2:	002047b7          	lui	a5,0x204
1c00b4c6:	1007a223          	sw	zero,260(a5) # 204104 <__L2+0x184104>
}
1c00b4ca:	8082                	ret
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c00b4cc:	00e7a423          	sw	a4,8(a5)
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c00b4d0:	03c7e603          	p.elw	a2,60(a5)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c00b4d4:	00e7a223          	sw	a4,4(a5)
1c00b4d8:	bf4d                	j	1c00b48a <__rt_cluster_push_fc_event+0x12>
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_OR, evtMask);
1c00b4da:	00c72423          	sw	a2,8(a4) # 204008 <__L2+0x184008>
  value = __builtin_pulp_event_unit_read_fenced((int *)base, offset);
1c00b4de:	03c76583          	p.elw	a1,60(a4)
  ARCHI_WRITE(ARCHI_EU_DEMUX_ADDR, EU_CORE_MASK_AND, evtMask);
1c00b4e2:	00c72223          	sw	a2,4(a4)
1c00b4e6:	b7e9                	j	1c00b4b0 <__rt_cluster_push_fc_event+0x38>

1c00b4e8 <__rt_cluster_new>:
  err |= __rt_cbsys_add(RT_CBSYS_START, __rt_cluster_init, NULL);
1c00b4e8:	1c00b5b7          	lui	a1,0x1c00b
{
1c00b4ec:	1141                	addi	sp,sp,-16
  err |= __rt_cbsys_add(RT_CBSYS_START, __rt_cluster_init, NULL);
1c00b4ee:	4601                	li	a2,0
1c00b4f0:	1da58593          	addi	a1,a1,474 # 1c00b1da <__rt_cluster_init>
1c00b4f4:	4501                	li	a0,0
{
1c00b4f6:	c606                	sw	ra,12(sp)
  err |= __rt_cbsys_add(RT_CBSYS_START, __rt_cluster_init, NULL);
1c00b4f8:	ba7fe0ef          	jal	ra,1c00a09e <__rt_cbsys_add>
  if (err) rt_fatal("Unable to initialize time driver\n");
1c00b4fc:	c10d                	beqz	a0,1c00b51e <__rt_cluster_new+0x36>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00b4fe:	01402673          	csrr	a2,uhartid
1c00b502:	1c00f537          	lui	a0,0x1c00f
  return (hart_id >> 5) & 0x3f;
1c00b506:	40565593          	srai	a1,a2,0x5
1c00b50a:	f265b5b3          	p.bclr	a1,a1,25,6
1c00b50e:	f4563633          	p.bclr	a2,a2,26,5
1c00b512:	c5450513          	addi	a0,a0,-940 # 1c00ec54 <__himax_reg_init+0x1d0>
1c00b516:	09e020ef          	jal	ra,1c00d5b4 <printf>
1c00b51a:	01e020ef          	jal	ra,1c00d538 <abort>
}
1c00b51e:	40b2                	lw	ra,12(sp)
1c00b520:	0141                	addi	sp,sp,16
1c00b522:	8082                	ret

1c00b524 <__rt_cluster_pulpos_emu_init>:
static struct pi_device *__rt_fc_cluster_device;
static struct pi_cluster_task __rt_pulpos_emu_global_cluster_task;


static void __attribute__((constructor)) __rt_cluster_pulpos_emu_init()
{
1c00b524:	1141                	addi	sp,sp,-16
  int nb_cluster = rt_nb_cluster();

  __rt_fc_cluster_device = rt_alloc(RT_ALLOC_FC_DATA, sizeof(struct pi_device)*nb_cluster);
1c00b526:	45b1                	li	a1,12
1c00b528:	4505                	li	a0,1
{
1c00b52a:	c606                	sw	ra,12(sp)
  __rt_fc_cluster_device = rt_alloc(RT_ALLOC_FC_DATA, sizeof(struct pi_device)*nb_cluster);
1c00b52c:	9feff0ef          	jal	ra,1c00a72a <rt_alloc>
1c00b530:	1c00f7b7          	lui	a5,0x1c00f
1c00b534:	52a7a023          	sw	a0,1312(a5) # 1c00f520 <__rt_fc_cluster_device>
  if (__rt_fc_cluster_device == NULL) {
1c00b538:	e10d                	bnez	a0,1c00b55a <__rt_cluster_pulpos_emu_init+0x36>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00b53a:	01402673          	csrr	a2,uhartid
    rt_fatal("Unable to allocate cluster control structure\n");
1c00b53e:	1c00f537          	lui	a0,0x1c00f
  return (hart_id >> 5) & 0x3f;
1c00b542:	40565593          	srai	a1,a2,0x5
1c00b546:	f265b5b3          	p.bclr	a1,a1,25,6
1c00b54a:	f4563633          	p.bclr	a2,a2,26,5
1c00b54e:	c9c50513          	addi	a0,a0,-868 # 1c00ec9c <__himax_reg_init+0x218>
1c00b552:	062020ef          	jal	ra,1c00d5b4 <printf>
1c00b556:	7e3010ef          	jal	ra,1c00d538 <abort>
    return;
  }
}
1c00b55a:	40b2                	lw	ra,12(sp)
1c00b55c:	0141                	addi	sp,sp,16
1c00b55e:	8082                	ret

1c00b560 <rt_cluster_call>:

int rt_cluster_call(rt_cluster_call_t *_call, int cid, void (*entry)(void *arg), void *arg, void *stacks, int master_stack_size, int slave_stack_size, int nb_pe, rt_event_t *event)
{
1c00b560:	7139                	addi	sp,sp,-64
1c00b562:	d84a                	sw	s2,48(sp)
1c00b564:	4906                	lw	s2,64(sp)
1c00b566:	dc22                	sw	s0,56(sp)
1c00b568:	842e                	mv	s0,a1
1c00b56a:	de06                	sw	ra,60(sp)
1c00b56c:	da26                	sw	s1,52(sp)
1c00b56e:	d64e                	sw	s3,44(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00b570:	300479f3          	csrrci	s3,mstatus,8
  __asm__ __volatile__ ("" : : : "memory");
1c00b574:	84ca                	mv	s1,s2
  if (likely(event != NULL)) return event;
1c00b576:	02091163          	bnez	s2,1c00b598 <rt_cluster_call+0x38>
  return __rt_wait_event_prepare_blocking();
1c00b57a:	ce32                	sw	a2,28(sp)
1c00b57c:	cc36                	sw	a3,24(sp)
1c00b57e:	ca3a                	sw	a4,20(sp)
1c00b580:	c83e                	sw	a5,16(sp)
1c00b582:	c642                	sw	a6,12(sp)
1c00b584:	c446                	sw	a7,8(sp)
1c00b586:	f3bfe0ef          	jal	ra,1c00a4c0 <__rt_wait_event_prepare_blocking>
1c00b58a:	48a2                	lw	a7,8(sp)
1c00b58c:	4832                	lw	a6,12(sp)
1c00b58e:	47c2                	lw	a5,16(sp)
1c00b590:	4752                	lw	a4,20(sp)
1c00b592:	46e2                	lw	a3,24(sp)
1c00b594:	4672                	lw	a2,28(sp)
1c00b596:	84aa                	mv	s1,a0
static inline struct pi_cluster_task *pi_cluster_task(struct pi_cluster_task *task, void (*entry)(void*), void *arg)
{
    #if defined(PMSIS_DRIVERS)
    memset(task, 0, sizeof(struct pi_cluster_task));
    #endif  /* PMSIS_DRIVERS */
    task->entry = entry;
1c00b598:	1c00f5b7          	lui	a1,0x1c00f
1c00b59c:	2c458513          	addi	a0,a1,708 # 1c00f2c4 <__rt_pulpos_emu_global_cluster_task>
  struct pi_cluster_task *task = &__rt_pulpos_emu_global_cluster_task;

  pi_cluster_task(task, entry, arg);

  task->stacks = stacks;
  task->stack_size = master_stack_size;
1c00b5a0:	c55c                	sw	a5,12(a0)
  task->slave_stack_size = slave_stack_size;
  task->nb_cores = nb_pe;

  if (pi_cluster_send_task_to_cl_async(&__rt_fc_cluster_device[cid], task, call_event))
1c00b5a2:	1c00f7b7          	lui	a5,0x1c00f
1c00b5a6:	c110                	sw	a2,0(a0)
    task->arg = arg;
1c00b5a8:	c154                	sw	a3,4(a0)
  task->stacks = stacks;
1c00b5aa:	c518                	sw	a4,8(a0)
  task->slave_stack_size = slave_stack_size;
1c00b5ac:	01052823          	sw	a6,16(a0)
  task->nb_cores = nb_pe;
1c00b5b0:	01152a23          	sw	a7,20(a0)
  if (pi_cluster_send_task_to_cl_async(&__rt_fc_cluster_device[cid], task, call_event))
1c00b5b4:	5207a503          	lw	a0,1312(a5) # 1c00f520 <__rt_fc_cluster_device>
1c00b5b8:	47b1                	li	a5,12
1c00b5ba:	8626                	mv	a2,s1
1c00b5bc:	42f40533          	p.mac	a0,s0,a5
1c00b5c0:	2c458593          	addi	a1,a1,708
1c00b5c4:	2061                	jal	1c00b64c <pi_cluster_send_task_to_cl_async>
1c00b5c6:	842a                	mv	s0,a0
1c00b5c8:	cd01                	beqz	a0,1c00b5e0 <rt_cluster_call+0x80>
  __builtin_pulp_spr_write(reg, val);
1c00b5ca:	30099073          	csrw	mstatus,s3
  {
  	rt_irq_restore(irq);
  	return -1;
1c00b5ce:	547d                	li	s0,-1
  __rt_wait_event_check(event, call_event);

  rt_irq_restore(irq);

  return 0;
}
1c00b5d0:	8522                	mv	a0,s0
1c00b5d2:	50f2                	lw	ra,60(sp)
1c00b5d4:	5462                	lw	s0,56(sp)
1c00b5d6:	54d2                	lw	s1,52(sp)
1c00b5d8:	5942                	lw	s2,48(sp)
1c00b5da:	59b2                	lw	s3,44(sp)
1c00b5dc:	6121                	addi	sp,sp,64
1c00b5de:	8082                	ret
  if (event == NULL) __rt_wait_event(call_event);
1c00b5e0:	00091563          	bnez	s2,1c00b5ea <rt_cluster_call+0x8a>
1c00b5e4:	8526                	mv	a0,s1
1c00b5e6:	82cff0ef          	jal	ra,1c00a612 <__rt_wait_event>
1c00b5ea:	30099073          	csrw	mstatus,s3
  return 0;
1c00b5ee:	b7cd                	j	1c00b5d0 <rt_cluster_call+0x70>

1c00b5f0 <rt_cluster_mount>:

void rt_cluster_mount(int mount, int cid, int flags, rt_event_t *event)
{
1c00b5f0:	7139                	addi	sp,sp,-64
1c00b5f2:	dc22                	sw	s0,56(sp)
1c00b5f4:	da26                	sw	s1,52(sp)
1c00b5f6:	d84a                	sw	s2,48(sp)
1c00b5f8:	4431                	li	s0,12
1c00b5fa:	1c00f4b7          	lui	s1,0x1c00f
1c00b5fe:	de06                	sw	ra,60(sp)
1c00b600:	d64e                	sw	s3,44(sp)
1c00b602:	8936                	mv	s2,a3
1c00b604:	02858433          	mul	s0,a1,s0
1c00b608:	52048493          	addi	s1,s1,1312 # 1c00f520 <__rt_fc_cluster_device>
  if (mount)
1c00b60c:	c91d                	beqz	a0,1c00b642 <rt_cluster_mount+0x52>
  {
    struct pi_cluster_conf conf;
    pi_cluster_conf_init(&conf);
1c00b60e:	0028                	addi	a0,sp,8
1c00b610:	89ae                	mv	s3,a1
1c00b612:	d57ff0ef          	jal	ra,1c00b368 <pi_cluster_conf_init>
    pi_open_from_conf(&__rt_fc_cluster_device[cid], &conf);
1c00b616:	4088                	lw	a0,0(s1)
1c00b618:	002c                	addi	a1,sp,8
1c00b61a:	9522                	add	a0,a0,s0
1c00b61c:	913fe0ef          	jal	ra,1c009f2e <pi_open_from_conf>
    conf.id = cid;
    pi_cluster_open(&__rt_fc_cluster_device[cid]);
1c00b620:	4088                	lw	a0,0(s1)
    conf.id = cid;
1c00b622:	c64e                	sw	s3,12(sp)
    pi_cluster_open(&__rt_fc_cluster_device[cid]);
1c00b624:	9522                	add	a0,a0,s0
1c00b626:	d49ff0ef          	jal	ra,1c00b36e <pi_cluster_open>
  else
  {
    pi_cluster_close(&__rt_fc_cluster_device[cid]);
  }

  if (event)
1c00b62a:	00090563          	beqz	s2,1c00b634 <rt_cluster_mount+0x44>
    rt_event_push(event);
1c00b62e:	854a                	mv	a0,s2
1c00b630:	f5bfe0ef          	jal	ra,1c00a58a <rt_event_push>
}
1c00b634:	50f2                	lw	ra,60(sp)
1c00b636:	5462                	lw	s0,56(sp)
1c00b638:	54d2                	lw	s1,52(sp)
1c00b63a:	5942                	lw	s2,48(sp)
1c00b63c:	59b2                	lw	s3,44(sp)
1c00b63e:	6121                	addi	sp,sp,64
1c00b640:	8082                	ret
    pi_cluster_close(&__rt_fc_cluster_device[cid]);
1c00b642:	4088                	lw	a0,0(s1)
1c00b644:	9522                	add	a0,a0,s0
1c00b646:	e01ff0ef          	jal	ra,1c00b446 <pi_cluster_close>
1c00b64a:	b7c5                	j	1c00b62a <rt_cluster_mount+0x3a>

1c00b64c <pi_cluster_send_task_to_cl_async>:
  }
}
#endif

int pi_cluster_send_task_to_cl_async(struct pi_device *device, struct pi_cluster_task *task, pi_task_t *async_task)
{
1c00b64c:	1101                	addi	sp,sp,-32
1c00b64e:	ca26                	sw	s1,20(sp)
  rt_fc_cluster_data_t *data = (rt_fc_cluster_data_t *)device->data;
1c00b650:	4504                	lw	s1,8(a0)
{
1c00b652:	cc22                	sw	s0,24(sp)
1c00b654:	c256                	sw	s5,4(sp)
1c00b656:	842e                	mv	s0,a1
1c00b658:	8ab2                	mv	s5,a2
1c00b65a:	ce06                	sw	ra,28(sp)
1c00b65c:	c84a                	sw	s2,16(sp)
1c00b65e:	c64e                	sw	s3,12(sp)
1c00b660:	c452                	sw	s4,8(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00b662:	30047a73          	csrrci	s4,mstatus,8

  int lock = __rt_cluster_lock(data);

  __rt_task_init(async_task);
  
  task->implem.pending = 1;
1c00b666:	4785                	li	a5,1
  task->done = 0;
1c00b668:	00060a23          	sb	zero,20(a2)
1c00b66c:	d1dc                	sw	a5,36(a1)

  rt_cluster_call_pool_t *cl_data = data->pool;

  if (task->nb_cores == 0)
1c00b66e:	49dc                	lw	a5,20(a1)
  rt_cluster_call_pool_t *cl_data = data->pool;
1c00b670:	0144a983          	lw	s3,20(s1)
  if (task->nb_cores == 0)
1c00b674:	e399                	bnez	a5,1c00b67a <pi_cluster_send_task_to_cl_async+0x2e>
    task->nb_cores = pi_cl_cluster_nb_cores();
1c00b676:	47a1                	li	a5,8
1c00b678:	c9dc                	sw	a5,20(a1)

  if (task->stacks == NULL)
1c00b67a:	441c                	lw	a5,8(s0)
1c00b67c:	ef85                	bnez	a5,1c00b6b4 <pi_cluster_send_task_to_cl_async+0x68>
  {
    if (task->stack_size == 0)
1c00b67e:	445c                	lw	a5,12(s0)
1c00b680:	eb81                	bnez	a5,1c00b690 <pi_cluster_send_task_to_cl_async+0x44>
    {
      task->stack_size = 0x800;
1c00b682:	6785                	lui	a5,0x1
1c00b684:	80078793          	addi	a5,a5,-2048 # 800 <__rt_stack_size>
1c00b688:	c45c                	sw	a5,12(s0)
      task->slave_stack_size = 0x400;
1c00b68a:	40000793          	li	a5,1024
1c00b68e:	c81c                	sw	a5,16(s0)
    }

    if (task->slave_stack_size == 0)
1c00b690:	481c                	lw	a5,16(s0)
1c00b692:	00c42903          	lw	s2,12(s0)
1c00b696:	e399                	bnez	a5,1c00b69c <pi_cluster_send_task_to_cl_async+0x50>
      task->slave_stack_size = task->stack_size;
1c00b698:	01242823          	sw	s2,16(s0)

    int stacks_size = task->stack_size + task->slave_stack_size * (task->nb_cores - 1);
1c00b69c:	485c                	lw	a5,20(s0)
1c00b69e:	4818                	lw	a4,16(s0)

    if (data->stacks == NULL || stacks_size != data->stacks_size)
1c00b6a0:	448c                	lw	a1,8(s1)
    int stacks_size = task->stack_size + task->slave_stack_size * (task->nb_cores - 1);
1c00b6a2:	17fd                	addi	a5,a5,-1
1c00b6a4:	42e78933          	p.mac	s2,a5,a4
    if (data->stacks == NULL || stacks_size != data->stacks_size)
1c00b6a8:	c9b5                	beqz	a1,1c00b71c <pi_cluster_send_task_to_cl_async+0xd0>
1c00b6aa:	44d0                	lw	a2,12(s1)
1c00b6ac:	05261f63          	bne	a2,s2,1c00b70a <pi_cluster_send_task_to_cl_async+0xbe>

      if (data->stacks == NULL)
        goto error;
    }

    task->stacks = data->stacks;
1c00b6b0:	449c                	lw	a5,8(s1)
1c00b6b2:	c41c                	sw	a5,8(s0)

  task->completion_callback = async_task;
#ifdef ARCHI_HAS_CC
  task->implem.core_mask = (1<<(task->nb_cores-1)) - 1;
#else
  task->implem.core_mask = (1<<task->nb_cores) - 1;
1c00b6b4:	4858                	lw	a4,20(s0)
1c00b6b6:	4785                	li	a5,1
  task->completion_callback = async_task;
1c00b6b8:	01542c23          	sw	s5,24(s0)
  task->implem.core_mask = (1<<task->nb_cores) - 1;
1c00b6bc:	00e797b3          	sll	a5,a5,a4
1c00b6c0:	17fd                	addi	a5,a5,-1
1c00b6c2:	d41c                	sw	a5,40(s0)
#endif

  task->next = NULL;
1c00b6c4:	02042023          	sw	zero,32(s0)

  rt_compiler_barrier();

  if (cl_data->last_call_fc)
1c00b6c8:	0089a783          	lw	a5,8(s3)
1c00b6cc:	cbb5                	beqz	a5,1c00b740 <pi_cluster_send_task_to_cl_async+0xf4>
  {
    cl_data->last_call_fc->next = task;
1c00b6ce:	d380                	sw	s0,32(a5)
  else
  {
    cl_data->first_call_fc = task;
  }

  cl_data->last_call_fc = task;
1c00b6d0:	0089a423          	sw	s0,8(s3)

  rt_compiler_barrier();
  
  if (cl_data->first_call_fc_for_cl == NULL)
1c00b6d4:	0009a783          	lw	a5,0(s3)
1c00b6d8:	e399                	bnez	a5,1c00b6de <pi_cluster_send_task_to_cl_async+0x92>
    cl_data->first_call_fc_for_cl = task;
1c00b6da:	0089a023          	sw	s0,0(s3)
  return ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cluster) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
1c00b6de:	509c                	lw	a5,32(s1)
  pulp_write32(evtAddr, coreSet);
1c00b6e0:	00201737          	lui	a4,0x201
1c00b6e4:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
  return ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(cluster) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (event << 2);
1c00b6e8:	04078793          	addi	a5,a5,64
1c00b6ec:	07da                	slli	a5,a5,0x16
  pulp_write32(evtAddr, coreSet);
1c00b6ee:	0007e723          	p.sw	zero,a4(a5)
  __builtin_pulp_spr_write(reg, val);
1c00b6f2:	300a1073          	csrw	mstatus,s4
  rt_compiler_barrier();
  eu_evt_trig(eu_evt_trig_cluster_addr(data->cid, RT_CLUSTER_CALL_EVT), 0);

  __rt_cluster_unlock(data, lock);

  return 0;
1c00b6f6:	4501                	li	a0,0

error:
  __rt_cluster_unlock(data, lock);
  return -1;
}
1c00b6f8:	40f2                	lw	ra,28(sp)
1c00b6fa:	4462                	lw	s0,24(sp)
1c00b6fc:	44d2                	lw	s1,20(sp)
1c00b6fe:	4942                	lw	s2,16(sp)
1c00b700:	49b2                	lw	s3,12(sp)
1c00b702:	4a22                	lw	s4,8(sp)
1c00b704:	4a92                	lw	s5,4(sp)
1c00b706:	6105                	addi	sp,sp,32
1c00b708:	8082                	ret

#if defined(ARCHI_HAS_L1)

extern rt_alloc_t *__rt_alloc_l1;

static inline rt_alloc_t *rt_alloc_l1(int cid) { return &__rt_alloc_l1[cid]; }
1c00b70a:	509c                	lw	a5,32(s1)
1c00b70c:	1c00f737          	lui	a4,0x1c00f
1c00b710:	56072503          	lw	a0,1376(a4) # 1c00f560 <__rt_alloc_l1>
1c00b714:	078a                	slli	a5,a5,0x2
        rt_user_free(rt_alloc_l1(data->cid), data->stacks, data->stacks_size);
1c00b716:	953e                	add	a0,a0,a5
1c00b718:	fc7fe0ef          	jal	ra,1c00a6de <rt_user_free>
1c00b71c:	509c                	lw	a5,32(s1)
1c00b71e:	1c00f737          	lui	a4,0x1c00f
1c00b722:	56072503          	lw	a0,1376(a4) # 1c00f560 <__rt_alloc_l1>
1c00b726:	078a                	slli	a5,a5,0x2
      data->stacks_size = stacks_size;
1c00b728:	0124a623          	sw	s2,12(s1)
      data->stacks = rt_user_alloc(rt_alloc_l1(data->cid), stacks_size);
1c00b72c:	85ca                	mv	a1,s2
1c00b72e:	953e                	add	a0,a0,a5
1c00b730:	f67fe0ef          	jal	ra,1c00a696 <rt_user_alloc>
1c00b734:	c488                	sw	a0,8(s1)
      if (data->stacks == NULL)
1c00b736:	fd2d                	bnez	a0,1c00b6b0 <pi_cluster_send_task_to_cl_async+0x64>
1c00b738:	300a1073          	csrw	mstatus,s4
  return -1;
1c00b73c:	557d                	li	a0,-1
1c00b73e:	bf6d                	j	1c00b6f8 <pi_cluster_send_task_to_cl_async+0xac>
    cl_data->first_call_fc = task;
1c00b740:	0089a223          	sw	s0,4(s3)
1c00b744:	b771                	j	1c00b6d0 <pi_cluster_send_task_to_cl_async+0x84>

1c00b746 <pi_cluster_send_task_to_cl>:



int pi_cluster_send_task_to_cl(struct pi_device *device, struct pi_cluster_task *task)
{
1c00b746:	7175                	addi	sp,sp,-144
  task->id = PI_TASK_NONE_ID;
1c00b748:	4785                	li	a5,1
  pi_task_t fc_task;

  pi_task_block(&fc_task);

  if (pi_cluster_send_task_to_cl_async(device, task, &fc_task))
1c00b74a:	860a                	mv	a2,sp
{
1c00b74c:	c522                	sw	s0,136(sp)
1c00b74e:	c706                	sw	ra,140(sp)
1c00b750:	c326                	sw	s1,132(sp)
1c00b752:	c14a                	sw	s2,128(sp)
1c00b754:	cc3e                	sw	a5,24(sp)
  task->arg[0] = (uint32_t)0;
1c00b756:	c202                	sw	zero,4(sp)
  task->implem.keep = 1;
1c00b758:	d43e                	sw	a5,40(sp)
1c00b75a:	00010a23          	sb	zero,20(sp)
  if (pi_cluster_send_task_to_cl_async(device, task, &fc_task))
1c00b75e:	eefff0ef          	jal	ra,1c00b64c <pi_cluster_send_task_to_cl_async>
  {
    return -1;
1c00b762:	547d                	li	s0,-1
  if (pi_cluster_send_task_to_cl_async(device, task, &fc_task))
1c00b764:	e509                	bnez	a0,1c00b76e <pi_cluster_send_task_to_cl+0x28>
1c00b766:	842a                	mv	s0,a0
  while(!task->done)
1c00b768:	01410783          	lb	a5,20(sp)
1c00b76c:	cb81                	beqz	a5,1c00b77c <pi_cluster_send_task_to_cl+0x36>
  }

  pi_task_wait_on(&fc_task);

  return 0;
}
1c00b76e:	8522                	mv	a0,s0
1c00b770:	40ba                	lw	ra,140(sp)
1c00b772:	442a                	lw	s0,136(sp)
1c00b774:	449a                	lw	s1,132(sp)
1c00b776:	490a                	lw	s2,128(sp)
1c00b778:	6149                	addi	sp,sp,144
1c00b77a:	8082                	ret
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00b77c:	30047973          	csrrci	s2,mstatus,8
  __rt_event_execute(__rt_event_get_current_sched(), wait);
1c00b780:	4585                	li	a1,1
1c00b782:	01c00513          	li	a0,28
1c00b786:	e29fe0ef          	jal	ra,1c00a5ae <__rt_event_execute>
  __builtin_pulp_spr_write(reg, val);
1c00b78a:	30091073          	csrw	mstatus,s2
1c00b78e:	bfe9                	j	1c00b768 <pi_cluster_send_task_to_cl+0x22>

1c00b790 <pi_pad_set_function>:
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00b790:	300476f3          	csrrci	a3,mstatus,8
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id));
1c00b794:	068417b7          	lui	a5,0x6841
  unsigned int padBit = APB_SOC_PADFUN_BIT(pad);
1c00b798:	00151713          	slli	a4,a0,0x1
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id));
1c00b79c:	05078793          	addi	a5,a5,80 # 6841050 <__L2+0x67c1050>
  unsigned int padfunId = APB_SOC_PADFUN_NO(pad);
1c00b7a0:	8111                	srli	a0,a0,0x4
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id));
1c00b7a2:	953e                	add	a0,a0,a5
1c00b7a4:	050a                	slli	a0,a0,0x2
  unsigned int padBit = APB_SOC_PADFUN_BIT(pad);
1c00b7a6:	8b79                	andi	a4,a4,30
  return pulp_read32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id));
1c00b7a8:	4110                	lw	a2,0(a0)
  unsigned int oldval = hal_apb_soc_padfun_get(padfunId) & ~(((1<<APB_SOC_PADFUN_SIZE)-1) << padBit);
1c00b7aa:	478d                	li	a5,3
1c00b7ac:	00e797b3          	sll	a5,a5,a4
1c00b7b0:	fff7c793          	not	a5,a5
1c00b7b4:	8ff1                	and	a5,a5,a2
  unsigned int newVal = oldval | (func << padBit);
1c00b7b6:	00e595b3          	sll	a1,a1,a4
1c00b7ba:	8ddd                	or	a1,a1,a5
  pulp_write32(ARCHI_APB_SOC_CTRL_ADDR + APB_SOC_PADFUN_OFFSET(id), value);
1c00b7bc:	c10c                	sw	a1,0(a0)
  __builtin_pulp_spr_write(reg, val);
1c00b7be:	30069073          	csrw	mstatus,a3
void pi_pad_set_function(pi_pad_e pad, pi_pad_func_e function)
{
  int irq = rt_irq_disable();
  hal_apb_soc_pad_set_function(pad, function);
  rt_irq_restore(irq);
}
1c00b7c2:	8082                	ret

1c00b7c4 <pi_pad_init>:

void pi_pad_init(uint32_t pad_values[])
{
  for (int i=0; i<ARCHI_APB_SOC_PADFUN_NB; i++)
  {
    hal_apb_soc_padfun_set(i, pad_values[i]);
1c00b7c4:	4114                	lw	a3,0(a0)
1c00b7c6:	1a1047b7          	lui	a5,0x1a104
1c00b7ca:	14078713          	addi	a4,a5,320 # 1a104140 <__l1_end+0xa1040fc>
1c00b7ce:	c314                	sw	a3,0(a4)
1c00b7d0:	4154                	lw	a3,4(a0)
1c00b7d2:	14478713          	addi	a4,a5,324
1c00b7d6:	14878793          	addi	a5,a5,328
1c00b7da:	c314                	sw	a3,0(a4)
1c00b7dc:	4518                	lw	a4,8(a0)
1c00b7de:	c398                	sw	a4,0(a5)
  }  
}
1c00b7e0:	8082                	ret

1c00b7e2 <l2_memcpy>:
  req = __pi_hyper_cluster_reqs_first;
  if (req)
  {
    __pi_hyper_cluster_req_exec(req);
  }
}
1c00b7e2:	87aa                	mv	a5,a0
1c00b7e4:	962e                	add	a2,a2,a1
1c00b7e6:	00c59363          	bne	a1,a2,1c00b7ec <l2_memcpy+0xa>
1c00b7ea:	8082                	ret
1c00b7ec:	0015c70b          	p.lbu	a4,1(a1!)
1c00b7f0:	00e780ab          	p.sb	a4,1(a5!)
1c00b7f4:	bfcd                	j	1c00b7e6 <l2_memcpy+0x4>

1c00b7f6 <rt_event_enqueue>:
1c00b7f6:	300476f3          	csrrci	a3,mstatus,8
1c00b7fa:	01c02603          	lw	a2,28(zero) # 1c <__rt_sched>
1c00b7fe:	00052023          	sw	zero,0(a0)
1c00b802:	01c00713          	li	a4,28
1c00b806:	c619                	beqz	a2,1c00b814 <rt_event_enqueue+0x1e>
1c00b808:	435c                	lw	a5,4(a4)
1c00b80a:	c388                	sw	a0,0(a5)
1c00b80c:	c348                	sw	a0,4(a4)
1c00b80e:	30069073          	csrw	mstatus,a3
1c00b812:	8082                	ret
1c00b814:	00a02e23          	sw	a0,28(zero) # 1c <__rt_sched>
1c00b818:	bfd5                	j	1c00b80c <rt_event_enqueue+0x16>

1c00b81a <pi_task_wait_on.isra.4>:
1c00b81a:	1141                	addi	sp,sp,-16
1c00b81c:	c422                	sw	s0,8(sp)
1c00b81e:	c226                	sw	s1,4(sp)
1c00b820:	c606                	sw	ra,12(sp)
1c00b822:	c04a                	sw	s2,0(sp)
1c00b824:	842a                	mv	s0,a0
1c00b826:	00040783          	lb	a5,0(s0)
1c00b82a:	c799                	beqz	a5,1c00b838 <pi_task_wait_on.isra.4+0x1e>
1c00b82c:	40b2                	lw	ra,12(sp)
1c00b82e:	4422                	lw	s0,8(sp)
1c00b830:	4492                	lw	s1,4(sp)
1c00b832:	4902                	lw	s2,0(sp)
1c00b834:	0141                	addi	sp,sp,16
1c00b836:	8082                	ret
1c00b838:	30047973          	csrrci	s2,mstatus,8
1c00b83c:	4585                	li	a1,1
1c00b83e:	01c00513          	li	a0,28
1c00b842:	d6dfe0ef          	jal	ra,1c00a5ae <__rt_event_execute>
1c00b846:	30091073          	csrw	mstatus,s2
1c00b84a:	bff1                	j	1c00b826 <pi_task_wait_on.isra.4+0xc>

1c00b84c <__pi_hyper_pin_settings>:
1c00b84c:	1141                	addi	sp,sp,-16
1c00b84e:	c422                	sw	s0,8(sp)
1c00b850:	1c00f437          	lui	s0,0x1c00f
1c00b854:	cf040413          	addi	s0,s0,-784 # 1c00ecf0 <__hyper_pad>
1c00b858:	c226                	sw	s1,4(sp)
1c00b85a:	c606                	sw	ra,12(sp)
1c00b85c:	03440493          	addi	s1,s0,52
1c00b860:	0044250b          	p.lw	a0,4(s0!)
1c00b864:	458d                	li	a1,3
1c00b866:	f2bff0ef          	jal	ra,1c00b790 <pi_pad_set_function>
1c00b86a:	fe941be3          	bne	s0,s1,1c00b860 <__pi_hyper_pin_settings+0x14>
1c00b86e:	40b2                	lw	ra,12(sp)
1c00b870:	4422                	lw	s0,8(sp)
1c00b872:	4492                	lw	s1,4(sp)
1c00b874:	0141                	addi	sp,sp,16
1c00b876:	8082                	ret

1c00b878 <__pi_hyper_pin_reset_settings>:
1c00b878:	1141                	addi	sp,sp,-16
1c00b87a:	c422                	sw	s0,8(sp)
1c00b87c:	1c00f437          	lui	s0,0x1c00f
1c00b880:	cf040413          	addi	s0,s0,-784 # 1c00ecf0 <__hyper_pad>
1c00b884:	c226                	sw	s1,4(sp)
1c00b886:	c606                	sw	ra,12(sp)
1c00b888:	03440493          	addi	s1,s0,52
1c00b88c:	0044250b          	p.lw	a0,4(s0!)
1c00b890:	4581                	li	a1,0
1c00b892:	effff0ef          	jal	ra,1c00b790 <pi_pad_set_function>
1c00b896:	fe941be3          	bne	s0,s1,1c00b88c <__pi_hyper_pin_reset_settings+0x14>
1c00b89a:	40b2                	lw	ra,12(sp)
1c00b89c:	4422                	lw	s0,8(sp)
1c00b89e:	4492                	lw	s1,4(sp)
1c00b8a0:	0141                	addi	sp,sp,16
1c00b8a2:	8082                	ret

1c00b8a4 <pi_hyper_conf_init>:
1c00b8a4:	57fd                	li	a5,-1
1c00b8a6:	00f50223          	sb	a5,4(a0)
1c00b8aa:	4785                	li	a5,1
1c00b8ac:	c55c                	sw	a5,12(a0)
1c00b8ae:	00052423          	sw	zero,8(a0)
1c00b8b2:	8082                	ret

1c00b8b4 <pi_hyper_open>:
1c00b8b4:	1141                	addi	sp,sp,-16
1c00b8b6:	c422                	sw	s0,8(sp)
1c00b8b8:	c04a                	sw	s2,0(sp)
1c00b8ba:	842a                	mv	s0,a0
1c00b8bc:	00452903          	lw	s2,4(a0)
1c00b8c0:	4541                	li	a0,16
1c00b8c2:	c606                	sw	ra,12(sp)
1c00b8c4:	c226                	sw	s1,4(sp)
1c00b8c6:	f89fe0ef          	jal	ra,1c00a84e <pi_l2_malloc>
1c00b8ca:	c115                	beqz	a0,1c00b8ee <pi_hyper_open+0x3a>
1c00b8cc:	00c92783          	lw	a5,12(s2)
1c00b8d0:	84aa                	mv	s1,a0
1c00b8d2:	0217b063          	p.bneimm	a5,1,1c00b8f2 <pi_hyper_open+0x3e>
1c00b8d6:	000f4637          	lui	a2,0xf4
1c00b8da:	24060613          	addi	a2,a2,576 # f4240 <__L2+0x74240>
1c00b8de:	4581                	li	a1,0
1c00b8e0:	154010ef          	jal	ra,1c00ca34 <rt_extern_alloc_init>
1c00b8e4:	c519                	beqz	a0,1c00b8f2 <pi_hyper_open+0x3e>
1c00b8e6:	45c1                	li	a1,16
1c00b8e8:	8526                	mv	a0,s1
1c00b8ea:	f73fe0ef          	jal	ra,1c00a85c <pi_l2_free>
1c00b8ee:	557d                	li	a0,-1
1c00b8f0:	a0f1                	j	1c00b9bc <pi_hyper_open+0x108>
1c00b8f2:	478d                	li	a5,3
1c00b8f4:	c0dc                	sw	a5,4(s1)
1c00b8f6:	00892783          	lw	a5,8(s2)
1c00b8fa:	c49c                	sw	a5,8(s1)
1c00b8fc:	00c92783          	lw	a5,12(s2)
1c00b900:	c4dc                	sw	a5,12(s1)
1c00b902:	1c00f7b7          	lui	a5,0x1c00f
1c00b906:	52878793          	addi	a5,a5,1320 # 1c00f528 <__rt_hyper_open_count>
1c00b90a:	4398                	lw	a4,0(a5)
1c00b90c:	00170693          	addi	a3,a4,1
1c00b910:	c394                	sw	a3,0(a5)
1c00b912:	e739                	bnez	a4,1c00b960 <pi_hyper_open+0xac>
1c00b914:	1a1067b7          	lui	a5,0x1a106
1c00b918:	0087a703          	lw	a4,8(a5) # 1a106008 <__l1_end+0xa105fc4>
1c00b91c:	c0673733          	p.bclr	a4,a4,0,6
1c00b920:	00e7a423          	sw	a4,8(a5)
1c00b924:	0087a703          	lw	a4,8(a5)
1c00b928:	c0773733          	p.bclr	a4,a4,0,7
1c00b92c:	00e7a423          	sw	a4,8(a5)
1c00b930:	1a1027b7          	lui	a5,0x1a102
1c00b934:	78078793          	addi	a5,a5,1920 # 1a102780 <__l1_end+0xa10273c>
1c00b938:	4398                	lw	a4,0(a5)
1c00b93a:	c0374733          	p.bset	a4,a4,0,3
1c00b93e:	c398                	sw	a4,0(a5)
1c00b940:	1c0007b7          	lui	a5,0x1c000
1c00b944:	54878793          	addi	a5,a5,1352 # 1c000548 <__rt_hyper_handle_copy>
1c00b948:	10f02623          	sw	a5,268(zero) # 10c <_l1_preload_size+0xcc>
1c00b94c:	0e002823          	sw	zero,240(zero) # f0 <_l1_preload_size+0xb0>
1c00b950:	12f02623          	sw	a5,300(zero) # 12c <_l1_preload_size+0xec>
1c00b954:	10002823          	sw	zero,272(zero) # 110 <_l1_preload_size+0xd0>
1c00b958:	30f02423          	sw	a5,776(zero) # 308 <__rt_hyper_udma_handle>
1c00b95c:	ef1ff0ef          	jal	ra,1c00b84c <__pi_hyper_pin_settings>
1c00b960:	00c92783          	lw	a5,12(s2)
1c00b964:	00892703          	lw	a4,8(s2)
1c00b968:	17fd                	addi	a5,a5,-1
1c00b96a:	0017b793          	seqz	a5,a5
1c00b96e:	078a                	slli	a5,a5,0x2
1c00b970:	ef21                	bnez	a4,1c00b9c8 <pi_hyper_open+0x114>
1c00b972:	1a102737          	lui	a4,0x1a102
1c00b976:	1b470613          	addi	a2,a4,436 # 1a1021b4 <__l1_end+0xa102170>
1c00b97a:	4214                	lw	a3,0(a2)
1c00b97c:	6591                	lui	a1,0x4
1c00b97e:	fff58513          	addi	a0,a1,-1 # 3fff <__rt_stack_size+0x37ff>
1c00b982:	73b6f693          	andi	a3,a3,1851
1c00b986:	8fd5                	or	a5,a5,a3
1c00b988:	c21c                	sw	a5,0(a2)
1c00b98a:	1a870793          	addi	a5,a4,424
1c00b98e:	4394                	lw	a3,0(a5)
1c00b990:	f0058593          	addi	a1,a1,-256
1c00b994:	8ee9                	and	a3,a3,a0
1c00b996:	8eed                	and	a3,a3,a1
1c00b998:	1006c6b3          	p.exths	a3,a3
1c00b99c:	c394                	sw	a3,0(a5)
1c00b99e:	4214                	lw	a3,0(a2)
1c00b9a0:	7376f693          	andi	a3,a3,1847
1c00b9a4:	c214                	sw	a3,0(a2)
1c00b9a6:	4398                	lw	a4,0(a5)
1c00b9a8:	668d                	lui	a3,0x3
1c00b9aa:	0ff68693          	addi	a3,a3,255 # 30ff <__rt_stack_size+0x28ff>
1c00b9ae:	8f69                	and	a4,a4,a0
1c00b9b0:	8f75                	and	a4,a4,a3
1c00b9b2:	c4874733          	p.bset	a4,a4,2,8
1c00b9b6:	c398                	sw	a4,0(a5)
1c00b9b8:	c404                	sw	s1,8(s0)
1c00b9ba:	4501                	li	a0,0
1c00b9bc:	40b2                	lw	ra,12(sp)
1c00b9be:	4422                	lw	s0,8(sp)
1c00b9c0:	4492                	lw	s1,4(sp)
1c00b9c2:	4902                	lw	s2,0(sp)
1c00b9c4:	0141                	addi	sp,sp,16
1c00b9c6:	8082                	ret
1c00b9c8:	1a102737          	lui	a4,0x1a102
1c00b9cc:	1c470613          	addi	a2,a4,452 # 1a1021c4 <__l1_end+0xa102180>
1c00b9d0:	4214                	lw	a3,0(a2)
1c00b9d2:	1b870713          	addi	a4,a4,440
1c00b9d6:	03b6f693          	andi	a3,a3,59
1c00b9da:	8fd5                	or	a5,a5,a3
1c00b9dc:	c21c                	sw	a5,0(a2)
1c00b9de:	431c                	lw	a5,0(a4)
1c00b9e0:	6691                	lui	a3,0x4
1c00b9e2:	fff68593          	addi	a1,a3,-1 # 3fff <__rt_stack_size+0x37ff>
1c00b9e6:	8fed                	and	a5,a5,a1
1c00b9e8:	f0068693          	addi	a3,a3,-256
1c00b9ec:	8ff5                	and	a5,a5,a3
1c00b9ee:	c007c7b3          	p.bset	a5,a5,0,0
1c00b9f2:	1007c7b3          	p.exths	a5,a5
1c00b9f6:	c31c                	sw	a5,0(a4)
1c00b9f8:	4214                	lw	a3,0(a2)
1c00b9fa:	0376f693          	andi	a3,a3,55
1c00b9fe:	c214                	sw	a3,0(a2)
1c00ba00:	431c                	lw	a5,0(a4)
1c00ba02:	668d                	lui	a3,0x3
1c00ba04:	0ff68693          	addi	a3,a3,255 # 30ff <__rt_stack_size+0x28ff>
1c00ba08:	8fed                	and	a5,a5,a1
1c00ba0a:	8ff5                	and	a5,a5,a3
1c00ba0c:	c487c7b3          	p.bset	a5,a5,2,8
1c00ba10:	c31c                	sw	a5,0(a4)
1c00ba12:	b75d                	j	1c00b9b8 <pi_hyper_open+0x104>

1c00ba14 <pi_hyper_close>:
1c00ba14:	1c00f737          	lui	a4,0x1c00f
1c00ba18:	52870713          	addi	a4,a4,1320 # 1c00f528 <__rt_hyper_open_count>
1c00ba1c:	431c                	lw	a5,0(a4)
1c00ba1e:	1141                	addi	sp,sp,-16
1c00ba20:	c422                	sw	s0,8(sp)
1c00ba22:	c606                	sw	ra,12(sp)
1c00ba24:	17fd                	addi	a5,a5,-1
1c00ba26:	c31c                	sw	a5,0(a4)
1c00ba28:	4500                	lw	s0,8(a0)
1c00ba2a:	e7ad                	bnez	a5,1c00ba94 <pi_hyper_close+0x80>
1c00ba2c:	404c                	lw	a1,4(s0)
1c00ba2e:	47fd                	li	a5,31
1c00ba30:	00159693          	slli	a3,a1,0x1
1c00ba34:	06d7dd63          	ble	a3,a5,1c00baae <pi_hyper_close+0x9a>
1c00ba38:	fe068513          	addi	a0,a3,-32
1c00ba3c:	4611                	li	a2,4
1c00ba3e:	1a1067b7          	lui	a5,0x1a106
1c00ba42:	20c7f803          	p.lw	a6,a2(a5)
1c00ba46:	4705                	li	a4,1
1c00ba48:	00a71733          	sll	a4,a4,a0
1c00ba4c:	01076733          	or	a4,a4,a6
1c00ba50:	00e7e623          	p.sw	a4,a2(a5)
1c00ba54:	00168713          	addi	a4,a3,1
1c00ba58:	47fd                	li	a5,31
1c00ba5a:	4621                	li	a2,8
1c00ba5c:	00e7d563          	ble	a4,a5,1c00ba66 <pi_hyper_close+0x52>
1c00ba60:	fe168713          	addi	a4,a3,-31
1c00ba64:	4611                	li	a2,4
1c00ba66:	1a1066b7          	lui	a3,0x1a106
1c00ba6a:	20c6f503          	p.lw	a0,a2(a3)
1c00ba6e:	4785                	li	a5,1
1c00ba70:	00e79733          	sll	a4,a5,a4
1c00ba74:	8f49                	or	a4,a4,a0
1c00ba76:	00e6e623          	p.sw	a4,a2(a3)
1c00ba7a:	1a102737          	lui	a4,0x1a102
1c00ba7e:	78070713          	addi	a4,a4,1920 # 1a102780 <__l1_end+0xa10273c>
1c00ba82:	4314                	lw	a3,0(a4)
1c00ba84:	00b797b3          	sll	a5,a5,a1
1c00ba88:	fff7c793          	not	a5,a5
1c00ba8c:	8ff5                	and	a5,a5,a3
1c00ba8e:	c31c                	sw	a5,0(a4)
1c00ba90:	de9ff0ef          	jal	ra,1c00b878 <__pi_hyper_pin_reset_settings>
1c00ba94:	445c                	lw	a5,12(s0)
1c00ba96:	0017b563          	p.bneimm	a5,1,1c00baa0 <pi_hyper_close+0x8c>
1c00ba9a:	8522                	mv	a0,s0
1c00ba9c:	7f1000ef          	jal	ra,1c00ca8c <rt_extern_alloc_deinit>
1c00baa0:	8522                	mv	a0,s0
1c00baa2:	4422                	lw	s0,8(sp)
1c00baa4:	40b2                	lw	ra,12(sp)
1c00baa6:	45c1                	li	a1,16
1c00baa8:	0141                	addi	sp,sp,16
1c00baaa:	db3fe06f          	j	1c00a85c <pi_l2_free>
1c00baae:	8536                	mv	a0,a3
1c00bab0:	4621                	li	a2,8
1c00bab2:	b771                	j	1c00ba3e <pi_hyper_close+0x2a>

1c00bab4 <__pi_hyper_copy_aligned>:
1c00bab4:	40155793          	srai	a5,a0,0x1
1c00bab8:	1a102837          	lui	a6,0x1a102
1c00babc:	079e                	slli	a5,a5,0x7
1c00babe:	0512                	slli	a0,a0,0x4
1c00bac0:	97c2                	add	a5,a5,a6
1c00bac2:	8941                	andi	a0,a0,16
1c00bac4:	953e                	add	a0,a0,a5
1c00bac6:	20000813          	li	a6,512
1c00baca:	30800793          	li	a5,776
1c00bace:	02d87c63          	bleu	a3,a6,1c00bb06 <__pi_hyper_copy_aligned+0x52>
1c00bad2:	cbd4                	sw	a3,20(a5)
1c00bad4:	1c0006b7          	lui	a3,0x1c000
1c00bad8:	5e068693          	addi	a3,a3,1504 # 1c0005e0 <__rt_hyper_handle_burst>
1c00badc:	c394                	sw	a3,0(a5)
1c00bade:	c3c8                	sw	a0,4(a5)
1c00bae0:	c790                	sw	a2,8(a5)
1c00bae2:	c7cc                	sw	a1,12(a5)
1c00bae4:	0107a823          	sw	a6,16(a5) # 1a106010 <__l1_end+0xa105fcc>
1c00bae8:	20000693          	li	a3,512
1c00baec:	cf98                	sw	a4,24(a5)
1c00baee:	1a1027b7          	lui	a5,0x1a102
1c00baf2:	1ac7a023          	sw	a2,416(a5) # 1a1021a0 <__l1_end+0xa10215c>
1c00baf6:	00b52023          	sw	a1,0(a0)
1c00bafa:	00d52223          	sw	a3,4(a0)
1c00bafe:	47c1                	li	a5,16
1c00bb00:	00f52423          	sw	a5,8(a0)
1c00bb04:	8082                	ret
1c00bb06:	0007a823          	sw	zero,16(a5)
1c00bb0a:	b7cd                	j	1c00baec <__pi_hyper_copy_aligned+0x38>

1c00bb0c <__pi_hyper_copy_exec>:
1c00bb0c:	30800813          	li	a6,776
1c00bb10:	00e82e23          	sw	a4,28(a6) # 1a10201c <__l1_end+0xa101fd8>
1c00bb14:	fa25b833          	p.bclr	a6,a1,29,2
1c00bb18:	30800793          	li	a5,776
1c00bb1c:	02081463          	bnez	a6,1c00bb44 <__pi_hyper_copy_exec+0x38>
1c00bb20:	fc163833          	p.bclr	a6,a2,30,1
1c00bb24:	02081063          	bnez	a6,1c00bb44 <__pi_hyper_copy_exec+0x38>
1c00bb28:	fa26b833          	p.bclr	a6,a3,29,2
1c00bb2c:	00080a63          	beqz	a6,1c00bb40 <__pi_hyper_copy_exec+0x34>
1c00bb30:	fc153833          	p.bclr	a6,a0,30,1
1c00bb34:	00080863          	beqz	a6,1c00bb44 <__pi_hyper_copy_exec+0x38>
1c00bb38:	fc16b833          	p.bclr	a6,a3,30,1
1c00bb3c:	00081463          	bnez	a6,1c00bb44 <__pi_hyper_copy_exec+0x38>
1c00bb40:	f75ff06f          	j	1c00bab4 <__pi_hyper_copy_aligned>
1c00bb44:	d388                	sw	a0,32(a5)
1c00bb46:	853a                	mv	a0,a4
1c00bb48:	d3d0                	sw	a2,36(a5)
1c00bb4a:	d78c                	sw	a1,40(a5)
1c00bb4c:	d7d4                	sw	a3,44(a5)
1c00bb4e:	02078823          	sb	zero,48(a5)
1c00bb52:	dbd8                	sw	a4,52(a5)
1c00bb54:	aa31                	j	1c00bc70 <__pi_hyper_copy_misaligned>

1c00bb56 <__pi_hyper_copy>:
1c00bb56:	1141                	addi	sp,sp,-16
1c00bb58:	c606                	sw	ra,12(sp)
1c00bb5a:	c422                	sw	s0,8(sp)
1c00bb5c:	30047473          	csrrci	s0,mstatus,8
1c00bb60:	c781                	beqz	a5,1c00bb68 <__pi_hyper_copy+0x12>
1c00bb62:	010007b7          	lui	a5,0x1000
1c00bb66:	963e                	add	a2,a2,a5
1c00bb68:	30800813          	li	a6,776
1c00bb6c:	01c82803          	lw	a6,28(a6)
1c00bb70:	30800793          	li	a5,776
1c00bb74:	02080963          	beqz	a6,1c00bba6 <__pi_hyper_copy+0x50>
1c00bb78:	0387a803          	lw	a6,56(a5) # 1000038 <__L2+0xf80038>
1c00bb7c:	02080363          	beqz	a6,1c00bba2 <__pi_hyper_copy+0x4c>
1c00bb80:	03c7a803          	lw	a6,60(a5)
1c00bb84:	00e82e23          	sw	a4,28(a6)
1c00bb88:	dfd8                	sw	a4,60(a5)
1c00bb8a:	00072e23          	sw	zero,28(a4)
1c00bb8e:	df08                	sw	a0,56(a4)
1c00bb90:	df4c                	sw	a1,60(a4)
1c00bb92:	c330                	sw	a2,64(a4)
1c00bb94:	c374                	sw	a3,68(a4)
1c00bb96:	30041073          	csrw	mstatus,s0
1c00bb9a:	40b2                	lw	ra,12(sp)
1c00bb9c:	4422                	lw	s0,8(sp)
1c00bb9e:	0141                	addi	sp,sp,16
1c00bba0:	8082                	ret
1c00bba2:	df98                	sw	a4,56(a5)
1c00bba4:	b7d5                	j	1c00bb88 <__pi_hyper_copy+0x32>
1c00bba6:	f67ff0ef          	jal	ra,1c00bb0c <__pi_hyper_copy_exec>
1c00bbaa:	b7f5                	j	1c00bb96 <__pi_hyper_copy+0x40>

1c00bbac <pi_hyper_read_async>:
1c00bbac:	451c                	lw	a5,8(a0)
1c00bbae:	00070a23          	sb	zero,20(a4)
1c00bbb2:	8832                	mv	a6,a2
1c00bbb4:	43c8                	lw	a0,4(a5)
1c00bbb6:	479c                	lw	a5,8(a5)
1c00bbb8:	862e                	mv	a2,a1
1c00bbba:	0506                	slli	a0,a0,0x1
1c00bbbc:	85c2                	mv	a1,a6
1c00bbbe:	f99ff06f          	j	1c00bb56 <__pi_hyper_copy>

1c00bbc2 <pi_hyper_read>:
1c00bbc2:	7175                	addi	sp,sp,-144
1c00bbc4:	4785                	li	a5,1
1c00bbc6:	870a                	mv	a4,sp
1c00bbc8:	c706                	sw	ra,140(sp)
1c00bbca:	cc3e                	sw	a5,24(sp)
1c00bbcc:	d43e                	sw	a5,40(sp)
1c00bbce:	c202                	sw	zero,4(sp)
1c00bbd0:	00010a23          	sb	zero,20(sp)
1c00bbd4:	fd9ff0ef          	jal	ra,1c00bbac <pi_hyper_read_async>
1c00bbd8:	0848                	addi	a0,sp,20
1c00bbda:	c41ff0ef          	jal	ra,1c00b81a <pi_task_wait_on.isra.4>
1c00bbde:	40ba                	lw	ra,140(sp)
1c00bbe0:	6149                	addi	sp,sp,144
1c00bbe2:	8082                	ret

1c00bbe4 <pi_hyper_write_async>:
1c00bbe4:	451c                	lw	a5,8(a0)
1c00bbe6:	00070a23          	sb	zero,20(a4)
1c00bbea:	8832                	mv	a6,a2
1c00bbec:	43c8                	lw	a0,4(a5)
1c00bbee:	479c                	lw	a5,8(a5)
1c00bbf0:	862e                	mv	a2,a1
1c00bbf2:	0506                	slli	a0,a0,0x1
1c00bbf4:	85c2                	mv	a1,a6
1c00bbf6:	0505                	addi	a0,a0,1
1c00bbf8:	f5fff06f          	j	1c00bb56 <__pi_hyper_copy>

1c00bbfc <pi_hyper_write>:
1c00bbfc:	7175                	addi	sp,sp,-144
1c00bbfe:	4785                	li	a5,1
1c00bc00:	870a                	mv	a4,sp
1c00bc02:	c706                	sw	ra,140(sp)
1c00bc04:	cc3e                	sw	a5,24(sp)
1c00bc06:	d43e                	sw	a5,40(sp)
1c00bc08:	c202                	sw	zero,4(sp)
1c00bc0a:	00010a23          	sb	zero,20(sp)
1c00bc0e:	fd7ff0ef          	jal	ra,1c00bbe4 <pi_hyper_write_async>
1c00bc12:	0848                	addi	a0,sp,20
1c00bc14:	c07ff0ef          	jal	ra,1c00b81a <pi_task_wait_on.isra.4>
1c00bc18:	40ba                	lw	ra,140(sp)
1c00bc1a:	6149                	addi	sp,sp,144
1c00bc1c:	8082                	ret

1c00bc1e <exec_pending_task>:
1c00bc1e:	30800793          	li	a5,776
1c00bc22:	5f98                	lw	a4,56(a5)
1c00bc24:	c729                	beqz	a4,1c00bc6e <exec_pending_task+0x50>
1c00bc26:	4f54                	lw	a3,28(a4)
1c00bc28:	03872803          	lw	a6,56(a4)
1c00bc2c:	5f4c                	lw	a1,60(a4)
1c00bc2e:	df94                	sw	a3,56(a5)
1c00bc30:	ee883533          	p.bclr	a0,a6,23,8
1c00bc34:	ce881833          	p.extractu	a6,a6,7,8
1c00bc38:	4330                	lw	a2,64(a4)
1c00bc3a:	4374                	lw	a3,68(a4)
1c00bc3c:	00081463          	bnez	a6,1c00bc44 <exec_pending_task+0x26>
1c00bc40:	ecdff06f          	j	1c00bb0c <__pi_hyper_copy_exec>
1c00bc44:	04c72803          	lw	a6,76(a4)
1c00bc48:	04872883          	lw	a7,72(a4)
1c00bc4c:	d388                	sw	a0,32(a5)
1c00bc4e:	d3d0                	sw	a2,36(a5)
1c00bc50:	853a                	mv	a0,a4
1c00bc52:	0506d633          	p.minu	a2,a3,a6
1c00bc56:	cfd8                	sw	a4,28(a5)
1c00bc58:	d78c                	sw	a1,40(a5)
1c00bc5a:	d7d0                	sw	a2,44(a5)
1c00bc5c:	02078823          	sb	zero,48(a5)
1c00bc60:	dbd8                	sw	a4,52(a5)
1c00bc62:	c3b4                	sw	a3,64(a5)
1c00bc64:	0507a223          	sw	a6,68(a5)
1c00bc68:	0517a423          	sw	a7,72(a5)
1c00bc6c:	a011                	j	1c00bc70 <__pi_hyper_copy_misaligned>
1c00bc6e:	8082                	ret

1c00bc70 <__pi_hyper_copy_misaligned>:
1c00bc70:	7179                	addi	sp,sp,-48
1c00bc72:	d422                	sw	s0,40(sp)
1c00bc74:	30800793          	li	a5,776
1c00bc78:	ce4e                	sw	s3,28(sp)
1c00bc7a:	89aa                	mv	s3,a0
1c00bc7c:	5388                	lw	a0,32(a5)
1c00bc7e:	d606                	sw	ra,44(sp)
1c00bc80:	d226                	sw	s1,36(sp)
1c00bc82:	d04a                	sw	s2,32(sp)
1c00bc84:	cc52                	sw	s4,24(sp)
1c00bc86:	ca56                	sw	s5,20(sp)
1c00bc88:	c85a                	sw	s6,16(sp)
1c00bc8a:	c65e                	sw	s7,12(sp)
1c00bc8c:	c462                	sw	s8,8(sp)
1c00bc8e:	fc1537b3          	p.bclr	a5,a0,30,1
1c00bc92:	30800413          	li	s0,776
1c00bc96:	e7a1                	bnez	a5,1c00bcde <__pi_hyper_copy_misaligned+0x6e>
1c00bc98:	1c00fc37          	lui	s8,0x1c00f
1c00bc9c:	2f0c0913          	addi	s2,s8,752 # 1c00f2f0 <__pi_hyper_temp_buffer>
1c00bca0:	4a0d                	li	s4,3
1c00bca2:	07c00a93          	li	s5,124
1c00bca6:	00190b13          	addi	s6,s2,1
1c00bcaa:	5408                	lw	a0,40(s0)
1c00bcac:	5444                	lw	s1,44(s0)
1c00bcae:	5050                	lw	a2,36(s0)
1c00bcb0:	00350793          	addi	a5,a0,3
1c00bcb4:	c207b7b3          	p.bclr	a5,a5,1,0
1c00bcb8:	8f89                	sub	a5,a5,a0
1c00bcba:	8bbe                	mv	s7,a5
1c00bcbc:	009a6363          	bltu	s4,s1,1c00bcc2 <__pi_hyper_copy_misaligned+0x52>
1c00bcc0:	8ba6                	mv	s7,s1
1c00bcc2:	1c0b8663          	beqz	s7,1c00be8e <__pi_hyper_copy_misaligned+0x21e>
1c00bcc6:	03044783          	lbu	a5,48(s0)
1c00bcca:	16079f63          	bnez	a5,1c00be48 <__pi_hyper_copy_misaligned+0x1d8>
1c00bcce:	4701                	li	a4,0
1c00bcd0:	4691                	li	a3,4
1c00bcd2:	c0063633          	p.bclr	a2,a2,0,0
1c00bcd6:	2f0c0593          	addi	a1,s8,752
1c00bcda:	5008                	lw	a0,32(s0)
1c00bcdc:	a889                	j	1c00bd2e <__pi_hyper_copy_misaligned+0xbe>
1c00bcde:	540c                	lw	a1,40(s0)
1c00bce0:	04442883          	lw	a7,68(s0)
1c00bce4:	04842303          	lw	t1,72(s0)
1c00bce8:	00358793          	addi	a5,a1,3
1c00bcec:	5050                	lw	a2,36(s0)
1c00bcee:	5454                	lw	a3,44(s0)
1c00bcf0:	4038                	lw	a4,64(s0)
1c00bcf2:	c207b7b3          	p.bclr	a5,a5,1,0
1c00bcf6:	8f8d                	sub	a5,a5,a1
1c00bcf8:	41130333          	sub	t1,t1,a7
1c00bcfc:	4801                	li	a6,0
1c00bcfe:	4e0d                	li	t3,3
1c00bd00:	84be                	mv	s1,a5
1c00bd02:	00de6363          	bltu	t3,a3,1c00bd08 <__pi_hyper_copy_misaligned+0x98>
1c00bd06:	84b6                	mv	s1,a3
1c00bd08:	c4b5                	beqz	s1,1c00bd74 <__pi_hyper_copy_misaligned+0x104>
1c00bd0a:	00080563          	beqz	a6,1c00bd14 <__pi_hyper_copy_misaligned+0xa4>
1c00bd0e:	d050                	sw	a2,36(s0)
1c00bd10:	d454                	sw	a3,44(s0)
1c00bd12:	c038                	sw	a4,64(s0)
1c00bd14:	03044703          	lbu	a4,48(s0)
1c00bd18:	1c00f937          	lui	s2,0x1c00f
1c00bd1c:	2f090793          	addi	a5,s2,752 # 1c00f2f0 <__pi_hyper_temp_buffer>
1c00bd20:	ef09                	bnez	a4,1c00bd3a <__pi_hyper_copy_misaligned+0xca>
1c00bd22:	4691                	li	a3,4
1c00bd24:	c0063633          	p.bclr	a2,a2,0,0
1c00bd28:	2f090593          	addi	a1,s2,752
1c00bd2c:	157d                	addi	a0,a0,-1
1c00bd2e:	d87ff0ef          	jal	ra,1c00bab4 <__pi_hyper_copy_aligned>
1c00bd32:	4785                	li	a5,1
1c00bd34:	02f40823          	sb	a5,48(s0)
1c00bd38:	aa3d                	j	1c00be76 <__pi_hyper_copy_misaligned+0x206>
1c00bd3a:	fc163533          	p.bclr	a0,a2,30,1
1c00bd3e:	953e                	add	a0,a0,a5
1c00bd40:	8626                	mv	a2,s1
1c00bd42:	02040823          	sb	zero,48(s0)
1c00bd46:	a9dff0ef          	jal	ra,1c00b7e2 <l2_memcpy>
1c00bd4a:	5050                	lw	a2,36(s0)
1c00bd4c:	5008                	lw	a0,32(s0)
1c00bd4e:	4701                	li	a4,0
1c00bd50:	4691                	li	a3,4
1c00bd52:	c0063633          	p.bclr	a2,a2,0,0
1c00bd56:	2f090593          	addi	a1,s2,752
1c00bd5a:	d5bff0ef          	jal	ra,1c00bab4 <__pi_hyper_copy_aligned>
1c00bd5e:	505c                	lw	a5,36(s0)
1c00bd60:	97a6                	add	a5,a5,s1
1c00bd62:	d05c                	sw	a5,36(s0)
1c00bd64:	541c                	lw	a5,40(s0)
1c00bd66:	97a6                	add	a5,a5,s1
1c00bd68:	d41c                	sw	a5,40(s0)
1c00bd6a:	545c                	lw	a5,44(s0)
1c00bd6c:	409784b3          	sub	s1,a5,s1
1c00bd70:	d444                	sw	s1,44(s0)
1c00bd72:	a211                	j	1c00be76 <__pi_hyper_copy_misaligned+0x206>
1c00bd74:	c2d1                	beqz	a3,1c00bdf8 <__pi_hyper_copy_misaligned+0x188>
1c00bd76:	00080563          	beqz	a6,1c00bd80 <__pi_hyper_copy_misaligned+0x110>
1c00bd7a:	d050                	sw	a2,36(s0)
1c00bd7c:	d454                	sw	a3,44(s0)
1c00bd7e:	c038                	sw	a4,64(s0)
1c00bd80:	97b2                	add	a5,a5,a2
1c00bd82:	fc17b7b3          	p.bclr	a5,a5,30,1
1c00bd86:	c206b4b3          	p.bclr	s1,a3,1,0
1c00bd8a:	ef89                	bnez	a5,1c00bda4 <__pi_hyper_copy_misaligned+0x134>
1c00bd8c:	4701                	li	a4,0
1c00bd8e:	86a6                	mv	a3,s1
1c00bd90:	d25ff0ef          	jal	ra,1c00bab4 <__pi_hyper_copy_aligned>
1c00bd94:	505c                	lw	a5,36(s0)
1c00bd96:	5454                	lw	a3,44(s0)
1c00bd98:	97a6                	add	a5,a5,s1
1c00bd9a:	d05c                	sw	a5,36(s0)
1c00bd9c:	541c                	lw	a5,40(s0)
1c00bd9e:	97a6                	add	a5,a5,s1
1c00bda0:	d41c                	sw	a5,40(s0)
1c00bda2:	a881                	j	1c00bdf2 <__pi_hyper_copy_misaligned+0x182>
1c00bda4:	03044703          	lbu	a4,48(s0)
1c00bda8:	1c00f937          	lui	s2,0x1c00f
1c00bdac:	2f090793          	addi	a5,s2,752 # 1c00f2f0 <__pi_hyper_temp_buffer>
1c00bdb0:	db2d                	beqz	a4,1c00bd22 <__pi_hyper_copy_misaligned+0xb2>
1c00bdb2:	07c00693          	li	a3,124
1c00bdb6:	04d4d4b3          	p.minu	s1,s1,a3
1c00bdba:	00178513          	addi	a0,a5,1
1c00bdbe:	fff48613          	addi	a2,s1,-1
1c00bdc2:	02040823          	sb	zero,48(s0)
1c00bdc6:	a1dff0ef          	jal	ra,1c00b7e2 <l2_memcpy>
1c00bdca:	5050                	lw	a2,36(s0)
1c00bdcc:	5008                	lw	a0,32(s0)
1c00bdce:	86a6                	mv	a3,s1
1c00bdd0:	4701                	li	a4,0
1c00bdd2:	c0063633          	p.bclr	a2,a2,0,0
1c00bdd6:	2f090593          	addi	a1,s2,752
1c00bdda:	cdbff0ef          	jal	ra,1c00bab4 <__pi_hyper_copy_aligned>
1c00bdde:	505c                	lw	a5,36(s0)
1c00bde0:	5454                	lw	a3,44(s0)
1c00bde2:	17fd                	addi	a5,a5,-1
1c00bde4:	97a6                	add	a5,a5,s1
1c00bde6:	d05c                	sw	a5,36(s0)
1c00bde8:	541c                	lw	a5,40(s0)
1c00bdea:	0685                	addi	a3,a3,1
1c00bdec:	17fd                	addi	a5,a5,-1
1c00bdee:	97a6                	add	a5,a5,s1
1c00bdf0:	d41c                	sw	a5,40(s0)
1c00bdf2:	409684b3          	sub	s1,a3,s1
1c00bdf6:	bfad                	j	1c00bd70 <__pi_hyper_copy_misaligned+0x100>
1c00bdf8:	e719                	bnez	a4,1c00be06 <__pi_hyper_copy_misaligned+0x196>
1c00bdfa:	00080c63          	beqz	a6,1c00be12 <__pi_hyper_copy_misaligned+0x1a2>
1c00bdfe:	d050                	sw	a2,36(s0)
1c00be00:	02042623          	sw	zero,44(s0)
1c00be04:	a029                	j	1c00be0e <__pi_hyper_copy_misaligned+0x19e>
1c00be06:	02e8ea63          	bltu	a7,a4,1c00be3a <__pi_hyper_copy_misaligned+0x1ca>
1c00be0a:	fe081ae3          	bnez	a6,1c00bdfe <__pi_hyper_copy_misaligned+0x18e>
1c00be0e:	04042023          	sw	zero,64(s0)
1c00be12:	854e                	mv	a0,s3
1c00be14:	02042a23          	sw	zero,52(s0)
1c00be18:	00042e23          	sw	zero,28(s0)
1c00be1c:	9dbff0ef          	jal	ra,1c00b7f6 <rt_event_enqueue>
1c00be20:	5422                	lw	s0,40(sp)
1c00be22:	50b2                	lw	ra,44(sp)
1c00be24:	5492                	lw	s1,36(sp)
1c00be26:	5902                	lw	s2,32(sp)
1c00be28:	49f2                	lw	s3,28(sp)
1c00be2a:	4a62                	lw	s4,24(sp)
1c00be2c:	4ad2                	lw	s5,20(sp)
1c00be2e:	4b42                	lw	s6,16(sp)
1c00be30:	4bb2                	lw	s7,12(sp)
1c00be32:	4c22                	lw	s8,8(sp)
1c00be34:	6145                	addi	sp,sp,48
1c00be36:	de9ff06f          	j	1c00bc1e <exec_pending_task>
1c00be3a:	41170733          	sub	a4,a4,a7
1c00be3e:	961a                	add	a2,a2,t1
1c00be40:	4805                	li	a6,1
1c00be42:	04e8d6b3          	p.minu	a3,a7,a4
1c00be46:	bd6d                	j	1c00bd00 <__pi_hyper_copy_misaligned+0x90>
1c00be48:	fc1635b3          	p.bclr	a1,a2,30,1
1c00be4c:	95ca                	add	a1,a1,s2
1c00be4e:	865e                	mv	a2,s7
1c00be50:	02040823          	sb	zero,48(s0)
1c00be54:	98fff0ef          	jal	ra,1c00b7e2 <l2_memcpy>
1c00be58:	505c                	lw	a5,36(s0)
1c00be5a:	97de                	add	a5,a5,s7
1c00be5c:	d05c                	sw	a5,36(s0)
1c00be5e:	541c                	lw	a5,40(s0)
1c00be60:	97de                	add	a5,a5,s7
1c00be62:	d41c                	sw	a5,40(s0)
1c00be64:	545c                	lw	a5,44(s0)
1c00be66:	41778bb3          	sub	s7,a5,s7
1c00be6a:	03742623          	sw	s7,44(s0)
1c00be6e:	e20b9ee3          	bnez	s7,1c00bcaa <__pi_hyper_copy_misaligned+0x3a>
1c00be72:	545c                	lw	a5,44(s0)
1c00be74:	c7a5                	beqz	a5,1c00bedc <__pi_hyper_copy_misaligned+0x26c>
1c00be76:	50b2                	lw	ra,44(sp)
1c00be78:	5422                	lw	s0,40(sp)
1c00be7a:	5492                	lw	s1,36(sp)
1c00be7c:	5902                	lw	s2,32(sp)
1c00be7e:	49f2                	lw	s3,28(sp)
1c00be80:	4a62                	lw	s4,24(sp)
1c00be82:	4ad2                	lw	s5,20(sp)
1c00be84:	4b42                	lw	s6,16(sp)
1c00be86:	4bb2                	lw	s7,12(sp)
1c00be88:	4c22                	lw	s8,8(sp)
1c00be8a:	6145                	addi	sp,sp,48
1c00be8c:	8082                	ret
1c00be8e:	d0f5                	beqz	s1,1c00be72 <__pi_hyper_copy_misaligned+0x202>
1c00be90:	97b2                	add	a5,a5,a2
1c00be92:	fc17b7b3          	p.bclr	a5,a5,30,1
1c00be96:	c204b4b3          	p.bclr	s1,s1,1,0
1c00be9a:	e791                	bnez	a5,1c00bea6 <__pi_hyper_copy_misaligned+0x236>
1c00be9c:	85aa                	mv	a1,a0
1c00be9e:	4701                	li	a4,0
1c00bea0:	86a6                	mv	a3,s1
1c00bea2:	5008                	lw	a0,32(s0)
1c00bea4:	b5f5                	j	1c00bd90 <__pi_hyper_copy_misaligned+0x120>
1c00bea6:	03044783          	lbu	a5,48(s0)
1c00beaa:	0554d4b3          	p.minu	s1,s1,s5
1c00beae:	e789                	bnez	a5,1c00beb8 <__pi_hyper_copy_misaligned+0x248>
1c00beb0:	4701                	li	a4,0
1c00beb2:	00448693          	addi	a3,s1,4
1c00beb6:	bd31                	j	1c00bcd2 <__pi_hyper_copy_misaligned+0x62>
1c00beb8:	8626                	mv	a2,s1
1c00beba:	85da                	mv	a1,s6
1c00bebc:	02040823          	sb	zero,48(s0)
1c00bec0:	923ff0ef          	jal	ra,1c00b7e2 <l2_memcpy>
1c00bec4:	505c                	lw	a5,36(s0)
1c00bec6:	5454                	lw	a3,44(s0)
1c00bec8:	97a6                	add	a5,a5,s1
1c00beca:	d05c                	sw	a5,36(s0)
1c00becc:	541c                	lw	a5,40(s0)
1c00bece:	97a6                	add	a5,a5,s1
1c00bed0:	409684b3          	sub	s1,a3,s1
1c00bed4:	d41c                	sw	a5,40(s0)
1c00bed6:	d444                	sw	s1,44(s0)
1c00bed8:	dcc9                	beqz	s1,1c00be72 <__pi_hyper_copy_misaligned+0x202>
1c00beda:	bbc1                	j	1c00bcaa <__pi_hyper_copy_misaligned+0x3a>
1c00bedc:	4038                	lw	a4,64(s0)
1c00bede:	db15                	beqz	a4,1c00be12 <__pi_hyper_copy_misaligned+0x1a2>
1c00bee0:	407c                	lw	a5,68(s0)
1c00bee2:	00e7ff63          	bleu	a4,a5,1c00bf00 <__pi_hyper_copy_misaligned+0x290>
1c00bee6:	8f1d                	sub	a4,a4,a5
1c00bee8:	c038                	sw	a4,64(s0)
1c00beea:	4034                	lw	a3,64(s0)
1c00beec:	d29d                	beqz	a3,1c00be12 <__pi_hyper_copy_misaligned+0x1a2>
1c00beee:	5058                	lw	a4,36(s0)
1c00bef0:	4430                	lw	a2,72(s0)
1c00bef2:	9732                	add	a4,a4,a2
1c00bef4:	8f1d                	sub	a4,a4,a5
1c00bef6:	04d7d7b3          	p.minu	a5,a5,a3
1c00befa:	d058                	sw	a4,36(s0)
1c00befc:	d45c                	sw	a5,44(s0)
1c00befe:	b375                	j	1c00bcaa <__pi_hyper_copy_misaligned+0x3a>
1c00bf00:	04042023          	sw	zero,64(s0)
1c00bf04:	b7dd                	j	1c00beea <__pi_hyper_copy_misaligned+0x27a>

1c00bf06 <__pi_hyper_copy_2d>:
1c00bf06:	1141                	addi	sp,sp,-16
1c00bf08:	c606                	sw	ra,12(sp)
1c00bf0a:	c422                	sw	s0,8(sp)
1c00bf0c:	30047473          	csrrci	s0,mstatus,8
1c00bf10:	00088563          	beqz	a7,1c00bf1a <__pi_hyper_copy_2d+0x14>
1c00bf14:	010008b7          	lui	a7,0x1000
1c00bf18:	9646                	add	a2,a2,a7
1c00bf1a:	30800893          	li	a7,776
1c00bf1e:	01c8ae03          	lw	t3,28(a7) # 100001c <__L2+0xf8001c>
1c00bf22:	30800313          	li	t1,776
1c00bf26:	040e0563          	beqz	t3,1c00bf70 <__pi_hyper_copy_2d+0x6a>
1c00bf2a:	03832883          	lw	a7,56(t1) # 80000038 <pulp__FC+0x80000039>
1c00bf2e:	02088e63          	beqz	a7,1c00bf6a <__pi_hyper_copy_2d+0x64>
1c00bf32:	03c32883          	lw	a7,60(t1)
1c00bf36:	0108ae23          	sw	a6,28(a7)
1c00bf3a:	c0854533          	p.bset	a0,a0,0,8
1c00bf3e:	03032e23          	sw	a6,60(t1)
1c00bf42:	00082e23          	sw	zero,28(a6)
1c00bf46:	02a82c23          	sw	a0,56(a6)
1c00bf4a:	02b82e23          	sw	a1,60(a6)
1c00bf4e:	04c82023          	sw	a2,64(a6)
1c00bf52:	04d82223          	sw	a3,68(a6)
1c00bf56:	04e82423          	sw	a4,72(a6)
1c00bf5a:	04f82623          	sw	a5,76(a6)
1c00bf5e:	30041073          	csrw	mstatus,s0
1c00bf62:	40b2                	lw	ra,12(sp)
1c00bf64:	4422                	lw	s0,8(sp)
1c00bf66:	0141                	addi	sp,sp,16
1c00bf68:	8082                	ret
1c00bf6a:	03032c23          	sw	a6,56(t1)
1c00bf6e:	b7f1                	j	1c00bf3a <__pi_hyper_copy_2d+0x34>
1c00bf70:	02a8a023          	sw	a0,32(a7)
1c00bf74:	02c8a223          	sw	a2,36(a7)
1c00bf78:	8542                	mv	a0,a6
1c00bf7a:	04f6d633          	p.minu	a2,a3,a5
1c00bf7e:	0108ae23          	sw	a6,28(a7)
1c00bf82:	02b8a423          	sw	a1,40(a7)
1c00bf86:	02c8a623          	sw	a2,44(a7)
1c00bf8a:	02088823          	sb	zero,48(a7)
1c00bf8e:	0308aa23          	sw	a6,52(a7)
1c00bf92:	04d8a023          	sw	a3,64(a7)
1c00bf96:	04f8a223          	sw	a5,68(a7)
1c00bf9a:	04e8a423          	sw	a4,72(a7)
1c00bf9e:	cd3ff0ef          	jal	ra,1c00bc70 <__pi_hyper_copy_misaligned>
1c00bfa2:	bf75                	j	1c00bf5e <__pi_hyper_copy_2d+0x58>

1c00bfa4 <pi_hyper_read_2d_async>:
1c00bfa4:	8332                	mv	t1,a2
1c00bfa6:	4510                	lw	a2,8(a0)
1c00bfa8:	00080a23          	sb	zero,20(a6)
1c00bfac:	4248                	lw	a0,4(a2)
1c00bfae:	00862883          	lw	a7,8(a2)
1c00bfb2:	862e                	mv	a2,a1
1c00bfb4:	0506                	slli	a0,a0,0x1
1c00bfb6:	859a                	mv	a1,t1
1c00bfb8:	f4fff06f          	j	1c00bf06 <__pi_hyper_copy_2d>

1c00bfbc <pi_hyper_write_2d_async>:
1c00bfbc:	8332                	mv	t1,a2
1c00bfbe:	4510                	lw	a2,8(a0)
1c00bfc0:	00080a23          	sb	zero,20(a6)
1c00bfc4:	4248                	lw	a0,4(a2)
1c00bfc6:	00862883          	lw	a7,8(a2)
1c00bfca:	862e                	mv	a2,a1
1c00bfcc:	0506                	slli	a0,a0,0x1
1c00bfce:	859a                	mv	a1,t1
1c00bfd0:	0505                	addi	a0,a0,1
1c00bfd2:	f35ff06f          	j	1c00bf06 <__pi_hyper_copy_2d>

1c00bfd6 <__rt_hyper_resume_emu_task>:
  __pi_hyper_copy_misaligned(__rt_hyper_pending_emu_task);
1c00bfd6:	33c02503          	lw	a0,828(zero) # 33c <__rt_hyper_pending_emu_task>
1c00bfda:	c97ff06f          	j	1c00bc70 <__pi_hyper_copy_misaligned>

1c00bfde <__rt_hyper_resume_copy>:
  exec_pending_task();
1c00bfde:	c41ff06f          	j	1c00bc1e <exec_pending_task>

1c00bfe2 <__rt_hyper_init>:
  __pi_hyper_cluster_reqs_first = NULL;
1c00bfe2:	1c00f737          	lui	a4,0x1c00f
  __rt_hyper_end_task = NULL;
1c00bfe6:	30800793          	li	a5,776
  __pi_hyper_cluster_reqs_first = NULL;
1c00bfea:	52072223          	sw	zero,1316(a4) # 1c00f524 <__pi_hyper_cluster_reqs_first>
  __rt_hyper_pending_emu_channel = -1;
1c00bfee:	577d                	li	a4,-1
1c00bff0:	d398                	sw	a4,32(a5)
  __rt_hyper_open_count = 0;
1c00bff2:	1c00f737          	lui	a4,0x1c00f
  __rt_hyper_end_task = NULL;
1c00bff6:	0007ac23          	sw	zero,24(a5)
  __rt_hyper_current_task = NULL;
1c00bffa:	0007ae23          	sw	zero,28(a5)
  __rt_hyper_pending_tasks = NULL;
1c00bffe:	0207ac23          	sw	zero,56(a5)
  __rt_hyper_open_count = 0;
1c00c002:	52072423          	sw	zero,1320(a4) # 1c00f528 <__rt_hyper_open_count>
  __rt_hyper_pending_emu_size = 0;
1c00c006:	0207a623          	sw	zero,44(a5)
  __rt_hyper_pending_emu_size_2d = 0;
1c00c00a:	0407a023          	sw	zero,64(a5)
}
1c00c00e:	8082                	ret

1c00c010 <pi_cpi_conf_init>:
1c00c010:	20000793          	li	a5,512
1c00c014:	00f51223          	sh	a5,4(a0)
1c00c018:	8082                	ret

1c00c01a <pi_cpi_open>:
1c00c01a:	414c                	lw	a1,4(a0)
1c00c01c:	1c00f737          	lui	a4,0x1c00f
1c00c020:	37070713          	addi	a4,a4,880 # 1c00f370 <__rt_cpi>
1c00c024:	0045c783          	lbu	a5,4(a1)
1c00c028:	00579693          	slli	a3,a5,0x5
1c00c02c:	96ba                	add	a3,a3,a4
1c00c02e:	c514                	sw	a3,8(a0)
1c00c030:	0796                	slli	a5,a5,0x5
1c00c032:	4525                	li	a0,9
1c00c034:	00a767a3          	p.sw	a0,a5(a4)
1c00c038:	42d8                	lw	a4,4(a3)
1c00c03a:	00170793          	addi	a5,a4,1
1c00c03e:	c2dc                	sw	a5,4(a3)
1c00c040:	1a1027b7          	lui	a5,0x1a102
1c00c044:	48078513          	addi	a0,a5,1152 # 1a102480 <__l1_end+0xa10243c>
1c00c048:	c688                	sw	a0,8(a3)
1c00c04a:	0055c583          	lbu	a1,5(a1)
1c00c04e:	00b68e23          	sb	a1,28(a3)
1c00c052:	e71d                	bnez	a4,1c00c080 <pi_cpi_open+0x66>
1c00c054:	1a106637          	lui	a2,0x1a106
1c00c058:	00862703          	lw	a4,8(a2) # 1a106008 <__l1_end+0xa105fc4>
1c00c05c:	c1273733          	p.bclr	a4,a4,0,18
1c00c060:	00e62423          	sw	a4,8(a2)
1c00c064:	78078793          	addi	a5,a5,1920
1c00c068:	4398                	lw	a4,0(a5)
1c00c06a:	c0974733          	p.bset	a4,a4,0,9
1c00c06e:	c398                	sw	a4,0(a5)
1c00c070:	1c0007b7          	lui	a5,0x1c000
1c00c074:	52078793          	addi	a5,a5,1312 # 1c000520 <__rt_udma_handle_copy>
1c00c078:	28f02623          	sw	a5,652(zero) # 28c <__cluster_text_size+0x80>
1c00c07c:	26d02823          	sw	a3,624(zero) # 270 <__cluster_text_size+0x64>
1c00c080:	4501                	li	a0,0
1c00c082:	8082                	ret

1c00c084 <pi_cpi_close>:
1c00c084:	4514                	lw	a3,8(a0)
1c00c086:	42d8                	lw	a4,4(a3)
1c00c088:	4290                	lw	a2,0(a3)
1c00c08a:	177d                	addi	a4,a4,-1
1c00c08c:	c2d8                	sw	a4,4(a3)
1c00c08e:	ef15                	bnez	a4,1c00c0ca <pi_cpi_close+0x46>
1c00c090:	00161713          	slli	a4,a2,0x1
1c00c094:	47fd                	li	a5,31
1c00c096:	46a1                	li	a3,8
1c00c098:	00e7d463          	ble	a4,a5,1c00c0a0 <pi_cpi_close+0x1c>
1c00c09c:	1701                	addi	a4,a4,-32
1c00c09e:	4691                	li	a3,4
1c00c0a0:	1a1065b7          	lui	a1,0x1a106
1c00c0a4:	20d5f503          	p.lw	a0,a3(a1)
1c00c0a8:	4785                	li	a5,1
1c00c0aa:	00e79733          	sll	a4,a5,a4
1c00c0ae:	8f49                	or	a4,a4,a0
1c00c0b0:	00e5e6a3          	p.sw	a4,a3(a1)
1c00c0b4:	1a102737          	lui	a4,0x1a102
1c00c0b8:	78070713          	addi	a4,a4,1920 # 1a102780 <__l1_end+0xa10273c>
1c00c0bc:	4314                	lw	a3,0(a4)
1c00c0be:	00c797b3          	sll	a5,a5,a2
1c00c0c2:	fff7c793          	not	a5,a5
1c00c0c6:	8ff5                	and	a5,a5,a3
1c00c0c8:	c31c                	sw	a5,0(a4)
1c00c0ca:	8082                	ret

1c00c0cc <pi_cpi_capture_async>:
1c00c0cc:	8732                	mv	a4,a2
1c00c0ce:	4510                	lw	a2,8(a0)
1c00c0d0:	1141                	addi	sp,sp,-16
1c00c0d2:	8836                	mv	a6,a3
1c00c0d4:	c606                	sw	ra,12(sp)
1c00c0d6:	c422                	sw	s0,8(sp)
1c00c0d8:	30047473          	csrrci	s0,mstatus,8
1c00c0dc:	00068a23          	sb	zero,20(a3)
1c00c0e0:	00062883          	lw	a7,0(a2)
1c00c0e4:	01c64783          	lbu	a5,28(a2)
1c00c0e8:	86ae                	mv	a3,a1
1c00c0ea:	0631                	addi	a2,a2,12
1c00c0ec:	00189593          	slli	a1,a7,0x1
1c00c0f0:	8542                	mv	a0,a6
1c00c0f2:	1a5000ef          	jal	ra,1c00ca96 <__rt_udma_copy_enqueue>
1c00c0f6:	30041073          	csrw	mstatus,s0
1c00c0fa:	40b2                	lw	ra,12(sp)
1c00c0fc:	4422                	lw	s0,8(sp)
1c00c0fe:	0141                	addi	sp,sp,16
1c00c100:	8082                	ret

1c00c102 <__rt_cpi_init>:

static void __attribute__((constructor)) __rt_cpi_init()
{
  for (int i=0; i<ARCHI_UDMA_NB_CAM; i++)
  {
    __rt_cpi[i].open_count = 0;
1c00c102:	1c00f5b7          	lui	a1,0x1c00f
1c00c106:	37058593          	addi	a1,a1,880 # 1c00f370 <__rt_cpi>
1c00c10a:	0005a223          	sw	zero,4(a1)
    __rt_udma_channel_init(UDMA_EVENT_ID(ARCHI_UDMA_CAM_ID(0) + i), &__rt_cpi[i].channel);
1c00c10e:	4549                	li	a0,18
1c00c110:	05b1                	addi	a1,a1,12
1c00c112:	1d90006f          	j	1c00caea <__rt_udma_channel_init>

1c00c116 <soc_eu_fcEventMask_setEvent>:
  unsigned int reg;
  if (evt >= 32) {
    reg = msbReg;
    evt -= 32;
  } else {
    reg = lsbReg;
1c00c116:	47fd                	li	a5,31
1c00c118:	4721                	li	a4,8
1c00c11a:	00a7d463          	ble	a0,a5,1c00c122 <soc_eu_fcEventMask_setEvent+0xc>
1c00c11e:	1501                	addi	a0,a0,-32
1c00c120:	4711                	li	a4,4
1c00c122:	1a1066b7          	lui	a3,0x1a106
1c00c126:	20e6f603          	p.lw	a2,a4(a3)
1c00c12a:	4785                	li	a5,1
1c00c12c:	00a79533          	sll	a0,a5,a0
1c00c130:	fff54513          	not	a0,a0
1c00c134:	8d71                	and	a0,a0,a2
1c00c136:	00a6e723          	p.sw	a0,a4(a3)
1c00c13a:	8082                	ret

1c00c13c <pi_task_wait_on.isra.3>:
1c00c13c:	1141                	addi	sp,sp,-16
1c00c13e:	c422                	sw	s0,8(sp)
1c00c140:	c226                	sw	s1,4(sp)
1c00c142:	c606                	sw	ra,12(sp)
1c00c144:	c04a                	sw	s2,0(sp)
1c00c146:	842a                	mv	s0,a0
1c00c148:	00040783          	lb	a5,0(s0)
1c00c14c:	c799                	beqz	a5,1c00c15a <pi_task_wait_on.isra.3+0x1e>
1c00c14e:	40b2                	lw	ra,12(sp)
1c00c150:	4422                	lw	s0,8(sp)
1c00c152:	4492                	lw	s1,4(sp)
1c00c154:	4902                	lw	s2,0(sp)
1c00c156:	0141                	addi	sp,sp,16
1c00c158:	8082                	ret
1c00c15a:	30047973          	csrrci	s2,mstatus,8
1c00c15e:	4585                	li	a1,1
1c00c160:	01c00513          	li	a0,28
1c00c164:	c4afe0ef          	jal	ra,1c00a5ae <__rt_event_execute>
1c00c168:	30091073          	csrw	mstatus,s2
1c00c16c:	bff1                	j	1c00c148 <pi_task_wait_on.isra.3+0xc>

1c00c16e <pi_i2c_write_async>:
1c00c16e:	30047873          	csrrci	a6,mstatus,8
1c00c172:	00070a23          	sb	zero,20(a4)
1c00c176:	451c                	lw	a5,8(a0)
1c00c178:	4388                	lw	a0,0(a5)
1c00c17a:	c105                	beqz	a0,1c00c19a <pi_i2c_write_async+0x2c>
1c00c17c:	c334                	sw	a3,64(a4)
1c00c17e:	43d4                	lw	a3,4(a5)
1c00c180:	df0c                	sw	a1,56(a4)
1c00c182:	df50                	sw	a2,60(a4)
1c00c184:	ca89                	beqz	a3,1c00c196 <pi_i2c_write_async+0x28>
1c00c186:	4794                	lw	a3,8(a5)
1c00c188:	ced8                	sw	a4,28(a3)
1c00c18a:	c798                	sw	a4,8(a5)
1c00c18c:	00072e23          	sw	zero,28(a4)
1c00c190:	30081073          	csrw	mstatus,a6
1c00c194:	8082                	ret
1c00c196:	c3d8                	sw	a4,4(a5)
1c00c198:	bfcd                	j	1c00c18a <pi_i2c_write_async+0x1c>
1c00c19a:	c398                	sw	a4,0(a5)
1c00c19c:	1c000737          	lui	a4,0x1c000
1c00c1a0:	0ac70713          	addi	a4,a4,172 # 1c0000ac <__rt_i2c_step1>
1c00c1a4:	cf98                	sw	a4,24(a5)
1c00c1a6:	fc16b733          	p.bclr	a4,a3,30,1
1c00c1aa:	c759                	beqz	a4,1c00c238 <pi_i2c_write_async+0xca>
1c00c1ac:	1c000737          	lui	a4,0x1c000
1c00c1b0:	0e070713          	addi	a4,a4,224 # 1c0000e0 <__rt_i2c_step3>
1c00c1b4:	cfd8                	sw	a4,28(a5)
1c00c1b6:	5701                	li	a4,-32
1c00c1b8:	02e78223          	sb	a4,36(a5)
1c00c1bc:	43b8                	lw	a4,64(a5)
1c00c1be:	8a89                	andi	a3,a3,2
1c00c1c0:	00875513          	srli	a0,a4,0x8
1c00c1c4:	02a782a3          	sb	a0,37(a5)
1c00c1c8:	02e78323          	sb	a4,38(a5)
1c00c1cc:	450d                	li	a0,3
1c00c1ce:	ea89                	bnez	a3,1c00c1e0 <pi_i2c_write_async+0x72>
1c00c1d0:	7761                	lui	a4,0xffff8
1c00c1d2:	02e793a3          	sh	a4,39(a5)
1c00c1d6:	0397c703          	lbu	a4,57(a5)
1c00c1da:	4519                	li	a0,6
1c00c1dc:	02e784a3          	sb	a4,41(a5)
1c00c1e0:	4705                	li	a4,1
1c00c1e2:	00c75c63          	ble	a2,a4,1c00c1fa <pi_i2c_write_async+0x8c>
1c00c1e6:	00a78733          	add	a4,a5,a0
1c00c1ea:	fc000693          	li	a3,-64
1c00c1ee:	02d70223          	sb	a3,36(a4) # ffff8024 <pulp__FC+0xffff8025>
1c00c1f2:	86b2                	mv	a3,a2
1c00c1f4:	02d702a3          	sb	a3,37(a4)
1c00c1f8:	0509                	addi	a0,a0,2
1c00c1fa:	00a78733          	add	a4,a5,a0
1c00c1fe:	f8000693          	li	a3,-128
1c00c202:	02d70223          	sb	a3,36(a4)
1c00c206:	5bd4                	lw	a3,52(a5)
1c00c208:	1a1028b7          	lui	a7,0x1a102
1c00c20c:	cb8c                	sw	a1,16(a5)
1c00c20e:	0685                	addi	a3,a3,1
1c00c210:	4016d713          	srai	a4,a3,0x1
1c00c214:	071e                	slli	a4,a4,0x7
1c00c216:	0692                	slli	a3,a3,0x4
1c00c218:	9746                	add	a4,a4,a7
1c00c21a:	8ac1                	andi	a3,a3,16
1c00c21c:	9736                	add	a4,a4,a3
1c00c21e:	c7d8                	sw	a4,12(a5)
1c00c220:	cbd0                	sw	a2,20(a5)
1c00c222:	02478793          	addi	a5,a5,36
1c00c226:	00f72023          	sw	a5,0(a4)
1c00c22a:	0505                	addi	a0,a0,1
1c00c22c:	00a72223          	sw	a0,4(a4)
1c00c230:	47c1                	li	a5,16
1c00c232:	00f72423          	sw	a5,8(a4)
1c00c236:	bfa9                	j	1c00c190 <pi_i2c_write_async+0x22>
1c00c238:	1c000737          	lui	a4,0x1c000
1c00c23c:	0c270713          	addi	a4,a4,194 # 1c0000c2 <__rt_i2c_step2>
1c00c240:	bf95                	j	1c00c1b4 <pi_i2c_write_async+0x46>

1c00c242 <pi_i2c_write>:
1c00c242:	7175                	addi	sp,sp,-144
1c00c244:	4785                	li	a5,1
1c00c246:	870a                	mv	a4,sp
1c00c248:	c706                	sw	ra,140(sp)
1c00c24a:	cc3e                	sw	a5,24(sp)
1c00c24c:	d43e                	sw	a5,40(sp)
1c00c24e:	c202                	sw	zero,4(sp)
1c00c250:	00010a23          	sb	zero,20(sp)
1c00c254:	f1bff0ef          	jal	ra,1c00c16e <pi_i2c_write_async>
1c00c258:	0848                	addi	a0,sp,20
1c00c25a:	ee3ff0ef          	jal	ra,1c00c13c <pi_task_wait_on.isra.3>
1c00c25e:	40ba                	lw	ra,140(sp)
1c00c260:	4501                	li	a0,0
1c00c262:	6149                	addi	sp,sp,144
1c00c264:	8082                	ret

1c00c266 <pi_i2c_read_async>:
1c00c266:	300478f3          	csrrci	a7,mstatus,8
1c00c26a:	00070a23          	sb	zero,20(a4)
1c00c26e:	451c                	lw	a5,8(a0)
1c00c270:	fc16b6b3          	p.bclr	a3,a3,30,1
1c00c274:	c398                	sw	a4,0(a5)
1c00c276:	1c000737          	lui	a4,0x1c000
1c00c27a:	4fc70713          	addi	a4,a4,1276 # 1c0004fc <udma_event_handler_end>
1c00c27e:	cf98                	sw	a4,24(a5)
1c00c280:	5701                	li	a4,-32
1c00c282:	02e78223          	sb	a4,36(a5)
1c00c286:	43b8                	lw	a4,64(a5)
1c00c288:	00875513          	srli	a0,a4,0x8
1c00c28c:	02e78323          	sb	a4,38(a5)
1c00c290:	7761                	lui	a4,0xffff8
1c00c292:	02e793a3          	sh	a4,39(a5)
1c00c296:	0397c703          	lbu	a4,57(a5)
1c00c29a:	02a782a3          	sb	a0,37(a5)
1c00c29e:	c0074733          	p.bset	a4,a4,0,0
1c00c2a2:	02e784a3          	sb	a4,41(a5)
1c00c2a6:	4505                	li	a0,1
1c00c2a8:	4719                	li	a4,6
1c00c2aa:	00c55f63          	ble	a2,a0,1c00c2c8 <pi_i2c_read_async+0x62>
1c00c2ae:	fc000713          	li	a4,-64
1c00c2b2:	02e78523          	sb	a4,42(a5)
1c00c2b6:	fff60713          	addi	a4,a2,-1
1c00c2ba:	02e785a3          	sb	a4,43(a5)
1c00c2be:	04000713          	li	a4,64
1c00c2c2:	02e78623          	sb	a4,44(a5)
1c00c2c6:	4725                	li	a4,9
1c00c2c8:	00e78833          	add	a6,a5,a4
1c00c2cc:	06000313          	li	t1,96
1c00c2d0:	02680223          	sb	t1,36(a6)
1c00c2d4:	00170513          	addi	a0,a4,1 # ffff8001 <pulp__FC+0xffff8002>
1c00c2d8:	ea81                	bnez	a3,1c00c2e8 <pi_i2c_read_async+0x82>
1c00c2da:	953e                	add	a0,a0,a5
1c00c2dc:	02000693          	li	a3,32
1c00c2e0:	02d50223          	sb	a3,36(a0)
1c00c2e4:	00270513          	addi	a0,a4,2
1c00c2e8:	5bd4                	lw	a3,52(a5)
1c00c2ea:	1a102837          	lui	a6,0x1a102
1c00c2ee:	4016d713          	srai	a4,a3,0x1
1c00c2f2:	071e                	slli	a4,a4,0x7
1c00c2f4:	0692                	slli	a3,a3,0x4
1c00c2f6:	9742                	add	a4,a4,a6
1c00c2f8:	8ac1                	andi	a3,a3,16
1c00c2fa:	9736                	add	a4,a4,a3
1c00c2fc:	00b72023          	sw	a1,0(a4)
1c00c300:	00c72223          	sw	a2,4(a4)
1c00c304:	46c1                	li	a3,16
1c00c306:	00d72423          	sw	a3,8(a4)
1c00c30a:	0741                	addi	a4,a4,16
1c00c30c:	02478793          	addi	a5,a5,36
1c00c310:	00f72023          	sw	a5,0(a4)
1c00c314:	00a72223          	sw	a0,4(a4)
1c00c318:	00d72423          	sw	a3,8(a4)
1c00c31c:	30089073          	csrw	mstatus,a7
1c00c320:	8082                	ret

1c00c322 <pi_i2c_read>:
1c00c322:	7175                	addi	sp,sp,-144
1c00c324:	4785                	li	a5,1
1c00c326:	870a                	mv	a4,sp
1c00c328:	c706                	sw	ra,140(sp)
1c00c32a:	cc3e                	sw	a5,24(sp)
1c00c32c:	d43e                	sw	a5,40(sp)
1c00c32e:	c202                	sw	zero,4(sp)
1c00c330:	00010a23          	sb	zero,20(sp)
1c00c334:	f33ff0ef          	jal	ra,1c00c266 <pi_i2c_read_async>
1c00c338:	0848                	addi	a0,sp,20
1c00c33a:	e03ff0ef          	jal	ra,1c00c13c <pi_task_wait_on.isra.3>
1c00c33e:	40ba                	lw	ra,140(sp)
1c00c340:	4501                	li	a0,0
1c00c342:	6149                	addi	sp,sp,144
1c00c344:	8082                	ret

1c00c346 <pi_i2c_open>:
1c00c346:	7179                	addi	sp,sp,-48
1c00c348:	d606                	sw	ra,44(sp)
1c00c34a:	d422                	sw	s0,40(sp)
1c00c34c:	d226                	sw	s1,36(sp)
1c00c34e:	d04a                	sw	s2,32(sp)
1c00c350:	ce4e                	sw	s3,28(sp)
1c00c352:	cc52                	sw	s4,24(sp)
1c00c354:	ca56                	sw	s5,20(sp)
1c00c356:	c85a                	sw	s6,16(sp)
1c00c358:	c65e                	sw	s7,12(sp)
1c00c35a:	c462                	sw	s8,8(sp)
1c00c35c:	30047b73          	csrrci	s6,mstatus,8
1c00c360:	00452b83          	lw	s7,4(a0)
1c00c364:	1c00f9b7          	lui	s3,0x1c00f
1c00c368:	09c98913          	addi	s2,s3,156 # 1c00f09c <__rt_i2c>
1c00c36c:	004bca03          	lbu	s4,4(s7)
1c00c370:	09c98993          	addi	s3,s3,156
1c00c374:	100a57b3          	p.exthz	a5,s4
1c00c378:	00479413          	slli	s0,a5,0x4
1c00c37c:	943e                	add	s0,s0,a5
1c00c37e:	040a                	slli	s0,s0,0x2
1c00c380:	04400793          	li	a5,68
1c00c384:	944a                	add	s0,s0,s2
1c00c386:	42fa0933          	p.mac	s2,s4,a5
1c00c38a:	c500                	sw	s0,8(a0)
1c00c38c:	005a0493          	addi	s1,s4,5
1c00c390:	00149c13          	slli	s8,s1,0x1
1c00c394:	03894783          	lbu	a5,56(s2)
1c00c398:	0785                	addi	a5,a5,1
1c00c39a:	0ff7f793          	andi	a5,a5,255
1c00c39e:	02f90c23          	sb	a5,56(s2)
1c00c3a2:	0417bb63          	p.bneimm	a5,1,1c00c3f8 <pi_i2c_open+0xb2>
1c00c3a6:	1a102737          	lui	a4,0x1a102
1c00c3aa:	78070713          	addi	a4,a4,1920 # 1a102780 <__l1_end+0xa10273c>
1c00c3ae:	4314                	lw	a3,0(a4)
1c00c3b0:	009797b3          	sll	a5,a5,s1
1c00c3b4:	8562                	mv	a0,s8
1c00c3b6:	8fd5                	or	a5,a5,a3
1c00c3b8:	c31c                	sw	a5,0(a4)
1c00c3ba:	d5dff0ef          	jal	ra,1c00c116 <soc_eu_fcEventMask_setEvent>
1c00c3be:	001c0a93          	addi	s5,s8,1
1c00c3c2:	8556                	mv	a0,s5
1c00c3c4:	d53ff0ef          	jal	ra,1c00c116 <soc_eu_fcEventMask_setEvent>
1c00c3c8:	e3ff4517          	auipc	a0,0xe3ff4
1c00c3cc:	c6850513          	addi	a0,a0,-920 # 30 <periph_channels>
1c00c3d0:	049a                	slli	s1,s1,0x6
1c00c3d2:	1c0007b7          	lui	a5,0x1c000
1c00c3d6:	94aa                	add	s1,s1,a0
1c00c3d8:	0ee78793          	addi	a5,a5,238 # 1c0000ee <__rt_i2c_handle_rx_copy>
1c00c3dc:	ccdc                	sw	a5,28(s1)
1c00c3de:	0a96                	slli	s5,s5,0x5
1c00c3e0:	1c0007b7          	lui	a5,0x1c000
1c00c3e4:	c080                	sw	s0,0(s1)
1c00c3e6:	9556                	add	a0,a0,s5
1c00c3e8:	0a078793          	addi	a5,a5,160 # 1c0000a0 <__rt_i2c_handle_tx_copy>
1c00c3ec:	cd5c                	sw	a5,28(a0)
1c00c3ee:	c100                	sw	s0,0(a0)
1c00c3f0:	00092023          	sw	zero,0(s2)
1c00c3f4:	00092223          	sw	zero,4(s2)
1c00c3f8:	04400793          	li	a5,68
1c00c3fc:	874e                	mv	a4,s3
1c00c3fe:	42fa0733          	p.mac	a4,s4,a5
1c00c402:	4685                	li	a3,1
1c00c404:	87ba                	mv	a5,a4
1c00c406:	03872a23          	sw	s8,52(a4)
1c00c40a:	006bd703          	lhu	a4,6(s7)
1c00c40e:	02e78ca3          	sb	a4,57(a5)
1c00c412:	00cba703          	lw	a4,12(s7)
1c00c416:	dfd8                	sw	a4,60(a5)
1c00c418:	1c00f7b7          	lui	a5,0x1c00f
1c00c41c:	5707a783          	lw	a5,1392(a5) # 1c00f570 <__rt_freq_domains>
1c00c420:	17fd                	addi	a5,a5,-1
1c00c422:	97ba                	add	a5,a5,a4
1c00c424:	070a                	slli	a4,a4,0x2
1c00c426:	02e7d7b3          	divu	a5,a5,a4
1c00c42a:	4701                	li	a4,0
1c00c42c:	00f6d463          	ble	a5,a3,1c00c434 <pi_i2c_open+0xee>
1c00c430:	fff78713          	addi	a4,a5,-1
1c00c434:	04400793          	li	a5,68
1c00c438:	42fa09b3          	p.mac	s3,s4,a5
1c00c43c:	04e9a023          	sw	a4,64(s3)
1c00c440:	300b1073          	csrw	mstatus,s6
1c00c444:	50b2                	lw	ra,44(sp)
1c00c446:	5422                	lw	s0,40(sp)
1c00c448:	5492                	lw	s1,36(sp)
1c00c44a:	5902                	lw	s2,32(sp)
1c00c44c:	49f2                	lw	s3,28(sp)
1c00c44e:	4a62                	lw	s4,24(sp)
1c00c450:	4ad2                	lw	s5,20(sp)
1c00c452:	4b42                	lw	s6,16(sp)
1c00c454:	4bb2                	lw	s7,12(sp)
1c00c456:	4c22                	lw	s8,8(sp)
1c00c458:	4501                	li	a0,0
1c00c45a:	6145                	addi	sp,sp,48
1c00c45c:	8082                	ret

1c00c45e <pi_i2c_conf_init>:


void pi_i2c_conf_init(pi_i2c_conf_t *conf)
{
  conf->cs = 0;
  conf->max_baudrate = 200000;
1c00c45e:	000317b7          	lui	a5,0x31
1c00c462:	d4078793          	addi	a5,a5,-704 # 30d40 <__L1Cl+0x20d40>
  conf->cs = 0;
1c00c466:	00051323          	sh	zero,6(a0)
  conf->max_baudrate = 200000;
1c00c46a:	c55c                	sw	a5,12(a0)
  conf->itf = 0;
1c00c46c:	00050223          	sb	zero,4(a0)
}
1c00c470:	8082                	ret

1c00c472 <__rt_i2c_init>:

static void __attribute__((constructor)) __rt_i2c_init()
{
1c00c472:	1141                	addi	sp,sp,-16
1c00c474:	c226                	sw	s1,4(sp)
  for (int i=0; i<ARCHI_UDMA_NB_I2C; i++)
  {
    __rt_i2c[i].open_count = 0;
1c00c476:	1c00f4b7          	lui	s1,0x1c00f
{
1c00c47a:	c606                	sw	ra,12(sp)
1c00c47c:	c422                	sw	s0,8(sp)
1c00c47e:	c04a                	sw	s2,0(sp)
    __rt_i2c[i].open_count = 0;
1c00c480:	09c48413          	addi	s0,s1,156 # 1c00f09c <__rt_i2c>
    __rt_i2c[i].udma_stop_cmd = I2C_CMD_STOP;
1c00c484:	02000913          	li	s2,32
1c00c488:	03242023          	sw	s2,32(s0)
    __rt_i2c[i].open_count = 0;
1c00c48c:	02040c23          	sb	zero,56(s0)
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i), &__rt_i2c[i]);
1c00c490:	09c48593          	addi	a1,s1,156
1c00c494:	4529                	li	a0,10
1c00c496:	25b5                	jal	1c00cb02 <__rt_udma_channel_reg_data>
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i)+1, &__rt_i2c[i]);
1c00c498:	09c48593          	addi	a1,s1,156
1c00c49c:	452d                	li	a0,11
1c00c49e:	2595                	jal	1c00cb02 <__rt_udma_channel_reg_data>
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i), &__rt_i2c[i]);
1c00c4a0:	04440413          	addi	s0,s0,68
    __rt_i2c[i].udma_stop_cmd = I2C_CMD_STOP;
1c00c4a4:	03242023          	sw	s2,32(s0)
    __rt_i2c[i].open_count = 0;
1c00c4a8:	02040c23          	sb	zero,56(s0)
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i), &__rt_i2c[i]);
1c00c4ac:	4531                	li	a0,12
1c00c4ae:	85a2                	mv	a1,s0
1c00c4b0:	2d89                	jal	1c00cb02 <__rt_udma_channel_reg_data>
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i)+1, &__rt_i2c[i]);
1c00c4b2:	85a2                	mv	a1,s0
  }
}
1c00c4b4:	4422                	lw	s0,8(sp)
1c00c4b6:	40b2                	lw	ra,12(sp)
1c00c4b8:	4492                	lw	s1,4(sp)
1c00c4ba:	4902                	lw	s2,0(sp)
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i)+1, &__rt_i2c[i]);
1c00c4bc:	4535                	li	a0,13
}
1c00c4be:	0141                	addi	sp,sp,16
    __rt_udma_channel_reg_data(UDMA_EVENT_ID(ARCHI_UDMA_I2C_ID(0) + i)+1, &__rt_i2c[i]);
1c00c4c0:	a589                	j	1c00cb02 <__rt_udma_channel_reg_data>

1c00c4c2 <__pi_uart_flow_control_enable>:
}

static inline void plp_uart_tx_enable(int channel)
{
  unsigned int setup = plp_uart_reg_read(channel, UART_SETUP_OFFSET);
  setup |= UART_TX_ENA;
1c00c4c2:	7179                	addi	sp,sp,-48
1c00c4c4:	d422                	sw	s0,40(sp)
1c00c4c6:	d04a                	sw	s2,32(sp)
1c00c4c8:	03850413          	addi	s0,a0,56
1c00c4cc:	892a                	mv	s2,a0
1c00c4ce:	0808                	addi	a0,sp,16
1c00c4d0:	d606                	sw	ra,44(sp)
1c00c4d2:	d226                	sw	s1,36(sp)
1c00c4d4:	c802                	sw	zero,16(sp)
1c00c4d6:	ca02                	sw	zero,20(sp)
1c00c4d8:	cc02                	sw	zero,24(sp)
1c00c4da:	00011e23          	sh	zero,28(sp)
1c00c4de:	00010f23          	sb	zero,30(sp)
1c00c4e2:	2535                	jal	1c00cb0e <pi_pwm_conf_init>
1c00c4e4:	4789                	li	a5,2
1c00c4e6:	00f12aa3          	sw	a5,21(sp)
1c00c4ea:	080c                	addi	a1,sp,16
1c00c4ec:	40000793          	li	a5,1024
1c00c4f0:	8522                	mv	a0,s0
1c00c4f2:	00f12d23          	sw	a5,26(sp)
1c00c4f6:	00010a23          	sb	zero,20(sp)
1c00c4fa:	a35fd0ef          	jal	ra,1c009f2e <pi_open_from_conf>
1c00c4fe:	8522                	mv	a0,s0
1c00c500:	2d31                	jal	1c00cb1c <pi_pwm_open>
1c00c502:	84aa                	mv	s1,a0
1c00c504:	c105                	beqz	a0,1c00c524 <__pi_uart_flow_control_enable+0x62>
1c00c506:	85aa                	mv	a1,a0
1c00c508:	1c00f537          	lui	a0,0x1c00f
1c00c50c:	d2450513          	addi	a0,a0,-732 # 1c00ed24 <__hyper_pad+0x34>
1c00c510:	0a4010ef          	jal	ra,1c00d5b4 <printf>
1c00c514:	54d5                	li	s1,-11
1c00c516:	50b2                	lw	ra,44(sp)
1c00c518:	5422                	lw	s0,40(sp)
1c00c51a:	8526                	mv	a0,s1
1c00c51c:	5902                	lw	s2,32(sp)
1c00c51e:	5492                	lw	s1,36(sp)
1c00c520:	6145                	addi	sp,sp,48
1c00c522:	8082                	ret
1c00c524:	4601                	li	a2,0
1c00c526:	4589                	li	a1,2
1c00c528:	8522                	mv	a0,s0
1c00c52a:	2551                	jal	1c00cbae <pi_pwm_ioctl>
1c00c52c:	57fd                	li	a5,-1
1c00c52e:	00f11223          	sh	a5,4(sp)
1c00c532:	01512783          	lw	a5,21(sp)
1c00c536:	0050                	addi	a2,sp,4
1c00c538:	458d                	li	a1,3
1c00c53a:	8522                	mv	a0,s0
1c00c53c:	00f12323          	sw	a5,6(sp)
1c00c540:	00012523          	sw	zero,10(sp)
1c00c544:	25ad                	jal	1c00cbae <pi_pwm_ioctl>
1c00c546:	4611                	li	a2,4
1c00c548:	4581                	li	a1,0
1c00c54a:	8522                	mv	a0,s0
1c00c54c:	258d                	jal	1c00cbae <pi_pwm_ioctl>
1c00c54e:	4641                	li	a2,16
1c00c550:	4581                	li	a1,0
1c00c552:	8522                	mv	a0,s0
1c00c554:	2da9                	jal	1c00cbae <pi_pwm_ioctl>
1c00c556:	4605                	li	a2,1
1c00c558:	4581                	li	a1,0
1c00c55a:	8522                	mv	a0,s0
1c00c55c:	2d89                	jal	1c00cbae <pi_pwm_ioctl>
1c00c55e:	4581                	li	a1,0
1c00c560:	4565                	li	a0,25
1c00c562:	a2eff0ef          	jal	ra,1c00b790 <pi_pad_set_function>
1c00c566:	800005b7          	lui	a1,0x80000
1c00c56a:	4601                	li	a2,0
1c00c56c:	10158593          	addi	a1,a1,257 # 80000101 <pulp__FC+0x80000102>
1c00c570:	4501                	li	a0,0
1c00c572:	7a6000ef          	jal	ra,1c00cd18 <pi_gpio_pin_configure>
1c00c576:	4601                	li	a2,0
1c00c578:	800005b7          	lui	a1,0x80000
1c00c57c:	4501                	li	a0,0
1c00c57e:	79a000ef          	jal	ra,1c00cd18 <pi_gpio_pin_configure>
1c00c582:	4785                	li	a5,1
1c00c584:	00f90b23          	sb	a5,22(s2)
1c00c588:	b779                	j	1c00c516 <__pi_uart_flow_control_enable+0x54>

1c00c58a <__rt_uart_setup>:
1c00c58a:	01254783          	lbu	a5,18(a0)
1c00c58e:	01054683          	lbu	a3,16(a0)
1c00c592:	01154703          	lbu	a4,17(a0)
1c00c596:	4550                	lw	a2,12(a0)
1c00c598:	068e                	slli	a3,a3,0x3
1c00c59a:	0786                	slli	a5,a5,0x1
1c00c59c:	8fd5                	or	a5,a5,a3
1c00c59e:	8fd9                	or	a5,a5,a4
1c00c5a0:	4709                	li	a4,2
1c00c5a2:	02e64733          	div	a4,a2,a4
1c00c5a6:	01454683          	lbu	a3,20(a0)
1c00c5aa:	06a2                	slli	a3,a3,0x8
1c00c5ac:	8fd5                	or	a5,a5,a3
1c00c5ae:	01354683          	lbu	a3,19(a0)
1c00c5b2:	06a6                	slli	a3,a3,0x9
1c00c5b4:	8fd5                	or	a5,a5,a3
1c00c5b6:	1c00f6b7          	lui	a3,0x1c00f
1c00c5ba:	5706a683          	lw	a3,1392(a3) # 1c00f570 <__rt_freq_domains>
1c00c5be:	9736                	add	a4,a4,a3
1c00c5c0:	02c75733          	divu	a4,a4,a2
1c00c5c4:	177d                	addi	a4,a4,-1
1c00c5c6:	0742                	slli	a4,a4,0x10
1c00c5c8:	8fd9                	or	a5,a5,a4
1c00c5ca:	1a102737          	lui	a4,0x1a102
1c00c5ce:	22f72223          	sw	a5,548(a4) # 1a102224 <__l1_end+0xa1021e0>
1c00c5d2:	8082                	ret

1c00c5d4 <__rt_uart_setfreq_after>:
1c00c5d4:	1c00f537          	lui	a0,0x1c00f
1c00c5d8:	12452783          	lw	a5,292(a0) # 1c00f124 <__rt_uart>
1c00c5dc:	cb99                	beqz	a5,1c00c5f2 <__rt_uart_setfreq_after+0x1e>
1c00c5de:	1141                	addi	sp,sp,-16
1c00c5e0:	12450513          	addi	a0,a0,292
1c00c5e4:	c606                	sw	ra,12(sp)
1c00c5e6:	fa5ff0ef          	jal	ra,1c00c58a <__rt_uart_setup>
1c00c5ea:	40b2                	lw	ra,12(sp)
1c00c5ec:	4501                	li	a0,0
1c00c5ee:	0141                	addi	sp,sp,16
1c00c5f0:	8082                	ret
1c00c5f2:	4501                	li	a0,0
1c00c5f4:	8082                	ret

1c00c5f6 <__pi_uart_copy_enqueue_exec_flow_control>:
1c00c5f6:	7179                	addi	sp,sp,-48
1c00c5f8:	ce4e                	sw	s3,28(sp)
1c00c5fa:	45bc                	lw	a5,72(a1)
1c00c5fc:	0385a983          	lw	s3,56(a1) # 80000038 <pulp__FC+0x80000039>
1c00c600:	d422                	sw	s0,40(sp)
1c00c602:	d04a                	sw	s2,32(sp)
1c00c604:	cc52                	sw	s4,24(sp)
1c00c606:	d606                	sw	ra,44(sp)
1c00c608:	d226                	sw	s1,36(sp)
1c00c60a:	842a                	mv	s0,a0
1c00c60c:	0405a903          	lw	s2,64(a1)
1c00c610:	99be                	add	s3,s3,a5
1c00c612:	04c5aa03          	lw	s4,76(a1)
1c00c616:	45bc                	lw	a5,72(a1)
1c00c618:	0785                	addi	a5,a5,1
1c00c61a:	c5bc                	sw	a5,72(a1)
1c00c61c:	41fc                	lw	a5,68(a1)
1c00c61e:	17fd                	addi	a5,a5,-1
1c00c620:	c1fc                	sw	a5,68(a1)
1c00c622:	021a3063          	p.bneimm	s4,1,1c00c642 <__pi_uart_copy_enqueue_exec_flow_control+0x4c>
1c00c626:	800004b7          	lui	s1,0x80000
1c00c62a:	10148593          	addi	a1,s1,257 # 80000101 <pulp__FC+0x80000102>
1c00c62e:	0070                	addi	a2,sp,12
1c00c630:	4501                	li	a0,0
1c00c632:	c602                	sw	zero,12(sp)
1c00c634:	2db1                	jal	1c00cc90 <pi_gpio_pin_read>
1c00c636:	c62a                	sw	a0,12(sp)
1c00c638:	10148493          	addi	s1,s1,257
1c00c63c:	47b2                	lw	a5,12(sp)
1c00c63e:	0217ae63          	p.beqimm	a5,1,1c00c67a <__pi_uart_copy_enqueue_exec_flow_control+0x84>
1c00c642:	01392023          	sw	s3,0(s2)
1c00c646:	4785                	li	a5,1
1c00c648:	00f92223          	sw	a5,4(s2)
1c00c64c:	47c1                	li	a5,16
1c00c64e:	00f92423          	sw	a5,8(s2)
1c00c652:	000a1c63          	bnez	s4,1c00c66a <__pi_uart_copy_enqueue_exec_flow_control+0x74>
1c00c656:	03840413          	addi	s0,s0,56
1c00c65a:	4609                	li	a2,2
1c00c65c:	4581                	li	a1,0
1c00c65e:	8522                	mv	a0,s0
1c00c660:	23b9                	jal	1c00cbae <pi_pwm_ioctl>
1c00c662:	4605                	li	a2,1
1c00c664:	4581                	li	a1,0
1c00c666:	8522                	mv	a0,s0
1c00c668:	2399                	jal	1c00cbae <pi_pwm_ioctl>
1c00c66a:	50b2                	lw	ra,44(sp)
1c00c66c:	5422                	lw	s0,40(sp)
1c00c66e:	5492                	lw	s1,36(sp)
1c00c670:	5902                	lw	s2,32(sp)
1c00c672:	49f2                	lw	s3,28(sp)
1c00c674:	4a62                	lw	s4,24(sp)
1c00c676:	6145                	addi	sp,sp,48
1c00c678:	8082                	ret
1c00c67a:	0070                	addi	a2,sp,12
1c00c67c:	85a6                	mv	a1,s1
1c00c67e:	4501                	li	a0,0
1c00c680:	2d01                	jal	1c00cc90 <pi_gpio_pin_read>
1c00c682:	c62a                	sw	a0,12(sp)
1c00c684:	bf65                	j	1c00c63c <__pi_uart_copy_enqueue_exec_flow_control+0x46>

1c00c686 <__pi_uart_copy_enqueue_exec.isra.14>:
1c00c686:	5d58                	lw	a4,60(a0)
1c00c688:	000206b7          	lui	a3,0x20
1c00c68c:	16ed                	addi	a3,a3,-5
1c00c68e:	413c                	lw	a5,64(a0)
1c00c690:	5d10                	lw	a2,56(a0)
1c00c692:	04d75733          	p.minu	a4,a4,a3
1c00c696:	5d14                	lw	a3,56(a0)
1c00c698:	96ba                	add	a3,a3,a4
1c00c69a:	dd14                	sw	a3,56(a0)
1c00c69c:	5d54                	lw	a3,60(a0)
1c00c69e:	8e99                	sub	a3,a3,a4
1c00c6a0:	c174                	sw	a3,68(a0)
1c00c6a2:	dd54                	sw	a3,60(a0)
1c00c6a4:	00c7a023          	sw	a2,0(a5)
1c00c6a8:	00e7a223          	sw	a4,4(a5)
1c00c6ac:	4741                	li	a4,16
1c00c6ae:	00e7a423          	sw	a4,8(a5)
1c00c6b2:	8082                	ret

1c00c6b4 <__pi_uart_copy_enqueue>:
1c00c6b4:	1141                	addi	sp,sp,-16
1c00c6b6:	c606                	sw	ra,12(sp)
1c00c6b8:	c422                	sw	s0,8(sp)
1c00c6ba:	30047473          	csrrci	s0,mstatus,8
1c00c6be:	df0c                	sw	a1,56(a4)
1c00c6c0:	01654803          	lbu	a6,22(a0)
1c00c6c4:	4785                	li	a5,1
1c00c6c6:	00081363          	bnez	a6,1c00c6cc <__pi_uart_copy_enqueue+0x18>
1c00c6ca:	87b2                	mv	a5,a2
1c00c6cc:	df5c                	sw	a5,60(a4)
1c00c6ce:	415c                	lw	a5,4(a0)
1c00c6d0:	1a1028b7          	lui	a7,0x1a102
1c00c6d4:	97b6                	add	a5,a5,a3
1c00c6d6:	4017d593          	srai	a1,a5,0x1
1c00c6da:	059e                	slli	a1,a1,0x7
1c00c6dc:	0792                	slli	a5,a5,0x4
1c00c6de:	95c6                	add	a1,a1,a7
1c00c6e0:	8bc1                	andi	a5,a5,16
1c00c6e2:	97ae                	add	a5,a5,a1
1c00c6e4:	c33c                	sw	a5,64(a4)
1c00c6e6:	00081363          	bnez	a6,1c00c6ec <__pi_uart_copy_enqueue+0x38>
1c00c6ea:	4601                	li	a2,0
1c00c6ec:	c370                	sw	a2,68(a4)
1c00c6ee:	04072423          	sw	zero,72(a4)
1c00c6f2:	c774                	sw	a3,76(a4)
1c00c6f4:	00072e23          	sw	zero,28(a4)
1c00c6f8:	01850793          	addi	a5,a0,24
1c00c6fc:	c299                	beqz	a3,1c00c702 <__pi_uart_copy_enqueue+0x4e>
1c00c6fe:	02850793          	addi	a5,a0,40
1c00c702:	4394                	lw	a3,0(a5)
1c00c704:	e295                	bnez	a3,1c00c728 <__pi_uart_copy_enqueue+0x74>
1c00c706:	c398                	sw	a4,0(a5)
1c00c708:	01654783          	lbu	a5,22(a0)
1c00c70c:	cb91                	beqz	a5,1c00c720 <__pi_uart_copy_enqueue+0x6c>
1c00c70e:	85ba                	mv	a1,a4
1c00c710:	ee7ff0ef          	jal	ra,1c00c5f6 <__pi_uart_copy_enqueue_exec_flow_control>
1c00c714:	30041073          	csrw	mstatus,s0
1c00c718:	40b2                	lw	ra,12(sp)
1c00c71a:	4422                	lw	s0,8(sp)
1c00c71c:	0141                	addi	sp,sp,16
1c00c71e:	8082                	ret
1c00c720:	853a                	mv	a0,a4
1c00c722:	f65ff0ef          	jal	ra,1c00c686 <__pi_uart_copy_enqueue_exec.isra.14>
1c00c726:	b7fd                	j	1c00c714 <__pi_uart_copy_enqueue+0x60>
1c00c728:	4794                	lw	a3,8(a5)
1c00c72a:	e681                	bnez	a3,1c00c732 <__pi_uart_copy_enqueue+0x7e>
1c00c72c:	c798                	sw	a4,8(a5)
1c00c72e:	c7d8                	sw	a4,12(a5)
1c00c730:	b7d5                	j	1c00c714 <__pi_uart_copy_enqueue+0x60>
1c00c732:	47d4                	lw	a3,12(a5)
1c00c734:	ced8                	sw	a4,28(a3)
1c00c736:	bfe5                	j	1c00c72e <__pi_uart_copy_enqueue+0x7a>

1c00c738 <__rt_uart_wait_tx_done.isra.17>:
1c00c738:	1a102737          	lui	a4,0x1a102
1c00c73c:	1141                	addi	sp,sp,-16
1c00c73e:	21870713          	addi	a4,a4,536 # 1a102218 <__l1_end+0xa1021d4>
1c00c742:	002046b7          	lui	a3,0x204
1c00c746:	431c                	lw	a5,0(a4)
1c00c748:	8bc1                	andi	a5,a5,16
1c00c74a:	e38d                	bnez	a5,1c00c76c <__rt_uart_wait_tx_done.isra.17+0x34>
1c00c74c:	1a102737          	lui	a4,0x1a102
1c00c750:	22070713          	addi	a4,a4,544 # 1a102220 <__l1_end+0xa1021dc>
1c00c754:	431c                	lw	a5,0(a4)
1c00c756:	fc17b7b3          	p.bclr	a5,a5,30,1
1c00c75a:	ffed                	bnez	a5,1c00c754 <__rt_uart_wait_tx_done.isra.17+0x1c>
1c00c75c:	c602                	sw	zero,12(sp)
1c00c75e:	7cf00713          	li	a4,1999
1c00c762:	47b2                	lw	a5,12(sp)
1c00c764:	00f75763          	ble	a5,a4,1c00c772 <__rt_uart_wait_tx_done.isra.17+0x3a>
1c00c768:	0141                	addi	sp,sp,16
1c00c76a:	8082                	ret
1c00c76c:	0386e783          	p.elw	a5,56(a3) # 204038 <__L2+0x184038>
1c00c770:	bfd9                	j	1c00c746 <__rt_uart_wait_tx_done.isra.17+0xe>
1c00c772:	47b2                	lw	a5,12(sp)
1c00c774:	0785                	addi	a5,a5,1
1c00c776:	c63e                	sw	a5,12(sp)
1c00c778:	b7ed                	j	1c00c762 <__rt_uart_wait_tx_done.isra.17+0x2a>

1c00c77a <__rt_uart_setfreq_before>:
1c00c77a:	1c00f7b7          	lui	a5,0x1c00f
1c00c77e:	1247a783          	lw	a5,292(a5) # 1c00f124 <__rt_uart>
1c00c782:	c385                	beqz	a5,1c00c7a2 <__rt_uart_setfreq_before+0x28>
1c00c784:	1141                	addi	sp,sp,-16
1c00c786:	c606                	sw	ra,12(sp)
1c00c788:	fb1ff0ef          	jal	ra,1c00c738 <__rt_uart_wait_tx_done.isra.17>
1c00c78c:	40b2                	lw	ra,12(sp)
1c00c78e:	005007b7          	lui	a5,0x500
1c00c792:	1a102737          	lui	a4,0x1a102
1c00c796:	0799                	addi	a5,a5,6
1c00c798:	22f72223          	sw	a5,548(a4) # 1a102224 <__l1_end+0xa1021e0>
1c00c79c:	4501                	li	a0,0
1c00c79e:	0141                	addi	sp,sp,16
1c00c7a0:	8082                	ret
1c00c7a2:	4501                	li	a0,0
1c00c7a4:	8082                	ret

1c00c7a6 <pi_task_wait_on.isra.20>:
1c00c7a6:	1141                	addi	sp,sp,-16
1c00c7a8:	c422                	sw	s0,8(sp)
1c00c7aa:	c226                	sw	s1,4(sp)
1c00c7ac:	c606                	sw	ra,12(sp)
1c00c7ae:	c04a                	sw	s2,0(sp)
1c00c7b0:	842a                	mv	s0,a0
1c00c7b2:	00040783          	lb	a5,0(s0)
1c00c7b6:	c799                	beqz	a5,1c00c7c4 <pi_task_wait_on.isra.20+0x1e>
1c00c7b8:	40b2                	lw	ra,12(sp)
1c00c7ba:	4422                	lw	s0,8(sp)
1c00c7bc:	4492                	lw	s1,4(sp)
1c00c7be:	4902                	lw	s2,0(sp)
1c00c7c0:	0141                	addi	sp,sp,16
1c00c7c2:	8082                	ret
1c00c7c4:	30047973          	csrrci	s2,mstatus,8
1c00c7c8:	4585                	li	a1,1
1c00c7ca:	01c00513          	li	a0,28
1c00c7ce:	de1fd0ef          	jal	ra,1c00a5ae <__rt_event_execute>
1c00c7d2:	30091073          	csrw	mstatus,s2
1c00c7d6:	bff1                	j	1c00c7b2 <pi_task_wait_on.isra.20+0xc>

1c00c7d8 <__pi_uart_handle_copy>:
1c00c7d8:	fc153533          	p.bclr	a0,a0,30,1
1c00c7dc:	872e                	mv	a4,a1
1c00c7de:	01858793          	addi	a5,a1,24
1c00c7e2:	c119                	beqz	a0,1c00c7e8 <__pi_uart_handle_copy+0x10>
1c00c7e4:	02858793          	addi	a5,a1,40
1c00c7e8:	438c                	lw	a1,0(a5)
1c00c7ea:	41f4                	lw	a3,68(a1)
1c00c7ec:	c699                	beqz	a3,1c00c7fa <__pi_uart_handle_copy+0x22>
1c00c7ee:	01674783          	lbu	a5,22(a4)
1c00c7f2:	c3a1                	beqz	a5,1c00c832 <__pi_uart_handle_copy+0x5a>
1c00c7f4:	853a                	mv	a0,a4
1c00c7f6:	e01ff06f          	j	1c00c5f6 <__pi_uart_copy_enqueue_exec_flow_control>
1c00c7fa:	30047573          	csrrci	a0,mstatus,8
1c00c7fe:	01c02803          	lw	a6,28(zero) # 1c <__rt_sched>
1c00c802:	0005a023          	sw	zero,0(a1)
1c00c806:	01c00613          	li	a2,28
1c00c80a:	02080163          	beqz	a6,1c00c82c <__pi_uart_handle_copy+0x54>
1c00c80e:	4254                	lw	a3,4(a2)
1c00c810:	c28c                	sw	a1,0(a3)
1c00c812:	c24c                	sw	a1,4(a2)
1c00c814:	30051073          	csrw	mstatus,a0
1c00c818:	478c                	lw	a1,8(a5)
1c00c81a:	c38c                	sw	a1,0(a5)
1c00c81c:	cd91                	beqz	a1,1c00c838 <__pi_uart_handle_copy+0x60>
1c00c81e:	4794                	lw	a3,8(a5)
1c00c820:	4ed4                	lw	a3,28(a3)
1c00c822:	c794                	sw	a3,8(a5)
1c00c824:	f6e9                	bnez	a3,1c00c7ee <__pi_uart_handle_copy+0x16>
1c00c826:	0007a623          	sw	zero,12(a5) # 50000c <__L2+0x48000c>
1c00c82a:	b7d1                	j	1c00c7ee <__pi_uart_handle_copy+0x16>
1c00c82c:	00b02e23          	sw	a1,28(zero) # 1c <__rt_sched>
1c00c830:	b7cd                	j	1c00c812 <__pi_uart_handle_copy+0x3a>
1c00c832:	852e                	mv	a0,a1
1c00c834:	e53ff06f          	j	1c00c686 <__pi_uart_copy_enqueue_exec.isra.14>
1c00c838:	8082                	ret

1c00c83a <pi_uart_conf_init>:
1c00c83a:	67f1                	lui	a5,0x1c
1c00c83c:	20078793          	addi	a5,a5,512 # 1c200 <__L1Cl+0xc200>
1c00c840:	c11c                	sw	a5,0(a0)
1c00c842:	010307b7          	lui	a5,0x1030
1c00c846:	c15c                	sw	a5,4(a0)
1c00c848:	4785                	li	a5,1
1c00c84a:	00f51423          	sh	a5,8(a0)
1c00c84e:	00050523          	sb	zero,10(a0)
1c00c852:	8082                	ret

1c00c854 <pi_uart_open>:
1c00c854:	1101                	addi	sp,sp,-32
1c00c856:	ce06                	sw	ra,28(sp)
1c00c858:	cc22                	sw	s0,24(sp)
1c00c85a:	ca26                	sw	s1,20(sp)
1c00c85c:	c84a                	sw	s2,16(sp)
1c00c85e:	c64e                	sw	s3,12(sp)
1c00c860:	30047973          	csrrci	s2,mstatus,8
1c00c864:	4158                	lw	a4,4(a0)
1c00c866:	04400593          	li	a1,68
1c00c86a:	00974603          	lbu	a2,9(a4)
1c00c86e:	100657b3          	p.exthz	a5,a2
1c00c872:	00479693          	slli	a3,a5,0x4
1c00c876:	96be                	add	a3,a3,a5
1c00c878:	1c00f7b7          	lui	a5,0x1c00f
1c00c87c:	12478793          	addi	a5,a5,292 # 1c00f124 <__rt_uart>
1c00c880:	843e                	mv	s0,a5
1c00c882:	42b60433          	p.mac	s0,a2,a1
1c00c886:	068a                	slli	a3,a3,0x2
1c00c888:	00d784b3          	add	s1,a5,a3
1c00c88c:	c504                	sw	s1,8(a0)
1c00c88e:	00042983          	lw	s3,0(s0)
1c00c892:	0a099863          	bnez	s3,1c00c942 <pi_uart_open+0xee>
1c00c896:	4605                	li	a2,1
1c00c898:	c010                	sw	a2,0(s0)
1c00c89a:	0047260b          	p.lw	a2,4(a4!)
1c00c89e:	06b1                	addi	a3,a3,12
1c00c8a0:	97b6                	add	a5,a5,a3
1c00c8a2:	00c7a22b          	p.sw	a2,4(a5!)
1c00c8a6:	0047268b          	p.lw	a3,4(a4!)
1c00c8aa:	00d7a22b          	p.sw	a3,4(a5!)
1c00c8ae:	4318                	lw	a4,0(a4)
1c00c8b0:	c398                	sw	a4,0(a5)
1c00c8b2:	47a1                	li	a5,8
1c00c8b4:	c05c                	sw	a5,4(s0)
1c00c8b6:	1a1027b7          	lui	a5,0x1a102
1c00c8ba:	02042423          	sw	zero,40(s0)
1c00c8be:	02042623          	sw	zero,44(s0)
1c00c8c2:	02042823          	sw	zero,48(s0)
1c00c8c6:	02042a23          	sw	zero,52(s0)
1c00c8ca:	78078793          	addi	a5,a5,1920 # 1a102780 <__l1_end+0xa10273c>
1c00c8ce:	4398                	lw	a4,0(a5)
1c00c8d0:	c0474733          	p.bset	a4,a4,0,4
1c00c8d4:	c398                	sw	a4,0(a5)
1c00c8d6:	1a1067b7          	lui	a5,0x1a106
1c00c8da:	0087a703          	lw	a4,8(a5) # 1a106008 <__l1_end+0xa105fc4>
1c00c8de:	c0873733          	p.bclr	a4,a4,0,8
1c00c8e2:	00e7a423          	sw	a4,8(a5)
1c00c8e6:	0087a703          	lw	a4,8(a5)
1c00c8ea:	c0973733          	p.bclr	a4,a4,0,9
1c00c8ee:	00e7a423          	sw	a4,8(a5)
1c00c8f2:	1c0007b7          	lui	a5,0x1c000
1c00c8f6:	65a78793          	addi	a5,a5,1626 # 1c00065a <__pi_uart_handle_copy_asm>
1c00c8fa:	8526                	mv	a0,s1
1c00c8fc:	14f02623          	sw	a5,332(zero) # 14c <_l1_preload_size+0x10c>
1c00c900:	16f02623          	sw	a5,364(zero) # 16c <_l1_preload_size+0x12c>
1c00c904:	12902823          	sw	s1,304(zero) # 130 <_l1_preload_size+0xf0>
1c00c908:	14902823          	sw	s1,336(zero) # 150 <_l1_preload_size+0x110>
1c00c90c:	c7fff0ef          	jal	ra,1c00c58a <__rt_uart_setup>
1c00c910:	01644783          	lbu	a5,22(s0)
1c00c914:	c785                	beqz	a5,1c00c93c <pi_uart_open+0xe8>
1c00c916:	8526                	mv	a0,s1
1c00c918:	babff0ef          	jal	ra,1c00c4c2 <__pi_uart_flow_control_enable>
1c00c91c:	c105                	beqz	a0,1c00c93c <pi_uart_open+0xe8>
1c00c91e:	1c00f537          	lui	a0,0x1c00f
1c00c922:	d8c50513          	addi	a0,a0,-628 # 1c00ed8c <__hyper_pad+0x9c>
1c00c926:	2f9000ef          	jal	ra,1c00d41e <puts>
1c00c92a:	59f9                	li	s3,-2
1c00c92c:	40f2                	lw	ra,28(sp)
1c00c92e:	4462                	lw	s0,24(sp)
1c00c930:	854e                	mv	a0,s3
1c00c932:	44d2                	lw	s1,20(sp)
1c00c934:	4942                	lw	s2,16(sp)
1c00c936:	49b2                	lw	s3,12(sp)
1c00c938:	6105                	addi	sp,sp,32
1c00c93a:	8082                	ret
1c00c93c:	30091073          	csrw	mstatus,s2
1c00c940:	b7f5                	j	1c00c92c <pi_uart_open+0xd8>
1c00c942:	59fd                	li	s3,-1
1c00c944:	b7e5                	j	1c00c92c <pi_uart_open+0xd8>

1c00c946 <pi_uart_write_async>:
1c00c946:	1141                	addi	sp,sp,-16
1c00c948:	c606                	sw	ra,12(sp)
1c00c94a:	00068a23          	sb	zero,20(a3)
1c00c94e:	4508                	lw	a0,8(a0)
1c00c950:	8736                	mv	a4,a3
1c00c952:	4685                	li	a3,1
1c00c954:	d61ff0ef          	jal	ra,1c00c6b4 <__pi_uart_copy_enqueue>
1c00c958:	40b2                	lw	ra,12(sp)
1c00c95a:	4501                	li	a0,0
1c00c95c:	0141                	addi	sp,sp,16
1c00c95e:	8082                	ret

1c00c960 <pi_uart_write>:
1c00c960:	7175                	addi	sp,sp,-144
1c00c962:	4785                	li	a5,1
1c00c964:	868a                	mv	a3,sp
1c00c966:	c522                	sw	s0,136(sp)
1c00c968:	c706                	sw	ra,140(sp)
1c00c96a:	cc3e                	sw	a5,24(sp)
1c00c96c:	c202                	sw	zero,4(sp)
1c00c96e:	d43e                	sw	a5,40(sp)
1c00c970:	00010a23          	sb	zero,20(sp)
1c00c974:	fd3ff0ef          	jal	ra,1c00c946 <pi_uart_write_async>
1c00c978:	547d                	li	s0,-1
1c00c97a:	e509                	bnez	a0,1c00c984 <pi_uart_write+0x24>
1c00c97c:	842a                	mv	s0,a0
1c00c97e:	0848                	addi	a0,sp,20
1c00c980:	e27ff0ef          	jal	ra,1c00c7a6 <pi_task_wait_on.isra.20>
1c00c984:	8522                	mv	a0,s0
1c00c986:	40ba                	lw	ra,140(sp)
1c00c988:	442a                	lw	s0,136(sp)
1c00c98a:	6149                	addi	sp,sp,144
1c00c98c:	8082                	ret

1c00c98e <__pi_uart_init>:
{
  // In case the peripheral clock can dynamically change, we need to be notified
  // when this happens so that we flush pending transfers before updating the frequency
  int err = 0;

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c00c98e:	1c00c5b7          	lui	a1,0x1c00c
{
1c00c992:	1141                	addi	sp,sp,-16
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c00c994:	4601                	li	a2,0
1c00c996:	77a58593          	addi	a1,a1,1914 # 1c00c77a <__rt_uart_setfreq_before>
1c00c99a:	4511                	li	a0,4
{
1c00c99c:	c606                	sw	ra,12(sp)
1c00c99e:	c422                	sw	s0,8(sp)
1c00c9a0:	c226                	sw	s1,4(sp)
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c00c9a2:	efcfd0ef          	jal	ra,1c00a09e <__rt_cbsys_add>

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c00c9a6:	1c00c5b7          	lui	a1,0x1c00c
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c00c9aa:	84aa                	mv	s1,a0
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c00c9ac:	4601                	li	a2,0
1c00c9ae:	5d458593          	addi	a1,a1,1492 # 1c00c5d4 <__rt_uart_setfreq_after>
1c00c9b2:	4515                	li	a0,5


  for (int i=0; i<ARCHI_UDMA_NB_UART; i++)
  {
    __rt_uart[i].open_count = 0;
1c00c9b4:	1c00f437          	lui	s0,0x1c00f
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c00c9b8:	ee6fd0ef          	jal	ra,1c00a09e <__rt_cbsys_add>
    __rt_uart[i].open_count = 0;
1c00c9bc:	12440413          	addi	s0,s0,292 # 1c00f124 <__rt_uart>
1c00c9c0:	85a2                	mv	a1,s0
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c00c9c2:	8cc9                	or	s1,s1,a0
    __rt_uart[i].open_count = 0;
1c00c9c4:	0205a42b          	p.sw	zero,40(a1!)
    __rt_udma_channel_init(UDMA_EVENT_ID(ARCHI_UDMA_UART_ID(i))+1, &__rt_uart[i].tx_channel);
1c00c9c8:	4525                	li	a0,9
1c00c9ca:	2205                	jal	1c00caea <__rt_udma_channel_init>
    __rt_udma_channel_init(UDMA_EVENT_ID(ARCHI_UDMA_UART_ID(i)), &__rt_uart[i].rx_channel);
1c00c9cc:	01840593          	addi	a1,s0,24
1c00c9d0:	4521                	li	a0,8
1c00c9d2:	2a21                	jal	1c00caea <__rt_udma_channel_init>
  }

  if (err) rt_fatal("Unable to initialize uart driver\n");
1c00c9d4:	c08d                	beqz	s1,1c00c9f6 <__pi_uart_init+0x68>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00c9d6:	01402673          	csrr	a2,uhartid
1c00c9da:	1c00f537          	lui	a0,0x1c00f
  return (hart_id >> 5) & 0x3f;
1c00c9de:	40565593          	srai	a1,a2,0x5
1c00c9e2:	f265b5b3          	p.bclr	a1,a1,25,6
1c00c9e6:	f4563633          	p.bclr	a2,a2,26,5
1c00c9ea:	d4450513          	addi	a0,a0,-700 # 1c00ed44 <__hyper_pad+0x54>
1c00c9ee:	3c7000ef          	jal	ra,1c00d5b4 <printf>
1c00c9f2:	347000ef          	jal	ra,1c00d538 <abort>
}
1c00c9f6:	40b2                	lw	ra,12(sp)
1c00c9f8:	4422                	lw	s0,8(sp)
1c00c9fa:	4492                	lw	s1,4(sp)
1c00c9fc:	0141                	addi	sp,sp,16
1c00c9fe:	8082                	ret

1c00ca00 <rt_padframe_set>:
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00ca00:	300476f3          	csrrci	a3,mstatus,8

void rt_padframe_set(rt_padframe_profile_t *profile)
{
  int irq = rt_irq_disable();

  unsigned int *config = profile->config;
1c00ca04:	4158                	lw	a4,4(a0)
1c00ca06:	1a1047b7          	lui	a5,0x1a104
1c00ca0a:	14078613          	addi	a2,a5,320 # 1a104140 <__l1_end+0xa1040fc>

  for (int i=0; i<ARCHI_APB_SOC_PADFUN_NB; i++)
  {
    hal_apb_soc_padfun_set(i, config[i]);
1c00ca0e:	430c                	lw	a1,0(a4)
1c00ca10:	c20c                	sw	a1,0(a2)
1c00ca12:	434c                	lw	a1,4(a4)
1c00ca14:	14478613          	addi	a2,a5,324
1c00ca18:	14878793          	addi	a5,a5,328
1c00ca1c:	c20c                	sw	a1,0(a2)
1c00ca1e:	4718                	lw	a4,8(a4)
1c00ca20:	c398                	sw	a4,0(a5)
  __builtin_pulp_spr_write(reg, val);
1c00ca22:	30069073          	csrw	mstatus,a3
  }

  rt_irq_restore(irq);
}
1c00ca26:	8082                	ret

1c00ca28 <__rt_padframe_init>:
  rt_padframe_set(&__rt_padframe_profiles[0]);
1c00ca28:	1c00f537          	lui	a0,0x1c00f
1c00ca2c:	f7050513          	addi	a0,a0,-144 # 1c00ef70 <__rt_padframe_profiles>
1c00ca30:	fd1ff06f          	j	1c00ca00 <rt_padframe_set>

1c00ca34 <rt_extern_alloc_init>:
  }
  printf("=============================================\n");
}

int rt_extern_alloc_init(rt_extern_alloc_t *a, void *addr, int size)
{
1c00ca34:	1101                	addi	sp,sp,-32
1c00ca36:	c84a                	sw	s2,16(sp)
1c00ca38:	ce06                	sw	ra,28(sp)
1c00ca3a:	cc22                	sw	s0,24(sp)
1c00ca3c:	ca26                	sw	s1,20(sp)
1c00ca3e:	892a                	mv	s2,a0
  if (size)
1c00ca40:	c229                	beqz	a2,1c00ca82 <rt_extern_alloc_init+0x4e>
  {
    unsigned int start_addr = ALIGN_UP((int)addr, MIN_CHUNK_SIZE);
1c00ca42:	00758493          	addi	s1,a1,7
1c00ca46:	842e                	mv	s0,a1
  return (rt_alloc_chunk_extern_t *)rt_alloc(RT_ALLOC_FC_DATA, sizeof(rt_alloc_chunk_extern_t));
1c00ca48:	4505                	li	a0,1
1c00ca4a:	45b1                	li	a1,12
1c00ca4c:	c632                	sw	a2,12(sp)
1c00ca4e:	cddfd0ef          	jal	ra,1c00a72a <rt_alloc>
    unsigned int start_addr = ALIGN_UP((int)addr, MIN_CHUNK_SIZE);
1c00ca52:	c404b4b3          	p.bclr	s1,s1,2,0
    rt_alloc_chunk_extern_t *chunk = __rt_alloc_chunk();
    if (chunk == NULL) return -1;
1c00ca56:	4632                	lw	a2,12(sp)
1c00ca58:	c905                	beqz	a0,1c00ca88 <rt_extern_alloc_init+0x54>
    size = size - (start_addr - (unsigned int)addr);
1c00ca5a:	9432                	add	s0,s0,a2
1c00ca5c:	8c05                	sub	s0,s0,s1
  }
  else
  {
    a->first_free = NULL;
  }
  return 0;
1c00ca5e:	4601                	li	a2,0
    if (size > 0) {
1c00ca60:	00805a63          	blez	s0,1c00ca74 <rt_extern_alloc_init+0x40>
      a->first_free = chunk;
1c00ca64:	00a92023          	sw	a0,0(s2)
      chunk->size = ALIGN_DOWN(size, MIN_CHUNK_SIZE);
1c00ca68:	c4043433          	p.bclr	s0,s0,2,0
1c00ca6c:	c100                	sw	s0,0(a0)
      chunk->next = NULL;
1c00ca6e:	00052223          	sw	zero,4(a0)
      chunk->addr = start_addr;
1c00ca72:	c504                	sw	s1,8(a0)
}
1c00ca74:	40f2                	lw	ra,28(sp)
1c00ca76:	4462                	lw	s0,24(sp)
1c00ca78:	44d2                	lw	s1,20(sp)
1c00ca7a:	4942                	lw	s2,16(sp)
1c00ca7c:	8532                	mv	a0,a2
1c00ca7e:	6105                	addi	sp,sp,32
1c00ca80:	8082                	ret
    a->first_free = NULL;
1c00ca82:	00052023          	sw	zero,0(a0)
1c00ca86:	b7fd                	j	1c00ca74 <rt_extern_alloc_init+0x40>
    if (chunk == NULL) return -1;
1c00ca88:	567d                	li	a2,-1
1c00ca8a:	b7ed                	j	1c00ca74 <rt_extern_alloc_init+0x40>

1c00ca8c <rt_extern_alloc_deinit>:
  rt_free(RT_ALLOC_FC_DATA, (void *)pt, sizeof(rt_alloc_chunk_extern_t));
1c00ca8c:	410c                	lw	a1,0(a0)
1c00ca8e:	4631                	li	a2,12
1c00ca90:	4505                	li	a0,1
1c00ca92:	cc9fd06f          	j	1c00a75a <rt_free>

1c00ca96 <__rt_udma_copy_enqueue>:
1c00ca96:	4015d813          	srai	a6,a1,0x1
1c00ca9a:	081e                	slli	a6,a6,0x7
1c00ca9c:	1a1028b7          	lui	a7,0x1a102
1c00caa0:	0592                	slli	a1,a1,0x4
1c00caa2:	9846                	add	a6,a6,a7
1c00caa4:	89c1                	andi	a1,a1,16
1c00caa6:	95c2                	add	a1,a1,a6
{
  unsigned int base = hal_udma_channel_base(channel_id);

  // A UDMA channel has 2 slots, enqueue the copy to the UDMA if one of them is available, otherwise
  // put the transfer on hold.
  if (channel->pendings[0] == NULL)
1c00caa8:	00062803          	lw	a6,0(a2)
1c00caac:	00081c63          	bnez	a6,1c00cac4 <__rt_udma_copy_enqueue+0x2e>
  {
    channel->pendings[0] = task;
1c00cab0:	c208                	sw	a0,0(a2)
  ARCHI_WRITE(channelBase, UDMA_CHANNEL_SADDR_OFFSET, l2Addr);
1c00cab2:	00d5a023          	sw	a3,0(a1)
  ARCHI_WRITE(channelBase, UDMA_CHANNEL_SIZE_OFFSET, size);
1c00cab6:	00e5a223          	sw	a4,4(a1)
    plp_udma_enqueue(base, buffer, size, UDMA_CHANNEL_CFG_EN | cfg);
  }
  else if (channel->pendings[1] == NULL)
  {
    channel->pendings[1] = task;
    plp_udma_enqueue(base, buffer, size, UDMA_CHANNEL_CFG_EN | cfg);
1c00caba:	c047c7b3          	p.bset	a5,a5,0,4
  ARCHI_WRITE(channelBase, UDMA_CHANNEL_CFG_OFFSET, cfg | UDMA_CHANNEL_CFG_EN);
1c00cabe:	00f5a423          	sw	a5,8(a1)
1c00cac2:	8082                	ret
  else if (channel->pendings[1] == NULL)
1c00cac4:	00462803          	lw	a6,4(a2)
1c00cac8:	00081463          	bnez	a6,1c00cad0 <__rt_udma_copy_enqueue+0x3a>
    channel->pendings[1] = task;
1c00cacc:	c248                	sw	a0,4(a2)
1c00cace:	b7d5                	j	1c00cab2 <__rt_udma_copy_enqueue+0x1c>
  }
  else
  {
    task->implem.data[0] = buffer;
    task->implem.data[1] = size;
    task->implem.data[2] = cfg;
1c00cad0:	c13c                	sw	a5,64(a0)

    if (channel->waitings_first == NULL)
1c00cad2:	461c                	lw	a5,8(a2)
    task->implem.data[0] = buffer;
1c00cad4:	dd14                	sw	a3,56(a0)
    task->implem.data[1] = size;
1c00cad6:	dd58                	sw	a4,60(a0)
    if (channel->waitings_first == NULL)
1c00cad8:	e791                	bnez	a5,1c00cae4 <__rt_udma_copy_enqueue+0x4e>
      channel->waitings_first = task;
1c00cada:	c608                	sw	a0,8(a2)
    else
      channel->waitings_last->implem.next = task;

    channel->waitings_last = task;
1c00cadc:	c648                	sw	a0,12(a2)
    task->implem.next = NULL;
1c00cade:	00052e23          	sw	zero,28(a0)
  }
}
1c00cae2:	8082                	ret
      channel->waitings_last->implem.next = task;
1c00cae4:	465c                	lw	a5,12(a2)
1c00cae6:	cfc8                	sw	a0,28(a5)
1c00cae8:	bfd5                	j	1c00cadc <__rt_udma_copy_enqueue+0x46>

1c00caea <__rt_udma_channel_init>:



void __rt_udma_channel_init(int channel_id, rt_udma_channel_t *channel)
{
  channel->pendings[0] = NULL;
1c00caea:	0005a023          	sw	zero,0(a1)
  channel->pendings[1] = NULL;
1c00caee:	0005a223          	sw	zero,4(a1)
  channel->waitings_first = NULL;
1c00caf2:	0005a423          	sw	zero,8(a1)
  __rt_udma_channels[channel_id] = channel;
1c00caf6:	050a                	slli	a0,a0,0x2
1c00caf8:	35400793          	li	a5,852
1c00cafc:	00b7e523          	p.sw	a1,a0(a5)
}
1c00cb00:	8082                	ret

1c00cb02 <__rt_udma_channel_reg_data>:

#ifndef __ZEPHYR__

void __rt_udma_channel_reg_data(int channel_id, void *data)
{
  __rt_udma_channels[channel_id] = data;
1c00cb02:	050a                	slli	a0,a0,0x2
1c00cb04:	35400793          	li	a5,852
1c00cb08:	00b7e523          	p.sw	a1,a0(a5)
}
1c00cb0c:	8082                	ret

1c00cb0e <pi_pwm_conf_init>:
    {
        th_timer = 0;
    }
    else if (duty_cycle != 100)
    {
        th_timer = (th_hi * (100 - duty_cycle)) / 100;
1c00cb0e:	479d                	li	a5,7
1c00cb10:	c11c                	sw	a5,0(a0)
1c00cb12:	00050223          	sb	zero,4(a0)
1c00cb16:	000522a3          	sw	zero,5(a0)
1c00cb1a:	8082                	ret

1c00cb1c <pi_pwm_open>:
1c00cb1c:	30047873          	csrrci	a6,mstatus,8
1c00cb20:	414c                	lw	a1,4(a0)
1c00cb22:	1c00f6b7          	lui	a3,0x1c00f
1c00cb26:	39068693          	addi	a3,a3,912 # 1c00f390 <__pos_pwm>
1c00cb2a:	0045c783          	lbu	a5,4(a1)
1c00cb2e:	0027d613          	srli	a2,a5,0x2
1c00cb32:	fa27b7b3          	p.bclr	a5,a5,29,2
1c00cb36:	1007d8b3          	p.exthz	a7,a5
1c00cb3a:	00289713          	slli	a4,a7,0x2
1c00cb3e:	9746                	add	a4,a4,a7
1c00cb40:	070a                	slli	a4,a4,0x2
1c00cb42:	05800893          	li	a7,88
1c00cb46:	43160733          	p.mac	a4,a2,a7
1c00cb4a:	0711                	addi	a4,a4,4
1c00cb4c:	9736                	add	a4,a4,a3
1c00cb4e:	c518                	sw	a4,8(a0)
1c00cb50:	05800713          	li	a4,88
1c00cb54:	02e60633          	mul	a2,a2,a4
1c00cb58:	4751                	li	a4,20
1c00cb5a:	8532                	mv	a0,a2
1c00cb5c:	42e78533          	p.mac	a0,a5,a4
1c00cb60:	00a68733          	add	a4,a3,a0
1c00cb64:	4b08                	lw	a0,16(a4)
1c00cb66:	00150893          	addi	a7,a0,1
1c00cb6a:	01172823          	sw	a7,16(a4)
1c00cb6e:	ed05                	bnez	a0,1c00cba6 <pi_pwm_open+0x8a>
1c00cb70:	96b2                	add	a3,a3,a2
1c00cb72:	4af0                	lw	a2,84(a3)
1c00cb74:	0605                	addi	a2,a2,1
1c00cb76:	caf0                	sw	a2,84(a3)
1c00cb78:	1a105637          	lui	a2,0x1a105
1c00cb7c:	10462503          	lw	a0,260(a2) # 1a105104 <__l1_end+0xa1050c0>
1c00cb80:	4685                	li	a3,1
1c00cb82:	00f696b3          	sll	a3,a3,a5
1c00cb86:	8ec9                	or	a3,a3,a0
1c00cb88:	10d62223          	sw	a3,260(a2)
1c00cb8c:	006846b7          	lui	a3,0x684
1c00cb90:	14068693          	addi	a3,a3,320 # 684140 <__L2+0x604140>
1c00cb94:	97b6                	add	a5,a5,a3
1c00cb96:	0055a683          	lw	a3,5(a1)
1c00cb9a:	079a                	slli	a5,a5,0x6
1c00cb9c:	cb5c                	sw	a5,20(a4)
1c00cb9e:	c754                	sw	a3,12(a4)
1c00cba0:	6705                	lui	a4,0x1
1c00cba2:	00e7a223          	sw	a4,4(a5)
1c00cba6:	30081073          	csrw	mstatus,a6
1c00cbaa:	4501                	li	a0,0
1c00cbac:	8082                	ret

1c00cbae <pi_pwm_ioctl>:
1c00cbae:	451c                	lw	a5,8(a0)
1c00cbb0:	0025aa63          	p.beqimm	a1,2,1c00cbc4 <pi_pwm_ioctl+0x16>
1c00cbb4:	0035ac63          	p.beqimm	a1,3,1c00cbcc <pi_pwm_ioctl+0x1e>
1c00cbb8:	e19d                	bnez	a1,1c00cbde <pi_pwm_ioctl+0x30>
1c00cbba:	4b9c                	lw	a5,16(a5)
1c00cbbc:	00c7a023          	sw	a2,0(a5)
1c00cbc0:	4501                	li	a0,0
1c00cbc2:	8082                	ret
1c00cbc4:	4b9c                	lw	a5,16(a5)
1c00cbc6:	00c7a423          	sw	a2,8(a5)
1c00cbca:	bfdd                	j	1c00cbc0 <pi_pwm_ioctl+0x12>
1c00cbcc:	4b94                	lw	a3,16(a5)
1c00cbce:	479c                	lw	a5,8(a5)
1c00cbd0:	6741                	lui	a4,0x10
1c00cbd2:	177d                	addi	a4,a4,-1
1c00cbd4:	078d                	addi	a5,a5,3
1c00cbd6:	078a                	slli	a5,a5,0x2
1c00cbd8:	00e6e7a3          	p.sw	a4,a5(a3)
1c00cbdc:	b7d5                	j	1c00cbc0 <pi_pwm_ioctl+0x12>
1c00cbde:	557d                	li	a0,-1
1c00cbe0:	8082                	ret

1c00cbe2 <__pos_pwm_init>:
static void __attribute__((constructor)) __pos_pwm_init()
{
    for (int i=0; i<ARCHI_PWM_NB; i++)
    {
        pos_pwm_t *pwm = &__pos_pwm[i];
        pwm->open_count = 0;
1c00cbe2:	1c00f737          	lui	a4,0x1c00f
1c00cbe6:	39070793          	addi	a5,a4,912 # 1c00f390 <__pos_pwm>
1c00cbea:	0407aa23          	sw	zero,84(a5)
        pwm->id = i;

        for (int j=0; j<ARCHI_PWM_NB_TIMERS; j++)
1c00cbee:	4601                	li	a2,0
        pwm->id = i;
1c00cbf0:	0007a22b          	p.sw	zero,4(a5!)
1c00cbf4:	39070713          	addi	a4,a4,912
1c00cbf8:	0043d0fb          	lp.setupi	x1,4,1c00cc06 <__pos_pwm_init+0x24>
        {
            pos_pwm_timer_t *timer = &pwm->timers[j];
            timer->open_count = 0;
            timer->pwm = pwm;
            timer->id = j;
1c00cbfc:	c3d0                	sw	a2,4(a5)
            timer->open_count = 0;
1c00cbfe:	0007a623          	sw	zero,12(a5)
            timer->pwm = pwm;
1c00cc02:	c398                	sw	a4,0(a5)
        for (int j=0; j<ARCHI_PWM_NB_TIMERS; j++)
1c00cc04:	0605                	addi	a2,a2,1
1c00cc06:	07d1                	addi	a5,a5,20
        }
    }
}
1c00cc08:	8082                	ret

1c00cc0a <__pi_gpio_handler>:
  pin = (pin & PI_GPIO_NUM_MASK);
  uint32_t mask = (1 << pin);

  gpio->event_task[pin] = NULL;
  return 0;
}
1c00cc0a:	1141                	addi	sp,sp,-16
1c00cc0c:	1a1017b7          	lui	a5,0x1a101
1c00cc10:	1c00f6b7          	lui	a3,0x1c00f
1c00cc14:	c422                	sw	s0,8(sp)
1c00cc16:	4f80                	lw	s0,24(a5)
1c00cc18:	3e868793          	addi	a5,a3,1000 # 1c00f3e8 <__rt_gpio>
1c00cc1c:	c226                	sw	s1,4(sp)
1c00cc1e:	4bc4                	lw	s1,20(a5)
1c00cc20:	c606                	sw	ra,12(sp)
1c00cc22:	c780                	sw	s0,8(a5)
1c00cc24:	cc91                	beqz	s1,1c00cc40 <__pi_gpio_handler+0x36>
1c00cc26:	409c                	lw	a5,0(s1)
1c00cc28:	8fe1                	and	a5,a5,s0
1c00cc2a:	c781                	beqz	a5,1c00cc32 <__pi_gpio_handler+0x28>
1c00cc2c:	40dc                	lw	a5,4(s1)
1c00cc2e:	4488                	lw	a0,8(s1)
1c00cc30:	9782                	jalr	a5
1c00cc32:	44c4                	lw	s1,12(s1)
1c00cc34:	f8ed                	bnez	s1,1c00cc26 <__pi_gpio_handler+0x1c>
1c00cc36:	40b2                	lw	ra,12(sp)
1c00cc38:	4422                	lw	s0,8(sp)
1c00cc3a:	4492                	lw	s1,4(sp)
1c00cc3c:	0141                	addi	sp,sp,16
1c00cc3e:	8082                	ret
1c00cc40:	3e868693          	addi	a3,a3,1000
1c00cc44:	46dc                	lw	a5,12(a3)
1c00cc46:	4701                	li	a4,0
1c00cc48:	8fe1                	and	a5,a5,s0
1c00cc4a:	01c00513          	li	a0,28
1c00cc4e:	d7e5                	beqz	a5,1c00cc36 <__pi_gpio_handler+0x2c>
1c00cc50:	fc17b633          	p.bclr	a2,a5,30,1
1c00cc54:	c615                	beqz	a2,1c00cc80 <__pi_gpio_handler+0x76>
1c00cc56:	00470613          	addi	a2,a4,4
1c00cc5a:	060a                	slli	a2,a2,0x2
1c00cc5c:	9636                	add	a2,a2,a3
1c00cc5e:	4610                	lw	a2,8(a2)
1c00cc60:	c205                	beqz	a2,1c00cc80 <__pi_gpio_handler+0x76>
1c00cc62:	30047873          	csrrci	a6,mstatus,8
1c00cc66:	01c02883          	lw	a7,28(zero) # 1c <__rt_sched>
1c00cc6a:	00062023          	sw	zero,0(a2)
1c00cc6e:	00088e63          	beqz	a7,1c00cc8a <__pi_gpio_handler+0x80>
1c00cc72:	00452883          	lw	a7,4(a0)
1c00cc76:	00c8a023          	sw	a2,0(a7) # 1a102000 <__l1_end+0xa101fbc>
1c00cc7a:	c150                	sw	a2,4(a0)
1c00cc7c:	30081073          	csrw	mstatus,a6
1c00cc80:	0705                	addi	a4,a4,1
1c00cc82:	8385                	srli	a5,a5,0x1
1c00cc84:	0ff77713          	andi	a4,a4,255
1c00cc88:	b7d9                	j	1c00cc4e <__pi_gpio_handler+0x44>
1c00cc8a:	00c02e23          	sw	a2,28(zero) # 1c <__rt_sched>
1c00cc8e:	b7f5                	j	1c00cc7a <__pi_gpio_handler+0x70>

1c00cc90 <pi_gpio_pin_read>:
1c00cc90:	4508                	lw	a0,8(a0)
1c00cc92:	0ff5f693          	andi	a3,a1,255
1c00cc96:	4785                	li	a5,1
1c00cc98:	4558                	lw	a4,12(a0)
1c00cc9a:	00d797b3          	sll	a5,a5,a3
1c00cc9e:	8f7d                	and	a4,a4,a5
1c00cca0:	00f70763          	beq	a4,a5,1c00ccae <pi_gpio_pin_read+0x1e>
1c00cca4:	490c                	lw	a1,16(a0)
1c00cca6:	5555                	li	a0,-11
1c00cca8:	8dfd                	and	a1,a1,a5
1c00ccaa:	00f59c63          	bne	a1,a5,1c00ccc2 <pi_gpio_pin_read+0x32>
1c00ccae:	1a1017b7          	lui	a5,0x1a101
1c00ccb2:	cb09                	beqz	a4,1c00ccc4 <pi_gpio_pin_read+0x34>
1c00ccb4:	43cc                	lw	a1,4(a5)
1c00ccb6:	00d5d5b3          	srl	a1,a1,a3
1c00ccba:	fc15b5b3          	p.bclr	a1,a1,30,1
1c00ccbe:	c20c                	sw	a1,0(a2)
1c00ccc0:	4501                	li	a0,0
1c00ccc2:	8082                	ret
1c00ccc4:	438c                	lw	a1,0(a5)
1c00ccc6:	bfc5                	j	1c00ccb6 <pi_gpio_pin_read+0x26>

1c00ccc8 <pi_gpio_mask_configure>:
  pulp_write32(ARCHI_GPIO_ADDR + ARCHI_GPIO_PADDIR, value);
}

static inline unsigned int hal_gpio_paddir_get()
{
  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_PADDIR);
1c00ccc8:	1a1017b7          	lui	a5,0x1a101
1c00cccc:	439c                	lw	a5,0(a5)
1c00ccce:	fff5c713          	not	a4,a1

int pi_gpio_mask_configure(struct pi_device *device, uint32_t mask, pi_gpio_flags_e flags)
{
  pi_gpio_t *gpio = (pi_gpio_t *) device->data;
  int is_out = flags & PI_GPIO_OUTPUT;
1c00ccd2:	8a11                	andi	a2,a2,4
  pi_gpio_t *gpio = (pi_gpio_t *) device->data;
1c00ccd4:	4514                	lw	a3,8(a0)
  {
    current |= mask;
  }
  else
  {
    current &= ~mask;
1c00ccd6:	00f77533          	and	a0,a4,a5
  if (is_out)
1c00ccda:	c219                	beqz	a2,1c00cce0 <pi_gpio_mask_configure+0x18>
    current |= mask;
1c00ccdc:	00f5e533          	or	a0,a1,a5
  pulp_write32(ARCHI_GPIO_ADDR + ARCHI_GPIO_PADDIR, value);
1c00cce0:	1a1017b7          	lui	a5,0x1a101
1c00cce4:	c388                	sw	a0,0(a5)
1c00cce6:	0106a803          	lw	a6,16(a3)
1c00ccea:	46c8                	lw	a0,12(a3)
  hal_gpio_set_dir(mask, is_out);

  if (is_out)
1c00ccec:	ce01                	beqz	a2,1c00cd04 <pi_gpio_mask_configure+0x3c>
  {
    gpio->input_mask &= ~mask;
    gpio->output_mask |= mask;
1c00ccee:	0105e5b3          	or	a1,a1,a6
  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_EN);
1c00ccf2:	07f1                	addi	a5,a5,28
1c00ccf4:	ca8c                	sw	a1,16(a3)
1c00ccf6:	438c                	lw	a1,0(a5)
    gpio->input_mask &= ~mask;
1c00ccf8:	8d79                	and	a0,a0,a4
1c00ccfa:	c6c8                	sw	a0,12(a3)
    hal_gpio_en_set(hal_gpio_en_get() & ~mask);
1c00ccfc:	8f6d                	and	a4,a4,a1
  pulp_write32(ARCHI_GPIO_ADDR + ARCHI_GPIO_EN, value);
1c00ccfe:	c398                	sw	a4,0(a5)
    gpio->output_mask &= ~mask;
    hal_gpio_en_set(hal_gpio_en_get() | mask);
  }

  return 0;
}
1c00cd00:	4501                	li	a0,0
1c00cd02:	8082                	ret
    gpio->output_mask &= ~mask;
1c00cd04:	01077733          	and	a4,a4,a6
  return pulp_read32(ARCHI_GPIO_ADDR + ARCHI_GPIO_EN);
1c00cd08:	07f1                	addi	a5,a5,28
1c00cd0a:	ca98                	sw	a4,16(a3)
1c00cd0c:	4398                	lw	a4,0(a5)
    gpio->input_mask |= mask;
1c00cd0e:	8d4d                	or	a0,a0,a1
1c00cd10:	c6c8                	sw	a0,12(a3)
    hal_gpio_en_set(hal_gpio_en_get() | mask);
1c00cd12:	8dd9                	or	a1,a1,a4
  pulp_write32(ARCHI_GPIO_ADDR + ARCHI_GPIO_EN, value);
1c00cd14:	c38c                	sw	a1,0(a5)
1c00cd16:	b7ed                	j	1c00cd00 <pi_gpio_mask_configure+0x38>

1c00cd18 <pi_gpio_pin_configure>:
{
1c00cd18:	1101                	addi	sp,sp,-32
1c00cd1a:	cc22                	sw	s0,24(sp)
1c00cd1c:	ca26                	sw	s1,20(sp)
1c00cd1e:	ce06                	sw	ra,28(sp)
1c00cd20:	84aa                	mv	s1,a0
1c00cd22:	842e                	mv	s0,a1
  if (pin & PI_GPIO_IS_GPIO_MASK)
1c00cd24:	0005db63          	bgez	a1,1c00cd3a <pi_gpio_pin_configure+0x22>
    pi_pad_e pad = ((pin & PI_GPIO_PAD_MASK) >> PI_GPIO_PAD_SHIFT);
1c00cd28:	4085d513          	srai	a0,a1,0x8
    pi_pad_set_function(pad, PI_PAD_FUNC1);
1c00cd2c:	0ff57513          	andi	a0,a0,255
1c00cd30:	4585                	li	a1,1
1c00cd32:	c632                	sw	a2,12(sp)
1c00cd34:	a5dfe0ef          	jal	ra,1c00b790 <pi_pad_set_function>
1c00cd38:	4632                	lw	a2,12(sp)
  return pi_gpio_mask_configure(device, 1<<pin, flags);
1c00cd3a:	4585                	li	a1,1
1c00cd3c:	008595b3          	sll	a1,a1,s0
}
1c00cd40:	4462                	lw	s0,24(sp)
1c00cd42:	40f2                	lw	ra,28(sp)
  return pi_gpio_mask_configure(device, 1<<pin, flags);
1c00cd44:	8526                	mv	a0,s1
}
1c00cd46:	44d2                	lw	s1,20(sp)
1c00cd48:	6105                	addi	sp,sp,32
  return pi_gpio_mask_configure(device, 1<<pin, flags);
1c00cd4a:	f7fff06f          	j	1c00ccc8 <pi_gpio_mask_configure>

1c00cd4e <__rt_i2s_resume>:
  conf->pdm = 1;
  conf->dual = 0;
  conf->width = 16;
  conf->id = -1;
  conf->flags = 0;
}
1c00cd4e:	1c00f7b7          	lui	a5,0x1c00f
1c00cd52:	4d18                	lw	a4,24(a0)
1c00cd54:	5707a783          	lw	a5,1392(a5) # 1c00f570 <__rt_freq_domains>
1c00cd58:	068416b7          	lui	a3,0x6841
1c00cd5c:	90968693          	addi	a3,a3,-1783 # 6840909 <__L2+0x67c0909>
1c00cd60:	02e7c7b3          	div	a5,a5,a4
1c00cd64:	02954703          	lbu	a4,41(a0)
1c00cd68:	177d                	addi	a4,a4,-1
1c00cd6a:	c0874733          	p.bset	a4,a4,0,8
1c00cd6e:	17fd                	addi	a5,a5,-1
1c00cd70:	8785                	srai	a5,a5,0x1
1c00cd72:	07c2                	slli	a5,a5,0x10
1c00cd74:	8fd9                	or	a5,a5,a4
1c00cd76:	02554703          	lbu	a4,37(a0)
1c00cd7a:	9736                	add	a4,a4,a3
1c00cd7c:	070a                	slli	a4,a4,0x2
1c00cd7e:	c31c                	sw	a5,0(a4)
1c00cd80:	8082                	ret

1c00cd82 <__rt_i2s_setfreq_after>:
1c00cd82:	1141                	addi	sp,sp,-16
1c00cd84:	1c00f7b7          	lui	a5,0x1c00f
1c00cd88:	c422                	sw	s0,8(sp)
1c00cd8a:	52c7a403          	lw	s0,1324(a5) # 1c00f52c <__rt_i2s_first>
1c00cd8e:	c606                	sw	ra,12(sp)
1c00cd90:	e411                	bnez	s0,1c00cd9c <__rt_i2s_setfreq_after+0x1a>
1c00cd92:	40b2                	lw	ra,12(sp)
1c00cd94:	4422                	lw	s0,8(sp)
1c00cd96:	4501                	li	a0,0
1c00cd98:	0141                	addi	sp,sp,16
1c00cd9a:	8082                	ret
1c00cd9c:	02844783          	lbu	a5,40(s0)
1c00cda0:	c781                	beqz	a5,1c00cda8 <__rt_i2s_setfreq_after+0x26>
1c00cda2:	8522                	mv	a0,s0
1c00cda4:	fabff0ef          	jal	ra,1c00cd4e <__rt_i2s_resume>
1c00cda8:	4c40                	lw	s0,28(s0)
1c00cdaa:	b7dd                	j	1c00cd90 <__rt_i2s_setfreq_after+0xe>

1c00cdac <__rt_i2s_setfreq_before>:
1c00cdac:	1c00f7b7          	lui	a5,0x1c00f
1c00cdb0:	52c7a783          	lw	a5,1324(a5) # 1c00f52c <__rt_i2s_first>
1c00cdb4:	068416b7          	lui	a3,0x6841
1c00cdb8:	90968693          	addi	a3,a3,-1783 # 6840909 <__L2+0x67c0909>
1c00cdbc:	e399                	bnez	a5,1c00cdc2 <__rt_i2s_setfreq_before+0x16>
1c00cdbe:	4501                	li	a0,0
1c00cdc0:	8082                	ret
1c00cdc2:	0287c703          	lbu	a4,40(a5)
1c00cdc6:	c719                	beqz	a4,1c00cdd4 <__rt_i2s_setfreq_before+0x28>
1c00cdc8:	0257c703          	lbu	a4,37(a5)
1c00cdcc:	9736                	add	a4,a4,a3
1c00cdce:	070a                	slli	a4,a4,0x2
1c00cdd0:	00072023          	sw	zero,0(a4)
1c00cdd4:	4fdc                	lw	a5,28(a5)
1c00cdd6:	b7dd                	j	1c00cdbc <__rt_i2s_setfreq_before+0x10>

1c00cdd8 <__rt_i2s_init>:
{
  // In case the peripheral clock can dynamically change, we need to be notified
  // when this happens so that the I2S channels are stopped and resumed
  int err = 0;

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c00cdd8:	1c00d5b7          	lui	a1,0x1c00d
{
1c00cddc:	1141                	addi	sp,sp,-16
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c00cdde:	4601                	li	a2,0
1c00cde0:	dac58593          	addi	a1,a1,-596 # 1c00cdac <__rt_i2s_setfreq_before>
1c00cde4:	4511                	li	a0,4
{
1c00cde6:	c606                	sw	ra,12(sp)
1c00cde8:	c422                	sw	s0,8(sp)
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c00cdea:	ab4fd0ef          	jal	ra,1c00a09e <__rt_cbsys_add>

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_i2s_setfreq_after, NULL);
1c00cdee:	1c00d5b7          	lui	a1,0x1c00d
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_i2s_setfreq_before, NULL);
1c00cdf2:	842a                	mv	s0,a0
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_i2s_setfreq_after, NULL);
1c00cdf4:	4601                	li	a2,0
1c00cdf6:	d8258593          	addi	a1,a1,-638 # 1c00cd82 <__rt_i2s_setfreq_after>
1c00cdfa:	4515                	li	a0,5
1c00cdfc:	aa2fd0ef          	jal	ra,1c00a09e <__rt_cbsys_add>
1c00ce00:	8d41                	or	a0,a0,s0

  if (err) rt_fatal("Unable to initialize i2s driver\n");
1c00ce02:	c10d                	beqz	a0,1c00ce24 <__rt_i2s_init+0x4c>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00ce04:	01402673          	csrr	a2,uhartid
1c00ce08:	1c00f537          	lui	a0,0x1c00f
  return (hart_id >> 5) & 0x3f;
1c00ce0c:	40565593          	srai	a1,a2,0x5
1c00ce10:	f265b5b3          	p.bclr	a1,a1,25,6
1c00ce14:	f4563633          	p.bclr	a2,a2,26,5
1c00ce18:	dc450513          	addi	a0,a0,-572 # 1c00edc4 <__hyper_pad+0xd4>
1c00ce1c:	798000ef          	jal	ra,1c00d5b4 <printf>
1c00ce20:	718000ef          	jal	ra,1c00d538 <abort>
}
1c00ce24:	40b2                	lw	ra,12(sp)
1c00ce26:	4422                	lw	s0,8(sp)
1c00ce28:	0141                	addi	sp,sp,16
1c00ce2a:	8082                	ret

1c00ce2c <__rt_himax_init>:
    .capture   = &__rt_himax_capture
};

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_himax_init()
{
  camera_isAwaked = 0;
1c00ce2c:	1b0017b7          	lui	a5,0x1b001
1c00ce30:	c0078423          	sb	zero,-1016(a5) # 1b000c08 <camera_isAwaked>
}
1c00ce34:	8082                	ret

1c00ce36 <__rt_i2c_init>:

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_i2c_init()
{
  for (int i=0; i<ARCHI_UDMA_NB_I2C; i++)
  {
    __rt_i2c[i].open_count = 0;
1c00ce36:	1c00f7b7          	lui	a5,0x1c00f
1c00ce3a:	16878793          	addi	a5,a5,360 # 1c00f168 <__rt_i2c>
1c00ce3e:	00078223          	sb	zero,4(a5)
1c00ce42:	00078a23          	sb	zero,20(a5)
  }
}
1c00ce46:	8082                	ret

1c00ce48 <__rt_rtc_init>:
}


RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_rtc_init()
{
  __rtc_handler = NULL;
1c00ce48:	3a800793          	li	a5,936
1c00ce4c:	0207ac23          	sw	zero,56(a5)
  dev_rtc.open_count = 0;
1c00ce50:	02078823          	sb	zero,48(a5)
  __rt_rtc_init_done = 0;
1c00ce54:	0207aa23          	sw	zero,52(a5)
}
1c00ce58:	8082                	ret

1c00ce5a <__rt_spim_init>:

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_spim_init()
{
  for (int i=0; i<ARCHI_UDMA_NB_SPIM; i++)
  {
    __rt_spim_open_count[i] = 0;
1c00ce5a:	1c00f7b7          	lui	a5,0x1c00f
1c00ce5e:	53078793          	addi	a5,a5,1328 # 1c00f530 <__rt_spim_open_count>
1c00ce62:	0007a023          	sw	zero,0(a5)
1c00ce66:	0007a223          	sw	zero,4(a5)
  }
}
1c00ce6a:	8082                	ret

1c00ce6c <__rt_io_end_of_flush>:
  if (rt_iodev() == RT_IODEV_UART)
  {
    __rt_io_start(NULL);
    __rt_cbsys_add(RT_CBSYS_STOP, __rt_io_stop, NULL);
    __rt_io_pending_flush = 0;
    rt_event_alloc(NULL, 1);
1c00ce6c:	1c00f7b7          	lui	a5,0x1c00f
1c00ce70:	5207ae23          	sw	zero,1340(a5) # 1c00f53c <__rt_io_pending_flush>
1c00ce74:	00052c23          	sw	zero,24(a0)
1c00ce78:	8082                	ret

1c00ce7a <__rt_io_uart_wait_req>:
1c00ce7a:	1141                	addi	sp,sp,-16
1c00ce7c:	c226                	sw	s1,4(sp)
1c00ce7e:	84aa                	mv	s1,a0
1c00ce80:	c606                	sw	ra,12(sp)
1c00ce82:	c422                	sw	s0,8(sp)
1c00ce84:	c04a                	sw	s2,0(sp)
1c00ce86:	30047973          	csrrci	s2,mstatus,8
1c00ce8a:	1c00f437          	lui	s0,0x1c00f
1c00ce8e:	53840413          	addi	s0,s0,1336 # 1c00f538 <__rt_io_event_current>
1c00ce92:	4008                	lw	a0,0(s0)
1c00ce94:	c509                	beqz	a0,1c00ce9e <__rt_io_uart_wait_req+0x24>
1c00ce96:	fa8fd0ef          	jal	ra,1c00a63e <rt_event_wait>
1c00ce9a:	00042023          	sw	zero,0(s0)
1c00ce9e:	4785                	li	a5,1
1c00cea0:	08f48023          	sb	a5,128(s1)
1c00cea4:	0814c783          	lbu	a5,129(s1)
1c00cea8:	00201737          	lui	a4,0x201
1c00ceac:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c00ceb0:	04078793          	addi	a5,a5,64
1c00ceb4:	07da                	slli	a5,a5,0x16
1c00ceb6:	0007e723          	p.sw	zero,a4(a5)
1c00ceba:	30091073          	csrw	mstatus,s2
1c00cebe:	40b2                	lw	ra,12(sp)
1c00cec0:	4422                	lw	s0,8(sp)
1c00cec2:	4492                	lw	s1,4(sp)
1c00cec4:	4902                	lw	s2,0(sp)
1c00cec6:	0141                	addi	sp,sp,16
1c00cec8:	8082                	ret

1c00ceca <__rt_do_putc_host>:
1c00ceca:	1c00f737          	lui	a4,0x1c00f
1c00cece:	54070793          	addi	a5,a4,1344 # 1c00f540 <__rt_putc_host_buffer_index>
1c00ced2:	4390                	lw	a2,0(a5)
1c00ced4:	54070713          	addi	a4,a4,1344
1c00ced8:	00160693          	addi	a3,a2,1
1c00cedc:	c394                	sw	a3,0(a5)
1c00cede:	1c00f7b7          	lui	a5,0x1c00f
1c00cee2:	18878593          	addi	a1,a5,392 # 1c00f188 <__rt_putc_host_buffer>
1c00cee6:	00a5c623          	p.sb	a0,a2(a1)
1c00ceea:	07f00593          	li	a1,127
1c00ceee:	18878613          	addi	a2,a5,392
1c00cef2:	00b68463          	beq	a3,a1,1c00cefa <__rt_do_putc_host+0x30>
1c00cef6:	00a53a63          	p.bneimm	a0,10,1c00cf0a <__rt_do_putc_host+0x40>
1c00cefa:	18878513          	addi	a0,a5,392
1c00cefe:	000646a3          	p.sb	zero,a3(a2)
1c00cf02:	00072023          	sw	zero,0(a4)
1c00cf06:	d37fc06f          	j	1c009c3c <semihost_write0>
1c00cf0a:	8082                	ret

1c00cf0c <__rt_io_start>:
1c00cf0c:	1101                	addi	sp,sp,-32
1c00cf0e:	0028                	addi	a0,sp,8
1c00cf10:	ce06                	sw	ra,28(sp)
1c00cf12:	cc22                	sw	s0,24(sp)
1c00cf14:	3ee010ef          	jal	ra,1c00e302 <rt_uart_conf_init>
1c00cf18:	4585                	li	a1,1
1c00cf1a:	4501                	li	a0,0
1c00cf1c:	dbcfd0ef          	jal	ra,1c00a4d8 <rt_event_alloc>
1c00cf20:	547d                	li	s0,-1
1c00cf22:	ed0d                	bnez	a0,1c00cf5c <__rt_io_start+0x50>
1c00cf24:	1c00f7b7          	lui	a5,0x1c00f
1c00cf28:	0547a783          	lw	a5,84(a5) # 1c00f054 <__rt_iodev_uart_baudrate>
1c00cf2c:	842a                	mv	s0,a0
1c00cf2e:	1c00f537          	lui	a0,0x1c00f
1c00cf32:	01c00593          	li	a1,28
1c00cf36:	48050513          	addi	a0,a0,1152 # 1c00f480 <__rt_io_event>
1c00cf3a:	c43e                	sw	a5,8(sp)
1c00cf3c:	d5cfd0ef          	jal	ra,1c00a498 <__rt_event_init>
1c00cf40:	1c00f7b7          	lui	a5,0x1c00f
1c00cf44:	5147a503          	lw	a0,1300(a5) # 1c00f514 <__rt_iodev_uart_channel>
1c00cf48:	4681                	li	a3,0
1c00cf4a:	4601                	li	a2,0
1c00cf4c:	002c                	addi	a1,sp,8
1c00cf4e:	0511                	addi	a0,a0,4
1c00cf50:	3c2010ef          	jal	ra,1c00e312 <__rt_uart_open>
1c00cf54:	1c00f7b7          	lui	a5,0x1c00f
1c00cf58:	54a7a223          	sw	a0,1348(a5) # 1c00f544 <_rt_io_uart>
1c00cf5c:	8522                	mv	a0,s0
1c00cf5e:	40f2                	lw	ra,28(sp)
1c00cf60:	4462                	lw	s0,24(sp)
1c00cf62:	6105                	addi	sp,sp,32
1c00cf64:	8082                	ret

1c00cf66 <rt_event_execute.isra.4.constprop.12>:
1c00cf66:	1141                	addi	sp,sp,-16
1c00cf68:	c606                	sw	ra,12(sp)
1c00cf6a:	c422                	sw	s0,8(sp)
1c00cf6c:	30047473          	csrrci	s0,mstatus,8
1c00cf70:	4585                	li	a1,1
1c00cf72:	01c00513          	li	a0,28
1c00cf76:	e38fd0ef          	jal	ra,1c00a5ae <__rt_event_execute>
1c00cf7a:	30041073          	csrw	mstatus,s0
1c00cf7e:	40b2                	lw	ra,12(sp)
1c00cf80:	4422                	lw	s0,8(sp)
1c00cf82:	0141                	addi	sp,sp,16
1c00cf84:	8082                	ret

1c00cf86 <__rt_io_lock>:
1c00cf86:	1c00f7b7          	lui	a5,0x1c00f
1c00cf8a:	f987a783          	lw	a5,-104(a5) # 1c00ef98 <__hal_debug_struct+0x10>
1c00cf8e:	cf81                	beqz	a5,1c00cfa6 <__rt_io_lock+0x20>
1c00cf90:	1c00f7b7          	lui	a5,0x1c00f
1c00cf94:	5447a783          	lw	a5,1348(a5) # 1c00f544 <_rt_io_uart>
1c00cf98:	e799                	bnez	a5,1c00cfa6 <__rt_io_lock+0x20>
1c00cf9a:	1c00f7b7          	lui	a5,0x1c00f
1c00cf9e:	0507a783          	lw	a5,80(a5) # 1c00f050 <__rt_iodev>
1c00cfa2:	0427b963          	p.bneimm	a5,2,1c00cff4 <__rt_io_lock+0x6e>
1c00cfa6:	7135                	addi	sp,sp,-160
1c00cfa8:	014027f3          	csrr	a5,uhartid
1c00cfac:	cf06                	sw	ra,156(sp)
1c00cfae:	ca5797b3          	p.extractu	a5,a5,5,5
1c00cfb2:	02000713          	li	a4,32
1c00cfb6:	1b001537          	lui	a0,0x1b001
1c00cfba:	00e79963          	bne	a5,a4,1c00cfcc <__rt_io_lock+0x46>
1c00cfbe:	c0c50513          	addi	a0,a0,-1012 # 1b000c0c <__rt_io_fc_lock>
1c00cfc2:	96cfd0ef          	jal	ra,1c00a12e <__rt_fc_lock>
1c00cfc6:	40fa                	lw	ra,156(sp)
1c00cfc8:	610d                	addi	sp,sp,160
1c00cfca:	8082                	ret
1c00cfcc:	004c                	addi	a1,sp,4
1c00cfce:	c0c50513          	addi	a0,a0,-1012
1c00cfd2:	9c2fd0ef          	jal	ra,1c00a194 <__rt_fc_cluster_lock>
1c00cfd6:	4689                	li	a3,2
1c00cfd8:	00204737          	lui	a4,0x204
1c00cfdc:	08c14783          	lbu	a5,140(sp)
1c00cfe0:	0ff7f793          	andi	a5,a5,255
1c00cfe4:	f3ed                	bnez	a5,1c00cfc6 <__rt_io_lock+0x40>
1c00cfe6:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c00cfea:	03c76783          	p.elw	a5,60(a4)
1c00cfee:	00d72223          	sw	a3,4(a4)
1c00cff2:	b7ed                	j	1c00cfdc <__rt_io_lock+0x56>
1c00cff4:	8082                	ret

1c00cff6 <__rt_putc_host_cluster_req>:
1c00cff6:	1141                	addi	sp,sp,-16
1c00cff8:	c422                	sw	s0,8(sp)
1c00cffa:	c606                	sw	ra,12(sp)
1c00cffc:	842a                	mv	s0,a0
1c00cffe:	08954503          	lbu	a0,137(a0)
1c00d002:	ec9ff0ef          	jal	ra,1c00ceca <__rt_do_putc_host>
1c00d006:	08844783          	lbu	a5,136(s0)
1c00d00a:	4705                	li	a4,1
1c00d00c:	08e42223          	sw	a4,132(s0)
1c00d010:	00201737          	lui	a4,0x201
1c00d014:	40b2                	lw	ra,12(sp)
1c00d016:	4422                	lw	s0,8(sp)
1c00d018:	04078793          	addi	a5,a5,64
1c00d01c:	07da                	slli	a5,a5,0x16
1c00d01e:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c00d022:	0007e723          	p.sw	zero,a4(a5)
1c00d026:	0141                	addi	sp,sp,16
1c00d028:	8082                	ret

1c00d02a <__rt_io_unlock>:
1c00d02a:	1c00f7b7          	lui	a5,0x1c00f
1c00d02e:	f987a783          	lw	a5,-104(a5) # 1c00ef98 <__hal_debug_struct+0x10>
1c00d032:	cf81                	beqz	a5,1c00d04a <__rt_io_unlock+0x20>
1c00d034:	1c00f7b7          	lui	a5,0x1c00f
1c00d038:	5447a783          	lw	a5,1348(a5) # 1c00f544 <_rt_io_uart>
1c00d03c:	e799                	bnez	a5,1c00d04a <__rt_io_unlock+0x20>
1c00d03e:	1c00f7b7          	lui	a5,0x1c00f
1c00d042:	0507a783          	lw	a5,80(a5) # 1c00f050 <__rt_iodev>
1c00d046:	0427b963          	p.bneimm	a5,2,1c00d098 <__rt_io_unlock+0x6e>
1c00d04a:	7135                	addi	sp,sp,-160
1c00d04c:	014027f3          	csrr	a5,uhartid
1c00d050:	cf06                	sw	ra,156(sp)
1c00d052:	ca5797b3          	p.extractu	a5,a5,5,5
1c00d056:	02000713          	li	a4,32
1c00d05a:	1b001537          	lui	a0,0x1b001
1c00d05e:	00e79963          	bne	a5,a4,1c00d070 <__rt_io_unlock+0x46>
1c00d062:	c0c50513          	addi	a0,a0,-1012 # 1b000c0c <__rt_io_fc_lock>
1c00d066:	8fafd0ef          	jal	ra,1c00a160 <__rt_fc_unlock>
1c00d06a:	40fa                	lw	ra,156(sp)
1c00d06c:	610d                	addi	sp,sp,160
1c00d06e:	8082                	ret
1c00d070:	004c                	addi	a1,sp,4
1c00d072:	c0c50513          	addi	a0,a0,-1012
1c00d076:	956fd0ef          	jal	ra,1c00a1cc <__rt_fc_cluster_unlock>
1c00d07a:	4689                	li	a3,2
1c00d07c:	00204737          	lui	a4,0x204
1c00d080:	08c14783          	lbu	a5,140(sp)
1c00d084:	0ff7f793          	andi	a5,a5,255
1c00d088:	f3ed                	bnez	a5,1c00d06a <__rt_io_unlock+0x40>
1c00d08a:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c00d08e:	03c76783          	p.elw	a5,60(a4)
1c00d092:	00d72223          	sw	a3,4(a4)
1c00d096:	b7ed                	j	1c00d080 <__rt_io_unlock+0x56>
1c00d098:	8082                	ret

1c00d09a <__rt_io_uart_flush.constprop.11>:
1c00d09a:	7171                	addi	sp,sp,-176
1c00d09c:	d522                	sw	s0,168(sp)
1c00d09e:	d706                	sw	ra,172(sp)
1c00d0a0:	d326                	sw	s1,164(sp)
1c00d0a2:	d14a                	sw	s2,160(sp)
1c00d0a4:	cf4e                	sw	s3,156(sp)
1c00d0a6:	cd52                	sw	s4,152(sp)
1c00d0a8:	1c00f437          	lui	s0,0x1c00f
1c00d0ac:	53c42783          	lw	a5,1340(s0) # 1c00f53c <__rt_io_pending_flush>
1c00d0b0:	53c40993          	addi	s3,s0,1340
1c00d0b4:	efad                	bnez	a5,1c00d12e <__rt_io_uart_flush.constprop.11+0x94>
1c00d0b6:	1c00f637          	lui	a2,0x1c00f
1c00d0ba:	f8860793          	addi	a5,a2,-120 # 1c00ef88 <__hal_debug_struct>
1c00d0be:	4f80                	lw	s0,24(a5)
1c00d0c0:	f8860a13          	addi	s4,a2,-120
1c00d0c4:	cc29                	beqz	s0,1c00d11e <__rt_io_uart_flush.constprop.11+0x84>
1c00d0c6:	1c00f737          	lui	a4,0x1c00f
1c00d0ca:	014027f3          	csrr	a5,uhartid
1c00d0ce:	54472483          	lw	s1,1348(a4) # 1c00f544 <_rt_io_uart>
1c00d0d2:	ca5797b3          	p.extractu	a5,a5,5,5
1c00d0d6:	02000713          	li	a4,32
1c00d0da:	1c00f937          	lui	s2,0x1c00f
1c00d0de:	06e79263          	bne	a5,a4,1c00d142 <__rt_io_uart_flush.constprop.11+0xa8>
1c00d0e2:	1c00d5b7          	lui	a1,0x1c00d
1c00d0e6:	4785                	li	a5,1
1c00d0e8:	f8860613          	addi	a2,a2,-120
1c00d0ec:	e6c58593          	addi	a1,a1,-404 # 1c00ce6c <__rt_io_end_of_flush>
1c00d0f0:	4501                	li	a0,0
1c00d0f2:	00f9a023          	sw	a5,0(s3)
1c00d0f6:	c58fd0ef          	jal	ra,1c00a54e <rt_event_get>
1c00d0fa:	40cc                	lw	a1,4(s1)
1c00d0fc:	87aa                	mv	a5,a0
1c00d0fe:	4701                	li	a4,0
1c00d100:	0586                	slli	a1,a1,0x1
1c00d102:	86a2                	mv	a3,s0
1c00d104:	fa490613          	addi	a2,s2,-92 # 1c00efa4 <__hal_debug_struct+0x1c>
1c00d108:	0585                	addi	a1,a1,1
1c00d10a:	4501                	li	a0,0
1c00d10c:	9b1fd0ef          	jal	ra,1c00aabc <rt_periph_copy>
1c00d110:	f1bff0ef          	jal	ra,1c00d02a <__rt_io_unlock>
1c00d114:	0009a783          	lw	a5,0(s3)
1c00d118:	e395                	bnez	a5,1c00d13c <__rt_io_uart_flush.constprop.11+0xa2>
1c00d11a:	e6dff0ef          	jal	ra,1c00cf86 <__rt_io_lock>
1c00d11e:	50ba                	lw	ra,172(sp)
1c00d120:	542a                	lw	s0,168(sp)
1c00d122:	549a                	lw	s1,164(sp)
1c00d124:	590a                	lw	s2,160(sp)
1c00d126:	49fa                	lw	s3,156(sp)
1c00d128:	4a6a                	lw	s4,152(sp)
1c00d12a:	614d                	addi	sp,sp,176
1c00d12c:	8082                	ret
1c00d12e:	efdff0ef          	jal	ra,1c00d02a <__rt_io_unlock>
1c00d132:	e35ff0ef          	jal	ra,1c00cf66 <rt_event_execute.isra.4.constprop.12>
1c00d136:	e51ff0ef          	jal	ra,1c00cf86 <__rt_io_lock>
1c00d13a:	bf8d                	j	1c00d0ac <__rt_io_uart_flush.constprop.11+0x12>
1c00d13c:	e2bff0ef          	jal	ra,1c00cf66 <rt_event_execute.isra.4.constprop.12>
1c00d140:	bfd1                	j	1c00d114 <__rt_io_uart_flush.constprop.11+0x7a>
1c00d142:	868a                	mv	a3,sp
1c00d144:	8622                	mv	a2,s0
1c00d146:	fa490593          	addi	a1,s2,-92
1c00d14a:	8526                	mv	a0,s1
1c00d14c:	2a2010ef          	jal	ra,1c00e3ee <rt_uart_cluster_write>
1c00d150:	4689                	li	a3,2
1c00d152:	00204737          	lui	a4,0x204
1c00d156:	08c14783          	lbu	a5,140(sp)
1c00d15a:	0ff7f793          	andi	a5,a5,255
1c00d15e:	c781                	beqz	a5,1c00d166 <__rt_io_uart_flush.constprop.11+0xcc>
1c00d160:	000a2c23          	sw	zero,24(s4)
1c00d164:	bf6d                	j	1c00d11e <__rt_io_uart_flush.constprop.11+0x84>
1c00d166:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c00d16a:	03c76783          	p.elw	a5,60(a4)
1c00d16e:	00d72223          	sw	a3,4(a4)
1c00d172:	b7d5                	j	1c00d156 <__rt_io_uart_flush.constprop.11+0xbc>

1c00d174 <__rt_io_uart_wait_pending>:
1c00d174:	7135                	addi	sp,sp,-160
1c00d176:	cd22                	sw	s0,152(sp)
1c00d178:	cf06                	sw	ra,156(sp)
1c00d17a:	1c00f437          	lui	s0,0x1c00f
1c00d17e:	53c42783          	lw	a5,1340(s0) # 1c00f53c <__rt_io_pending_flush>
1c00d182:	eb85                	bnez	a5,1c00d1b2 <__rt_io_uart_wait_pending+0x3e>
1c00d184:	1c00f437          	lui	s0,0x1c00f
1c00d188:	53840413          	addi	s0,s0,1336 # 1c00f538 <__rt_io_event_current>
1c00d18c:	4008                	lw	a0,0(s0)
1c00d18e:	cd11                	beqz	a0,1c00d1aa <__rt_io_uart_wait_pending+0x36>
1c00d190:	014027f3          	csrr	a5,uhartid
1c00d194:	8795                	srai	a5,a5,0x5
1c00d196:	f267b7b3          	p.bclr	a5,a5,25,6
1c00d19a:	02000713          	li	a4,32
1c00d19e:	02e79163          	bne	a5,a4,1c00d1c0 <__rt_io_uart_wait_pending+0x4c>
1c00d1a2:	c9cfd0ef          	jal	ra,1c00a63e <rt_event_wait>
1c00d1a6:	00042023          	sw	zero,0(s0)
1c00d1aa:	40fa                	lw	ra,156(sp)
1c00d1ac:	446a                	lw	s0,152(sp)
1c00d1ae:	610d                	addi	sp,sp,160
1c00d1b0:	8082                	ret
1c00d1b2:	e79ff0ef          	jal	ra,1c00d02a <__rt_io_unlock>
1c00d1b6:	db1ff0ef          	jal	ra,1c00cf66 <rt_event_execute.isra.4.constprop.12>
1c00d1ba:	dcdff0ef          	jal	ra,1c00cf86 <__rt_io_lock>
1c00d1be:	b7c1                	j	1c00d17e <__rt_io_uart_wait_pending+0xa>
1c00d1c0:	08f106a3          	sb	a5,141(sp)
1c00d1c4:	1c00d7b7          	lui	a5,0x1c00d
1c00d1c8:	e7a78793          	addi	a5,a5,-390 # 1c00ce7a <__rt_io_uart_wait_req>
1c00d1cc:	4705                	li	a4,1
1c00d1ce:	c83e                	sw	a5,16(sp)
1c00d1d0:	0068                	addi	a0,sp,12
1c00d1d2:	1c00f7b7          	lui	a5,0x1c00f
1c00d1d6:	4ae7a223          	sw	a4,1188(a5) # 1c00f4a4 <__rt_io_event+0x24>
1c00d1da:	08010623          	sb	zero,140(sp)
1c00d1de:	d802                	sw	zero,48(sp)
1c00d1e0:	da02                	sw	zero,52(sp)
1c00d1e2:	ca2a                	sw	a0,20(sp)
1c00d1e4:	a94fe0ef          	jal	ra,1c00b478 <__rt_cluster_push_fc_event>
1c00d1e8:	4689                	li	a3,2
1c00d1ea:	00204737          	lui	a4,0x204
1c00d1ee:	08c14783          	lbu	a5,140(sp)
1c00d1f2:	0ff7f793          	andi	a5,a5,255
1c00d1f6:	fbd5                	bnez	a5,1c00d1aa <__rt_io_uart_wait_pending+0x36>
1c00d1f8:	00d72423          	sw	a3,8(a4) # 204008 <__L2+0x184008>
1c00d1fc:	03c76783          	p.elw	a5,60(a4)
1c00d200:	00d72223          	sw	a3,4(a4)
1c00d204:	b7ed                	j	1c00d1ee <__rt_io_uart_wait_pending+0x7a>

1c00d206 <__rt_io_stop>:
1c00d206:	1141                	addi	sp,sp,-16
1c00d208:	c422                	sw	s0,8(sp)
1c00d20a:	1c00f437          	lui	s0,0x1c00f
1c00d20e:	c606                	sw	ra,12(sp)
1c00d210:	54440413          	addi	s0,s0,1348 # 1c00f544 <_rt_io_uart>
1c00d214:	f61ff0ef          	jal	ra,1c00d174 <__rt_io_uart_wait_pending>
1c00d218:	4008                	lw	a0,0(s0)
1c00d21a:	4581                	li	a1,0
1c00d21c:	184010ef          	jal	ra,1c00e3a0 <rt_uart_close>
1c00d220:	40b2                	lw	ra,12(sp)
1c00d222:	00042023          	sw	zero,0(s0)
1c00d226:	4422                	lw	s0,8(sp)
1c00d228:	4501                	li	a0,0
1c00d22a:	0141                	addi	sp,sp,16
1c00d22c:	8082                	ret

1c00d22e <strcmp>:
1c00d22e:	0015478b          	p.lbu	a5,1(a0!)
1c00d232:	0015c70b          	p.lbu	a4,1(a1!)
1c00d236:	c399                	beqz	a5,1c00d23c <strcmp+0xe>
1c00d238:	fee78be3          	beq	a5,a4,1c00d22e <strcmp>
1c00d23c:	40e78533          	sub	a0,a5,a4
1c00d240:	8082                	ret

1c00d242 <strncmp>:
1c00d242:	ce11                	beqz	a2,1c00d25e <strncmp+0x1c>
1c00d244:	962a                	add	a2,a2,a0
1c00d246:	0015478b          	p.lbu	a5,1(a0!)
1c00d24a:	0015c70b          	p.lbu	a4,1(a1!)
1c00d24e:	00e79563          	bne	a5,a4,1c00d258 <strncmp+0x16>
1c00d252:	00c50363          	beq	a0,a2,1c00d258 <strncmp+0x16>
1c00d256:	fbe5                	bnez	a5,1c00d246 <strncmp+0x4>
1c00d258:	40e78533          	sub	a0,a5,a4
1c00d25c:	8082                	ret
1c00d25e:	4501                	li	a0,0
1c00d260:	8082                	ret

1c00d262 <strlen>:
1c00d262:	87aa                	mv	a5,a0
1c00d264:	0007c703          	lbu	a4,0(a5)
1c00d268:	00178693          	addi	a3,a5,1
1c00d26c:	e701                	bnez	a4,1c00d274 <strlen+0x12>
1c00d26e:	40a78533          	sub	a0,a5,a0
1c00d272:	8082                	ret
1c00d274:	87b6                	mv	a5,a3
1c00d276:	b7fd                	j	1c00d264 <strlen+0x2>

1c00d278 <memset>:
1c00d278:	962a                	add	a2,a2,a0
1c00d27a:	87aa                	mv	a5,a0
1c00d27c:	00c79363          	bne	a5,a2,1c00d282 <memset+0xa>
1c00d280:	8082                	ret
1c00d282:	00b780ab          	p.sb	a1,1(a5!)
1c00d286:	bfdd                	j	1c00d27c <memset+0x4>

1c00d288 <memcpy>:
1c00d288:	00a5e733          	or	a4,a1,a0
1c00d28c:	fa273733          	p.bclr	a4,a4,29,2
1c00d290:	87aa                	mv	a5,a0
1c00d292:	c709                	beqz	a4,1c00d29c <memcpy+0x14>
1c00d294:	962e                	add	a2,a2,a1
1c00d296:	00c59f63          	bne	a1,a2,1c00d2b4 <memcpy+0x2c>
1c00d29a:	8082                	ret
1c00d29c:	fa263733          	p.bclr	a4,a2,29,2
1c00d2a0:	fb75                	bnez	a4,1c00d294 <memcpy+0xc>
1c00d2a2:	962e                	add	a2,a2,a1
1c00d2a4:	00c59363          	bne	a1,a2,1c00d2aa <memcpy+0x22>
1c00d2a8:	8082                	ret
1c00d2aa:	0045a70b          	p.lw	a4,4(a1!)
1c00d2ae:	00e7a22b          	p.sw	a4,4(a5!)
1c00d2b2:	bfcd                	j	1c00d2a4 <memcpy+0x1c>
1c00d2b4:	0015c70b          	p.lbu	a4,1(a1!)
1c00d2b8:	00e780ab          	p.sb	a4,1(a5!)
1c00d2bc:	bfe9                	j	1c00d296 <memcpy+0xe>

1c00d2be <strchr>:
1c00d2be:	0ff5f593          	andi	a1,a1,255
1c00d2c2:	00054703          	lbu	a4,0(a0)
1c00d2c6:	87aa                	mv	a5,a0
1c00d2c8:	0505                	addi	a0,a0,1
1c00d2ca:	00b70563          	beq	a4,a1,1c00d2d4 <strchr+0x16>
1c00d2ce:	fb75                	bnez	a4,1c00d2c2 <strchr+0x4>
1c00d2d0:	c191                	beqz	a1,1c00d2d4 <strchr+0x16>
1c00d2d2:	4781                	li	a5,0
1c00d2d4:	853e                	mv	a0,a5
1c00d2d6:	8082                	ret

1c00d2d8 <__rt_putc_debug_bridge>:
1c00d2d8:	1141                	addi	sp,sp,-16
1c00d2da:	c422                	sw	s0,8(sp)
1c00d2dc:	1c00f437          	lui	s0,0x1c00f
1c00d2e0:	c226                	sw	s1,4(sp)
1c00d2e2:	c606                	sw	ra,12(sp)
1c00d2e4:	84aa                	mv	s1,a0
1c00d2e6:	f8840413          	addi	s0,s0,-120 # 1c00ef88 <__hal_debug_struct>
1c00d2ea:	485c                	lw	a5,20(s0)
1c00d2ec:	c791                	beqz	a5,1c00d2f8 <__rt_putc_debug_bridge+0x20>
1c00d2ee:	06400513          	li	a0,100
1c00d2f2:	e24fd0ef          	jal	ra,1c00a916 <rt_time_wait_us>
1c00d2f6:	bfd5                	j	1c00d2ea <__rt_putc_debug_bridge+0x12>
1c00d2f8:	4c1c                	lw	a5,24(s0)
1c00d2fa:	00178713          	addi	a4,a5,1
1c00d2fe:	97a2                	add	a5,a5,s0
1c00d300:	00978e23          	sb	s1,28(a5)
1c00d304:	cc18                	sw	a4,24(s0)
1c00d306:	4c14                	lw	a3,24(s0)
1c00d308:	08000793          	li	a5,128
1c00d30c:	00f68463          	beq	a3,a5,1c00d314 <__rt_putc_debug_bridge+0x3c>
1c00d310:	00a4b663          	p.bneimm	s1,10,1c00d31c <__rt_putc_debug_bridge+0x44>
1c00d314:	c701                	beqz	a4,1c00d31c <__rt_putc_debug_bridge+0x44>
1c00d316:	c858                	sw	a4,20(s0)
1c00d318:	00042c23          	sw	zero,24(s0)
1c00d31c:	4c1c                	lw	a5,24(s0)
1c00d31e:	e799                	bnez	a5,1c00d32c <__rt_putc_debug_bridge+0x54>
1c00d320:	4422                	lw	s0,8(sp)
1c00d322:	40b2                	lw	ra,12(sp)
1c00d324:	4492                	lw	s1,4(sp)
1c00d326:	0141                	addi	sp,sp,16
1c00d328:	882fd06f          	j	1c00a3aa <__rt_bridge_printf_flush>
1c00d32c:	40b2                	lw	ra,12(sp)
1c00d32e:	4422                	lw	s0,8(sp)
1c00d330:	4492                	lw	s1,4(sp)
1c00d332:	0141                	addi	sp,sp,16
1c00d334:	8082                	ret

1c00d336 <__rt_putc_uart>:
1c00d336:	1101                	addi	sp,sp,-32
1c00d338:	c62a                	sw	a0,12(sp)
1c00d33a:	ce06                	sw	ra,28(sp)
1c00d33c:	e39ff0ef          	jal	ra,1c00d174 <__rt_io_uart_wait_pending>
1c00d340:	1c00f7b7          	lui	a5,0x1c00f
1c00d344:	f8878793          	addi	a5,a5,-120 # 1c00ef88 <__hal_debug_struct>
1c00d348:	4f94                	lw	a3,24(a5)
1c00d34a:	4532                	lw	a0,12(sp)
1c00d34c:	00168713          	addi	a4,a3,1
1c00d350:	cf98                	sw	a4,24(a5)
1c00d352:	97b6                	add	a5,a5,a3
1c00d354:	00a78e23          	sb	a0,28(a5)
1c00d358:	08000793          	li	a5,128
1c00d35c:	00f70463          	beq	a4,a5,1c00d364 <__rt_putc_uart+0x2e>
1c00d360:	00a53663          	p.bneimm	a0,10,1c00d36c <__rt_putc_uart+0x36>
1c00d364:	40f2                	lw	ra,28(sp)
1c00d366:	6105                	addi	sp,sp,32
1c00d368:	d33ff06f          	j	1c00d09a <__rt_io_uart_flush.constprop.11>
1c00d36c:	40f2                	lw	ra,28(sp)
1c00d36e:	6105                	addi	sp,sp,32
1c00d370:	8082                	ret

1c00d372 <tfp_putc.isra.9>:
1c00d372:	1c00f7b7          	lui	a5,0x1c00f
1c00d376:	0507a783          	lw	a5,80(a5) # 1c00f050 <__rt_iodev>
1c00d37a:	7135                	addi	sp,sp,-160
1c00d37c:	cf06                	sw	ra,156(sp)
1c00d37e:	0427bf63          	p.bneimm	a5,2,1c00d3dc <tfp_putc.isra.9+0x6a>
1c00d382:	014027f3          	csrr	a5,uhartid
1c00d386:	8795                	srai	a5,a5,0x5
1c00d388:	f267b7b3          	p.bclr	a5,a5,25,6
1c00d38c:	02000713          	li	a4,32
1c00d390:	00e79763          	bne	a5,a4,1c00d39e <tfp_putc.isra.9+0x2c>
1c00d394:	b37ff0ef          	jal	ra,1c00ceca <__rt_do_putc_host>
1c00d398:	40fa                	lw	ra,156(sp)
1c00d39a:	610d                	addi	sp,sp,160
1c00d39c:	8082                	ret
1c00d39e:	08f10623          	sb	a5,140(sp)
1c00d3a2:	1c00d7b7          	lui	a5,0x1c00d
1c00d3a6:	4705                	li	a4,1
1c00d3a8:	ff678793          	addi	a5,a5,-10 # 1c00cff6 <__rt_putc_host_cluster_req>
1c00d3ac:	08a106a3          	sb	a0,141(sp)
1c00d3b0:	0048                	addi	a0,sp,4
1c00d3b2:	d63a                	sw	a4,44(sp)
1c00d3b4:	c43e                	sw	a5,8(sp)
1c00d3b6:	c502                	sw	zero,136(sp)
1c00d3b8:	ce02                	sw	zero,28(sp)
1c00d3ba:	c62a                	sw	a0,12(sp)
1c00d3bc:	00010c23          	sb	zero,24(sp)
1c00d3c0:	8b8fe0ef          	jal	ra,1c00b478 <__rt_cluster_push_fc_event>
1c00d3c4:	4709                	li	a4,2
1c00d3c6:	002047b7          	lui	a5,0x204
1c00d3ca:	46aa                	lw	a3,136(sp)
1c00d3cc:	f6f1                	bnez	a3,1c00d398 <tfp_putc.isra.9+0x26>
1c00d3ce:	00e7a423          	sw	a4,8(a5) # 204008 <__L2+0x184008>
1c00d3d2:	03c7e683          	p.elw	a3,60(a5)
1c00d3d6:	00e7a223          	sw	a4,4(a5)
1c00d3da:	bfc5                	j	1c00d3ca <tfp_putc.isra.9+0x58>
1c00d3dc:	1c00f7b7          	lui	a5,0x1c00f
1c00d3e0:	5447a783          	lw	a5,1348(a5) # 1c00f544 <_rt_io_uart>
1c00d3e4:	c781                	beqz	a5,1c00d3ec <tfp_putc.isra.9+0x7a>
1c00d3e6:	f51ff0ef          	jal	ra,1c00d336 <__rt_putc_uart>
1c00d3ea:	b77d                	j	1c00d398 <tfp_putc.isra.9+0x26>
1c00d3ec:	1c00f7b7          	lui	a5,0x1c00f
1c00d3f0:	f987a783          	lw	a5,-104(a5) # 1c00ef98 <__hal_debug_struct+0x10>
1c00d3f4:	c395                	beqz	a5,1c00d418 <tfp_putc.isra.9+0xa6>
1c00d3f6:	014027f3          	csrr	a5,uhartid
1c00d3fa:	00379713          	slli	a4,a5,0x3
1c00d3fe:	1a1106b7          	lui	a3,0x1a110
1c00d402:	ee873733          	p.bclr	a4,a4,23,8
1c00d406:	9736                	add	a4,a4,a3
1c00d408:	6689                	lui	a3,0x2
1c00d40a:	078a                	slli	a5,a5,0x2
1c00d40c:	f8068693          	addi	a3,a3,-128 # 1f80 <__rt_stack_size+0x1780>
1c00d410:	8ff5                	and	a5,a5,a3
1c00d412:	00a767a3          	p.sw	a0,a5(a4)
1c00d416:	b749                	j	1c00d398 <tfp_putc.isra.9+0x26>
1c00d418:	ec1ff0ef          	jal	ra,1c00d2d8 <__rt_putc_debug_bridge>
1c00d41c:	bfb5                	j	1c00d398 <tfp_putc.isra.9+0x26>

1c00d41e <puts>:
1c00d41e:	1141                	addi	sp,sp,-16
1c00d420:	c422                	sw	s0,8(sp)
1c00d422:	c606                	sw	ra,12(sp)
1c00d424:	842a                	mv	s0,a0
1c00d426:	b61ff0ef          	jal	ra,1c00cf86 <__rt_io_lock>
1c00d42a:	0014450b          	p.lbu	a0,1(s0!)
1c00d42e:	c501                	beqz	a0,1c00d436 <puts+0x18>
1c00d430:	f43ff0ef          	jal	ra,1c00d372 <tfp_putc.isra.9>
1c00d434:	bfdd                	j	1c00d42a <puts+0xc>
1c00d436:	4529                	li	a0,10
1c00d438:	f3bff0ef          	jal	ra,1c00d372 <tfp_putc.isra.9>
1c00d43c:	befff0ef          	jal	ra,1c00d02a <__rt_io_unlock>
1c00d440:	40b2                	lw	ra,12(sp)
1c00d442:	4422                	lw	s0,8(sp)
1c00d444:	4501                	li	a0,0
1c00d446:	0141                	addi	sp,sp,16
1c00d448:	8082                	ret

1c00d44a <fputc_locked>:
1c00d44a:	1141                	addi	sp,sp,-16
1c00d44c:	c422                	sw	s0,8(sp)
1c00d44e:	842a                	mv	s0,a0
1c00d450:	0ff57513          	andi	a0,a0,255
1c00d454:	c606                	sw	ra,12(sp)
1c00d456:	f1dff0ef          	jal	ra,1c00d372 <tfp_putc.isra.9>
1c00d45a:	8522                	mv	a0,s0
1c00d45c:	40b2                	lw	ra,12(sp)
1c00d45e:	4422                	lw	s0,8(sp)
1c00d460:	0141                	addi	sp,sp,16
1c00d462:	8082                	ret

1c00d464 <fputc>:
1c00d464:	1141                	addi	sp,sp,-16
1c00d466:	c606                	sw	ra,12(sp)
1c00d468:	c422                	sw	s0,8(sp)
1c00d46a:	842a                	mv	s0,a0
1c00d46c:	b1bff0ef          	jal	ra,1c00cf86 <__rt_io_lock>
1c00d470:	0ff47513          	andi	a0,s0,255
1c00d474:	effff0ef          	jal	ra,1c00d372 <tfp_putc.isra.9>
1c00d478:	1c00f7b7          	lui	a5,0x1c00f
1c00d47c:	f987a783          	lw	a5,-104(a5) # 1c00ef98 <__hal_debug_struct+0x10>
1c00d480:	e399                	bnez	a5,1c00d486 <fputc+0x22>
1c00d482:	f29fc0ef          	jal	ra,1c00a3aa <__rt_bridge_printf_flush>
1c00d486:	ba5ff0ef          	jal	ra,1c00d02a <__rt_io_unlock>
1c00d48a:	8522                	mv	a0,s0
1c00d48c:	40b2                	lw	ra,12(sp)
1c00d48e:	4422                	lw	s0,8(sp)
1c00d490:	0141                	addi	sp,sp,16
1c00d492:	8082                	ret

1c00d494 <putchar>:
1c00d494:	4589                	li	a1,2
1c00d496:	fcfff06f          	j	1c00d464 <fputc>

1c00d49a <_prf_locked>:
1c00d49a:	1101                	addi	sp,sp,-32
1c00d49c:	ce06                	sw	ra,28(sp)
1c00d49e:	c02a                	sw	a0,0(sp)
1c00d4a0:	c62e                	sw	a1,12(sp)
1c00d4a2:	c432                	sw	a2,8(sp)
1c00d4a4:	c236                	sw	a3,4(sp)
1c00d4a6:	ae1ff0ef          	jal	ra,1c00cf86 <__rt_io_lock>
1c00d4aa:	4692                	lw	a3,4(sp)
1c00d4ac:	4622                	lw	a2,8(sp)
1c00d4ae:	45b2                	lw	a1,12(sp)
1c00d4b0:	4502                	lw	a0,0(sp)
1c00d4b2:	2ca1                	jal	1c00d70a <_prf>
1c00d4b4:	c02a                	sw	a0,0(sp)
1c00d4b6:	b75ff0ef          	jal	ra,1c00d02a <__rt_io_unlock>
1c00d4ba:	40f2                	lw	ra,28(sp)
1c00d4bc:	4502                	lw	a0,0(sp)
1c00d4be:	6105                	addi	sp,sp,32
1c00d4c0:	8082                	ret

1c00d4c2 <exit>:
1c00d4c2:	1101                	addi	sp,sp,-32
1c00d4c4:	cc22                	sw	s0,24(sp)
1c00d4c6:	c84a                	sw	s2,16(sp)
1c00d4c8:	c62a                	sw	a0,12(sp)
1c00d4ca:	ce06                	sw	ra,28(sp)
1c00d4cc:	ca26                	sw	s1,20(sp)
1c00d4ce:	a39fc0ef          	jal	ra,1c009f06 <__rt_deinit>
1c00d4d2:	4532                	lw	a0,12(sp)
1c00d4d4:	1a104437          	lui	s0,0x1a104
1c00d4d8:	0a040793          	addi	a5,s0,160 # 1a1040a0 <__l1_end+0xa10405c>
1c00d4dc:	c1f54933          	p.bset	s2,a0,0,31
1c00d4e0:	0127a023          	sw	s2,0(a5)
1c00d4e4:	1c00f7b7          	lui	a5,0x1c00f
1c00d4e8:	0507a783          	lw	a5,80(a5) # 1c00f050 <__rt_iodev>
1c00d4ec:	0027bf63          	p.bneimm	a5,2,1c00d50a <exit+0x48>
1c00d4f0:	c901                	beqz	a0,1c00d500 <exit+0x3e>
1c00d4f2:	00020537          	lui	a0,0x20
1c00d4f6:	02350513          	addi	a0,a0,35 # 20023 <__L1Cl+0x10023>
1c00d4fa:	fcefc0ef          	jal	ra,1c009cc8 <semihost_exit>
1c00d4fe:	a001                	j	1c00d4fe <exit+0x3c>
1c00d500:	00020537          	lui	a0,0x20
1c00d504:	02650513          	addi	a0,a0,38 # 20026 <__L1Cl+0x10026>
1c00d508:	bfcd                	j	1c00d4fa <exit+0x38>
1c00d50a:	1c00f4b7          	lui	s1,0x1c00f
1c00d50e:	f8848493          	addi	s1,s1,-120 # 1c00ef88 <__hal_debug_struct>
1c00d512:	e99fc0ef          	jal	ra,1c00a3aa <__rt_bridge_printf_flush>
1c00d516:	0124a623          	sw	s2,12(s1)
1c00d51a:	e4dfc0ef          	jal	ra,1c00a366 <__rt_bridge_send_notif>
1c00d51e:	449c                	lw	a5,8(s1)
1c00d520:	dff9                	beqz	a5,1c00d4fe <exit+0x3c>
1c00d522:	07440413          	addi	s0,s0,116
1c00d526:	401c                	lw	a5,0(s0)
1c00d528:	83a5                	srli	a5,a5,0x9
1c00d52a:	f837b7b3          	p.bclr	a5,a5,28,3
1c00d52e:	fe77bce3          	p.bneimm	a5,7,1c00d526 <exit+0x64>
1c00d532:	e57fc0ef          	jal	ra,1c00a388 <__rt_bridge_clear_notif>
1c00d536:	b7e1                	j	1c00d4fe <exit+0x3c>

1c00d538 <abort>:
1c00d538:	1141                	addi	sp,sp,-16
1c00d53a:	557d                	li	a0,-1
1c00d53c:	c606                	sw	ra,12(sp)
1c00d53e:	f85ff0ef          	jal	ra,1c00d4c2 <exit>

1c00d542 <__rt_io_init>:
#endif
}

RT_FC_BOOT_CODE void __attribute__((constructor)) __rt_io_init()
{
  __rt_putc_host_buffer_index = 0;
1c00d542:	1c00f7b7          	lui	a5,0x1c00f
1c00d546:	5407a023          	sw	zero,1344(a5) # 1c00f540 <__rt_putc_host_buffer_index>
void __rt_fc_cluster_unlock(rt_fc_lock_t *lock, rt_fc_lock_req_t *req);

static inline void __rt_fc_lock_init(rt_fc_lock_t *lock)
{
#if defined(ARCHI_HAS_FC)
  lock->waiting = NULL;
1c00d54a:	1b0017b7          	lui	a5,0x1b001
1c00d54e:	c0c78793          	addi	a5,a5,-1012 # 1b000c0c <__rt_io_fc_lock>
1c00d552:	0007a223          	sw	zero,4(a5)
  lock->locked = 0;
1c00d556:	0007a023          	sw	zero,0(a5)
  lock->fc_wait = NULL;
1c00d55a:	0007a623          	sw	zero,12(a5)
  __rt_fc_lock_init(&__rt_io_fc_lock);

#if defined(__RT_USE_UART)
  _rt_io_uart = NULL;
1c00d55e:	1c00f7b7          	lui	a5,0x1c00f
1c00d562:	5407a223          	sw	zero,1348(a5) # 1c00f544 <_rt_io_uart>
  __rt_io_event_current = NULL;
1c00d566:	1c00f7b7          	lui	a5,0x1c00f
1c00d56a:	5207ac23          	sw	zero,1336(a5) # 1c00f538 <__rt_io_event_current>
  return __rt_iodev;
1c00d56e:	1c00f7b7          	lui	a5,0x1c00f

  if (rt_iodev() == RT_IODEV_UART)
1c00d572:	0507a783          	lw	a5,80(a5) # 1c00f050 <__rt_iodev>
1c00d576:	0217be63          	p.bneimm	a5,1,1c00d5b2 <__rt_io_init+0x70>
  {
    __rt_cbsys_add(RT_CBSYS_START, __rt_io_start, NULL);
1c00d57a:	1c00d5b7          	lui	a1,0x1c00d
{
1c00d57e:	1141                	addi	sp,sp,-16
    __rt_cbsys_add(RT_CBSYS_START, __rt_io_start, NULL);
1c00d580:	4601                	li	a2,0
1c00d582:	f0c58593          	addi	a1,a1,-244 # 1c00cf0c <__rt_io_start>
1c00d586:	4501                	li	a0,0
{
1c00d588:	c606                	sw	ra,12(sp)
    __rt_cbsys_add(RT_CBSYS_START, __rt_io_start, NULL);
1c00d58a:	b15fc0ef          	jal	ra,1c00a09e <__rt_cbsys_add>
    __rt_cbsys_add(RT_CBSYS_STOP, __rt_io_stop, NULL);
1c00d58e:	1c00d5b7          	lui	a1,0x1c00d
1c00d592:	20658593          	addi	a1,a1,518 # 1c00d206 <__rt_io_stop>
1c00d596:	4601                	li	a2,0
1c00d598:	4505                	li	a0,1
1c00d59a:	b05fc0ef          	jal	ra,1c00a09e <__rt_cbsys_add>
    __rt_io_pending_flush = 0;
    rt_event_alloc(NULL, 1);
  }
#endif

}
1c00d59e:	40b2                	lw	ra,12(sp)
    __rt_io_pending_flush = 0;
1c00d5a0:	1c00f7b7          	lui	a5,0x1c00f
1c00d5a4:	5207ae23          	sw	zero,1340(a5) # 1c00f53c <__rt_io_pending_flush>
    rt_event_alloc(NULL, 1);
1c00d5a8:	4585                	li	a1,1
1c00d5aa:	4501                	li	a0,0
}
1c00d5ac:	0141                	addi	sp,sp,16
    rt_event_alloc(NULL, 1);
1c00d5ae:	f2bfc06f          	j	1c00a4d8 <rt_event_alloc>
1c00d5b2:	8082                	ret

1c00d5b4 <printf>:

	return r;
}

int printf(const char *format, ...)
{
1c00d5b4:	7139                	addi	sp,sp,-64
1c00d5b6:	d432                	sw	a2,40(sp)
	va_list vargs;
	int     r;

	va_start(vargs, format);
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c00d5b8:	862a                	mv	a2,a0
1c00d5ba:	1c00d537          	lui	a0,0x1c00d
{
1c00d5be:	d22e                	sw	a1,36(sp)
1c00d5c0:	d636                	sw	a3,44(sp)
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c00d5c2:	4589                	li	a1,2
	va_start(vargs, format);
1c00d5c4:	1054                	addi	a3,sp,36
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c00d5c6:	44a50513          	addi	a0,a0,1098 # 1c00d44a <fputc_locked>
{
1c00d5ca:	ce06                	sw	ra,28(sp)
1c00d5cc:	d83a                	sw	a4,48(sp)
1c00d5ce:	da3e                	sw	a5,52(sp)
1c00d5d0:	dc42                	sw	a6,56(sp)
1c00d5d2:	de46                	sw	a7,60(sp)
	va_start(vargs, format);
1c00d5d4:	c636                	sw	a3,12(sp)
	r = _prf_locked(fputc_locked, DESC(stdout), format, vargs);
1c00d5d6:	ec5ff0ef          	jal	ra,1c00d49a <_prf_locked>
	va_end(vargs);

	return r;
}
1c00d5da:	40f2                	lw	ra,28(sp)
1c00d5dc:	6121                	addi	sp,sp,64
1c00d5de:	8082                	ret

1c00d5e0 <_to_x>:
 * Writes the specified number into the buffer in the given base,
 * using the digit characters 0-9a-z (i.e. base>36 will start writing
 * odd bytes).
 */
static int _to_x(char *buf, unsigned VALTYPE n, unsigned int base)
{
1c00d5e0:	7179                	addi	sp,sp,-48
1c00d5e2:	d422                	sw	s0,40(sp)
1c00d5e4:	d226                	sw	s1,36(sp)
1c00d5e6:	ce4e                	sw	s3,28(sp)
1c00d5e8:	cc52                	sw	s4,24(sp)
1c00d5ea:	ca56                	sw	s5,20(sp)
1c00d5ec:	c85a                	sw	s6,16(sp)
1c00d5ee:	d606                	sw	ra,44(sp)
1c00d5f0:	d04a                	sw	s2,32(sp)
1c00d5f2:	c65e                	sw	s7,12(sp)
1c00d5f4:	84aa                	mv	s1,a0
1c00d5f6:	89ae                	mv	s3,a1
1c00d5f8:	8a32                	mv	s4,a2
1c00d5fa:	8ab6                	mv	s5,a3
1c00d5fc:	842a                	mv	s0,a0

	do {
		unsigned int d = n % base;

		n /= base;
		*buf++ = '0' + d + (d > 9 ? ('a' - '0' - 10) : 0);
1c00d5fe:	4b25                	li	s6,9
		unsigned int d = n % base;
1c00d600:	8656                	mv	a2,s5
1c00d602:	4681                	li	a3,0
1c00d604:	854e                	mv	a0,s3
1c00d606:	85d2                	mv	a1,s4
1c00d608:	bbef30ef          	jal	ra,1c0009c6 <__umoddi3>
		n /= base;
1c00d60c:	85d2                	mv	a1,s4
		unsigned int d = n % base;
1c00d60e:	892a                	mv	s2,a0
		n /= base;
1c00d610:	8656                	mv	a2,s5
1c00d612:	854e                	mv	a0,s3
1c00d614:	4681                	li	a3,0
1c00d616:	874f30ef          	jal	ra,1c00068a <__udivdi3>
1c00d61a:	89aa                	mv	s3,a0
1c00d61c:	8a2e                	mv	s4,a1
		*buf++ = '0' + d + (d > 9 ? ('a' - '0' - 10) : 0);
1c00d61e:	02700713          	li	a4,39
1c00d622:	012b6363          	bltu	s6,s2,1c00d628 <_to_x+0x48>
1c00d626:	4701                	li	a4,0
1c00d628:	03090913          	addi	s2,s2,48
1c00d62c:	974a                	add	a4,a4,s2
1c00d62e:	00e40023          	sb	a4,0(s0)
	} while (n);
1c00d632:	8dc9                	or	a1,a1,a0
		*buf++ = '0' + d + (d > 9 ? ('a' - '0' - 10) : 0);
1c00d634:	00140793          	addi	a5,s0,1
	} while (n);
1c00d638:	e195                	bnez	a1,1c00d65c <_to_x+0x7c>

	*buf = 0;
1c00d63a:	00078023          	sb	zero,0(a5)
	len = buf - start;
1c00d63e:	40978533          	sub	a0,a5,s1

	for (buf--; buf > start; buf--, start++) {
1c00d642:	0084ef63          	bltu	s1,s0,1c00d660 <_to_x+0x80>
		*buf = *start;
		*start = tmp;
	}

	return len;
}
1c00d646:	50b2                	lw	ra,44(sp)
1c00d648:	5422                	lw	s0,40(sp)
1c00d64a:	5492                	lw	s1,36(sp)
1c00d64c:	5902                	lw	s2,32(sp)
1c00d64e:	49f2                	lw	s3,28(sp)
1c00d650:	4a62                	lw	s4,24(sp)
1c00d652:	4ad2                	lw	s5,20(sp)
1c00d654:	4b42                	lw	s6,16(sp)
1c00d656:	4bb2                	lw	s7,12(sp)
1c00d658:	6145                	addi	sp,sp,48
1c00d65a:	8082                	ret
1c00d65c:	843e                	mv	s0,a5
1c00d65e:	b74d                	j	1c00d600 <_to_x+0x20>
		*buf = *start;
1c00d660:	0004c703          	lbu	a4,0(s1)
		char tmp = *buf;
1c00d664:	00044783          	lbu	a5,0(s0)
		*buf = *start;
1c00d668:	fee40fab          	p.sb	a4,-1(s0!)
		*start = tmp;
1c00d66c:	00f480ab          	p.sb	a5,1(s1!)
1c00d670:	bfc9                	j	1c00d642 <_to_x+0x62>

1c00d672 <_rlrshift>:
	return (buf + _to_udec(buf, value)) - start;
}

static	void _rlrshift(uint64_t *v)
{
	*v = (*v & 1) + (*v >> 1);
1c00d672:	411c                	lw	a5,0(a0)
1c00d674:	4154                	lw	a3,4(a0)
1c00d676:	fc17b733          	p.bclr	a4,a5,30,1
1c00d67a:	01f69613          	slli	a2,a3,0x1f
1c00d67e:	8385                	srli	a5,a5,0x1
1c00d680:	8fd1                	or	a5,a5,a2
1c00d682:	97ba                	add	a5,a5,a4
1c00d684:	8285                	srli	a3,a3,0x1
1c00d686:	00e7b733          	sltu	a4,a5,a4
1c00d68a:	9736                	add	a4,a4,a3
1c00d68c:	c11c                	sw	a5,0(a0)
1c00d68e:	c158                	sw	a4,4(a0)
}
1c00d690:	8082                	ret

1c00d692 <_ldiv5>:
 * taken from the full 64 bit space.
 */
static void _ldiv5(uint64_t *v)
{
	uint32_t hi;
	uint64_t rem = *v, quot = 0U, q;
1c00d692:	4118                	lw	a4,0(a0)
1c00d694:	4154                	lw	a3,4(a0)
	 */
	rem += 2U;

	for (i = 0; i < 3; i++) {
		hi = rem >> shifts[i];
		q = (uint64_t)(hi / 5U) << shifts[i];
1c00d696:	4615                	li	a2,5
	rem += 2U;
1c00d698:	00270793          	addi	a5,a4,2
1c00d69c:	00e7b733          	sltu	a4,a5,a4
1c00d6a0:	9736                	add	a4,a4,a3
		q = (uint64_t)(hi / 5U) << shifts[i];
1c00d6a2:	02c755b3          	divu	a1,a4,a2
		rem -= q * 5U;
1c00d6a6:	42b61733          	p.msu	a4,a2,a1
		hi = rem >> shifts[i];
1c00d6aa:	01d71693          	slli	a3,a4,0x1d
1c00d6ae:	0037d713          	srli	a4,a5,0x3
1c00d6b2:	8f55                	or	a4,a4,a3
		q = (uint64_t)(hi / 5U) << shifts[i];
1c00d6b4:	02c75733          	divu	a4,a4,a2
1c00d6b8:	01d75693          	srli	a3,a4,0x1d
1c00d6bc:	070e                	slli	a4,a4,0x3
		rem -= q * 5U;
1c00d6be:	42e617b3          	p.msu	a5,a2,a4
		quot += q;
1c00d6c2:	95b6                	add	a1,a1,a3
		q = (uint64_t)(hi / 5U) << shifts[i];
1c00d6c4:	02c7d7b3          	divu	a5,a5,a2
		quot += q;
1c00d6c8:	973e                	add	a4,a4,a5
1c00d6ca:	00f737b3          	sltu	a5,a4,a5
1c00d6ce:	97ae                	add	a5,a5,a1
	}

	*v = quot;
1c00d6d0:	c118                	sw	a4,0(a0)
1c00d6d2:	c15c                	sw	a5,4(a0)
}
1c00d6d4:	8082                	ret

1c00d6d6 <_get_digit>:

static	char _get_digit(uint64_t *fr, int *digit_count)
{
	char rval;

	if (*digit_count > 0) {
1c00d6d6:	419c                	lw	a5,0(a1)
		*digit_count -= 1;
		*fr = *fr * 10U;
		rval = ((*fr >> 60) & 0xF) + '0';
		*fr &= 0x0FFFFFFFFFFFFFFFull;
	} else {
		rval = '0';
1c00d6d8:	03000713          	li	a4,48
	if (*digit_count > 0) {
1c00d6dc:	02f05563          	blez	a5,1c00d706 <_get_digit+0x30>
		*digit_count -= 1;
1c00d6e0:	17fd                	addi	a5,a5,-1
1c00d6e2:	c19c                	sw	a5,0(a1)
		*fr = *fr * 10U;
1c00d6e4:	411c                	lw	a5,0(a0)
1c00d6e6:	4729                	li	a4,10
1c00d6e8:	4150                	lw	a2,4(a0)
1c00d6ea:	02f706b3          	mul	a3,a4,a5
1c00d6ee:	02f737b3          	mulhu	a5,a4,a5
		*fr &= 0x0FFFFFFFFFFFFFFFull;
1c00d6f2:	c114                	sw	a3,0(a0)
		*fr = *fr * 10U;
1c00d6f4:	42c707b3          	p.mac	a5,a4,a2
		rval = ((*fr >> 60) & 0xF) + '0';
1c00d6f8:	01c7d713          	srli	a4,a5,0x1c
		*fr &= 0x0FFFFFFFFFFFFFFFull;
1c00d6fc:	c7c7b7b3          	p.bclr	a5,a5,3,28
		rval = ((*fr >> 60) & 0xF) + '0';
1c00d700:	03070713          	addi	a4,a4,48
		*fr &= 0x0FFFFFFFFFFFFFFFull;
1c00d704:	c15c                	sw	a5,4(a0)
	}

	return rval;
}
1c00d706:	853a                	mv	a0,a4
1c00d708:	8082                	ret

1c00d70a <_prf>:
	*sptr = p;
	return i;
}

int _prf(int (*func)(), void *dest, const char *format, va_list vargs)
{
1c00d70a:	7135                	addi	sp,sp,-160
1c00d70c:	c94a                	sw	s2,144(sp)
1c00d70e:	c74e                	sw	s3,140(sp)
1c00d710:	c15a                	sw	s6,128(sp)
1c00d712:	dede                	sw	s7,124(sp)
1c00d714:	cf06                	sw	ra,156(sp)
1c00d716:	cd22                	sw	s0,152(sp)
1c00d718:	cb26                	sw	s1,148(sp)
1c00d71a:	c552                	sw	s4,136(sp)
1c00d71c:	c356                	sw	s5,132(sp)
1c00d71e:	dce2                	sw	s8,120(sp)
1c00d720:	dae6                	sw	s9,116(sp)
1c00d722:	d8ea                	sw	s10,112(sp)
1c00d724:	d6ee                	sw	s11,108(sp)
1c00d726:	8b2a                	mv	s6,a0
1c00d728:	8bae                	mv	s7,a1
1c00d72a:	8936                	mv	s2,a3
	struct zero_padding zero;
	VALTYPE val;

#define PUTC(c)	do { if ((*func)(c, dest) == EOF) return EOF; } while (false)

	count = 0;
1c00d72c:	4981                	li	s3,0

	while ((c = *format++)) {
1c00d72e:	00064503          	lbu	a0,0(a2)
1c00d732:	00160c13          	addi	s8,a2,1
1c00d736:	c911                	beqz	a0,1c00d74a <_prf+0x40>
		if (c != '%') {
1c00d738:	02500793          	li	a5,37
1c00d73c:	14f50563          	beq	a0,a5,1c00d886 <_prf+0x17c>
			PUTC(c);
1c00d740:	85de                	mv	a1,s7
1c00d742:	9b02                	jalr	s6
1c00d744:	13f53fe3          	p.bneimm	a0,-1,1c00e082 <_prf+0x978>
1c00d748:	59fd                	li	s3,-1
		}
	}
	return count;

#undef PUTC
}
1c00d74a:	40fa                	lw	ra,156(sp)
1c00d74c:	446a                	lw	s0,152(sp)
1c00d74e:	854e                	mv	a0,s3
1c00d750:	44da                	lw	s1,148(sp)
1c00d752:	494a                	lw	s2,144(sp)
1c00d754:	49ba                	lw	s3,140(sp)
1c00d756:	4a2a                	lw	s4,136(sp)
1c00d758:	4a9a                	lw	s5,132(sp)
1c00d75a:	4b0a                	lw	s6,128(sp)
1c00d75c:	5bf6                	lw	s7,124(sp)
1c00d75e:	5c66                	lw	s8,120(sp)
1c00d760:	5cd6                	lw	s9,116(sp)
1c00d762:	5d46                	lw	s10,112(sp)
1c00d764:	5db6                	lw	s11,108(sp)
1c00d766:	610d                	addi	sp,sp,160
1c00d768:	8082                	ret
				switch (c) {
1c00d76a:	108d8663          	beq	s11,s0,1c00d876 <_prf+0x16c>
1c00d76e:	0fb46863          	bltu	s0,s11,1c00d85e <_prf+0x154>
1c00d772:	fc0d8ce3          	beqz	s11,1c00d74a <_prf+0x40>
1c00d776:	0ecd8d63          	beq	s11,a2,1c00d870 <_prf+0x166>
					fplus = true;
1c00d77a:	8c52                	mv	s8,s4
			while (strchr("-+ #0", (c = *format++)) != NULL) {
1c00d77c:	000c4d83          	lbu	s11,0(s8)
1c00d780:	1c00f737          	lui	a4,0x1c00f
1c00d784:	e0c70513          	addi	a0,a4,-500 # 1c00ee0c <__hyper_pad+0x11c>
1c00d788:	85ee                	mv	a1,s11
1c00d78a:	c232                	sw	a2,4(sp)
1c00d78c:	b33ff0ef          	jal	ra,1c00d2be <strchr>
1c00d790:	001c0a13          	addi	s4,s8,1
1c00d794:	4612                	lw	a2,4(sp)
1c00d796:	f971                	bnez	a0,1c00d76a <_prf+0x60>
			if (c == '*') {
1c00d798:	02a00713          	li	a4,42
1c00d79c:	10ed9563          	bne	s11,a4,1c00d8a6 <_prf+0x19c>
				width = va_arg(vargs, int);
1c00d7a0:	00092c83          	lw	s9,0(s2)
1c00d7a4:	00490713          	addi	a4,s2,4
				if (width < 0) {
1c00d7a8:	000cd663          	bgez	s9,1c00d7b4 <_prf+0xaa>
					fminus = true;
1c00d7ac:	4785                	li	a5,1
					width = -width;
1c00d7ae:	41900cb3          	neg	s9,s9
					fminus = true;
1c00d7b2:	cc3e                	sw	a5,24(sp)
				c = *format++;
1c00d7b4:	000a4d83          	lbu	s11,0(s4)
				width = va_arg(vargs, int);
1c00d7b8:	893a                	mv	s2,a4
				c = *format++;
1c00d7ba:	002c0a13          	addi	s4,s8,2
			if (c == '.') {
1c00d7be:	02e00713          	li	a4,46
			precision = -1;
1c00d7c2:	547d                	li	s0,-1
			if (c == '.') {
1c00d7c4:	00ed9f63          	bne	s11,a4,1c00d7e2 <_prf+0xd8>
				if (c == '*') {
1c00d7c8:	000a4703          	lbu	a4,0(s4)
1c00d7cc:	02a00793          	li	a5,42
1c00d7d0:	10f71e63          	bne	a4,a5,1c00d8ec <_prf+0x1e2>
					precision = va_arg(vargs, int);
1c00d7d4:	00092403          	lw	s0,0(s2)
				c = *format++;
1c00d7d8:	0a05                	addi	s4,s4,1
					precision = va_arg(vargs, int);
1c00d7da:	0911                	addi	s2,s2,4
				c = *format++;
1c00d7dc:	000a4d83          	lbu	s11,0(s4)
1c00d7e0:	0a05                	addi	s4,s4,1
			if (strchr("hlz", c) != NULL) {
1c00d7e2:	1c00f737          	lui	a4,0x1c00f
1c00d7e6:	85ee                	mv	a1,s11
1c00d7e8:	e1470513          	addi	a0,a4,-492 # 1c00ee14 <__hyper_pad+0x124>
1c00d7ec:	84ee                	mv	s1,s11
1c00d7ee:	ad1ff0ef          	jal	ra,1c00d2be <strchr>
1c00d7f2:	10050e63          	beqz	a0,1c00d90e <_prf+0x204>
				if (i == 'l' && c == 'l') {
1c00d7f6:	06c00693          	li	a3,108
				c = *format++;
1c00d7fa:	001a0c13          	addi	s8,s4,1
1c00d7fe:	000a4d83          	lbu	s11,0(s4)
				if (i == 'l' && c == 'l') {
1c00d802:	0ed49963          	bne	s1,a3,1c00d8f4 <_prf+0x1ea>
1c00d806:	009d9863          	bne	s11,s1,1c00d816 <_prf+0x10c>
					c = *format++;
1c00d80a:	001a4d83          	lbu	s11,1(s4)
1c00d80e:	002a0c13          	addi	s8,s4,2
					i = 'L';
1c00d812:	04c00493          	li	s1,76
			switch (c) {
1c00d816:	06700693          	li	a3,103
1c00d81a:	17b6e263          	bltu	a3,s11,1c00d97e <_prf+0x274>
1c00d81e:	06500693          	li	a3,101
1c00d822:	32ddfc63          	bleu	a3,s11,1c00db5a <_prf+0x450>
1c00d826:	04700693          	li	a3,71
1c00d82a:	0fb6e563          	bltu	a3,s11,1c00d914 <_prf+0x20a>
1c00d82e:	04500713          	li	a4,69
1c00d832:	32edf463          	bleu	a4,s11,1c00db5a <_prf+0x450>
1c00d836:	f00d8ae3          	beqz	s11,1c00d74a <_prf+0x40>
1c00d83a:	02500713          	li	a4,37
1c00d83e:	02ed8de3          	beq	s11,a4,1c00e078 <_prf+0x96e>
				PUTC('%');
1c00d842:	85de                	mv	a1,s7
1c00d844:	02500513          	li	a0,37
1c00d848:	9b02                	jalr	s6
1c00d84a:	eff52fe3          	p.beqimm	a0,-1,1c00d748 <_prf+0x3e>
				PUTC(c);
1c00d84e:	85de                	mv	a1,s7
1c00d850:	856e                	mv	a0,s11
1c00d852:	9b02                	jalr	s6
1c00d854:	eff52ae3          	p.beqimm	a0,-1,1c00d748 <_prf+0x3e>
				count += 2;
1c00d858:	0989                	addi	s3,s3,2
1c00d85a:	02b0006f          	j	1c00e084 <_prf+0x97a>
				switch (c) {
1c00d85e:	039d8163          	beq	s11,s9,1c00d880 <_prf+0x176>
1c00d862:	009d8c63          	beq	s11,s1,1c00d87a <_prf+0x170>
1c00d866:	f1ad9ae3          	bne	s11,s10,1c00d77a <_prf+0x70>
					fplus = true;
1c00d86a:	4705                	li	a4,1
1c00d86c:	c63a                	sw	a4,12(sp)
					break;
1c00d86e:	b731                	j	1c00d77a <_prf+0x70>
					fspace = true;
1c00d870:	4785                	li	a5,1
1c00d872:	c83e                	sw	a5,16(sp)
					break;
1c00d874:	b719                	j	1c00d77a <_prf+0x70>
					falt = true;
1c00d876:	4a85                	li	s5,1
					break;
1c00d878:	b709                	j	1c00d77a <_prf+0x70>
					fzero = true;
1c00d87a:	4705                	li	a4,1
1c00d87c:	ce3a                	sw	a4,28(sp)
					break;
1c00d87e:	bdf5                	j	1c00d77a <_prf+0x70>
					fminus = true;
1c00d880:	4785                	li	a5,1
1c00d882:	cc3e                	sw	a5,24(sp)
1c00d884:	bddd                	j	1c00d77a <_prf+0x70>
			fminus = fplus = fspace = falt = fzero = false;
1c00d886:	ce02                	sw	zero,28(sp)
1c00d888:	c802                	sw	zero,16(sp)
1c00d88a:	c602                	sw	zero,12(sp)
1c00d88c:	cc02                	sw	zero,24(sp)
1c00d88e:	4a81                	li	s5,0
				switch (c) {
1c00d890:	02300413          	li	s0,35
1c00d894:	02d00c93          	li	s9,45
1c00d898:	03000493          	li	s1,48
1c00d89c:	02b00d13          	li	s10,43
1c00d8a0:	02000613          	li	a2,32
1c00d8a4:	bde1                	j	1c00d77c <_prf+0x72>
	return ((((unsigned)c) >= ' ') && (((unsigned)c) <= '~'));
}

static inline int isdigit(int a)
{
	return (((unsigned)(a)-'0') < 10);
1c00d8a6:	fd0d8713          	addi	a4,s11,-48
			} else if (!isdigit(c)) {
1c00d8aa:	46a5                	li	a3,9
				width = 0;
1c00d8ac:	4c81                	li	s9,0
			} else if (!isdigit(c)) {
1c00d8ae:	f0e6e8e3          	bltu	a3,a4,1c00d7be <_prf+0xb4>
	while (isdigit(*p)) {
1c00d8b2:	4725                	li	a4,9
		i = 10 * i + *p++ - '0';
1c00d8b4:	4629                	li	a2,10
	while (isdigit(*p)) {
1c00d8b6:	8a62                	mv	s4,s8
1c00d8b8:	001a4d8b          	p.lbu	s11,1(s4!)
1c00d8bc:	fd0d8693          	addi	a3,s11,-48
1c00d8c0:	eed76fe3          	bltu	a4,a3,1c00d7be <_prf+0xb4>
		i = 10 * i + *p++ - '0';
1c00d8c4:	87ee                	mv	a5,s11
1c00d8c6:	42cc87b3          	p.mac	a5,s9,a2
1c00d8ca:	8c52                	mv	s8,s4
1c00d8cc:	fd078c93          	addi	s9,a5,-48
1c00d8d0:	b7dd                	j	1c00d8b6 <_prf+0x1ac>
1c00d8d2:	42b407b3          	p.mac	a5,s0,a1
1c00d8d6:	8a3a                	mv	s4,a4
1c00d8d8:	fd078413          	addi	s0,a5,-48
	while (isdigit(*p)) {
1c00d8dc:	8752                	mv	a4,s4
1c00d8de:	0017478b          	p.lbu	a5,1(a4!)
1c00d8e2:	fd078613          	addi	a2,a5,-48
1c00d8e6:	fec6f6e3          	bleu	a2,a3,1c00d8d2 <_prf+0x1c8>
1c00d8ea:	bdcd                	j	1c00d7dc <_prf+0xd2>
	int i = 0;
1c00d8ec:	4401                	li	s0,0
	while (isdigit(*p)) {
1c00d8ee:	46a5                	li	a3,9
		i = 10 * i + *p++ - '0';
1c00d8f0:	45a9                	li	a1,10
1c00d8f2:	b7ed                	j	1c00d8dc <_prf+0x1d2>
				} else if (i == 'h' && c == 'h') {
1c00d8f4:	06800693          	li	a3,104
1c00d8f8:	f0d49fe3          	bne	s1,a3,1c00d816 <_prf+0x10c>
1c00d8fc:	f09d9de3          	bne	s11,s1,1c00d816 <_prf+0x10c>
					c = *format++;
1c00d900:	002a0c13          	addi	s8,s4,2
1c00d904:	001a4d83          	lbu	s11,1(s4)
					i = 'H';
1c00d908:	04800493          	li	s1,72
1c00d90c:	b729                	j	1c00d816 <_prf+0x10c>
1c00d90e:	8c52                	mv	s8,s4
			i = 0;
1c00d910:	4481                	li	s1,0
1c00d912:	b711                	j	1c00d816 <_prf+0x10c>
			switch (c) {
1c00d914:	06300693          	li	a3,99
1c00d918:	12dd8a63          	beq	s11,a3,1c00da4c <_prf+0x342>
1c00d91c:	09b6e163          	bltu	a3,s11,1c00d99e <_prf+0x294>
1c00d920:	05800693          	li	a3,88
1c00d924:	f0dd9fe3          	bne	s11,a3,1c00d842 <_prf+0x138>
				switch (i) {
1c00d928:	06c00693          	li	a3,108
1c00d92c:	6cd48363          	beq	s1,a3,1c00dff2 <_prf+0x8e8>
1c00d930:	07a00693          	li	a3,122
1c00d934:	6ad48f63          	beq	s1,a3,1c00dff2 <_prf+0x8e8>
1c00d938:	04c00693          	li	a3,76
1c00d93c:	6ad49b63          	bne	s1,a3,1c00dff2 <_prf+0x8e8>
					val = va_arg(vargs, unsigned long long);
1c00d940:	091d                	addi	s2,s2,7
1c00d942:	c4093933          	p.bclr	s2,s2,2,0
1c00d946:	00092583          	lw	a1,0(s2)
1c00d94a:	00492603          	lw	a2,4(s2)
1c00d94e:	00890a13          	addi	s4,s2,8
				if (c == 'o') {
1c00d952:	06f00713          	li	a4,111
1c00d956:	00c4                	addi	s1,sp,68
1c00d958:	6aed9d63          	bne	s11,a4,1c00e012 <_prf+0x908>
	if (alt_form) {
1c00d95c:	6a0a8163          	beqz	s5,1c00dffe <_prf+0x8f4>
		*buf++ = '0';
1c00d960:	03000793          	li	a5,48
1c00d964:	04f10223          	sb	a5,68(sp)
		if (!value) {
1c00d968:	00c5e7b3          	or	a5,a1,a2
		*buf++ = '0';
1c00d96c:	04510513          	addi	a0,sp,69
		if (!value) {
1c00d970:	68079863          	bnez	a5,1c00e000 <_prf+0x8f6>
			*buf++ = 0;
1c00d974:	040102a3          	sb	zero,69(sp)
			prefix = 0;
1c00d978:	4901                	li	s2,0
			return 1;
1c00d97a:	4d85                	li	s11,1
1c00d97c:	a069                	j	1c00da06 <_prf+0x2fc>
			switch (c) {
1c00d97e:	07000693          	li	a3,112
1c00d982:	62dd8f63          	beq	s11,a3,1c00dfc0 <_prf+0x8b6>
1c00d986:	09b6e663          	bltu	a3,s11,1c00da12 <_prf+0x308>
1c00d98a:	06e00693          	li	a3,110
1c00d98e:	5edd8463          	beq	s11,a3,1c00df76 <_prf+0x86c>
1c00d992:	f9b6ebe3          	bltu	a3,s11,1c00d928 <_prf+0x21e>
1c00d996:	06900693          	li	a3,105
1c00d99a:	eadd94e3          	bne	s11,a3,1c00d842 <_prf+0x138>
				switch (i) {
1c00d99e:	06c00793          	li	a5,108
1c00d9a2:	18f48563          	beq	s1,a5,1c00db2c <_prf+0x422>
1c00d9a6:	07a00793          	li	a5,122
1c00d9aa:	18f48163          	beq	s1,a5,1c00db2c <_prf+0x422>
1c00d9ae:	04c00793          	li	a5,76
1c00d9b2:	16f49d63          	bne	s1,a5,1c00db2c <_prf+0x422>
					val = va_arg(vargs, long long);
1c00d9b6:	091d                	addi	s2,s2,7
1c00d9b8:	c4093933          	p.bclr	s2,s2,2,0
1c00d9bc:	00092583          	lw	a1,0(s2)
1c00d9c0:	00492a83          	lw	s5,4(s2)
1c00d9c4:	00890a13          	addi	s4,s2,8
1c00d9c8:	04410d93          	addi	s11,sp,68
	if (value < 0) {
1c00d9cc:	160ad763          	bgez	s5,1c00db3a <_prf+0x430>
		*buf++ = '-';
1c00d9d0:	02d00793          	li	a5,45
		value = -value;
1c00d9d4:	40b005b3          	neg	a1,a1
		*buf++ = '-';
1c00d9d8:	04f10223          	sb	a5,68(sp)
		value = -value;
1c00d9dc:	41500633          	neg	a2,s5
1c00d9e0:	00b037b3          	snez	a5,a1
1c00d9e4:	8e1d                	sub	a2,a2,a5
		*buf++ = ' ';
1c00d9e6:	04510913          	addi	s2,sp,69
	return _to_x(buf, value, 10);
1c00d9ea:	854a                	mv	a0,s2
1c00d9ec:	46a9                	li	a3,10
1c00d9ee:	bf3ff0ef          	jal	ra,1c00d5e0 <_to_x>
				if (fplus || fspace || val < 0) {
1c00d9f2:	47b2                	lw	a5,12(sp)
	return (buf + _to_udec(buf, value)) - start;
1c00d9f4:	954a                	add	a0,a0,s2
1c00d9f6:	41b50db3          	sub	s11,a0,s11
					prefix = 1;
1c00d9fa:	4905                	li	s2,1
				if (fplus || fspace || val < 0) {
1c00d9fc:	e789                	bnez	a5,1c00da06 <_prf+0x2fc>
1c00d9fe:	4742                	lw	a4,16(sp)
1c00da00:	e319                	bnez	a4,1c00da06 <_prf+0x2fc>
1c00da02:	01fad913          	srli	s2,s5,0x1f
			if (precision >= 0) {
1c00da06:	04045c63          	bgez	s0,1c00da5e <_prf+0x354>
			zero.predot = zero.postdot = zero.trail = 0;
1c00da0a:	4401                	li	s0,0
1c00da0c:	4a81                	li	s5,0
1c00da0e:	4681                	li	a3,0
1c00da10:	a401                	j	1c00dc10 <_prf+0x506>
			switch (c) {
1c00da12:	07500693          	li	a3,117
1c00da16:	f0dd89e3          	beq	s11,a3,1c00d928 <_prf+0x21e>
1c00da1a:	07800693          	li	a3,120
1c00da1e:	f0dd85e3          	beq	s11,a3,1c00d928 <_prf+0x21e>
1c00da22:	07300713          	li	a4,115
1c00da26:	e0ed9ee3          	bne	s11,a4,1c00d842 <_prf+0x138>
				cptr = va_arg(vargs, char *);
1c00da2a:	00490a13          	addi	s4,s2,4
1c00da2e:	00092783          	lw	a5,0(s2)
				if (precision < 0) {
1c00da32:	00045663          	bgez	s0,1c00da3e <_prf+0x334>
					precision = INT_MAX;
1c00da36:	80000737          	lui	a4,0x80000
1c00da3a:	fff74413          	not	s0,a4
1c00da3e:	86be                	mv	a3,a5
				for (clen = 0; clen < precision; clen++) {
1c00da40:	4d81                	li	s11,0
1c00da42:	5bb41263          	bne	s0,s11,1c00dfe6 <_prf+0x8dc>
1c00da46:	4901                	li	s2,0
1c00da48:	4401                	li	s0,0
1c00da4a:	a819                	j	1c00da60 <_prf+0x356>
				buf[0] = va_arg(vargs, int);
1c00da4c:	00092783          	lw	a5,0(s2)
1c00da50:	00490a13          	addi	s4,s2,4
				clen = 1;
1c00da54:	4d85                	li	s11,1
				buf[0] = va_arg(vargs, int);
1c00da56:	04f10223          	sb	a5,68(sp)
				break;
1c00da5a:	4901                	li	s2,0
1c00da5c:	4401                	li	s0,0
1c00da5e:	00dc                	addi	a5,sp,68
				zero_head = precision - clen + prefix;
1c00da60:	41b40d33          	sub	s10,s0,s11
1c00da64:	9d4a                	add	s10,s10,s2
			zero.predot = zero.postdot = zero.trail = 0;
1c00da66:	4401                	li	s0,0
1c00da68:	4a81                	li	s5,0
1c00da6a:	4681                	li	a3,0
1c00da6c:	040d6d33          	p.max	s10,s10,zero
			if (!fminus && width > 0) {
1c00da70:	4762                	lw	a4,24(sp)
			width -= clen + zero_head;
1c00da72:	01bd0633          	add	a2,s10,s11
1c00da76:	40cc8cb3          	sub	s9,s9,a2
			if (!fminus && width > 0) {
1c00da7a:	e701                	bnez	a4,1c00da82 <_prf+0x378>
1c00da7c:	84e6                	mv	s1,s9
1c00da7e:	63904263          	bgtz	s9,1c00e0a2 <_prf+0x998>
1c00da82:	012784b3          	add	s1,a5,s2
			while (prefix-- > 0) {
1c00da86:	62979463          	bne	a5,s1,1c00e0ae <_prf+0x9a4>
1c00da8a:	84ea                	mv	s1,s10
			while (zero_head-- > 0) {
1c00da8c:	14fd                	addi	s1,s1,-1
1c00da8e:	63f4bc63          	p.bneimm	s1,-1,1c00e0c6 <_prf+0x9bc>
			clen -= prefix;
1c00da92:	412d84b3          	sub	s1,s11,s2
1c00da96:	8726                	mv	a4,s1
			if (zero.predot) {
1c00da98:	c295                	beqz	a3,1c00dabc <_prf+0x3b2>
				c = *cptr;
1c00da9a:	0007c503          	lbu	a0,0(a5)
				while (isdigit(c)) {
1c00da9e:	8dbe                	mv	s11,a5
1c00daa0:	00978833          	add	a6,a5,s1
1c00daa4:	4625                	li	a2,9
1c00daa6:	fd050593          	addi	a1,a0,-48
1c00daaa:	41b80733          	sub	a4,a6,s11
1c00daae:	62b67863          	bleu	a1,a2,1c00e0de <_prf+0x9d4>
1c00dab2:	8636                	mv	a2,a3
				while (zero.predot-- > 0) {
1c00dab4:	64061363          	bnez	a2,1c00e0fa <_prf+0x9f0>
				clen -= zero.predot;
1c00dab8:	8f15                	sub	a4,a4,a3
1c00daba:	87ee                	mv	a5,s11
			if (zero.postdot) {
1c00dabc:	020a8e63          	beqz	s5,1c00daf8 <_prf+0x3ee>
1c00dac0:	8dbe                	mv	s11,a5
1c00dac2:	00e78833          	add	a6,a5,a4
				} while (c != '.');
1c00dac6:	02e00613          	li	a2,46
					c = *cptr++;
1c00daca:	001dc68b          	p.lbu	a3,1(s11!)
					PUTC(c);
1c00dace:	85de                	mv	a1,s7
1c00dad0:	c232                	sw	a2,4(sp)
1c00dad2:	8536                	mv	a0,a3
1c00dad4:	c036                	sw	a3,0(sp)
1c00dad6:	c442                	sw	a6,8(sp)
1c00dad8:	9b02                	jalr	s6
1c00dada:	4612                	lw	a2,4(sp)
1c00dadc:	4682                	lw	a3,0(sp)
1c00dade:	4822                	lw	a6,8(sp)
1c00dae0:	c7f524e3          	p.beqimm	a0,-1,1c00d748 <_prf+0x3e>
1c00dae4:	41b80733          	sub	a4,a6,s11
				} while (c != '.');
1c00dae8:	fec691e3          	bne	a3,a2,1c00daca <_prf+0x3c0>
1c00daec:	86d6                	mv	a3,s5
				while (zero.postdot-- > 0) {
1c00daee:	62d04563          	bgtz	a3,1c00e118 <_prf+0xa0e>
				clen -= zero.postdot;
1c00daf2:	41570733          	sub	a4,a4,s5
					c = *cptr++;
1c00daf6:	87ee                	mv	a5,s11
			if (zero.trail) {
1c00daf8:	c415                	beqz	s0,1c00db24 <_prf+0x41a>
				c = *cptr;
1c00dafa:	0007c503          	lbu	a0,0(a5)
				while (isdigit(c) || c == '.') {
1c00dafe:	8dbe                	mv	s11,a5
1c00db00:	973e                	add	a4,a4,a5
1c00db02:	4625                	li	a2,9
1c00db04:	02e00693          	li	a3,46
1c00db08:	fd050593          	addi	a1,a0,-48
1c00db0c:	41b70ab3          	sub	s5,a4,s11
1c00db10:	62b67163          	bleu	a1,a2,1c00e132 <_prf+0xa28>
1c00db14:	60d50f63          	beq	a0,a3,1c00e132 <_prf+0xa28>
1c00db18:	8722                	mv	a4,s0
				while (zero.trail-- > 0) {
1c00db1a:	62e04a63          	bgtz	a4,1c00e14e <_prf+0xa44>
				clen -= zero.trail;
1c00db1e:	408a8733          	sub	a4,s5,s0
1c00db22:	87ee                	mv	a5,s11
1c00db24:	843e                	mv	s0,a5
1c00db26:	00e78ab3          	add	s5,a5,a4
1c00db2a:	a599                	j	1c00e170 <_prf+0xa66>
					val = va_arg(vargs, int);
1c00db2c:	00092583          	lw	a1,0(s2)
1c00db30:	00490a13          	addi	s4,s2,4
1c00db34:	41f5da93          	srai	s5,a1,0x1f
					break;
1c00db38:	bd41                	j	1c00d9c8 <_prf+0x2be>
	} else if (fplus) {
1c00db3a:	47b2                	lw	a5,12(sp)
1c00db3c:	c799                	beqz	a5,1c00db4a <_prf+0x440>
		*buf++ = '+';
1c00db3e:	02b00793          	li	a5,43
		*buf++ = ' ';
1c00db42:	04f10223          	sb	a5,68(sp)
1c00db46:	8656                	mv	a2,s5
1c00db48:	bd79                	j	1c00d9e6 <_prf+0x2dc>
	} else if (fspace) {
1c00db4a:	4742                	lw	a4,16(sp)
1c00db4c:	c701                	beqz	a4,1c00db54 <_prf+0x44a>
		*buf++ = ' ';
1c00db4e:	02000793          	li	a5,32
1c00db52:	bfc5                	j	1c00db42 <_prf+0x438>
	} else if (fspace) {
1c00db54:	8656                	mv	a2,s5
1c00db56:	896e                	mv	s2,s11
1c00db58:	bd49                	j	1c00d9ea <_prf+0x2e0>
				u.d = va_arg(vargs, double);
1c00db5a:	091d                	addi	s2,s2,7
1c00db5c:	c4093933          	p.bclr	s2,s2,2,0
				double_val = u.i;
1c00db60:	00092583          	lw	a1,0(s2)
1c00db64:	00492683          	lw	a3,4(s2)
	fract = (double_temp << 11) & ~HIGHBIT64;
1c00db68:	800007b7          	lui	a5,0x80000
1c00db6c:	0155d613          	srli	a2,a1,0x15
1c00db70:	00b69713          	slli	a4,a3,0xb
1c00db74:	8f51                	or	a4,a4,a2
1c00db76:	fff7c793          	not	a5,a5
1c00db7a:	05ae                	slli	a1,a1,0xb
1c00db7c:	8f7d                	and	a4,a4,a5
				u.d = va_arg(vargs, double);
1c00db7e:	00890a13          	addi	s4,s2,8
	fract = (double_temp << 11) & ~HIGHBIT64;
1c00db82:	d82e                	sw	a1,48(sp)
	exp = double_temp >> 52 & 0x7ff;
1c00db84:	0146d913          	srli	s2,a3,0x14
	fract = (double_temp << 11) & ~HIGHBIT64;
1c00db88:	da3a                	sw	a4,52(sp)
	exp = double_temp >> 52 & 0x7ff;
1c00db8a:	e8b93933          	p.bclr	s2,s2,20,11
	if (sign) {
1c00db8e:	0806d863          	bgez	a3,1c00dc1e <_prf+0x514>
		*buf++ = '-';
1c00db92:	02d00693          	li	a3,45
		*buf++ = ' ';
1c00db96:	04d10223          	sb	a3,68(sp)
1c00db9a:	04510493          	addi	s1,sp,69
	if (exp == 0x7ff) {
1c00db9e:	7ff00693          	li	a3,2047
1c00dba2:	0cd91363          	bne	s2,a3,1c00dc68 <_prf+0x55e>
		if (!fract) {
1c00dba6:	8f4d                	or	a4,a4,a1
1c00dba8:	fbfd8793          	addi	a5,s11,-65
1c00dbac:	00348513          	addi	a0,s1,3
1c00dbb0:	eb49                	bnez	a4,1c00dc42 <_prf+0x538>
			if (isupper(c)) {
1c00dbb2:	4765                	li	a4,25
1c00dbb4:	06f76f63          	bltu	a4,a5,1c00dc32 <_prf+0x528>
				*buf++ = 'I';
1c00dbb8:	6795                	lui	a5,0x5
1c00dbba:	e4978793          	addi	a5,a5,-439 # 4e49 <__rt_stack_size+0x4649>
1c00dbbe:	00f49023          	sh	a5,0(s1)
				*buf++ = 'N';
1c00dbc2:	04600793          	li	a5,70
		return buf - start;
1c00dbc6:	04410913          	addi	s2,sp,68
				*buf++ = 'a';
1c00dbca:	00f48123          	sb	a5,2(s1)
		*buf = 0;
1c00dbce:	000481a3          	sb	zero,3(s1)
		return buf - start;
1c00dbd2:	41250533          	sub	a0,a0,s2
			zero.predot = zero.postdot = zero.trail = 0;
1c00dbd6:	4401                	li	s0,0
1c00dbd8:	4a81                	li	s5,0
1c00dbda:	4681                	li	a3,0
				if (fplus || fspace || (buf[0] == '-')) {
1c00dbdc:	4732                	lw	a4,12(sp)
					prefix = 1;
1c00dbde:	4905                	li	s2,1
				if (fplus || fspace || (buf[0] == '-')) {
1c00dbe0:	eb09                	bnez	a4,1c00dbf2 <_prf+0x4e8>
1c00dbe2:	47c2                	lw	a5,16(sp)
1c00dbe4:	e799                	bnez	a5,1c00dbf2 <_prf+0x4e8>
1c00dbe6:	04414903          	lbu	s2,68(sp)
1c00dbea:	fd390913          	addi	s2,s2,-45
1c00dbee:	00193913          	seqz	s2,s2
				if (!isdigit(buf[prefix])) {
1c00dbf2:	1098                	addi	a4,sp,96
1c00dbf4:	012707b3          	add	a5,a4,s2
1c00dbf8:	fe47c783          	lbu	a5,-28(a5)
				clen += zero.predot + zero.postdot + zero.trail;
1c00dbfc:	015684b3          	add	s1,a3,s5
1c00dc00:	94a2                	add	s1,s1,s0
1c00dc02:	fd078793          	addi	a5,a5,-48
				if (!isdigit(buf[prefix])) {
1c00dc06:	4625                	li	a2,9
				clen += zero.predot + zero.postdot + zero.trail;
1c00dc08:	00a48db3          	add	s11,s1,a0
				if (!isdigit(buf[prefix])) {
1c00dc0c:	46f66e63          	bltu	a2,a5,1c00e088 <_prf+0x97e>
			} else if (fzero) {
1c00dc10:	47f2                	lw	a5,28(sp)
1c00dc12:	46078b63          	beqz	a5,1c00e088 <_prf+0x97e>
				zero_head = width - clen;
1c00dc16:	41bc8d33          	sub	s10,s9,s11
1c00dc1a:	00dc                	addi	a5,sp,68
1c00dc1c:	bd81                	j	1c00da6c <_prf+0x362>
	} else if (fplus) {
1c00dc1e:	47b2                	lw	a5,12(sp)
		*buf++ = '+';
1c00dc20:	02b00693          	li	a3,43
	} else if (fplus) {
1c00dc24:	fbad                	bnez	a5,1c00db96 <_prf+0x48c>
	} else if (fspace) {
1c00dc26:	47c2                	lw	a5,16(sp)
1c00dc28:	00c4                	addi	s1,sp,68
1c00dc2a:	dbb5                	beqz	a5,1c00db9e <_prf+0x494>
		*buf++ = ' ';
1c00dc2c:	02000693          	li	a3,32
1c00dc30:	b79d                	j	1c00db96 <_prf+0x48c>
				*buf++ = 'i';
1c00dc32:	679d                	lui	a5,0x7
1c00dc34:	e6978793          	addi	a5,a5,-407 # 6e69 <__rt_stack_size+0x6669>
1c00dc38:	00f49023          	sh	a5,0(s1)
				*buf++ = 'n';
1c00dc3c:	06600793          	li	a5,102
1c00dc40:	b759                	j	1c00dbc6 <_prf+0x4bc>
			if (isupper(c)) {
1c00dc42:	4765                	li	a4,25
1c00dc44:	00f76a63          	bltu	a4,a5,1c00dc58 <_prf+0x54e>
				*buf++ = 'N';
1c00dc48:	6791                	lui	a5,0x4
1c00dc4a:	14e78793          	addi	a5,a5,334 # 414e <__rt_stack_size+0x394e>
1c00dc4e:	00f49023          	sh	a5,0(s1)
				*buf++ = 'A';
1c00dc52:	04e00793          	li	a5,78
1c00dc56:	bf85                	j	1c00dbc6 <_prf+0x4bc>
				*buf++ = 'n';
1c00dc58:	6799                	lui	a5,0x6
1c00dc5a:	16e78793          	addi	a5,a5,366 # 616e <__rt_stack_size+0x596e>
1c00dc5e:	00f49023          	sh	a5,0(s1)
				*buf++ = 'a';
1c00dc62:	06e00793          	li	a5,110
1c00dc66:	b785                	j	1c00dbc6 <_prf+0x4bc>
	if (c == 'F') {
1c00dc68:	04600693          	li	a3,70
1c00dc6c:	00dd9463          	bne	s11,a3,1c00dc74 <_prf+0x56a>
		c = 'f';
1c00dc70:	06600d93          	li	s11,102
	if ((exp | fract) != 0) {
1c00dc74:	41f95613          	srai	a2,s2,0x1f
1c00dc78:	00b966b3          	or	a3,s2,a1
1c00dc7c:	8e59                	or	a2,a2,a4
1c00dc7e:	8ed1                	or	a3,a3,a2
1c00dc80:	1c068263          	beqz	a3,1c00de44 <_prf+0x73a>
		if (exp == 0) {
1c00dc84:	10090d63          	beqz	s2,1c00dd9e <_prf+0x694>
		fract |= HIGHBIT64;
1c00dc88:	5752                	lw	a4,52(sp)
1c00dc8a:	800007b7          	lui	a5,0x80000
		exp -= (1023 - 1);	/* +1 since .1 vs 1. */
1c00dc8e:	c0290913          	addi	s2,s2,-1022
		fract |= HIGHBIT64;
1c00dc92:	8f5d                	or	a4,a4,a5
1c00dc94:	da3a                	sw	a4,52(sp)
1c00dc96:	4d01                	li	s10,0
	while (exp <= -3) {
1c00dc98:	5779                	li	a4,-2
1c00dc9a:	10e94f63          	blt	s2,a4,1c00ddb8 <_prf+0x6ae>
	while (exp > 0) {
1c00dc9e:	17204663          	bgtz	s2,1c00de0a <_prf+0x700>
		_rlrshift(&fract);
1c00dca2:	1808                	addi	a0,sp,48
		exp++;
1c00dca4:	0905                	addi	s2,s2,1
		_rlrshift(&fract);
1c00dca6:	9cdff0ef          	jal	ra,1c00d672 <_rlrshift>
	while (exp < (0 + 4)) {
1c00dcaa:	fe493ce3          	p.bneimm	s2,4,1c00dca2 <_prf+0x598>
	if (precision < 0) {
1c00dcae:	00045363          	bgez	s0,1c00dcb4 <_prf+0x5aa>
		precision = 6;		/* Default precision if none given */
1c00dcb2:	4419                	li	s0,6
	if ((c == 'g') || (c == 'G')) {
1c00dcb4:	0dfdf713          	andi	a4,s11,223
1c00dcb8:	04700693          	li	a3,71
	prune_zero = false;		/* Assume trailing 0's allowed     */
1c00dcbc:	ca02                	sw	zero,20(sp)
	if ((c == 'g') || (c == 'G')) {
1c00dcbe:	02d71563          	bne	a4,a3,1c00dce8 <_prf+0x5de>
		if (decexp < (-4 + 1) || decexp > precision) {
1c00dcc2:	5775                	li	a4,-3
1c00dcc4:	00ed4463          	blt	s10,a4,1c00dccc <_prf+0x5c2>
1c00dcc8:	19a45163          	ble	s10,s0,1c00de4a <_prf+0x740>
			c += 'e' - 'g';
1c00dccc:	ffed8793          	addi	a5,s11,-2
1c00dcd0:	0ff7fd93          	andi	s11,a5,255
			if (precision > 0) {
1c00dcd4:	4c040e63          	beqz	s0,1c00e1b0 <_prf+0xaa6>
				precision--;
1c00dcd8:	147d                	addi	s0,s0,-1
		if (!falt && (precision > 0)) {
1c00dcda:	4c0a9b63          	bnez	s5,1c00e1b0 <_prf+0xaa6>
1c00dcde:	00802933          	sgtz	s2,s0
1c00dce2:	0ff97913          	andi	s2,s2,255
1c00dce6:	ca4a                	sw	s2,20(sp)
	if (c == 'f') {
1c00dce8:	06600713          	li	a4,102
1c00dcec:	4ced9363          	bne	s11,a4,1c00e1b2 <_prf+0xaa8>
		exp = precision + decexp;
1c00dcf0:	008d0733          	add	a4,s10,s0
		if (exp < 0) {
1c00dcf4:	06600d93          	li	s11,102
1c00dcf8:	4a075f63          	bgez	a4,1c00e1b6 <_prf+0xaac>
	digit_count = 16;
1c00dcfc:	4741                	li	a4,16
1c00dcfe:	d63a                	sw	a4,44(sp)
			exp = 0;
1c00dd00:	4901                	li	s2,0
	ltemp = 0x0800000000000000;
1c00dd02:	4601                	li	a2,0
1c00dd04:	080006b7          	lui	a3,0x8000
1c00dd08:	dc32                	sw	a2,56(sp)
1c00dd0a:	de36                	sw	a3,60(sp)
	while (exp--) {
1c00dd0c:	197d                	addi	s2,s2,-1
1c00dd0e:	15f93563          	p.bneimm	s2,-1,1c00de58 <_prf+0x74e>
	fract += ltemp;
1c00dd12:	5742                	lw	a4,48(sp)
1c00dd14:	56e2                	lw	a3,56(sp)
1c00dd16:	5652                	lw	a2,52(sp)
1c00dd18:	55f2                	lw	a1,60(sp)
1c00dd1a:	96ba                	add	a3,a3,a4
1c00dd1c:	00e6b733          	sltu	a4,a3,a4
1c00dd20:	962e                	add	a2,a2,a1
1c00dd22:	9732                	add	a4,a4,a2
1c00dd24:	da3a                	sw	a4,52(sp)
1c00dd26:	d836                	sw	a3,48(sp)
	if ((fract >> 32) & 0xF0000000) {
1c00dd28:	f6073733          	p.bclr	a4,a4,27,0
1c00dd2c:	cb01                	beqz	a4,1c00dd3c <_prf+0x632>
		_ldiv5(&fract);
1c00dd2e:	1808                	addi	a0,sp,48
1c00dd30:	963ff0ef          	jal	ra,1c00d692 <_ldiv5>
		_rlrshift(&fract);
1c00dd34:	1808                	addi	a0,sp,48
1c00dd36:	93dff0ef          	jal	ra,1c00d672 <_rlrshift>
		decexp++;
1c00dd3a:	0d05                	addi	s10,s10,1
	if (c == 'f') {
1c00dd3c:	06600713          	li	a4,102
1c00dd40:	16ed9163          	bne	s11,a4,1c00dea2 <_prf+0x798>
		if (decexp > 0) {
1c00dd44:	8926                	mv	s2,s1
1c00dd46:	13a04963          	bgtz	s10,1c00de78 <_prf+0x76e>
			*buf++ = '0';
1c00dd4a:	03000713          	li	a4,48
1c00dd4e:	00e48023          	sb	a4,0(s1)
1c00dd52:	00148913          	addi	s2,s1,1
			zero.predot = zero.postdot = zero.trail = 0;
1c00dd56:	4681                	li	a3,0
		if (falt || (precision > 0)) {
1c00dd58:	120a8763          	beqz	s5,1c00de86 <_prf+0x77c>
			*buf++ = '.';
1c00dd5c:	02e00593          	li	a1,46
1c00dd60:	00b90023          	sb	a1,0(s2)
1c00dd64:	00190713          	addi	a4,s2,1
		if (decexp < 0 && precision > 0) {
1c00dd68:	440d0263          	beqz	s10,1c00e1ac <_prf+0xaa2>
1c00dd6c:	12805863          	blez	s0,1c00de9c <_prf+0x792>
			zp->postdot = -decexp;
1c00dd70:	41a00ab3          	neg	s5,s10
1c00dd74:	048acab3          	p.min	s5,s5,s0
			precision -= zp->postdot;
1c00dd78:	41540433          	sub	s0,s0,s5
			zero.predot = zero.postdot = zero.trail = 0;
1c00dd7c:	893a                	mv	s2,a4
		while (precision > 0 && digit_count > 0) {
1c00dd7e:	10805763          	blez	s0,1c00de8c <_prf+0x782>
1c00dd82:	5732                	lw	a4,44(sp)
1c00dd84:	10e05463          	blez	a4,1c00de8c <_prf+0x782>
			*buf++ = _get_digit(&fract, &digit_count);
1c00dd88:	106c                	addi	a1,sp,44
1c00dd8a:	1808                	addi	a0,sp,48
1c00dd8c:	c036                	sw	a3,0(sp)
1c00dd8e:	949ff0ef          	jal	ra,1c00d6d6 <_get_digit>
1c00dd92:	00a900ab          	p.sb	a0,1(s2!)
			precision--;
1c00dd96:	147d                	addi	s0,s0,-1
1c00dd98:	4682                	lw	a3,0(sp)
1c00dd9a:	b7d5                	j	1c00dd7e <_prf+0x674>
				exp--;
1c00dd9c:	197d                	addi	s2,s2,-1
			while (((fract <<= 1) & HIGHBIT64) == 0) {
1c00dd9e:	01f5d693          	srli	a3,a1,0x1f
1c00dda2:	0706                	slli	a4,a4,0x1
1c00dda4:	8f55                	or	a4,a4,a3
1c00dda6:	0586                	slli	a1,a1,0x1
1c00dda8:	fe075ae3          	bgez	a4,1c00dd9c <_prf+0x692>
1c00ddac:	d82e                	sw	a1,48(sp)
1c00ddae:	da3a                	sw	a4,52(sp)
1c00ddb0:	bde1                	j	1c00dc88 <_prf+0x57e>
			_rlrshift(&fract);
1c00ddb2:	1808                	addi	a0,sp,48
1c00ddb4:	8bfff0ef          	jal	ra,1c00d672 <_rlrshift>
		while ((fract >> 32) >= (MAXFP1 / 5)) {
1c00ddb8:	55d2                	lw	a1,52(sp)
1c00ddba:	33333737          	lui	a4,0x33333
1c00ddbe:	33270713          	addi	a4,a4,818 # 33333332 <__l2_end+0x17323d4a>
1c00ddc2:	5642                	lw	a2,48(sp)
1c00ddc4:	0905                	addi	s2,s2,1
1c00ddc6:	feb766e3          	bltu	a4,a1,1c00ddb2 <_prf+0x6a8>
		fract *= 5U;
1c00ddca:	4695                	li	a3,5
1c00ddcc:	02c6b733          	mulhu	a4,a3,a2
		decexp--;
1c00ddd0:	1d7d                	addi	s10,s10,-1
		fract *= 5U;
1c00ddd2:	02c68633          	mul	a2,a3,a2
1c00ddd6:	42b68733          	p.mac	a4,a3,a1
1c00ddda:	d832                	sw	a2,48(sp)
		decexp--;
1c00dddc:	4681                	li	a3,0
		fract *= 5U;
1c00ddde:	da3a                	sw	a4,52(sp)
		while ((fract >> 32) <= (MAXFP1 / 2)) {
1c00dde0:	800007b7          	lui	a5,0x80000
1c00dde4:	fff7c793          	not	a5,a5
1c00dde8:	00e7f763          	bleu	a4,a5,1c00ddf6 <_prf+0x6ec>
1c00ddec:	ea0686e3          	beqz	a3,1c00dc98 <_prf+0x58e>
1c00ddf0:	d832                	sw	a2,48(sp)
1c00ddf2:	da3a                	sw	a4,52(sp)
1c00ddf4:	b555                	j	1c00dc98 <_prf+0x58e>
			fract <<= 1;
1c00ddf6:	01f65593          	srli	a1,a2,0x1f
1c00ddfa:	00171693          	slli	a3,a4,0x1
1c00ddfe:	00d5e733          	or	a4,a1,a3
1c00de02:	0606                	slli	a2,a2,0x1
			exp--;
1c00de04:	197d                	addi	s2,s2,-1
1c00de06:	4685                	li	a3,1
1c00de08:	bfe1                	j	1c00dde0 <_prf+0x6d6>
		_ldiv5(&fract);
1c00de0a:	1808                	addi	a0,sp,48
1c00de0c:	887ff0ef          	jal	ra,1c00d692 <_ldiv5>
1c00de10:	5642                	lw	a2,48(sp)
1c00de12:	5752                	lw	a4,52(sp)
		exp--;
1c00de14:	197d                	addi	s2,s2,-1
		decexp++;
1c00de16:	0d05                	addi	s10,s10,1
1c00de18:	4681                	li	a3,0
		while ((fract >> 32) <= (MAXFP1 / 2)) {
1c00de1a:	800007b7          	lui	a5,0x80000
1c00de1e:	fff7c793          	not	a5,a5
1c00de22:	00e7f763          	bleu	a4,a5,1c00de30 <_prf+0x726>
1c00de26:	e6068ce3          	beqz	a3,1c00dc9e <_prf+0x594>
1c00de2a:	d832                	sw	a2,48(sp)
1c00de2c:	da3a                	sw	a4,52(sp)
1c00de2e:	bd85                	j	1c00dc9e <_prf+0x594>
			fract <<= 1;
1c00de30:	01f65593          	srli	a1,a2,0x1f
1c00de34:	00171693          	slli	a3,a4,0x1
1c00de38:	00d5e733          	or	a4,a1,a3
1c00de3c:	0606                	slli	a2,a2,0x1
			exp--;
1c00de3e:	197d                	addi	s2,s2,-1
1c00de40:	4685                	li	a3,1
1c00de42:	bfe1                	j	1c00de1a <_prf+0x710>
	if ((exp | fract) != 0) {
1c00de44:	4d01                	li	s10,0
1c00de46:	4901                	li	s2,0
1c00de48:	bda9                	j	1c00dca2 <_prf+0x598>
			precision -= decexp;
1c00de4a:	41a40433          	sub	s0,s0,s10
		if (!falt && (precision > 0)) {
1c00de4e:	ea0a91e3          	bnez	s5,1c00dcf0 <_prf+0x5e6>
			c = 'f';
1c00de52:	06600d93          	li	s11,102
1c00de56:	b561                	j	1c00dcde <_prf+0x5d4>
		_ldiv5(&ltemp);
1c00de58:	1828                	addi	a0,sp,56
1c00de5a:	839ff0ef          	jal	ra,1c00d692 <_ldiv5>
		_rlrshift(&ltemp);
1c00de5e:	1828                	addi	a0,sp,56
1c00de60:	813ff0ef          	jal	ra,1c00d672 <_rlrshift>
1c00de64:	b565                	j	1c00dd0c <_prf+0x602>
				*buf++ = _get_digit(&fract, &digit_count);
1c00de66:	106c                	addi	a1,sp,44
1c00de68:	1808                	addi	a0,sp,48
1c00de6a:	86dff0ef          	jal	ra,1c00d6d6 <_get_digit>
1c00de6e:	00a900ab          	p.sb	a0,1(s2!)
				decexp--;
1c00de72:	1d7d                	addi	s10,s10,-1
			while (decexp > 0 && digit_count > 0) {
1c00de74:	000d0563          	beqz	s10,1c00de7e <_prf+0x774>
1c00de78:	5732                	lw	a4,44(sp)
1c00de7a:	fee046e3          	bgtz	a4,1c00de66 <_prf+0x75c>
		if (falt || (precision > 0)) {
1c00de7e:	300a9f63          	bnez	s5,1c00e19c <_prf+0xa92>
			zp->predot = decexp;
1c00de82:	86ea                	mv	a3,s10
			decexp = 0;
1c00de84:	4d01                	li	s10,0
			zero.predot = zero.postdot = zero.trail = 0;
1c00de86:	4a81                	li	s5,0
		if (falt || (precision > 0)) {
1c00de88:	ec804ae3          	bgtz	s0,1c00dd5c <_prf+0x652>
	if (prune_zero) {
1c00de8c:	4752                	lw	a4,20(sp)
1c00de8e:	eb31                	bnez	a4,1c00dee2 <_prf+0x7d8>
	return buf - start;
1c00de90:	00c8                	addi	a0,sp,68
	*buf = 0;
1c00de92:	00090023          	sb	zero,0(s2)
	return buf - start;
1c00de96:	40a90533          	sub	a0,s2,a0
1c00de9a:	b389                	j	1c00dbdc <_prf+0x4d2>
			*buf++ = '.';
1c00de9c:	893a                	mv	s2,a4
			zero.predot = zero.postdot = zero.trail = 0;
1c00de9e:	4a81                	li	s5,0
1c00dea0:	b7f5                	j	1c00de8c <_prf+0x782>
		*buf = _get_digit(&fract, &digit_count);
1c00dea2:	106c                	addi	a1,sp,44
1c00dea4:	1808                	addi	a0,sp,48
1c00dea6:	831ff0ef          	jal	ra,1c00d6d6 <_get_digit>
1c00deaa:	00a48023          	sb	a0,0(s1)
		if (*buf++ != '0') {
1c00deae:	03000713          	li	a4,48
1c00deb2:	00e50363          	beq	a0,a4,1c00deb8 <_prf+0x7ae>
			decexp--;
1c00deb6:	1d7d                	addi	s10,s10,-1
		if (falt || (precision > 0)) {
1c00deb8:	000a9663          	bnez	s5,1c00dec4 <_prf+0x7ba>
		if (*buf++ != '0') {
1c00debc:	00148913          	addi	s2,s1,1
		if (falt || (precision > 0)) {
1c00dec0:	00805d63          	blez	s0,1c00deda <_prf+0x7d0>
			*buf++ = '.';
1c00dec4:	02e00713          	li	a4,46
1c00dec8:	00248913          	addi	s2,s1,2
1c00decc:	00e480a3          	sb	a4,1(s1)
		while (precision > 0 && digit_count > 0) {
1c00ded0:	00805563          	blez	s0,1c00deda <_prf+0x7d0>
1c00ded4:	5732                	lw	a4,44(sp)
1c00ded6:	08e04663          	bgtz	a4,1c00df62 <_prf+0x858>
	if (prune_zero) {
1c00deda:	47d2                	lw	a5,20(sp)
			zero.predot = zero.postdot = zero.trail = 0;
1c00dedc:	4a81                	li	s5,0
1c00dede:	4681                	li	a3,0
	if (prune_zero) {
1c00dee0:	cf99                	beqz	a5,1c00defe <_prf+0x7f4>
		while (*--buf == '0')
1c00dee2:	03000513          	li	a0,48
1c00dee6:	fff90713          	addi	a4,s2,-1
1c00deea:	00074583          	lbu	a1,0(a4)
1c00deee:	08a58263          	beq	a1,a0,1c00df72 <_prf+0x868>
		if (*buf != '.') {
1c00def2:	02e00513          	li	a0,46
		zp->trail = 0;
1c00def6:	4401                	li	s0,0
		if (*buf != '.') {
1c00def8:	00a59363          	bne	a1,a0,1c00defe <_prf+0x7f4>
		while (*--buf == '0')
1c00defc:	893a                	mv	s2,a4
	if ((c == 'e') || (c == 'E')) {
1c00defe:	0dfdf713          	andi	a4,s11,223
1c00df02:	04500593          	li	a1,69
1c00df06:	f8b715e3          	bne	a4,a1,1c00de90 <_prf+0x786>
		*buf++ = c;
1c00df0a:	85ca                	mv	a1,s2
1c00df0c:	01b5812b          	p.sb	s11,2(a1!)
			*buf++ = '+';
1c00df10:	02b00793          	li	a5,43
		if (decexp < 0) {
1c00df14:	000d5663          	bgez	s10,1c00df20 <_prf+0x816>
			decexp = -decexp;
1c00df18:	41a00d33          	neg	s10,s10
			*buf++ = '-';
1c00df1c:	02d00793          	li	a5,45
			*buf++ = '+';
1c00df20:	00f900a3          	sb	a5,1(s2)
		if (decexp >= 100) {
1c00df24:	06300793          	li	a5,99
1c00df28:	01a7de63          	ble	s10,a5,1c00df44 <_prf+0x83a>
			*buf++ = (decexp / 100) + '0';
1c00df2c:	06400713          	li	a4,100
1c00df30:	02ed47b3          	div	a5,s10,a4
1c00df34:	00390593          	addi	a1,s2,3
			decexp %= 100;
1c00df38:	02ed6d33          	rem	s10,s10,a4
			*buf++ = (decexp / 100) + '0';
1c00df3c:	03078793          	addi	a5,a5,48 # 80000030 <pulp__FC+0x80000031>
1c00df40:	00f90123          	sb	a5,2(s2)
		*buf++ = (decexp / 10) + '0';
1c00df44:	47a9                	li	a5,10
1c00df46:	892e                	mv	s2,a1
1c00df48:	02fd4733          	div	a4,s10,a5
		decexp %= 10;
1c00df4c:	02fd68b3          	rem	a7,s10,a5
		*buf++ = (decexp / 10) + '0';
1c00df50:	03070713          	addi	a4,a4,48
1c00df54:	00e9012b          	p.sb	a4,2(s2!)
		*buf++ = decexp + '0';
1c00df58:	03088893          	addi	a7,a7,48
1c00df5c:	011580a3          	sb	a7,1(a1)
1c00df60:	bf05                	j	1c00de90 <_prf+0x786>
			*buf++ = _get_digit(&fract, &digit_count);
1c00df62:	106c                	addi	a1,sp,44
1c00df64:	1808                	addi	a0,sp,48
1c00df66:	f70ff0ef          	jal	ra,1c00d6d6 <_get_digit>
1c00df6a:	00a900ab          	p.sb	a0,1(s2!)
			precision--;
1c00df6e:	147d                	addi	s0,s0,-1
1c00df70:	b785                	j	1c00ded0 <_prf+0x7c6>
		while (*--buf == '0')
1c00df72:	893a                	mv	s2,a4
1c00df74:	bf8d                	j	1c00dee6 <_prf+0x7dc>
1c00df76:	8a4a                	mv	s4,s2
				switch (i) {
1c00df78:	04c00693          	li	a3,76
1c00df7c:	004a278b          	p.lw	a5,4(s4!)
1c00df80:	02d48a63          	beq	s1,a3,1c00dfb4 <_prf+0x8aa>
1c00df84:	0096c963          	blt	a3,s1,1c00df96 <_prf+0x88c>
1c00df88:	04800693          	li	a3,72
1c00df8c:	02d48063          	beq	s1,a3,1c00dfac <_prf+0x8a2>
					*va_arg(vargs, int *) = count;
1c00df90:	0137a023          	sw	s3,0(a5)
					break;
1c00df94:	a801                	j	1c00dfa4 <_prf+0x89a>
				switch (i) {
1c00df96:	06800693          	li	a3,104
1c00df9a:	fed49be3          	bne	s1,a3,1c00df90 <_prf+0x886>
					*va_arg(vargs, short *) = count;
1c00df9e:	874e                	mv	a4,s3
1c00dfa0:	00e79023          	sh	a4,0(a5)
				continue;
1c00dfa4:	8952                	mv	s2,s4
1c00dfa6:	8662                	mv	a2,s8
1c00dfa8:	f86ff06f          	j	1c00d72e <_prf+0x24>
					*va_arg(vargs, char *) = count;
1c00dfac:	874e                	mv	a4,s3
1c00dfae:	00e78023          	sb	a4,0(a5)
					break;
1c00dfb2:	bfcd                	j	1c00dfa4 <_prf+0x89a>
					*va_arg(vargs, long long *) = count;
1c00dfb4:	41f9d713          	srai	a4,s3,0x1f
1c00dfb8:	0137a023          	sw	s3,0(a5)
1c00dfbc:	c3d8                	sw	a4,4(a5)
					break;
1c00dfbe:	b7dd                	j	1c00dfa4 <_prf+0x89a>
				clen = _to_hex(buf, val, true, 'x');
1c00dfc0:	00092583          	lw	a1,0(s2)
		*buf++ = '0';
1c00dfc4:	77e1                	lui	a5,0xffff8
1c00dfc6:	8307c793          	xori	a5,a5,-2000
	len = _to_x(buf, value, 16);
1c00dfca:	46c1                	li	a3,16
1c00dfcc:	4601                	li	a2,0
1c00dfce:	04610513          	addi	a0,sp,70
		*buf++ = '0';
1c00dfd2:	04f11223          	sh	a5,68(sp)
	len = _to_x(buf, value, 16);
1c00dfd6:	e0aff0ef          	jal	ra,1c00d5e0 <_to_x>
				val = (uintptr_t) va_arg(vargs, void *);
1c00dfda:	00490a13          	addi	s4,s2,4
	return len + (buf - buf0);
1c00dfde:	00250d93          	addi	s11,a0,2
				prefix = 2;
1c00dfe2:	4909                	li	s2,2
				break;
1c00dfe4:	b40d                	j	1c00da06 <_prf+0x2fc>
					if (cptr[clen] == '\0') {
1c00dfe6:	0016c60b          	p.lbu	a2,1(a3!) # 8000001 <__L2+0x7f80001>
1c00dfea:	a4060ee3          	beqz	a2,1c00da46 <_prf+0x33c>
				for (clen = 0; clen < precision; clen++) {
1c00dfee:	0d85                	addi	s11,s11,1
1c00dff0:	bc89                	j	1c00da42 <_prf+0x338>
					val = va_arg(vargs, unsigned int);
1c00dff2:	00490a13          	addi	s4,s2,4
1c00dff6:	00092583          	lw	a1,0(s2)
1c00dffa:	4601                	li	a2,0
					break;
1c00dffc:	ba99                	j	1c00d952 <_prf+0x248>
	if (alt_form) {
1c00dffe:	8526                	mv	a0,s1
	return (buf - buf0) + _to_x(buf, value, 8);
1c00e000:	46a1                	li	a3,8
1c00e002:	409504b3          	sub	s1,a0,s1
1c00e006:	ddaff0ef          	jal	ra,1c00d5e0 <_to_x>
1c00e00a:	00a48db3          	add	s11,s1,a0
			prefix = 0;
1c00e00e:	4901                	li	s2,0
1c00e010:	badd                	j	1c00da06 <_prf+0x2fc>
				} else if (c == 'u') {
1c00e012:	07500713          	li	a4,117
1c00e016:	00ed9863          	bne	s11,a4,1c00e026 <_prf+0x91c>
	return _to_x(buf, value, 10);
1c00e01a:	46a9                	li	a3,10
1c00e01c:	8526                	mv	a0,s1
1c00e01e:	dc2ff0ef          	jal	ra,1c00d5e0 <_to_x>
1c00e022:	8daa                	mv	s11,a0
1c00e024:	b7ed                	j	1c00e00e <_prf+0x904>
	if (alt_form) {
1c00e026:	8d26                	mv	s10,s1
1c00e028:	000a8963          	beqz	s5,1c00e03a <_prf+0x930>
		*buf++ = '0';
1c00e02c:	7761                	lui	a4,0xffff8
1c00e02e:	83074713          	xori	a4,a4,-2000
1c00e032:	04e11223          	sh	a4,68(sp)
		*buf++ = 'x';
1c00e036:	04610d13          	addi	s10,sp,70
	len = _to_x(buf, value, 16);
1c00e03a:	46c1                	li	a3,16
1c00e03c:	856a                	mv	a0,s10
1c00e03e:	da2ff0ef          	jal	ra,1c00d5e0 <_to_x>
	if (prefix == 'X') {
1c00e042:	05800713          	li	a4,88
1c00e046:	02ed9263          	bne	s11,a4,1c00e06a <_prf+0x960>
1c00e04a:	87a6                	mv	a5,s1
		if (*buf >= 'a' && *buf <= 'z') {
1c00e04c:	45e5                	li	a1,25
1c00e04e:	0017c68b          	p.lbu	a3,1(a5!) # ffff8001 <pulp__FC+0xffff8002>
1c00e052:	f9f68613          	addi	a2,a3,-97
1c00e056:	0ff67613          	andi	a2,a2,255
1c00e05a:	00c5e563          	bltu	a1,a2,1c00e064 <_prf+0x95a>
			*buf += 'A' - 'a';
1c00e05e:	1681                	addi	a3,a3,-32
1c00e060:	fed78fa3          	sb	a3,-1(a5)
	} while (*buf++);
1c00e064:	fff7c703          	lbu	a4,-1(a5)
1c00e068:	f37d                	bnez	a4,1c00e04e <_prf+0x944>
	return len + (buf - buf0);
1c00e06a:	409d0733          	sub	a4,s10,s1
1c00e06e:	00a70db3          	add	s11,a4,a0
			prefix = 0;
1c00e072:	001a9913          	slli	s2,s5,0x1
1c00e076:	ba41                	j	1c00da06 <_prf+0x2fc>
				PUTC('%');
1c00e078:	85de                	mv	a1,s7
1c00e07a:	02500513          	li	a0,37
1c00e07e:	ec4ff06f          	j	1c00d742 <_prf+0x38>
				count++;
1c00e082:	0985                	addi	s3,s3,1
				continue;
1c00e084:	8a4a                	mv	s4,s2
1c00e086:	bf39                	j	1c00dfa4 <_prf+0x89a>
1c00e088:	00dc                	addi	a5,sp,68
				zero_head = 0;
1c00e08a:	4d01                	li	s10,0
1c00e08c:	b2d5                	j	1c00da70 <_prf+0x366>
					PUTC(' ');
1c00e08e:	85de                	mv	a1,s7
1c00e090:	02000513          	li	a0,32
1c00e094:	c036                	sw	a3,0(sp)
1c00e096:	c43e                	sw	a5,8(sp)
1c00e098:	9b02                	jalr	s6
1c00e09a:	4682                	lw	a3,0(sp)
1c00e09c:	47a2                	lw	a5,8(sp)
1c00e09e:	ebf52563          	p.beqimm	a0,-1,1c00d748 <_prf+0x3e>
				while (width-- > 0) {
1c00e0a2:	14fd                	addi	s1,s1,-1
1c00e0a4:	fff4b5e3          	p.bneimm	s1,-1,1c00e08e <_prf+0x984>
				count += width;
1c00e0a8:	99e6                	add	s3,s3,s9
				while (width-- > 0) {
1c00e0aa:	5cfd                	li	s9,-1
1c00e0ac:	bad9                	j	1c00da82 <_prf+0x378>
				PUTC(*cptr++);
1c00e0ae:	0017c50b          	p.lbu	a0,1(a5!)
1c00e0b2:	85de                	mv	a1,s7
1c00e0b4:	c036                	sw	a3,0(sp)
1c00e0b6:	c43e                	sw	a5,8(sp)
1c00e0b8:	9b02                	jalr	s6
1c00e0ba:	4682                	lw	a3,0(sp)
1c00e0bc:	47a2                	lw	a5,8(sp)
1c00e0be:	9df534e3          	p.bneimm	a0,-1,1c00da86 <_prf+0x37c>
1c00e0c2:	e86ff06f          	j	1c00d748 <_prf+0x3e>
				PUTC('0');
1c00e0c6:	85de                	mv	a1,s7
1c00e0c8:	03000513          	li	a0,48
1c00e0cc:	c036                	sw	a3,0(sp)
1c00e0ce:	c43e                	sw	a5,8(sp)
1c00e0d0:	9b02                	jalr	s6
1c00e0d2:	4682                	lw	a3,0(sp)
1c00e0d4:	47a2                	lw	a5,8(sp)
1c00e0d6:	9bf53be3          	p.bneimm	a0,-1,1c00da8c <_prf+0x382>
1c00e0da:	e6eff06f          	j	1c00d748 <_prf+0x3e>
					PUTC(c);
1c00e0de:	85de                	mv	a1,s7
1c00e0e0:	c232                	sw	a2,4(sp)
1c00e0e2:	c036                	sw	a3,0(sp)
1c00e0e4:	c442                	sw	a6,8(sp)
1c00e0e6:	9b02                	jalr	s6
1c00e0e8:	4612                	lw	a2,4(sp)
1c00e0ea:	4682                	lw	a3,0(sp)
1c00e0ec:	4822                	lw	a6,8(sp)
1c00e0ee:	e5f52d63          	p.beqimm	a0,-1,1c00d748 <_prf+0x3e>
					c = *++cptr;
1c00e0f2:	0d85                	addi	s11,s11,1
1c00e0f4:	000dc503          	lbu	a0,0(s11)
1c00e0f8:	b27d                	j	1c00daa6 <_prf+0x39c>
					PUTC('0');
1c00e0fa:	85de                	mv	a1,s7
1c00e0fc:	03000513          	li	a0,48
1c00e100:	c232                	sw	a2,4(sp)
1c00e102:	c036                	sw	a3,0(sp)
1c00e104:	c43a                	sw	a4,8(sp)
1c00e106:	9b02                	jalr	s6
1c00e108:	4612                	lw	a2,4(sp)
1c00e10a:	4682                	lw	a3,0(sp)
1c00e10c:	4722                	lw	a4,8(sp)
1c00e10e:	167d                	addi	a2,a2,-1
1c00e110:	9bf532e3          	p.bneimm	a0,-1,1c00dab4 <_prf+0x3aa>
1c00e114:	e34ff06f          	j	1c00d748 <_prf+0x3e>
					PUTC('0');
1c00e118:	85de                	mv	a1,s7
1c00e11a:	03000513          	li	a0,48
1c00e11e:	c036                	sw	a3,0(sp)
1c00e120:	c43a                	sw	a4,8(sp)
1c00e122:	9b02                	jalr	s6
1c00e124:	4682                	lw	a3,0(sp)
1c00e126:	4722                	lw	a4,8(sp)
1c00e128:	16fd                	addi	a3,a3,-1
1c00e12a:	9df532e3          	p.bneimm	a0,-1,1c00daee <_prf+0x3e4>
1c00e12e:	e1aff06f          	j	1c00d748 <_prf+0x3e>
					PUTC(c);
1c00e132:	85de                	mv	a1,s7
1c00e134:	c232                	sw	a2,4(sp)
1c00e136:	c036                	sw	a3,0(sp)
1c00e138:	c43a                	sw	a4,8(sp)
1c00e13a:	9b02                	jalr	s6
1c00e13c:	4612                	lw	a2,4(sp)
1c00e13e:	4682                	lw	a3,0(sp)
1c00e140:	4722                	lw	a4,8(sp)
1c00e142:	e1f52363          	p.beqimm	a0,-1,1c00d748 <_prf+0x3e>
					c = *++cptr;
1c00e146:	0d85                	addi	s11,s11,1
1c00e148:	000dc503          	lbu	a0,0(s11)
1c00e14c:	ba75                	j	1c00db08 <_prf+0x3fe>
					PUTC('0');
1c00e14e:	85de                	mv	a1,s7
1c00e150:	03000513          	li	a0,48
1c00e154:	c43a                	sw	a4,8(sp)
1c00e156:	9b02                	jalr	s6
1c00e158:	4722                	lw	a4,8(sp)
1c00e15a:	177d                	addi	a4,a4,-1
1c00e15c:	9bf53fe3          	p.bneimm	a0,-1,1c00db1a <_prf+0x410>
1c00e160:	de8ff06f          	j	1c00d748 <_prf+0x3e>
				PUTC(*cptr++);
1c00e164:	0014450b          	p.lbu	a0,1(s0!)
1c00e168:	85de                	mv	a1,s7
1c00e16a:	9b02                	jalr	s6
1c00e16c:	ddf52e63          	p.beqimm	a0,-1,1c00d748 <_prf+0x3e>
1c00e170:	408a87b3          	sub	a5,s5,s0
			while (clen-- > 0) {
1c00e174:	fef048e3          	bgtz	a5,1c00e164 <_prf+0xa5a>
			count += prefix;
1c00e178:	994e                	add	s2,s2,s3
			count += zero_head;
1c00e17a:	012d09b3          	add	s3,s10,s2
			count += clen;
1c00e17e:	99a6                	add	s3,s3,s1
			if (width > 0) {
1c00e180:	e39052e3          	blez	s9,1c00dfa4 <_prf+0x89a>
				count += width;
1c00e184:	99e6                	add	s3,s3,s9
				while (width-- > 0) {
1c00e186:	1cfd                	addi	s9,s9,-1
1c00e188:	e1fcaee3          	p.beqimm	s9,-1,1c00dfa4 <_prf+0x89a>
					PUTC(' ');
1c00e18c:	85de                	mv	a1,s7
1c00e18e:	02000513          	li	a0,32
1c00e192:	9b02                	jalr	s6
1c00e194:	fff539e3          	p.bneimm	a0,-1,1c00e186 <_prf+0xa7c>
1c00e198:	db0ff06f          	j	1c00d748 <_prf+0x3e>
			*buf++ = '.';
1c00e19c:	02e00693          	li	a3,46
1c00e1a0:	00d90023          	sb	a3,0(s2)
1c00e1a4:	00190713          	addi	a4,s2,1
			zp->predot = decexp;
1c00e1a8:	86ea                	mv	a3,s10
			decexp = 0;
1c00e1aa:	4d01                	li	s10,0
			zero.predot = zero.postdot = zero.trail = 0;
1c00e1ac:	4a81                	li	s5,0
1c00e1ae:	b6f9                	j	1c00dd7c <_prf+0x672>
	prune_zero = false;		/* Assume trailing 0's allowed     */
1c00e1b0:	ca02                	sw	zero,20(sp)
		exp = precision + 1;
1c00e1b2:	00140713          	addi	a4,s0,1
	digit_count = 16;
1c00e1b6:	46c1                	li	a3,16
1c00e1b8:	d636                	sw	a3,44(sp)
1c00e1ba:	04d74933          	p.min	s2,a4,a3
1c00e1be:	b691                	j	1c00dd02 <_prf+0x5f8>

1c00e1c0 <__rt_uart_cluster_req_done>:
  }

  return __rt_uart_open(channel, conf, event, dev_name);
  
error:
  rt_warning("[UART] Failed to open uart device\n");
1c00e1c0:	300476f3          	csrrci	a3,mstatus,8
1c00e1c4:	4785                	li	a5,1
1c00e1c6:	08f50623          	sb	a5,140(a0)
1c00e1ca:	08d54783          	lbu	a5,141(a0)
1c00e1ce:	00201737          	lui	a4,0x201
1c00e1d2:	e0470713          	addi	a4,a4,-508 # 200e04 <__L2+0x180e04>
1c00e1d6:	04078793          	addi	a5,a5,64
1c00e1da:	07da                	slli	a5,a5,0x16
1c00e1dc:	0007e723          	p.sw	zero,a4(a5)
1c00e1e0:	30069073          	csrw	mstatus,a3
1c00e1e4:	8082                	ret

1c00e1e6 <__rt_uart_setup.isra.5>:
1c00e1e6:	1c00f737          	lui	a4,0x1c00f
1c00e1ea:	57072703          	lw	a4,1392(a4) # 1c00f570 <__rt_freq_domains>
1c00e1ee:	00155793          	srli	a5,a0,0x1
1c00e1f2:	97ba                	add	a5,a5,a4
1c00e1f4:	02a7d7b3          	divu	a5,a5,a0
1c00e1f8:	1a102737          	lui	a4,0x1a102
1c00e1fc:	17fd                	addi	a5,a5,-1
1c00e1fe:	07c2                	slli	a5,a5,0x10
1c00e200:	3067e793          	ori	a5,a5,774
1c00e204:	22f72223          	sw	a5,548(a4) # 1a102224 <__l1_end+0xa1021e0>
1c00e208:	8082                	ret

1c00e20a <__rt_uart_setfreq_after>:
1c00e20a:	1c00f7b7          	lui	a5,0x1c00f
1c00e20e:	50078793          	addi	a5,a5,1280 # 1c00f500 <__rt_uart>
1c00e212:	4398                	lw	a4,0(a5)
1c00e214:	cb11                	beqz	a4,1c00e228 <__rt_uart_setfreq_after+0x1e>
1c00e216:	4788                	lw	a0,8(a5)
1c00e218:	1141                	addi	sp,sp,-16
1c00e21a:	c606                	sw	ra,12(sp)
1c00e21c:	fcbff0ef          	jal	ra,1c00e1e6 <__rt_uart_setup.isra.5>
1c00e220:	40b2                	lw	ra,12(sp)
1c00e222:	4501                	li	a0,0
1c00e224:	0141                	addi	sp,sp,16
1c00e226:	8082                	ret
1c00e228:	4501                	li	a0,0
1c00e22a:	8082                	ret

1c00e22c <__rt_uart_wait_tx_done.isra.6>:
1c00e22c:	1a102737          	lui	a4,0x1a102
1c00e230:	1141                	addi	sp,sp,-16
1c00e232:	21870713          	addi	a4,a4,536 # 1a102218 <__l1_end+0xa1021d4>
1c00e236:	002046b7          	lui	a3,0x204
1c00e23a:	431c                	lw	a5,0(a4)
1c00e23c:	8bc1                	andi	a5,a5,16
1c00e23e:	e38d                	bnez	a5,1c00e260 <__rt_uart_wait_tx_done.isra.6+0x34>
1c00e240:	1a102737          	lui	a4,0x1a102
1c00e244:	22070713          	addi	a4,a4,544 # 1a102220 <__l1_end+0xa1021dc>
1c00e248:	431c                	lw	a5,0(a4)
1c00e24a:	fc17b7b3          	p.bclr	a5,a5,30,1
1c00e24e:	ffed                	bnez	a5,1c00e248 <__rt_uart_wait_tx_done.isra.6+0x1c>
1c00e250:	c602                	sw	zero,12(sp)
1c00e252:	7cf00713          	li	a4,1999
1c00e256:	47b2                	lw	a5,12(sp)
1c00e258:	00f75763          	ble	a5,a4,1c00e266 <__rt_uart_wait_tx_done.isra.6+0x3a>
1c00e25c:	0141                	addi	sp,sp,16
1c00e25e:	8082                	ret
1c00e260:	0386e783          	p.elw	a5,56(a3) # 204038 <__L2+0x184038>
1c00e264:	bfd9                	j	1c00e23a <__rt_uart_wait_tx_done.isra.6+0xe>
1c00e266:	47b2                	lw	a5,12(sp)
1c00e268:	0785                	addi	a5,a5,1
1c00e26a:	c63e                	sw	a5,12(sp)
1c00e26c:	b7ed                	j	1c00e256 <__rt_uart_wait_tx_done.isra.6+0x2a>

1c00e26e <__rt_uart_setfreq_before>:
1c00e26e:	1c00f7b7          	lui	a5,0x1c00f
1c00e272:	5007a783          	lw	a5,1280(a5) # 1c00f500 <__rt_uart>
1c00e276:	c385                	beqz	a5,1c00e296 <__rt_uart_setfreq_before+0x28>
1c00e278:	1141                	addi	sp,sp,-16
1c00e27a:	c606                	sw	ra,12(sp)
1c00e27c:	fb1ff0ef          	jal	ra,1c00e22c <__rt_uart_wait_tx_done.isra.6>
1c00e280:	40b2                	lw	ra,12(sp)
1c00e282:	005007b7          	lui	a5,0x500
1c00e286:	1a102737          	lui	a4,0x1a102
1c00e28a:	0799                	addi	a5,a5,6
1c00e28c:	22f72223          	sw	a5,548(a4) # 1a102224 <__l1_end+0xa1021e0>
1c00e290:	4501                	li	a0,0
1c00e292:	0141                	addi	sp,sp,16
1c00e294:	8082                	ret
1c00e296:	4501                	li	a0,0
1c00e298:	8082                	ret

1c00e29a <__rt_uart_cluster_req>:
1c00e29a:	1141                	addi	sp,sp,-16
1c00e29c:	c606                	sw	ra,12(sp)
1c00e29e:	c422                	sw	s0,8(sp)
1c00e2a0:	30047473          	csrrci	s0,mstatus,8
1c00e2a4:	1c00e7b7          	lui	a5,0x1c00e
1c00e2a8:	1c078793          	addi	a5,a5,448 # 1c00e1c0 <__rt_uart_cluster_req_done>
1c00e2ac:	c91c                	sw	a5,16(a0)
1c00e2ae:	4785                	li	a5,1
1c00e2b0:	d91c                	sw	a5,48(a0)
1c00e2b2:	411c                	lw	a5,0(a0)
1c00e2b4:	02052a23          	sw	zero,52(a0)
1c00e2b8:	c948                	sw	a0,20(a0)
1c00e2ba:	43cc                	lw	a1,4(a5)
1c00e2bc:	4514                	lw	a3,8(a0)
1c00e2be:	4150                	lw	a2,4(a0)
1c00e2c0:	0586                	slli	a1,a1,0x1
1c00e2c2:	00c50793          	addi	a5,a0,12
1c00e2c6:	4701                	li	a4,0
1c00e2c8:	0585                	addi	a1,a1,1
1c00e2ca:	4501                	li	a0,0
1c00e2cc:	ff0fc0ef          	jal	ra,1c00aabc <rt_periph_copy>
1c00e2d0:	30041073          	csrw	mstatus,s0
1c00e2d4:	40b2                	lw	ra,12(sp)
1c00e2d6:	4422                	lw	s0,8(sp)
1c00e2d8:	0141                	addi	sp,sp,16
1c00e2da:	8082                	ret

1c00e2dc <soc_eu_fcEventMask_setEvent>:
1c00e2dc:	47fd                	li	a5,31
1c00e2de:	4721                	li	a4,8
1c00e2e0:	00a7d463          	ble	a0,a5,1c00e2e8 <soc_eu_fcEventMask_setEvent+0xc>
1c00e2e4:	1501                	addi	a0,a0,-32
1c00e2e6:	4711                	li	a4,4
1c00e2e8:	1a1066b7          	lui	a3,0x1a106
1c00e2ec:	20e6f603          	p.lw	a2,a4(a3)
1c00e2f0:	4785                	li	a5,1
1c00e2f2:	00a79533          	sll	a0,a5,a0
1c00e2f6:	fff54513          	not	a0,a0
1c00e2fa:	8d71                	and	a0,a0,a2
1c00e2fc:	00a6e723          	p.sw	a0,a4(a3)
1c00e300:	8082                	ret

1c00e302 <rt_uart_conf_init>:
1c00e302:	000997b7          	lui	a5,0x99
1c00e306:	96878793          	addi	a5,a5,-1688 # 98968 <__L2+0x18968>
1c00e30a:	c11c                	sw	a5,0(a0)
1c00e30c:	57fd                	li	a5,-1
1c00e30e:	c15c                	sw	a5,4(a0)
1c00e310:	8082                	ret

1c00e312 <__rt_uart_open>:
1c00e312:	1141                	addi	sp,sp,-16
1c00e314:	c606                	sw	ra,12(sp)
1c00e316:	c422                	sw	s0,8(sp)
1c00e318:	c226                	sw	s1,4(sp)
1c00e31a:	c04a                	sw	s2,0(sp)
1c00e31c:	30047973          	csrrci	s2,mstatus,8
1c00e320:	cd8d                	beqz	a1,1c00e35a <__rt_uart_open+0x48>
1c00e322:	4198                	lw	a4,0(a1)
1c00e324:	1c00f6b7          	lui	a3,0x1c00f
1c00e328:	ffc50793          	addi	a5,a0,-4
1c00e32c:	50068413          	addi	s0,a3,1280 # 1c00f500 <__rt_uart>
1c00e330:	0792                	slli	a5,a5,0x4
1c00e332:	943e                	add	s0,s0,a5
1c00e334:	4010                	lw	a2,0(s0)
1c00e336:	50068693          	addi	a3,a3,1280
1c00e33a:	c60d                	beqz	a2,1c00e364 <__rt_uart_open+0x52>
1c00e33c:	c589                	beqz	a1,1c00e346 <__rt_uart_open+0x34>
1c00e33e:	418c                	lw	a1,0(a1)
1c00e340:	4418                	lw	a4,8(s0)
1c00e342:	04e59d63          	bne	a1,a4,1c00e39c <__rt_uart_open+0x8a>
1c00e346:	0605                	addi	a2,a2,1
1c00e348:	00c6e7a3          	p.sw	a2,a5(a3)
1c00e34c:	8522                	mv	a0,s0
1c00e34e:	40b2                	lw	ra,12(sp)
1c00e350:	4422                	lw	s0,8(sp)
1c00e352:	4492                	lw	s1,4(sp)
1c00e354:	4902                	lw	s2,0(sp)
1c00e356:	0141                	addi	sp,sp,16
1c00e358:	8082                	ret
1c00e35a:	00099737          	lui	a4,0x99
1c00e35e:	96870713          	addi	a4,a4,-1688 # 98968 <__L2+0x18968>
1c00e362:	b7c9                	j	1c00e324 <__rt_uart_open+0x12>
1c00e364:	c418                	sw	a4,8(s0)
1c00e366:	4785                	li	a5,1
1c00e368:	1a102737          	lui	a4,0x1a102
1c00e36c:	78070713          	addi	a4,a4,1920 # 1a102780 <__l1_end+0xa10273c>
1c00e370:	c01c                	sw	a5,0(s0)
1c00e372:	c048                	sw	a0,4(s0)
1c00e374:	4314                	lw	a3,0(a4)
1c00e376:	00a797b3          	sll	a5,a5,a0
1c00e37a:	00151493          	slli	s1,a0,0x1
1c00e37e:	8fd5                	or	a5,a5,a3
1c00e380:	c31c                	sw	a5,0(a4)
1c00e382:	8526                	mv	a0,s1
1c00e384:	f59ff0ef          	jal	ra,1c00e2dc <soc_eu_fcEventMask_setEvent>
1c00e388:	00148513          	addi	a0,s1,1
1c00e38c:	f51ff0ef          	jal	ra,1c00e2dc <soc_eu_fcEventMask_setEvent>
1c00e390:	4408                	lw	a0,8(s0)
1c00e392:	e55ff0ef          	jal	ra,1c00e1e6 <__rt_uart_setup.isra.5>
1c00e396:	30091073          	csrw	mstatus,s2
1c00e39a:	bf4d                	j	1c00e34c <__rt_uart_open+0x3a>
1c00e39c:	4401                	li	s0,0
1c00e39e:	b77d                	j	1c00e34c <__rt_uart_open+0x3a>

1c00e3a0 <rt_uart_close>:
}



void rt_uart_close(rt_uart_t *uart, rt_event_t *event)
{
1c00e3a0:	1141                	addi	sp,sp,-16
1c00e3a2:	c606                	sw	ra,12(sp)
1c00e3a4:	c422                	sw	s0,8(sp)
1c00e3a6:	c226                	sw	s1,4(sp)
  return __builtin_pulp_read_then_spr_bit_clr(reg, val);
1c00e3a8:	300474f3          	csrrci	s1,mstatus,8
  int irq = rt_irq_disable();

  rt_trace(RT_TRACE_DEV_CTRL, "[UART] Closing uart device (handle: %p)\n", uart);

  uart->open_count--;
1c00e3ac:	411c                	lw	a5,0(a0)
1c00e3ae:	17fd                	addi	a5,a5,-1
1c00e3b0:	c11c                	sw	a5,0(a0)

  if (uart->open_count == 0)
1c00e3b2:	e79d                	bnez	a5,1c00e3e0 <rt_uart_close+0x40>
1c00e3b4:	842a                	mv	s0,a0
  {
      // First wait for pending transfers to finish before stoppping uart in case
      // some printf are still pending
      __rt_uart_wait_tx_done(uart);
1c00e3b6:	e77ff0ef          	jal	ra,1c00e22c <__rt_uart_wait_tx_done.isra.6>
  pulp_write32(ARCHI_UDMA_ADDR + UDMA_UART_OFFSET(channel) + UDMA_CHANNEL_CUSTOM_OFFSET + UART_SETUP_OFFSET, 0x00500006);
1c00e3ba:	1a102737          	lui	a4,0x1a102
1c00e3be:	005007b7          	lui	a5,0x500
1c00e3c2:	22470693          	addi	a3,a4,548 # 1a102224 <__l1_end+0xa1021e0>
1c00e3c6:	0799                	addi	a5,a5,6
1c00e3c8:	c29c                	sw	a5,0(a3)
      // Set enable bits for uart channel back to 0 
      // This is needed to be able to propagate new configs when re-opening
      plp_uart_disable(uart->channel - ARCHI_UDMA_UART_ID(0));      

      // Then stop the uart
      plp_udma_cg_set(plp_udma_cg_get() & ~(1<<uart->channel));
1c00e3ca:	4050                	lw	a2,4(s0)
  return pulp_read32(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_CONF_OFFSET + UDMA_CONF_CG_OFFSET);
1c00e3cc:	78070713          	addi	a4,a4,1920
1c00e3d0:	4314                	lw	a3,0(a4)
1c00e3d2:	4785                	li	a5,1
1c00e3d4:	00c797b3          	sll	a5,a5,a2
1c00e3d8:	fff7c793          	not	a5,a5
1c00e3dc:	8ff5                	and	a5,a5,a3
  pulp_write32(ARCHI_SOC_PERIPHERALS_ADDR + ARCHI_UDMA_OFFSET + UDMA_CONF_OFFSET + UDMA_CONF_CG_OFFSET, value);
1c00e3de:	c31c                	sw	a5,0(a4)
  __builtin_pulp_spr_write(reg, val);
1c00e3e0:	30049073          	csrw	mstatus,s1
  }

  rt_irq_restore(irq);
}
1c00e3e4:	40b2                	lw	ra,12(sp)
1c00e3e6:	4422                	lw	s0,8(sp)
1c00e3e8:	4492                	lw	s1,4(sp)
1c00e3ea:	0141                	addi	sp,sp,16
1c00e3ec:	8082                	ret

1c00e3ee <rt_uart_cluster_write>:
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00e3ee:	014027f3          	csrr	a5,uhartid
  return (hart_id >> 5) & 0x3f;
1c00e3f2:	8795                	srai	a5,a5,0x5
1c00e3f4:	f267b7b3          	p.bclr	a5,a5,25,6
void rt_uart_cluster_write(rt_uart_t *handle, void *buffer, size_t size, rt_uart_req_t *req)
{
  req->uart = handle;
  req->buffer = buffer;
  req->size = size;
  req->cid = rt_cluster_id();
1c00e3f8:	08f686a3          	sb	a5,141(a3)
  event->arg[0] = (uintptr_t)callback;
1c00e3fc:	1c00e7b7          	lui	a5,0x1c00e
1c00e400:	29a78793          	addi	a5,a5,666 # 1c00e29a <__rt_uart_cluster_req>
1c00e404:	ca9c                	sw	a5,16(a3)
  event->implem.pending = 1;  
1c00e406:	4785                	li	a5,1
  req->uart = handle;
1c00e408:	c288                	sw	a0,0(a3)
  req->buffer = buffer;
1c00e40a:	c2cc                	sw	a1,4(a3)
  req->size = size;
1c00e40c:	c690                	sw	a2,8(a3)
  req->done = 0;
1c00e40e:	08068623          	sb	zero,140(a3)
  event->implem.keep = 0;
1c00e412:	0206aa23          	sw	zero,52(a3)
  event->arg[1] = (uintptr_t)arg;
1c00e416:	cad4                	sw	a3,20(a3)
  event->implem.pending = 1;  
1c00e418:	da9c                	sw	a5,48(a3)
  __rt_init_event(&req->event, __rt_cluster_sched_get(), __rt_uart_cluster_req, (void *)req);
  __rt_event_set_pending(&req->event);
  __rt_cluster_push_fc_event(&req->event);
1c00e41a:	00c68513          	addi	a0,a3,12
1c00e41e:	85afd06f          	j	1c00b478 <__rt_cluster_push_fc_event>

1c00e422 <__rt_uart_init>:
{
  // In case the peripheral clock can dynamically change, we need to be notified
  // when this happens so that we flush pending transfers before updating the frequency
  int err = 0;

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c00e422:	1c00e5b7          	lui	a1,0x1c00e
{
1c00e426:	1141                	addi	sp,sp,-16
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c00e428:	4601                	li	a2,0
1c00e42a:	26e58593          	addi	a1,a1,622 # 1c00e26e <__rt_uart_setfreq_before>
1c00e42e:	4511                	li	a0,4
{
1c00e430:	c606                	sw	ra,12(sp)
1c00e432:	c422                	sw	s0,8(sp)
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c00e434:	c6bfb0ef          	jal	ra,1c00a09e <__rt_cbsys_add>

  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c00e438:	1c00e5b7          	lui	a1,0x1c00e
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_BEFORE, __rt_uart_setfreq_before, NULL);
1c00e43c:	842a                	mv	s0,a0
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c00e43e:	4601                	li	a2,0
1c00e440:	20a58593          	addi	a1,a1,522 # 1c00e20a <__rt_uart_setfreq_after>
1c00e444:	4515                	li	a0,5
1c00e446:	c59fb0ef          	jal	ra,1c00a09e <__rt_cbsys_add>


  for (int i=0; i<ARCHI_UDMA_NB_UART; i++)
  {
    __rt_uart[i].open_count = 0;
1c00e44a:	1c00f7b7          	lui	a5,0x1c00f
1c00e44e:	5007a023          	sw	zero,1280(a5) # 1c00f500 <__rt_uart>
  err |= __rt_cbsys_add(RT_CBSYS_PERIPH_SETFREQ_AFTER, __rt_uart_setfreq_after, NULL);
1c00e452:	8d41                	or	a0,a0,s0
  }

  if (err) rt_fatal("Unable to initialize uart driver\n");
1c00e454:	c10d                	beqz	a0,1c00e476 <__rt_uart_init+0x54>
  asm("csrr %0, 0x014" : "=r" (hart_id) : );
1c00e456:	01402673          	csrr	a2,uhartid
1c00e45a:	1c00f537          	lui	a0,0x1c00f
  return (hart_id >> 5) & 0x3f;
1c00e45e:	40565593          	srai	a1,a2,0x5
1c00e462:	f265b5b3          	p.bclr	a1,a1,25,6
1c00e466:	f4563633          	p.bclr	a2,a2,26,5
1c00e46a:	d4450513          	addi	a0,a0,-700 # 1c00ed44 <__hyper_pad+0x54>
1c00e46e:	946ff0ef          	jal	ra,1c00d5b4 <printf>
1c00e472:	8c6ff0ef          	jal	ra,1c00d538 <abort>
}
1c00e476:	40b2                	lw	ra,12(sp)
1c00e478:	4422                	lw	s0,8(sp)
1c00e47a:	0141                	addi	sp,sp,16
1c00e47c:	8082                	ret
	...

1c00e480 <__cluster_text_start>:
  .global __rt_pe_start
__rt_pe_start:

#endif

    csrr    a0, 0xF14
1c00e480:	f1402573          	csrr	a0,mhartid
    andi    a1, a0, 0x1f
1c00e484:	01f57593          	andi	a1,a0,31
    srli    a0, a0, 5
1c00e488:	8115                	srli	a0,a0,0x5
    
    // Activate a few events
    li      t0, (1<<PULP_DISPATCH_EVENT) | (1<<PULP_HW_BAR_EVENT) | (1<<PULP_MUTEX_EVENT)
1c00e48a:	000702b7          	lui	t0,0x70
    li      t1, ARCHI_EU_DEMUX_ADDR
1c00e48e:	00204337          	lui	t1,0x204
    sw      t0, EU_CORE_MASK(t1)
1c00e492:	00532023          	sw	t0,0(t1) # 204000 <__L2+0x184000>

#ifndef ARCHI_NO_L1_TINY
    sw      x0, %tiny(__rt_dma_first_pending)(x0)
1c00e496:	00002a23          	sw	zero,20(zero) # 14 <__rt_bridge_eeprom_handle>

#ifdef ARCHI_HAS_CC
    li      t2, ARCHI_CC_CORE_ID
    bne     a1, t2, __rt_slave_start
#else
    bne     a1, x0, __rt_slave_start
1c00e49a:	10059063          	bnez	a1,1c00e59a <__rt_slave_start>
#endif

    li      t0, (1<<ARCHI_CL_EVT_DMA1)
1c00e49e:	20000293          	li	t0,512
    li      t1, ARCHI_EU_DEMUX_ADDR
1c00e4a2:	00204337          	lui	t1,0x204
    sw      t0, EU_CORE_MASK_IRQ_OR(t1)
1c00e4a6:	00532a23          	sw	t0,20(t1) # 204014 <__L2+0x184014>



    // Prepare few values that will be kept in saved registers to optimize the loop
    la      s0, __rt_cluster_pool
1c00e4aa:	e3ff2417          	auipc	s0,0xe3ff2
1c00e4ae:	b5a40413          	addi	s0,s0,-1190 # 4 <__rt_bridge_flash_handle>
    li      s3, ARCHI_EU_DEMUX_ADDR
1c00e4b2:	002049b7          	lui	s3,0x204
    li      s4, 1<<RT_CLUSTER_CALL_EVT
1c00e4b6:	4a09                	li	s4,2
    la      s5, __rt_master_event
1c00e4b8:	00000a97          	auipc	s5,0x0
1c00e4bc:	038a8a93          	addi	s5,s5,56 # 1c00e4f0 <__rt_master_event>
    la      s7, __rt_fc_cluster_data
1c00e4c0:	00001b97          	auipc	s7,0x1
1c00e4c4:	0c0b8b93          	addi	s7,s7,192 # 1c00f580 <__rt_fc_cluster_data>
    li      t2, RT_FC_CLUSTER_DATA_T_SIZEOF
1c00e4c8:	02800393          	li	t2,40
    mul     t2, t2, a0
1c00e4cc:	02a383b3          	mul	t2,t2,a0
    add     s7, s7, t2
1c00e4d0:	9b9e                	add	s7,s7,t2
    addi    s7, s7, RT_FC_CLUSTER_DATA_T_EVENTS
1c00e4d2:	0b91                	addi	s7,s7,4
#if defined(ARCHI_HAS_FC)
#if defined(ITC_VERSION)
    li      s9, ARCHI_FC_ITC_ADDR + ITC_STATUS_SET_OFFSET
    li      s8, 1<<RT_FC_ENQUEUE_EVENT
#else
    li      s9, ARCHI_FC_GLOBAL_ADDR + ARCHI_FC_PERIPHERALS_OFFSET + ARCHI_FC_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_FC_ENQUEUE_EVENT << 2)
1c00e4d4:	1b201cb7          	lui	s9,0x1b201
1c00e4d8:	e04c8c93          	addi	s9,s9,-508 # 1b200e04 <__fc_tcdm_end+0x1ff9e4>
    li      s8, 1
1c00e4dc:	4c05                	li	s8,1
    // In case there is no FC, the event must be sent to cluster 0 event unit
    li      s9, ARCHI_CLUSTER_PERIPHERALS_GLOBAL_ADDR(0) + ARCHI_EU_OFFSET + EU_SW_EVENTS_AREA_BASE + EU_CORE_TRIGG_SW_EVENT + (RT_FC_ENQUEUE_EVENT << 2)
    li      s8, 1    
#endif
#ifndef ARCHI_HAS_NO_DISPATCH
    la      s10, __rt_set_slave_stack
1c00e4de:	00000d17          	auipc	s10,0x0
1c00e4e2:	0fad0d13          	addi	s10,s10,250 # 1c00e5d8 <__rt_set_slave_stack>
    ori     s10, s10, 1
1c00e4e6:	001d6d13          	ori	s10,s10,1
#endif

    csrwi   0x300, 0x8
1c00e4ea:	30045073          	csrwi	mstatus,8

    j       __rt_master_loop
1c00e4ee:	a819                	j	1c00e504 <__rt_master_loop>

1c00e4f0 <__rt_master_event>:



__rt_master_event:
    beq     s6, x0, __rt_master_loop
1c00e4f0:	000b0a63          	beqz	s6,1c00e504 <__rt_master_loop>

1c00e4f4 <__rt_push_event_to_fc_retry>:

__rt_push_event_to_fc_retry:
    // Now we have to push the termination event to FC side
    // First wait until the slot for posting events is free
    lw      t0, 0(s7)
1c00e4f4:	000ba283          	lw	t0,0(s7)
    bne     t0, x0, __rt_push_event_to_fc_wait
1c00e4f8:	08029a63          	bnez	t0,1c00e58c <__rt_push_event_to_fc_wait>

    // Push it
    sw      s6, 0(s7)
1c00e4fc:	016ba023          	sw	s6,0(s7)

    // And notify the FC side with a HW event in case it is sleeping
    sw      s8, 0(s9)
1c00e500:	018ca023          	sw	s8,0(s9)

1c00e504 <__rt_master_loop>:


__rt_master_loop:
    // Check if a task is ready in the pool
    lw      t3, 0(s0)
1c00e504:	00042e03          	lw	t3,0(s0)
    // Check if a call is ready, e.g. if nb_pe is not zero
    // otherwise go to sleep
    beq     t3, x0, __rt_master_sleep
1c00e508:	060e0b63          	beqz	t3,1c00e57e <__rt_master_sleep>

1c00e50c <__rt_master_loop_update_next>:

__rt_master_loop_update_next:
    lw      t4, RT_CLUSTER_TASK_NEXT(t3)
1c00e50c:	020e2e83          	lw	t4,32(t3)
    sw      x0, RT_CLUSTER_TASK_PENDING(t3)
1c00e510:	020e2223          	sw	zero,36(t3)
    sw      t4, 0(s0)
1c00e514:	01d42023          	sw	t4,0(s0)

    // Check again next pointer in case it was updated by the FC.
    // If so, do it it again as this will ensure that either we see the new
    // value or the FC sees our write
    lw      t5, RT_CLUSTER_TASK_NEXT(t3)
1c00e518:	020e2f03          	lw	t5,32(t3)
    bne     t4, t5, __rt_master_loop_update_next
1c00e51c:	ffee98e3          	bne	t4,t5,1c00e50c <__rt_master_loop_update_next>
    li      a4, 0
    ebreak
#endif

#ifdef __RT_USE_ASSERT
    csrwi   0x7D0, 0
1c00e520:	7d005073          	csrwi	0x7d0,0
#endif

    // Reads entry point information
    lw      a0, RT_CLUSTER_TASK_ARG(t3)
1c00e524:	004e2503          	lw	a0,4(t3)
    lw      t0, RT_CLUSTER_TASK_ENTRY(t3)
1c00e528:	000e2283          	lw	t0,0(t3)
    lw      sp, RT_CLUSTER_TASK_STACKS(t3)
1c00e52c:	008e2103          	lw	sp,8(t3)
    lw      t1, RT_CLUSTER_TASK_STACK_SIZE(t3)
1c00e530:	00ce2303          	lw	t1,12(t3)
    lw      t2, RT_CLUSTER_TASK_SLAVE_STACK_SIZE(t3)
1c00e534:	010e2383          	lw	t2,16(t3)
    lw      t5, RT_CLUSTER_TASK_CORE_MASK(t3)
1c00e538:	028e2f03          	lw	t5,40(t3)
    lw      s6, RT_CLUSTER_TASK_COMPLETION_CALLBACK(t3)
1c00e53c:	018e2b03          	lw	s6,24(t3)
    lw      t6, RT_CLUSTER_TASK_NB_CORES(t3)
1c00e540:	014e2f83          	lw	t6,20(t3)
    mv      ra, s5
1c00e544:	80d6                	mv	ra,s5

    add     sp, sp, t1
1c00e546:	911a                	add	sp,sp,t1

#ifdef ARCHI_NO_L1_TINY
    la      t4, __rt_cluster_nb_active_pe
    sw      t6, 0(t4)
#else
    sw      t6, %tiny(__rt_cluster_nb_active_pe)(x0)
1c00e548:	01f02c23          	sw	t6,24(zero) # 18 <__rt_first_free>
#endif

#ifdef __RT_USE_ASSERT
    // Update stack checking information
    beqz    t1, __rt_no_stack_check
1c00e54c:	00030a63          	beqz	t1,1c00e560 <__rt_no_stack_check>
    sub     t4, sp, t1
1c00e550:	40610eb3          	sub	t4,sp,t1
    csrw    0x7D1, t4
1c00e554:	7d1e9073          	csrw	0x7d1,t4
    csrw    0x7D2, sp
1c00e558:	7d211073          	csrw	0x7d2,sp
    csrwi   0x7D0, 1
1c00e55c:	7d00d073          	csrwi	0x7d0,1

1c00e560 <__rt_no_stack_check>:
#endif

__rt_no_stack_check:
    // Whatever the number of cores, we need to setup the barrier as the master code is compiled to use it
    sw      t5, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_TEAM_CONFIG(s3)
1c00e560:	09e9a223          	sw	t5,132(s3) # 204084 <__L2+0x184084>
#ifdef ARCHI_HAS_CC
    // When we have a cluster controller, don't configure the slave barrier
    // if we don't have have any slave
    beqz    t5, __rt_master_no_slave_barrier
#endif
    sw      t5, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TRIGGER_MASK(s3)
1c00e564:	21e9a023          	sw	t5,512(s3)
    sw      t5, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TARGET_MASK(s3)
1c00e568:	21e9a623          	sw	t5,524(s3)

1c00e56c <__rt_master_no_slave_barrier>:
    sw      t6, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TARGET_MASK + EU_BARRIER_SIZE(s3)
#endif

    // Set stack on slaves
    // For that we push first the function for setting stack, then the stack size and the base
    p.beqimm t5, 0, __rt_master_loop_no_slave
1c00e56c:	000f2863          	p.beqimm	t5,0,1c00e57c <__rt_master_loop_no_slave>
    sw      s10, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s3)
1c00e570:	09a9a023          	sw	s10,128(s3)
    sw      t2, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s3)
1c00e574:	0879a023          	sw	t2,128(s3)
    sw      sp, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s3)
1c00e578:	0829a023          	sw	sp,128(s3)

1c00e57c <__rt_master_loop_no_slave>:

__rt_master_loop_no_slave:

    // Call the entry point, this will directly come back to the master loop
    jr      t0
1c00e57c:	8282                	jr	t0

1c00e57e <__rt_master_sleep>:
    lw      a1, %tiny(__rt_pe_trace)(x0)
    li      a2, 1
    ebreak
#endif

    sw      s4, EU_CORE_MASK_OR(s3)
1c00e57e:	0149a423          	sw	s4,8(s3)
    p.elw   x0, EU_CORE_EVENT_WAIT_CLEAR(s3)
1c00e582:	03c9e003          	p.elw	zero,60(s3)
    sw      s4, EU_CORE_MASK_AND(s3)
1c00e586:	0149a223          	sw	s4,4(s3)
    j       __rt_master_loop
1c00e58a:	bfad                	j	1c00e504 <__rt_master_loop>

1c00e58c <__rt_push_event_to_fc_wait>:




__rt_push_event_to_fc_wait:
    sw      s4, EU_CORE_MASK_OR(s3)
1c00e58c:	0149a423          	sw	s4,8(s3)
    p.elw   x0, EU_CORE_EVENT_WAIT_CLEAR(s3)
1c00e590:	03c9e003          	p.elw	zero,60(s3)
    sw      s4, EU_CORE_MASK_AND(s3)
1c00e594:	0149a223          	sw	s4,4(s3)
    j       __rt_push_event_to_fc_retry
1c00e598:	bfb1                	j	1c00e4f4 <__rt_push_event_to_fc_retry>

1c00e59a <__rt_slave_start>:
__rt_slave_start:


#ifndef ARCHI_HAS_NO_DISPATCH

    li      s2, ARCHI_EU_DEMUX_ADDR
1c00e59a:	00204937          	lui	s2,0x204
    csrr    s3, 0xF14
1c00e59e:	f14029f3          	csrr	s3,mhartid
    and     s3, s3, 0x1f
1c00e5a2:	01f9f993          	andi	s3,s3,31
    la      s4, __rt_fork_return
1c00e5a6:	00000a17          	auipc	s4,0x0
1c00e5aa:	012a0a13          	addi	s4,s4,18 # 1c00e5b8 <__rt_fork_return>
    la      s5, __rt_wait_for_dispatch
1c00e5ae:	00000a97          	auipc	s5,0x0
1c00e5b2:	00ea8a93          	addi	s5,s5,14 # 1c00e5bc <__rt_wait_for_dispatch>
    j       __rt_wait_for_dispatch
1c00e5b6:	a019                	j	1c00e5bc <__rt_wait_for_dispatch>

1c00e5b8 <__rt_fork_return>:
    // When the cluster has a controller barrier 0 is used for normal team barrier
    // and barrier 1 is used for end of offload
    p.elw   t0, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TRIGGER_WAIT_CLEAR + EU_BARRIER_SIZE(s2)
#else
#ifndef ARCHI_HAS_NO_BARRIER
    p.elw   t0, EU_BARRIER_DEMUX_OFFSET + EU_HW_BARR_TRIGGER_WAIT_CLEAR(s2)
1c00e5b8:	21c96283          	p.elw	t0,540(s2) # 20421c <__L2+0x18421c>

1c00e5bc <__rt_wait_for_dispatch>:
    li      a2, 1
    ebreak
#endif

    // Wait for PC + arg information from dispatcher
    p.elw   t0, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s2)
1c00e5bc:	08096283          	p.elw	t0,128(s2)
    p.elw   a0, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s2)
1c00e5c0:	08096503          	p.elw	a0,128(s2)
    ebreak
    mv      a0, t1
#endif

    // Check if this is an entry with a barrier at the end (fork entry)
    andi    t1, t0, 1
1c00e5c4:	0012f313          	andi	t1,t0,1
    bne     t1, zero, __rt_other_entry
1c00e5c8:	00031563          	bnez	t1,1c00e5d2 <__rt_other_entry>

1c00e5cc <__rt_fork_entry>:

__rt_fork_entry:

    // Jump to the handler and prepare r9 to jump back just before the main loop
    add     ra, s4, x0
1c00e5cc:	000a00b3          	add	ra,s4,zero
    jr      t0
1c00e5d0:	8282                	jr	t0

1c00e5d2 <__rt_other_entry>:

__rt_other_entry:

  // Jump to the handler and prepare r9 to jump back directly to the main loop
    add     ra, s5, x0
1c00e5d2:	000a80b3          	add	ra,s5,zero
    jr      t0
1c00e5d6:	8282                	jr	t0

1c00e5d8 <__rt_set_slave_stack>:

  .global __rt_set_slave_stack
__rt_set_slave_stack:

#ifdef __RT_USE_ASSERT
    csrwi   0x7D0, 0
1c00e5d8:	7d005073          	csrwi	0x7d0,0
#endif

    // Multiply the stack size by the core ID and add the stack base to get our stack
    p.elw   t0, EU_DISPATCH_DEMUX_OFFSET + EU_DISPATCH_FIFO_ACCESS(s2)
1c00e5dc:	08096283          	p.elw	t0,128(s2)
    // If the cluster has a cluster controller, the first slave has core ID 0
    // and thus we need to take the next stack
    addi     t5, s3, 1
    p.mul   t4, t5, a0
#else
    p.mul   t4, s3, a0
1c00e5e0:	02a98eb3          	mul	t4,s3,a0
#endif
    add     sp, t4, t0
1c00e5e4:	005e8133          	add	sp,t4,t0

#ifdef __RT_USE_ASSERT
    beqz    a0, __rt_no_stack_check_end
1c00e5e8:	c909                	beqz	a0,1c00e5fa <__rt_no_stack_check_end>
    sub     t4, sp, a0
1c00e5ea:	40a10eb3          	sub	t4,sp,a0
    csrw    0x7D1, t4
1c00e5ee:	7d1e9073          	csrw	0x7d1,t4
    csrw    0x7D2, sp
1c00e5f2:	7d211073          	csrw	0x7d2,sp
    csrwi   0x7D0, 1
1c00e5f6:	7d00d073          	csrwi	0x7d0,1

1c00e5fa <__rt_no_stack_check_end>:
#endif
__rt_no_stack_check_end:
    ret
1c00e5fa:	8082                	ret

1c00e5fc <__rt_dma_2d>:
#if defined(ARCHI_HAS_CLUSTER)
#ifndef ARCHI_NO_L1_TINY
    .global __rt_dma_2d
__rt_dma_2d:

    sw  x8, -4(sp)
1c00e5fc:	fe812e23          	sw	s0,-4(sp)
    sw  x9, -8(sp)
1c00e600:	fe912c23          	sw	s1,-8(sp)
    sw  a0, -12(sp)
1c00e604:	fea12a23          	sw	a0,-12(sp)
    sw  a1, -16(sp)
1c00e608:	feb12823          	sw	a1,-16(sp)
    sw  a2, -20(sp)
1c00e60c:	fec12623          	sw	a2,-20(sp)

    li  a2, ARCHI_MCHAN_DEMUX_ADDR
1c00e610:	00204637          	lui	a2,0x204
1c00e614:	40060613          	addi	a2,a2,1024 # 204400 <__L2+0x184400>

    lw  x8, %tiny(__rt_dma_first_pending)(x0)
1c00e618:	01402403          	lw	s0,20(zero) # 14 <__rt_bridge_eeprom_handle>

    lw  a1, CL_DMA_CMD_T_ID(x8)
1c00e61c:	400c                	lw	a1,0(s0)
    lw  a0, CL_DMA_CMD_T_SIZE(x8)
1c00e61e:	4408                	lw	a0,8(s0)
    p.bsetr a1, x0, a1
1c00e620:	80b045b3          	p.bsetr	a1,zero,a1
    sw  a1, MCHAN_STATUS_OFFSET(a2)
1c00e624:	c24c                	sw	a1,4(a2)
    lw  a1, CL_DMA_CMD_T_LENGTH(x8)
1c00e626:	480c                	lw	a1,16(s0)

    beqz a0, __rt_dma_2d_done
1c00e628:	c131                	beqz	a0,1c00e66c <__rt_dma_2d_done>

1c00e62a <__rt_dma_2d_redo>:

__rt_dma_2d_redo:
    lw  x9, CL_DMA_CMD_T_CMD(x8)
1c00e62a:	4044                	lw	s1,4(s0)
    
    bgt a0, a1, __rt_dma_2d_not_last
1c00e62c:	00a5c363          	blt	a1,a0,1c00e632 <__rt_dma_2d_not_last>
    mv  a1, a0
1c00e630:	85aa                	mv	a1,a0

1c00e632 <__rt_dma_2d_not_last>:

__rt_dma_2d_not_last:
    lw  a0, MCHAN_CMD_OFFSET(a2)
1c00e632:	4208                	lw	a0,0(a2)
    sw  a0, CL_DMA_CMD_T_ID(x8)
1c00e634:	c008                	sw	a0,0(s0)

    lw  a0, CL_DMA_CMD_T_SIZE(x8)
1c00e636:	4408                	lw	a0,8(s0)

    p.inserti x9, a1, MCHAN_CMD_CMD_LEN_WIDTH-1, MCHAN_CMD_CMD_LEN_BIT
1c00e638:	de05a4b3          	p.insert	s1,a1,15,0

    sw  x9, MCHAN_CMD_OFFSET(a2)   // cmd
1c00e63c:	c204                	sw	s1,0(a2)

    sub a0, a0, a1
1c00e63e:	8d0d                	sub	a0,a0,a1
    sw  a0, CL_DMA_CMD_T_SIZE(x8)
1c00e640:	c408                	sw	a0,8(s0)

    lw  a0, CL_DMA_CMD_T_LOC_ADDR(x8)
1c00e642:	4848                	lw	a0,20(s0)

    sw  a0, MCHAN_CMD_OFFSET(a2)   // local address
1c00e644:	c208                	sw	a0,0(a2)
    add a0, a0, a1
1c00e646:	952e                	add	a0,a0,a1
    sw  a0, CL_DMA_CMD_T_LOC_ADDR(x8)
1c00e648:	c848                	sw	a0,20(s0)


    lw  a0, CL_DMA_CMD_T_EXT_ADDR(x8)
1c00e64a:	4c08                	lw	a0,24(s0)
    lw  a1, CL_DMA_CMD_T_STRIDE(x8)
1c00e64c:	444c                	lw	a1,12(s0)

    sw  a0, MCHAN_CMD_OFFSET(a2)   // external address
1c00e64e:	c208                	sw	a0,0(a2)
    add a0, a0, a1
1c00e650:	952e                	add	a0,a0,a1
    sw  a0, CL_DMA_CMD_T_EXT_ADDR(x8)
1c00e652:	cc08                	sw	a0,24(s0)

1c00e654 <__rt_dma_2d_exit>:

__rt_dma_2d_exit:
    lw  x8, -4(sp)
1c00e654:	ffc12403          	lw	s0,-4(sp)
    lw  x9, -8(sp)
1c00e658:	ff812483          	lw	s1,-8(sp)
    lw  a0, -12(sp)
1c00e65c:	ff412503          	lw	a0,-12(sp)
    lw  a1, -16(sp)
1c00e660:	ff012583          	lw	a1,-16(sp)
    lw  a2, -20(sp)
1c00e664:	fec12603          	lw	a2,-20(sp)

    mret
1c00e668:	30200073          	mret

1c00e66c <__rt_dma_2d_done>:

__rt_dma_2d_done:
    sw  x0, CL_DMA_CMD_T_EXT_ADDR(x8)
1c00e66c:	00042c23          	sw	zero,24(s0)

    lw  x9, CL_DMA_CMD_T_NEXT(x8)
1c00e670:	4c44                	lw	s1,28(s0)
    sw  x9, %tiny(__rt_dma_first_pending)(x0)
1c00e672:	00902a23          	sw	s1,20(zero) # 14 <__rt_bridge_eeprom_handle>

    li  x8, ARCHI_EU_DEMUX_ADDR + EU_SW_EVENTS_DEMUX_OFFSET + (RT_DMA_EVENT<<2)
1c00e676:	00204437          	lui	s0,0x204
1c00e67a:	11440413          	addi	s0,s0,276 # 204114 <__L2+0x184114>
    sw  x0, EU_CORE_TRIGG_SW_EVENT(x8)
1c00e67e:	00042023          	sw	zero,0(s0)

    beqz x9, __rt_dma_2d_exit
1c00e682:	d8e9                	beqz	s1,1c00e654 <__rt_dma_2d_exit>

    mv  x8, x9
1c00e684:	8426                	mv	s0,s1

    lw  a0, CL_DMA_CMD_T_SIZE(x8)
1c00e686:	4408                	lw	a0,8(s0)
    lw  a1, CL_DMA_CMD_T_LENGTH(x8)
1c00e688:	480c                	lw	a1,16(s0)

    j   __rt_dma_2d_redo
1c00e68a:	b745                	j	1c00e62a <__rt_dma_2d_redo>
