<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>LD3 (single structure) -- A64</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">LD3 (single structure)</h2><p id="desc">
      <p class="aml">Load single 3-element structure to one lane of three registers). This instruction loads a 3-element structure from memory and writes the result to the corresponding elements of the three SIMD&amp;FP registers without affecting the other bits of the registers.</p>
      <p class="aml">Depending on the settings in the <a class="armarm-xref" title="Reference to ARM ARM section">CPACR_EL1</a>, <a class="armarm-xref" title="Reference to ARM ARM section">CPTR_EL2</a>, and <a class="armarm-xref" title="Reference to ARM ARM section">CPTR_EL3</a> registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.</p>
    </p>
    <p class="desc">
      It has encodings from 2 classes:
      <a href="#as_no_post_index">No offset</a>
       and 
      <a href="#as_post_index">Post-index</a>
    </p>
    <h3 class="classheading"><a name="as_no_post_index" id="as_no_post_index">No offset</a></h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="lr">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">x</td><td>x</td><td class="r">1</td><td class="lr">S</td><td colspan="2" class="lr">size</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td></td><td></td><td colspan="7"></td><td class="droppedname">L</td><td class="droppedname">R</td><td colspan="5"></td><td colspan="3" class="droppedname">opcode</td><td></td><td colspan="2"></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">8-bit<span class="bitdiff"> (opcode == 001)</span></h4><p class="asm-code"><a name="LD3_asisdlso_B3_3b" id="LD3_asisdlso_B3_3b">LD3  { <a href="#vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a>.B, <a href="#vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a>.B, <a href="#vt3" title="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3&gt;</a>.B }[<a href="#index" title="Element index (field &quot;Q:S:size&quot;)">&lt;index&gt;</a>], [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>]</a></p></div><div class="encoding"><h4 class="encoding">16-bit<span class="bitdiff"> (opcode == 011 &amp;&amp; size == x0)</span></h4><p class="asm-code"><a name="LD3_asisdlso_H3_3h" id="LD3_asisdlso_H3_3h">LD3  { <a href="#vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a>.H, <a href="#vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a>.H, <a href="#vt3" title="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3&gt;</a>.H }[<a href="#index_2" title="Element index (field &quot;Q:S:size&lt;1&gt;&quot;)">&lt;index&gt;</a>], [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>]</a></p></div><div class="encoding"><h4 class="encoding">32-bit<span class="bitdiff"> (opcode == 101 &amp;&amp; size == 00)</span></h4><p class="asm-code"><a name="LD3_asisdlso_S3_3s" id="LD3_asisdlso_S3_3s">LD3  { <a href="#vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a>.S, <a href="#vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a>.S, <a href="#vt3" title="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3&gt;</a>.S }[<a href="#index_3" title="Element index (field &quot;Q:S&quot;)">&lt;index&gt;</a>], [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>]</a></p></div><div class="encoding"><h4 class="encoding">64-bit<span class="bitdiff"> (opcode == 101 &amp;&amp; S == 0 &amp;&amp; size == 01)</span></h4><p class="asm-code"><a name="LD3_asisdlso_D3_3d" id="LD3_asisdlso_D3_3d">LD3  { <a href="#vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a>.D, <a href="#vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a>.D, <a href="#vt3" title="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3&gt;</a>.D }[<a href="#index_1" title="Element index (field &quot;Q&quot;)">&lt;index&gt;</a>], [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>]</a></p></div><p class="pseudocode">integer t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;</p>
    <h3 class="classheading"><a name="as_post_index" id="as_post_index">Post-index</a></h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">1</td><td class="lr">0</td><td colspan="5" class="lr">Rm</td><td class="l">x</td><td>x</td><td class="r">1</td><td class="lr">S</td><td colspan="2" class="lr">size</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td></td><td></td><td colspan="7"></td><td class="droppedname">L</td><td class="droppedname">R</td><td colspan="5"></td><td colspan="3" class="droppedname">opcode</td><td></td><td colspan="2"></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">8-bit, immediate offset<span class="bitdiff"> (Rm == 11111 &amp;&amp; opcode == 001)</span></h4><p class="asm-code"><a name="LD3_asisdlsop_B3_i3b" id="LD3_asisdlsop_B3_i3b">LD3  { <a href="#vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a>.B, <a href="#vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a>.B, <a href="#vt3" title="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3&gt;</a>.B }[<a href="#index" title="Element index (field &quot;Q:S:size&quot;)">&lt;index&gt;</a>], [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>], #3</a></p></div><div class="encoding"><h4 class="encoding">8-bit, register offset<span class="bitdiff"> (Rm != 11111 &amp;&amp; opcode == 001)</span></h4><p class="asm-code"><a name="LD3_asisdlsop_BX3_r3b" id="LD3_asisdlsop_BX3_r3b">LD3  { <a href="#vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a>.B, <a href="#vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a>.B, <a href="#vt3" title="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3&gt;</a>.B }[<a href="#index" title="Element index (field &quot;Q:S:size&quot;)">&lt;index&gt;</a>], [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>], <a href="#xm" title="64-bit general-purpose post-index register, excluding XZR (field &quot;Rm&quot;)">&lt;Xm&gt;</a></a></p></div><div class="encoding"><h4 class="encoding">16-bit, immediate offset<span class="bitdiff"> (Rm == 11111 &amp;&amp; opcode == 011 &amp;&amp; size == x0)</span></h4><p class="asm-code"><a name="LD3_asisdlsop_H3_i3h" id="LD3_asisdlsop_H3_i3h">LD3  { <a href="#vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a>.H, <a href="#vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a>.H, <a href="#vt3" title="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3&gt;</a>.H }[<a href="#index_2" title="Element index (field &quot;Q:S:size&lt;1&gt;&quot;)">&lt;index&gt;</a>], [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>], #6</a></p></div><div class="encoding"><h4 class="encoding">16-bit, register offset<span class="bitdiff"> (Rm != 11111 &amp;&amp; opcode == 011 &amp;&amp; size == x0)</span></h4><p class="asm-code"><a name="LD3_asisdlsop_HX3_r3h" id="LD3_asisdlsop_HX3_r3h">LD3  { <a href="#vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a>.H, <a href="#vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a>.H, <a href="#vt3" title="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3&gt;</a>.H }[<a href="#index_2" title="Element index (field &quot;Q:S:size&lt;1&gt;&quot;)">&lt;index&gt;</a>], [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>], <a href="#xm" title="64-bit general-purpose post-index register, excluding XZR (field &quot;Rm&quot;)">&lt;Xm&gt;</a></a></p></div><div class="encoding"><h4 class="encoding">32-bit, immediate offset<span class="bitdiff"> (Rm == 11111 &amp;&amp; opcode == 101 &amp;&amp; size == 00)</span></h4><p class="asm-code"><a name="LD3_asisdlsop_S3_i3s" id="LD3_asisdlsop_S3_i3s">LD3  { <a href="#vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a>.S, <a href="#vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a>.S, <a href="#vt3" title="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3&gt;</a>.S }[<a href="#index_3" title="Element index (field &quot;Q:S&quot;)">&lt;index&gt;</a>], [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>], #12</a></p></div><div class="encoding"><h4 class="encoding">32-bit, register offset<span class="bitdiff"> (Rm != 11111 &amp;&amp; opcode == 101 &amp;&amp; size == 00)</span></h4><p class="asm-code"><a name="LD3_asisdlsop_SX3_r3s" id="LD3_asisdlsop_SX3_r3s">LD3  { <a href="#vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a>.S, <a href="#vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a>.S, <a href="#vt3" title="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3&gt;</a>.S }[<a href="#index_3" title="Element index (field &quot;Q:S&quot;)">&lt;index&gt;</a>], [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>], <a href="#xm" title="64-bit general-purpose post-index register, excluding XZR (field &quot;Rm&quot;)">&lt;Xm&gt;</a></a></p></div><div class="encoding"><h4 class="encoding">64-bit, immediate offset<span class="bitdiff"> (Rm == 11111 &amp;&amp; opcode == 101 &amp;&amp; S == 0 &amp;&amp; size == 01)</span></h4><p class="asm-code"><a name="LD3_asisdlsop_D3_i3d" id="LD3_asisdlsop_D3_i3d">LD3  { <a href="#vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a>.D, <a href="#vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a>.D, <a href="#vt3" title="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3&gt;</a>.D }[<a href="#index_1" title="Element index (field &quot;Q&quot;)">&lt;index&gt;</a>], [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>], #24</a></p></div><div class="encoding"><h4 class="encoding">64-bit, register offset<span class="bitdiff"> (Rm != 11111 &amp;&amp; opcode == 101 &amp;&amp; S == 0 &amp;&amp; size == 01)</span></h4><p class="asm-code"><a name="LD3_asisdlsop_DX3_r3d" id="LD3_asisdlsop_DX3_r3d">LD3  { <a href="#vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt&gt;</a>.D, <a href="#vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2&gt;</a>.D, <a href="#vt3" title="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3&gt;</a>.D }[<a href="#index_1" title="Element index (field &quot;Q&quot;)">&lt;index&gt;</a>], [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>], <a href="#xm" title="64-bit general-purpose post-index register, excluding XZR (field &quot;Rm&quot;)">&lt;Xm&gt;</a></a></p></div><p class="pseudocode">integer t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
integer m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rm);
boolean wback = TRUE;</p>
  <p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Vt&gt;</td><td><a name="vt" id="vt">
        
          <p class="aml">Is the name of the first or only SIMD&amp;FP register to be transferred, encoded in the "Rt" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Vt2&gt;</td><td><a name="vt2" id="vt2">
        
          <p class="aml">Is the name of the second SIMD&amp;FP register to be transferred, encoded as "Rt" plus 1 modulo 32.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Vt3&gt;</td><td><a name="vt3" id="vt3">
        
          <p class="aml">Is the name of the third SIMD&amp;FP register to be transferred, encoded as "Rt" plus 2 modulo 32.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;index&gt;</td><td><a name="index" id="index">
        
          
        
        
          <p class="aml">For the 8-bit variant: is the element index, encoded in "Q:S:size".</p>
        
      </a></td></tr><tr><td></td><td><a name="index_2" id="index_2">
        
          
        
        
          <p class="aml">For the 16-bit variant: is the element index, encoded in "Q:S:size&lt;1&gt;".</p>
        
      </a></td></tr><tr><td></td><td><a name="index_3" id="index_3">
        
          
        
        
          <p class="aml">For the 32-bit variant: is the element index, encoded in "Q:S".</p>
        
      </a></td></tr><tr><td></td><td><a name="index_1" id="index_1">
        
          
        
        
          <p class="aml">For the 64-bit variant: is the element index, encoded in "Q".</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Xn|SP&gt;</td><td><a name="xn_sp" id="xn_sp">
        
          <p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Xm&gt;</td><td><a name="xm" id="xm">
        
          <p class="aml">Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.</p>
        
      </a></td></tr></table></div><p class="syntax-notes"></p>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Shared Decode</h3>
      <p class="pseudocode">integer scale = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(opcode&lt;2:1&gt;);
integer selem = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(opcode&lt;0&gt;:R) + 1;
boolean replicate = FALSE;
integer index;

case scale of
    when 3
        // load and replicate
        if L == '0' || S == '1' then <a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()">UnallocatedEncoding</a>();
        scale = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(size);
        replicate = TRUE;
    when 0
        index = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Q:S:size);         // B[0-15]
    when 1
        if size&lt;0&gt; == '1' then <a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()">UnallocatedEncoding</a>();
        index = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Q:S:size&lt;1&gt;);      // H[0-7]
    when 2
        if size&lt;1&gt; == '1' then <a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()">UnallocatedEncoding</a>();
        if size&lt;0&gt; == '0' then
            index = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Q:S);          // S[0-3]
        else
            if S == '1' then <a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()">UnallocatedEncoding</a>();
            index = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Q);            // D[0-1]
            scale = 3;

<a href="shared_pseudocode.html#MemOp" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp</a> memop = if L == '1' then <a href="shared_pseudocode.html#MemOp_LOAD" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_LOAD</a> else <a href="shared_pseudocode.html#MemOp_STORE" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_STORE</a>;
integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 &lt;&lt; scale;</p>
    </div>
  
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.CheckFPAdvSIMDEnabled64.0" title="function: CheckFPAdvSIMDEnabled64()">CheckFPAdvSIMDEnabled64</a>();

bits(64) address;
bits(64) offs;
bits(128) rval;
bits(esize) element;
integer s;
constant integer ebytes = esize DIV 8;

if n == 31 then
    <a href="shared_pseudocode.html#impl-aarch64.CheckSPAlignment.0" title="function: CheckSPAlignment()">CheckSPAlignment</a>();
    address = <a href="shared_pseudocode.html#impl-aarch64.SP.read.0" title="accessor: bits(width) SP[]">SP</a>[];
else
    address = <a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]">X</a>[n];

offs = <a href="shared_pseudocode.html#impl-shared.Zeros.0" title="function: bits(N) Zeros()">Zeros</a>();
if replicate then
    // load and replicate to all elements
    for s = 0 to selem-1
        element = <a href="shared_pseudocode.html#impl-aarch64.Mem.read.3" title="accessor: bits(size*8) Mem[bits(64) address, integer size, AccType acctype]">Mem</a>[address + offs, ebytes, <a href="shared_pseudocode.html#AccType_VEC" title="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW,  AccType_DC, AccType_IC, AccType_DCZVA, AccType_AT}">AccType_VEC</a>];
        // replicate to fill 128- or 64-bit register
        <a href="shared_pseudocode.html#impl-aarch64.V.write.1" title="accessor: V[integer n] = bits(width) value">V</a>[t] = <a href="shared_pseudocode.html#impl-shared.Replicate.2" title="function: bits(M*N) Replicate(bits(M) x, integer N)">Replicate</a>(element, datasize DIV esize);
        offs = offs + ebytes;
        t = (t + 1) MOD 32;
else
    // load/store one element per register
    for s = 0 to selem-1
        rval = <a href="shared_pseudocode.html#impl-aarch64.V.read.1" title="accessor: bits(width) V[integer n]">V</a>[t];
        if memop == <a href="shared_pseudocode.html#MemOp_LOAD" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_LOAD</a> then
            // insert into one lane of 128-bit register
            <a href="shared_pseudocode.html#impl-shared.Elem.write.3" title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value">Elem</a>[rval, index, esize] = <a href="shared_pseudocode.html#impl-aarch64.Mem.read.3" title="accessor: bits(size*8) Mem[bits(64) address, integer size, AccType acctype]">Mem</a>[address + offs, ebytes, <a href="shared_pseudocode.html#AccType_VEC" title="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW,  AccType_DC, AccType_IC, AccType_DCZVA, AccType_AT}">AccType_VEC</a>];
            <a href="shared_pseudocode.html#impl-aarch64.V.write.1" title="accessor: V[integer n] = bits(width) value">V</a>[t] = rval;
        else // memop == MemOp_STORE
            // extract from one lane of 128-bit register
            <a href="shared_pseudocode.html#impl-aarch64.Mem.write.3" title="accessor: Mem[bits(64) address, integer size, AccType acctype] = bits(size*8) value">Mem</a>[address + offs, ebytes, <a href="shared_pseudocode.html#AccType_VEC" title="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW,  AccType_DC, AccType_IC, AccType_DCZVA, AccType_AT}">AccType_VEC</a>] = <a href="shared_pseudocode.html#impl-shared.Elem.read.3" title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]">Elem</a>[rval, index, esize];
        offs = offs + ebytes;
        t = (t + 1) MOD 32;

if wback then
    if m != 31 then
        offs = <a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]">X</a>[m];
    if n == 31 then
        <a href="shared_pseudocode.html#impl-aarch64.SP.write.0" title="accessor: SP[] = bits(width) value">SP</a>[] = address + offs;
    else
        <a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value">X</a>[n] = address + offs;</p>
    </div>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3
    </p><p class="copyconf">
      Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved.
      This document is Confidential.
    </p></body></html>
